
fengshan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ae7c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004a24  0800af90  0800af90  0001af90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f9b4  0800f9b4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800f9b4  0800f9b4  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800f9b4  0800f9b4  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f9b4  0800f9b4  0001f9b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f9b8  0800f9b8  0001f9b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800f9bc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  200001e8  0800fba4  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004c0  0800fba4  000204c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011a57  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ce  00000000  00000000  00031c68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  00034e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010d0  00000000  00000000  00036070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a6e8  00000000  00000000  00037140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015928  00000000  00000000  00051828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e77e  00000000  00000000  00067150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f58ce  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005f3c  00000000  00000000  000f5920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800af74 	.word	0x0800af74

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800af74 	.word	0x0800af74

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <Set_Pin_Output>:




void Set_Pin_Output(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b086      	sub	sp, #24
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
 8001038:	460b      	mov	r3, r1
 800103a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 0308 	add.w	r3, r7, #8
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 800104a:	887b      	ldrh	r3, [r7, #2]
 800104c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800104e:	2301      	movs	r3, #1
 8001050:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001052:	2303      	movs	r3, #3
 8001054:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001056:	f107 0308 	add.w	r3, r7, #8
 800105a:	4619      	mov	r1, r3
 800105c:	6878      	ldr	r0, [r7, #4]
 800105e:	f004 f915 	bl	800528c <HAL_GPIO_Init>
}
 8001062:	bf00      	nop
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <Set_Pin_Iuput>:

void Set_Pin_Iuput(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b086      	sub	sp, #24
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
 8001072:	460b      	mov	r3, r1
 8001074:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001076:	f107 0308 	add.w	r3, r7, #8
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
 8001082:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8001084:	887b      	ldrh	r3, [r7, #2]
 8001086:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001088:	2300      	movs	r3, #0
 800108a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 800108c:	2301      	movs	r3, #1
 800108e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8001090:	f107 0308 	add.w	r3, r7, #8
 8001094:	4619      	mov	r1, r3
 8001096:	6878      	ldr	r0, [r7, #4]
 8001098:	f004 f8f8 	bl	800528c <HAL_GPIO_Init>
}
 800109c:	bf00      	nop
 800109e:	3718      	adds	r7, #24
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <DS18B20>:
void DS18B20(void){
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0


			Presence	 = DS18B20_Start ();
 80010a8:	f000 f820 	bl	80010ec <DS18B20_Start>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b0d      	ldr	r3, [pc, #52]	; (80010e8 <DS18B20+0x44>)
 80010b2:	701a      	strb	r2, [r3, #0]

			HAL_Delay (1);
 80010b4:	2001      	movs	r0, #1
 80010b6:	f003 ff07 	bl	8004ec8 <HAL_Delay>
			DS18B20_Write (0xCC);  // skip ROM
 80010ba:	20cc      	movs	r0, #204	; 0xcc
 80010bc:	f000 f846 	bl	800114c <DS18B20_Write>

			DS18B20_Write (0x44);  // convert t
 80010c0:	2044      	movs	r0, #68	; 0x44
 80010c2:	f000 f843 	bl	800114c <DS18B20_Write>
//			HAL_Delay (800);
//
			Presence = DS18B20_Start ();
 80010c6:	f000 f811 	bl	80010ec <DS18B20_Start>
 80010ca:	4603      	mov	r3, r0
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b06      	ldr	r3, [pc, #24]	; (80010e8 <DS18B20+0x44>)
 80010d0:	701a      	strb	r2, [r3, #0]
			HAL_Delay(1);
 80010d2:	2001      	movs	r0, #1
 80010d4:	f003 fef8 	bl	8004ec8 <HAL_Delay>
			DS18B20_Write (0xCC);  // skip ROM
 80010d8:	20cc      	movs	r0, #204	; 0xcc
 80010da:	f000 f837 	bl	800114c <DS18B20_Write>
			DS18B20_Write (0xBE);  // Read Scratch-pad
 80010de:	20be      	movs	r0, #190	; 0xbe
 80010e0:	f000 f834 	bl	800114c <DS18B20_Write>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	2000020c 	.word	0x2000020c

080010ec <DS18B20_Start>:

uint8_t DS18B20_Start (void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 80010f2:	2300      	movs	r3, #0
 80010f4:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set the pin as output
 80010f6:	2140      	movs	r1, #64	; 0x40
 80010f8:	4813      	ldr	r0, [pc, #76]	; (8001148 <DS18B20_Start+0x5c>)
 80010fa:	f7ff ff99 	bl	8001030 <Set_Pin_Output>
	HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin low
 80010fe:	2200      	movs	r2, #0
 8001100:	2140      	movs	r1, #64	; 0x40
 8001102:	4811      	ldr	r0, [pc, #68]	; (8001148 <DS18B20_Start+0x5c>)
 8001104:	f004 fa5d 	bl	80055c2 <HAL_GPIO_WritePin>
	delay (480);   // delay according to datasheet
 8001108:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 800110c:	f002 fe00 	bl	8003d10 <delay>

	Set_Pin_Iuput(DS18B20_PORT, DS18B20_PIN);    // set the pin as input
 8001110:	2140      	movs	r1, #64	; 0x40
 8001112:	480d      	ldr	r0, [pc, #52]	; (8001148 <DS18B20_Start+0x5c>)
 8001114:	f7ff ffa9 	bl	800106a <Set_Pin_Iuput>
	delay (80);    // delay according to datasheet
 8001118:	2050      	movs	r0, #80	; 0x50
 800111a:	f002 fdf9 	bl	8003d10 <delay>

	if (!(HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))) Response = 1;    // if the pin is low i.e the presence pulse is detected
 800111e:	2140      	movs	r1, #64	; 0x40
 8001120:	4809      	ldr	r0, [pc, #36]	; (8001148 <DS18B20_Start+0x5c>)
 8001122:	f004 fa37 	bl	8005594 <HAL_GPIO_ReadPin>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d102      	bne.n	8001132 <DS18B20_Start+0x46>
 800112c:	2301      	movs	r3, #1
 800112e:	71fb      	strb	r3, [r7, #7]
 8001130:	e001      	b.n	8001136 <DS18B20_Start+0x4a>
	else Response = -1;
 8001132:	23ff      	movs	r3, #255	; 0xff
 8001134:	71fb      	strb	r3, [r7, #7]

	delay (400); // 480 us delay totally.
 8001136:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800113a:	f002 fde9 	bl	8003d10 <delay>

	return Response;
 800113e:	79fb      	ldrb	r3, [r7, #7]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40010c00 	.word	0x40010c00

0800114c <DS18B20_Write>:

void DS18B20_Write (uint8_t data)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	71fb      	strb	r3, [r7, #7]
	Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001156:	2140      	movs	r1, #64	; 0x40
 8001158:	481e      	ldr	r0, [pc, #120]	; (80011d4 <DS18B20_Write+0x88>)
 800115a:	f7ff ff69 	bl	8001030 <Set_Pin_Output>


	for (int i=0; i<8; i++)
 800115e:	2300      	movs	r3, #0
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	e02e      	b.n	80011c2 <DS18B20_Write+0x76>
	{

		if ((data & (1<<i))!=0)  // if the bit is high
 8001164:	79fa      	ldrb	r2, [r7, #7]
 8001166:	68fb      	ldr	r3, [r7, #12]
 8001168:	fa42 f303 	asr.w	r3, r2, r3
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	2b00      	cmp	r3, #0
 8001172:	d013      	beq.n	800119c <DS18B20_Write+0x50>
		{
			// write 1
//			printf("start1\r\n");
			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);  // set as output
 8001174:	2140      	movs	r1, #64	; 0x40
 8001176:	4817      	ldr	r0, [pc, #92]	; (80011d4 <DS18B20_Write+0x88>)
 8001178:	f7ff ff5a 	bl	8001030 <Set_Pin_Output>
//			printf("end1\r\n");
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 800117c:	2200      	movs	r2, #0
 800117e:	2140      	movs	r1, #64	; 0x40
 8001180:	4814      	ldr	r0, [pc, #80]	; (80011d4 <DS18B20_Write+0x88>)
 8001182:	f004 fa1e 	bl	80055c2 <HAL_GPIO_WritePin>
			delay (1);  // wait for 1 us
 8001186:	2001      	movs	r0, #1
 8001188:	f002 fdc2 	bl	8003d10 <delay>

			Set_Pin_Iuput(DS18B20_PORT, DS18B20_PIN);  // set as input
 800118c:	2140      	movs	r1, #64	; 0x40
 800118e:	4811      	ldr	r0, [pc, #68]	; (80011d4 <DS18B20_Write+0x88>)
 8001190:	f7ff ff6b 	bl	800106a <Set_Pin_Iuput>
			delay (60);  // wait for 60 us
 8001194:	203c      	movs	r0, #60	; 0x3c
 8001196:	f002 fdbb 	bl	8003d10 <delay>
 800119a:	e00f      	b.n	80011bc <DS18B20_Write+0x70>

		else  // if the bit is low
		{
			// write 0
//			printf("start2\r\n");
			Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);
 800119c:	2140      	movs	r1, #64	; 0x40
 800119e:	480d      	ldr	r0, [pc, #52]	; (80011d4 <DS18B20_Write+0x88>)
 80011a0:	f7ff ff46 	bl	8001030 <Set_Pin_Output>
			HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the pin LOW
 80011a4:	2200      	movs	r2, #0
 80011a6:	2140      	movs	r1, #64	; 0x40
 80011a8:	480a      	ldr	r0, [pc, #40]	; (80011d4 <DS18B20_Write+0x88>)
 80011aa:	f004 fa0a 	bl	80055c2 <HAL_GPIO_WritePin>
			delay (60);  // wait for 60 us
 80011ae:	203c      	movs	r0, #60	; 0x3c
 80011b0:	f002 fdae 	bl	8003d10 <delay>

			Set_Pin_Iuput(DS18B20_PORT, DS18B20_PIN);
 80011b4:	2140      	movs	r1, #64	; 0x40
 80011b6:	4807      	ldr	r0, [pc, #28]	; (80011d4 <DS18B20_Write+0x88>)
 80011b8:	f7ff ff57 	bl	800106a <Set_Pin_Iuput>
	for (int i=0; i<8; i++)
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	3301      	adds	r3, #1
 80011c0:	60fb      	str	r3, [r7, #12]
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	2b07      	cmp	r3, #7
 80011c6:	ddcd      	ble.n	8001164 <DS18B20_Write+0x18>
//			printf("end2\r\n");
		}

	}

}
 80011c8:	bf00      	nop
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40010c00 	.word	0x40010c00

080011d8 <DS18B20_Read>:

uint8_t DS18B20_Read (void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
	uint8_t value=0;
 80011de:	2300      	movs	r3, #0
 80011e0:	71fb      	strb	r3, [r7, #7]

	Set_Pin_Iuput(DS18B20_PORT, DS18B20_PIN);
 80011e2:	2140      	movs	r1, #64	; 0x40
 80011e4:	481a      	ldr	r0, [pc, #104]	; (8001250 <DS18B20_Read+0x78>)
 80011e6:	f7ff ff40 	bl	800106a <Set_Pin_Iuput>

	for (int i=0;i<8;i++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	603b      	str	r3, [r7, #0]
 80011ee:	e026      	b.n	800123e <DS18B20_Read+0x66>
	{
		Set_Pin_Output(DS18B20_PORT, DS18B20_PIN);   // set as output
 80011f0:	2140      	movs	r1, #64	; 0x40
 80011f2:	4817      	ldr	r0, [pc, #92]	; (8001250 <DS18B20_Read+0x78>)
 80011f4:	f7ff ff1c 	bl	8001030 <Set_Pin_Output>

		HAL_GPIO_WritePin (DS18B20_PORT, DS18B20_PIN, 0);  // pull the data pin LOW
 80011f8:	2200      	movs	r2, #0
 80011fa:	2140      	movs	r1, #64	; 0x40
 80011fc:	4814      	ldr	r0, [pc, #80]	; (8001250 <DS18B20_Read+0x78>)
 80011fe:	f004 f9e0 	bl	80055c2 <HAL_GPIO_WritePin>
		delay (1);  // wait for > 1us
 8001202:	2001      	movs	r0, #1
 8001204:	f002 fd84 	bl	8003d10 <delay>

		Set_Pin_Iuput(DS18B20_PORT, DS18B20_PIN);  // set as input
 8001208:	2140      	movs	r1, #64	; 0x40
 800120a:	4811      	ldr	r0, [pc, #68]	; (8001250 <DS18B20_Read+0x78>)
 800120c:	f7ff ff2d 	bl	800106a <Set_Pin_Iuput>
		if (HAL_GPIO_ReadPin (DS18B20_PORT, DS18B20_PIN))  // if the pin is HIGH
 8001210:	2140      	movs	r1, #64	; 0x40
 8001212:	480f      	ldr	r0, [pc, #60]	; (8001250 <DS18B20_Read+0x78>)
 8001214:	f004 f9be 	bl	8005594 <HAL_GPIO_ReadPin>
 8001218:	4603      	mov	r3, r0
 800121a:	2b00      	cmp	r3, #0
 800121c:	d009      	beq.n	8001232 <DS18B20_Read+0x5a>
		{
			value |= 1<<i;  // read = 1
 800121e:	2201      	movs	r2, #1
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	b25a      	sxtb	r2, r3
 8001228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122c:	4313      	orrs	r3, r2
 800122e:	b25b      	sxtb	r3, r3
 8001230:	71fb      	strb	r3, [r7, #7]
		}
		delay (60);  // wait for 60 us
 8001232:	203c      	movs	r0, #60	; 0x3c
 8001234:	f002 fd6c 	bl	8003d10 <delay>
	for (int i=0;i<8;i++)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	603b      	str	r3, [r7, #0]
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	2b07      	cmp	r3, #7
 8001242:	ddd5      	ble.n	80011f0 <DS18B20_Read+0x18>
	}
	return value;
 8001244:	79fb      	ldrb	r3, [r7, #7]
}
 8001246:	4618      	mov	r0, r3
 8001248:	3708      	adds	r7, #8
 800124a:	46bd      	mov	sp, r7
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	40010c00 	.word	0x40010c00

08001254 <LCD_ShowChar>:
								size:the size of display character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void LCD_ShowChar(uint16_t x,uint16_t y,uint16_t fc, uint16_t bc, uint8_t num,uint8_t size,uint8_t mode)
{  
 8001254:	b590      	push	{r4, r7, lr}
 8001256:	b085      	sub	sp, #20
 8001258:	af00      	add	r7, sp, #0
 800125a:	4604      	mov	r4, r0
 800125c:	4608      	mov	r0, r1
 800125e:	4611      	mov	r1, r2
 8001260:	461a      	mov	r2, r3
 8001262:	4623      	mov	r3, r4
 8001264:	80fb      	strh	r3, [r7, #6]
 8001266:	4603      	mov	r3, r0
 8001268:	80bb      	strh	r3, [r7, #4]
 800126a:	460b      	mov	r3, r1
 800126c:	807b      	strh	r3, [r7, #2]
 800126e:	4613      	mov	r3, r2
 8001270:	803b      	strh	r3, [r7, #0]
    uint8_t temp;
    uint8_t pos,t;
	uint16_t colortemp=POINT_COLOR;
 8001272:	4b62      	ldr	r3, [pc, #392]	; (80013fc <LCD_ShowChar+0x1a8>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	817b      	strh	r3, [r7, #10]
		   
	num=num-' ';//
 8001278:	f897 3020 	ldrb.w	r3, [r7, #32]
 800127c:	3b20      	subs	r3, #32
 800127e:	f887 3020 	strb.w	r3, [r7, #32]
	LCD_SetWindows(x,y,x+size/2-1,y+size-1);//
 8001282:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001286:	085b      	lsrs	r3, r3, #1
 8001288:	b2db      	uxtb	r3, r3
 800128a:	b29a      	uxth	r2, r3
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	4413      	add	r3, r2
 8001290:	b29b      	uxth	r3, r3
 8001292:	3b01      	subs	r3, #1
 8001294:	b29c      	uxth	r4, r3
 8001296:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800129a:	b29a      	uxth	r2, r3
 800129c:	88bb      	ldrh	r3, [r7, #4]
 800129e:	4413      	add	r3, r2
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	3b01      	subs	r3, #1
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	88b9      	ldrh	r1, [r7, #4]
 80012a8:	88f8      	ldrh	r0, [r7, #6]
 80012aa:	4622      	mov	r2, r4
 80012ac:	f002 f8ee 	bl	800348c <LCD_SetWindows>
	if(!mode) //
 80012b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d143      	bne.n	8001340 <LCD_ShowChar+0xec>
	{		
		for(pos=0;pos<size;pos++)
 80012b8:	2300      	movs	r3, #0
 80012ba:	73bb      	strb	r3, [r7, #14]
 80012bc:	e03a      	b.n	8001334 <LCD_ShowChar+0xe0>
		{
			if(size==12)temp=asc2_1206[num][pos];//1206
 80012be:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80012c2:	2b0c      	cmp	r3, #12
 80012c4:	d10c      	bne.n	80012e0 <LCD_ShowChar+0x8c>
 80012c6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012ca:	7bb9      	ldrb	r1, [r7, #14]
 80012cc:	484c      	ldr	r0, [pc, #304]	; (8001400 <LCD_ShowChar+0x1ac>)
 80012ce:	4613      	mov	r3, r2
 80012d0:	005b      	lsls	r3, r3, #1
 80012d2:	4413      	add	r3, r2
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	4403      	add	r3, r0
 80012d8:	440b      	add	r3, r1
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	73fb      	strb	r3, [r7, #15]
 80012de:	e008      	b.n	80012f2 <LCD_ShowChar+0x9e>
			else temp=asc2_1608[num][pos];		 //1608
 80012e0:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012e4:	7bbb      	ldrb	r3, [r7, #14]
 80012e6:	4947      	ldr	r1, [pc, #284]	; (8001404 <LCD_ShowChar+0x1b0>)
 80012e8:	0112      	lsls	r2, r2, #4
 80012ea:	440a      	add	r2, r1
 80012ec:	4413      	add	r3, r2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 80012f2:	2300      	movs	r3, #0
 80012f4:	737b      	strb	r3, [r7, #13]
 80012f6:	e013      	b.n	8001320 <LCD_ShowChar+0xcc>
		    {                 
		        if(temp&0x01)Lcd_WriteData_16Bit(fc); 
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	f003 0301 	and.w	r3, r3, #1
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d004      	beq.n	800130c <LCD_ShowChar+0xb8>
 8001302:	887b      	ldrh	r3, [r7, #2]
 8001304:	4618      	mov	r0, r3
 8001306:	f001 fef3 	bl	80030f0 <Lcd_WriteData_16Bit>
 800130a:	e003      	b.n	8001314 <LCD_ShowChar+0xc0>
				else Lcd_WriteData_16Bit(bc); 
 800130c:	883b      	ldrh	r3, [r7, #0]
 800130e:	4618      	mov	r0, r3
 8001310:	f001 feee 	bl	80030f0 <Lcd_WriteData_16Bit>
				temp>>=1; 
 8001314:	7bfb      	ldrb	r3, [r7, #15]
 8001316:	085b      	lsrs	r3, r3, #1
 8001318:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 800131a:	7b7b      	ldrb	r3, [r7, #13]
 800131c:	3301      	adds	r3, #1
 800131e:	737b      	strb	r3, [r7, #13]
 8001320:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001324:	085b      	lsrs	r3, r3, #1
 8001326:	b2db      	uxtb	r3, r3
 8001328:	7b7a      	ldrb	r2, [r7, #13]
 800132a:	429a      	cmp	r2, r3
 800132c:	d3e4      	bcc.n	80012f8 <LCD_ShowChar+0xa4>
		for(pos=0;pos<size;pos++)
 800132e:	7bbb      	ldrb	r3, [r7, #14]
 8001330:	3301      	adds	r3, #1
 8001332:	73bb      	strb	r3, [r7, #14]
 8001334:	7bba      	ldrb	r2, [r7, #14]
 8001336:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800133a:	429a      	cmp	r2, r3
 800133c:	d3bf      	bcc.n	80012be <LCD_ShowChar+0x6a>
 800133e:	e049      	b.n	80013d4 <LCD_ShowChar+0x180>
			
		}	
	}
	else//
	{
		for(pos=0;pos<size;pos++)
 8001340:	2300      	movs	r3, #0
 8001342:	73bb      	strb	r3, [r7, #14]
 8001344:	e041      	b.n	80013ca <LCD_ShowChar+0x176>
		{
			if(size==12)temp=asc2_1206[num][pos];//1206
 8001346:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800134a:	2b0c      	cmp	r3, #12
 800134c:	d10c      	bne.n	8001368 <LCD_ShowChar+0x114>
 800134e:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001352:	7bb9      	ldrb	r1, [r7, #14]
 8001354:	482a      	ldr	r0, [pc, #168]	; (8001400 <LCD_ShowChar+0x1ac>)
 8001356:	4613      	mov	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4413      	add	r3, r2
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	4403      	add	r3, r0
 8001360:	440b      	add	r3, r1
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	73fb      	strb	r3, [r7, #15]
 8001366:	e008      	b.n	800137a <LCD_ShowChar+0x126>
			else temp=asc2_1608[num][pos];		 //1608
 8001368:	f897 2020 	ldrb.w	r2, [r7, #32]
 800136c:	7bbb      	ldrb	r3, [r7, #14]
 800136e:	4925      	ldr	r1, [pc, #148]	; (8001404 <LCD_ShowChar+0x1b0>)
 8001370:	0112      	lsls	r2, r2, #4
 8001372:	440a      	add	r2, r1
 8001374:	4413      	add	r3, r2
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 800137a:	2300      	movs	r3, #0
 800137c:	737b      	strb	r3, [r7, #13]
 800137e:	e01a      	b.n	80013b6 <LCD_ShowChar+0x162>
		    {   
				POINT_COLOR=fc;              
 8001380:	4a1e      	ldr	r2, [pc, #120]	; (80013fc <LCD_ShowChar+0x1a8>)
 8001382:	887b      	ldrh	r3, [r7, #2]
 8001384:	8013      	strh	r3, [r2, #0]
		        if(temp&0x01)LCD_DrawPoint(x+t,y+pos);//
 8001386:	7bfb      	ldrb	r3, [r7, #15]
 8001388:	f003 0301 	and.w	r3, r3, #1
 800138c:	2b00      	cmp	r3, #0
 800138e:	d00c      	beq.n	80013aa <LCD_ShowChar+0x156>
 8001390:	7b7b      	ldrb	r3, [r7, #13]
 8001392:	b29a      	uxth	r2, r3
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	4413      	add	r3, r2
 8001398:	b298      	uxth	r0, r3
 800139a:	7bbb      	ldrb	r3, [r7, #14]
 800139c:	b29a      	uxth	r2, r3
 800139e:	88bb      	ldrh	r3, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	4619      	mov	r1, r3
 80013a6:	f001 fedb 	bl	8003160 <LCD_DrawPoint>
		        temp>>=1; 
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	085b      	lsrs	r3, r3, #1
 80013ae:	73fb      	strb	r3, [r7, #15]
			for(t=0;t<size/2;t++)
 80013b0:	7b7b      	ldrb	r3, [r7, #13]
 80013b2:	3301      	adds	r3, #1
 80013b4:	737b      	strb	r3, [r7, #13]
 80013b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80013ba:	085b      	lsrs	r3, r3, #1
 80013bc:	b2db      	uxtb	r3, r3
 80013be:	7b7a      	ldrb	r2, [r7, #13]
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d3dd      	bcc.n	8001380 <LCD_ShowChar+0x12c>
		for(pos=0;pos<size;pos++)
 80013c4:	7bbb      	ldrb	r3, [r7, #14]
 80013c6:	3301      	adds	r3, #1
 80013c8:	73bb      	strb	r3, [r7, #14]
 80013ca:	7bba      	ldrb	r2, [r7, #14]
 80013cc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d3b8      	bcc.n	8001346 <LCD_ShowChar+0xf2>
		    }
		}
	}
	POINT_COLOR=colortemp;	
 80013d4:	4a09      	ldr	r2, [pc, #36]	; (80013fc <LCD_ShowChar+0x1a8>)
 80013d6:	897b      	ldrh	r3, [r7, #10]
 80013d8:	8013      	strh	r3, [r2, #0]
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <LCD_ShowChar+0x1b4>)
 80013dc:	881b      	ldrh	r3, [r3, #0]
 80013de:	3b01      	subs	r3, #1
 80013e0:	b29a      	uxth	r2, r3
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <LCD_ShowChar+0x1b4>)
 80013e4:	885b      	ldrh	r3, [r3, #2]
 80013e6:	3b01      	subs	r3, #1
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	2100      	movs	r1, #0
 80013ec:	2000      	movs	r0, #0
 80013ee:	f002 f84d 	bl	800348c <LCD_SetWindows>
}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd90      	pop	{r4, r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200002a2 	.word	0x200002a2
 8001400:	0800b550 	.word	0x0800b550
 8001404:	0800b9c4 	.word	0x0800b9c4
 8001408:	20000294 	.word	0x20000294

0800140c <LCD_Show_3216_char>:


void LCD_Show_3216_char(uint16_t x,uint16_t y,uint16_t fc, uint16_t bc, uint8_t num,uint8_t mode)
{
 800140c:	b590      	push	{r4, r7, lr}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	4604      	mov	r4, r0
 8001414:	4608      	mov	r0, r1
 8001416:	4611      	mov	r1, r2
 8001418:	461a      	mov	r2, r3
 800141a:	4623      	mov	r3, r4
 800141c:	80fb      	strh	r3, [r7, #6]
 800141e:	4603      	mov	r3, r0
 8001420:	80bb      	strh	r3, [r7, #4]
 8001422:	460b      	mov	r3, r1
 8001424:	807b      	strh	r3, [r7, #2]
 8001426:	4613      	mov	r3, r2
 8001428:	803b      	strh	r3, [r7, #0]
    uint16_t temp;
    uint8_t pos,t;
    uint16_t colortemp=POINT_COLOR;
 800142a:	4b53      	ldr	r3, [pc, #332]	; (8001578 <LCD_Show_3216_char+0x16c>)
 800142c:	881b      	ldrh	r3, [r3, #0]
 800142e:	817b      	strh	r3, [r7, #10]
    num=num-' ';//
 8001430:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001434:	3b20      	subs	r3, #32
 8001436:	f887 3020 	strb.w	r3, [r7, #32]
    LCD_SetWindows(x,y,x+16-1,y+32-1);//
 800143a:	88fb      	ldrh	r3, [r7, #6]
 800143c:	330f      	adds	r3, #15
 800143e:	b29a      	uxth	r2, r3
 8001440:	88bb      	ldrh	r3, [r7, #4]
 8001442:	331f      	adds	r3, #31
 8001444:	b29b      	uxth	r3, r3
 8001446:	88b9      	ldrh	r1, [r7, #4]
 8001448:	88f8      	ldrh	r0, [r7, #6]
 800144a:	f002 f81f 	bl	800348c <LCD_SetWindows>
    if(!mode) //
 800144e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001452:	2b00      	cmp	r3, #0
 8001454:	d13b      	bne.n	80014ce <LCD_Show_3216_char+0xc2>
    {
	for(pos=0;pos<32;pos++)
 8001456:	2300      	movs	r3, #0
 8001458:	737b      	strb	r3, [r7, #13]
 800145a:	e034      	b.n	80014c6 <LCD_Show_3216_char+0xba>
	{
	    temp = (asc2_3216[num][pos*2]<<8)|asc2_3216[num][pos*2+1];//3216
 800145c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001460:	7b7b      	ldrb	r3, [r7, #13]
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4945      	ldr	r1, [pc, #276]	; (800157c <LCD_Show_3216_char+0x170>)
 8001466:	0192      	lsls	r2, r2, #6
 8001468:	440a      	add	r2, r1
 800146a:	4413      	add	r3, r2
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	021b      	lsls	r3, r3, #8
 8001470:	b21a      	sxth	r2, r3
 8001472:	f897 1020 	ldrb.w	r1, [r7, #32]
 8001476:	7b7b      	ldrb	r3, [r7, #13]
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	3301      	adds	r3, #1
 800147c:	483f      	ldr	r0, [pc, #252]	; (800157c <LCD_Show_3216_char+0x170>)
 800147e:	0189      	lsls	r1, r1, #6
 8001480:	4401      	add	r1, r0
 8001482:	440b      	add	r3, r1
 8001484:	781b      	ldrb	r3, [r3, #0]
 8001486:	b21b      	sxth	r3, r3
 8001488:	4313      	orrs	r3, r2
 800148a:	b21b      	sxth	r3, r3
 800148c:	81fb      	strh	r3, [r7, #14]
	    for(t=0;t<16;t++)
 800148e:	2300      	movs	r3, #0
 8001490:	733b      	strb	r3, [r7, #12]
 8001492:	e012      	b.n	80014ba <LCD_Show_3216_char+0xae>
	    {
		if(temp&0x8000)
 8001494:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001498:	2b00      	cmp	r3, #0
 800149a:	da04      	bge.n	80014a6 <LCD_Show_3216_char+0x9a>
		{
		    Lcd_WriteData_16Bit(fc);
 800149c:	887b      	ldrh	r3, [r7, #2]
 800149e:	4618      	mov	r0, r3
 80014a0:	f001 fe26 	bl	80030f0 <Lcd_WriteData_16Bit>
 80014a4:	e003      	b.n	80014ae <LCD_Show_3216_char+0xa2>
		}
		else
		{
		    Lcd_WriteData_16Bit(bc);
 80014a6:	883b      	ldrh	r3, [r7, #0]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f001 fe21 	bl	80030f0 <Lcd_WriteData_16Bit>
		}
		temp<<=1;
 80014ae:	89fb      	ldrh	r3, [r7, #14]
 80014b0:	005b      	lsls	r3, r3, #1
 80014b2:	81fb      	strh	r3, [r7, #14]
	    for(t=0;t<16;t++)
 80014b4:	7b3b      	ldrb	r3, [r7, #12]
 80014b6:	3301      	adds	r3, #1
 80014b8:	733b      	strb	r3, [r7, #12]
 80014ba:	7b3b      	ldrb	r3, [r7, #12]
 80014bc:	2b0f      	cmp	r3, #15
 80014be:	d9e9      	bls.n	8001494 <LCD_Show_3216_char+0x88>
	for(pos=0;pos<32;pos++)
 80014c0:	7b7b      	ldrb	r3, [r7, #13]
 80014c2:	3301      	adds	r3, #1
 80014c4:	737b      	strb	r3, [r7, #13]
 80014c6:	7b7b      	ldrb	r3, [r7, #13]
 80014c8:	2b1f      	cmp	r3, #31
 80014ca:	d9c7      	bls.n	800145c <LCD_Show_3216_char+0x50>
 80014cc:	e041      	b.n	8001552 <LCD_Show_3216_char+0x146>

	}
    }
    else//
    {
        for(pos=0;pos<32;pos++)
 80014ce:	2300      	movs	r3, #0
 80014d0:	737b      	strb	r3, [r7, #13]
 80014d2:	e03b      	b.n	800154c <LCD_Show_3216_char+0x140>
	{
	    temp = (asc2_3216[num][pos*2]<<8)|asc2_3216[num][pos*2+1];//3216
 80014d4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014d8:	7b7b      	ldrb	r3, [r7, #13]
 80014da:	005b      	lsls	r3, r3, #1
 80014dc:	4927      	ldr	r1, [pc, #156]	; (800157c <LCD_Show_3216_char+0x170>)
 80014de:	0192      	lsls	r2, r2, #6
 80014e0:	440a      	add	r2, r1
 80014e2:	4413      	add	r3, r2
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	021b      	lsls	r3, r3, #8
 80014e8:	b21a      	sxth	r2, r3
 80014ea:	f897 1020 	ldrb.w	r1, [r7, #32]
 80014ee:	7b7b      	ldrb	r3, [r7, #13]
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	3301      	adds	r3, #1
 80014f4:	4821      	ldr	r0, [pc, #132]	; (800157c <LCD_Show_3216_char+0x170>)
 80014f6:	0189      	lsls	r1, r1, #6
 80014f8:	4401      	add	r1, r0
 80014fa:	440b      	add	r3, r1
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	4313      	orrs	r3, r2
 8001502:	b21b      	sxth	r3, r3
 8001504:	81fb      	strh	r3, [r7, #14]
	    for(t=0;t<16;t++)
 8001506:	2300      	movs	r3, #0
 8001508:	733b      	strb	r3, [r7, #12]
 800150a:	e019      	b.n	8001540 <LCD_Show_3216_char+0x134>
	    {
		POINT_COLOR=fc;
 800150c:	4a1a      	ldr	r2, [pc, #104]	; (8001578 <LCD_Show_3216_char+0x16c>)
 800150e:	887b      	ldrh	r3, [r7, #2]
 8001510:	8013      	strh	r3, [r2, #0]
		if(temp&(0x8000))
 8001512:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001516:	2b00      	cmp	r3, #0
 8001518:	da0c      	bge.n	8001534 <LCD_Show_3216_char+0x128>
		{
		    LCD_DrawPoint(x+t,y+pos);//
 800151a:	7b3b      	ldrb	r3, [r7, #12]
 800151c:	b29a      	uxth	r2, r3
 800151e:	88fb      	ldrh	r3, [r7, #6]
 8001520:	4413      	add	r3, r2
 8001522:	b298      	uxth	r0, r3
 8001524:	7b7b      	ldrb	r3, [r7, #13]
 8001526:	b29a      	uxth	r2, r3
 8001528:	88bb      	ldrh	r3, [r7, #4]
 800152a:	4413      	add	r3, r2
 800152c:	b29b      	uxth	r3, r3
 800152e:	4619      	mov	r1, r3
 8001530:	f001 fe16 	bl	8003160 <LCD_DrawPoint>
		}
		temp<<=1;
 8001534:	89fb      	ldrh	r3, [r7, #14]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	81fb      	strh	r3, [r7, #14]
	    for(t=0;t<16;t++)
 800153a:	7b3b      	ldrb	r3, [r7, #12]
 800153c:	3301      	adds	r3, #1
 800153e:	733b      	strb	r3, [r7, #12]
 8001540:	7b3b      	ldrb	r3, [r7, #12]
 8001542:	2b0f      	cmp	r3, #15
 8001544:	d9e2      	bls.n	800150c <LCD_Show_3216_char+0x100>
        for(pos=0;pos<32;pos++)
 8001546:	7b7b      	ldrb	r3, [r7, #13]
 8001548:	3301      	adds	r3, #1
 800154a:	737b      	strb	r3, [r7, #13]
 800154c:	7b7b      	ldrb	r3, [r7, #13]
 800154e:	2b1f      	cmp	r3, #31
 8001550:	d9c0      	bls.n	80014d4 <LCD_Show_3216_char+0xc8>
	    }
	}
    }
    POINT_COLOR=colortemp;
 8001552:	4a09      	ldr	r2, [pc, #36]	; (8001578 <LCD_Show_3216_char+0x16c>)
 8001554:	897b      	ldrh	r3, [r7, #10]
 8001556:	8013      	strh	r3, [r2, #0]
    LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//
 8001558:	4b09      	ldr	r3, [pc, #36]	; (8001580 <LCD_Show_3216_char+0x174>)
 800155a:	881b      	ldrh	r3, [r3, #0]
 800155c:	3b01      	subs	r3, #1
 800155e:	b29a      	uxth	r2, r3
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <LCD_Show_3216_char+0x174>)
 8001562:	885b      	ldrh	r3, [r3, #2]
 8001564:	3b01      	subs	r3, #1
 8001566:	b29b      	uxth	r3, r3
 8001568:	2100      	movs	r1, #0
 800156a:	2000      	movs	r0, #0
 800156c:	f001 ff8e 	bl	800348c <LCD_SetWindows>
}
 8001570:	bf00      	nop
 8001572:	3714      	adds	r7, #20
 8001574:	46bd      	mov	sp, r7
 8001576:	bd90      	pop	{r4, r7, pc}
 8001578:	200002a2 	.word	0x200002a2
 800157c:	0800bfb4 	.word	0x0800bfb4
 8001580:	20000294 	.word	0x20000294

08001584 <GUI_DrawFont16>:
								s:the start address of the Chinese character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawFont16(uint16_t x, uint16_t y, uint16_t fc, uint16_t bc, uint8_t *s,uint8_t mode)
{
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	4604      	mov	r4, r0
 800158c:	4608      	mov	r0, r1
 800158e:	4611      	mov	r1, r2
 8001590:	461a      	mov	r2, r3
 8001592:	4623      	mov	r3, r4
 8001594:	80fb      	strh	r3, [r7, #6]
 8001596:	4603      	mov	r3, r0
 8001598:	80bb      	strh	r3, [r7, #4]
 800159a:	460b      	mov	r3, r1
 800159c:	807b      	strh	r3, [r7, #2]
 800159e:	4613      	mov	r3, r2
 80015a0:	803b      	strh	r3, [r7, #0]
	uint8_t i,j;
	uint16_t k;
	uint16_t HZnum;
	uint16_t x0=x;
 80015a2:	88fb      	ldrh	r3, [r7, #6]
 80015a4:	817b      	strh	r3, [r7, #10]
	HZnum=sizeof(tfont16)/sizeof(typFNT_GB16);	//
 80015a6:	234b      	movs	r3, #75	; 0x4b
 80015a8:	813b      	strh	r3, [r7, #8]
	
			
	for (k=0;k<HZnum;k++) 
 80015aa:	2300      	movs	r3, #0
 80015ac:	81bb      	strh	r3, [r7, #12]
 80015ae:	e083      	b.n	80016b8 <GUI_DrawFont16+0x134>
	{
	  if ((tfont16[k].Index[0]==*(s))&&(tfont16[k].Index[1]==*(s+1)))
 80015b0:	89ba      	ldrh	r2, [r7, #12]
 80015b2:	494c      	ldr	r1, [pc, #304]	; (80016e4 <GUI_DrawFont16+0x160>)
 80015b4:	4613      	mov	r3, r2
 80015b6:	011b      	lsls	r3, r3, #4
 80015b8:	4413      	add	r3, r2
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	440b      	add	r3, r1
 80015be:	781a      	ldrb	r2, [r3, #0]
 80015c0:	6a3b      	ldr	r3, [r7, #32]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d174      	bne.n	80016b2 <GUI_DrawFont16+0x12e>
 80015c8:	89ba      	ldrh	r2, [r7, #12]
 80015ca:	4946      	ldr	r1, [pc, #280]	; (80016e4 <GUI_DrawFont16+0x160>)
 80015cc:	4613      	mov	r3, r2
 80015ce:	011b      	lsls	r3, r3, #4
 80015d0:	4413      	add	r3, r2
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	440b      	add	r3, r1
 80015d6:	3301      	adds	r3, #1
 80015d8:	781a      	ldrb	r2, [r3, #0]
 80015da:	6a3b      	ldr	r3, [r7, #32]
 80015dc:	3301      	adds	r3, #1
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	429a      	cmp	r2, r3
 80015e2:	d166      	bne.n	80016b2 <GUI_DrawFont16+0x12e>
	  { 	LCD_SetWindows(x,y,x+16-1,y+16-1);
 80015e4:	88fb      	ldrh	r3, [r7, #6]
 80015e6:	330f      	adds	r3, #15
 80015e8:	b29a      	uxth	r2, r3
 80015ea:	88bb      	ldrh	r3, [r7, #4]
 80015ec:	330f      	adds	r3, #15
 80015ee:	b29b      	uxth	r3, r3
 80015f0:	88b9      	ldrh	r1, [r7, #4]
 80015f2:	88f8      	ldrh	r0, [r7, #6]
 80015f4:	f001 ff4a 	bl	800348c <LCD_SetWindows>
		    for(i=0;i<16*2;i++)
 80015f8:	2300      	movs	r3, #0
 80015fa:	73fb      	strb	r3, [r7, #15]
 80015fc:	e056      	b.n	80016ac <GUI_DrawFont16+0x128>
		    {
				for(j=0;j<8;j++)
 80015fe:	2300      	movs	r3, #0
 8001600:	73bb      	strb	r3, [r7, #14]
 8001602:	e04d      	b.n	80016a0 <GUI_DrawFont16+0x11c>
		    	{	
					if(!mode) //
 8001604:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11c      	bne.n	8001646 <GUI_DrawFont16+0xc2>
					{
						if(tfont16[k].Msk[i]&(0x80>>j))	Lcd_WriteData_16Bit(fc);
 800160c:	89ba      	ldrh	r2, [r7, #12]
 800160e:	7bf9      	ldrb	r1, [r7, #15]
 8001610:	4834      	ldr	r0, [pc, #208]	; (80016e4 <GUI_DrawFont16+0x160>)
 8001612:	4613      	mov	r3, r2
 8001614:	011b      	lsls	r3, r3, #4
 8001616:	4413      	add	r3, r2
 8001618:	005b      	lsls	r3, r3, #1
 800161a:	4403      	add	r3, r0
 800161c:	440b      	add	r3, r1
 800161e:	3302      	adds	r3, #2
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	4619      	mov	r1, r3
 8001624:	7bbb      	ldrb	r3, [r7, #14]
 8001626:	2280      	movs	r2, #128	; 0x80
 8001628:	fa42 f303 	asr.w	r3, r2, r3
 800162c:	400b      	ands	r3, r1
 800162e:	2b00      	cmp	r3, #0
 8001630:	d004      	beq.n	800163c <GUI_DrawFont16+0xb8>
 8001632:	887b      	ldrh	r3, [r7, #2]
 8001634:	4618      	mov	r0, r3
 8001636:	f001 fd5b 	bl	80030f0 <Lcd_WriteData_16Bit>
 800163a:	e02e      	b.n	800169a <GUI_DrawFont16+0x116>
						else Lcd_WriteData_16Bit(bc);
 800163c:	883b      	ldrh	r3, [r7, #0]
 800163e:	4618      	mov	r0, r3
 8001640:	f001 fd56 	bl	80030f0 <Lcd_WriteData_16Bit>
 8001644:	e029      	b.n	800169a <GUI_DrawFont16+0x116>
					}
					else
					{
						POINT_COLOR=fc;
 8001646:	4a28      	ldr	r2, [pc, #160]	; (80016e8 <GUI_DrawFont16+0x164>)
 8001648:	887b      	ldrh	r3, [r7, #2]
 800164a:	8013      	strh	r3, [r2, #0]
						if(tfont16[k].Msk[i]&(0x80>>j))	LCD_DrawPoint(x,y);//
 800164c:	89ba      	ldrh	r2, [r7, #12]
 800164e:	7bf9      	ldrb	r1, [r7, #15]
 8001650:	4824      	ldr	r0, [pc, #144]	; (80016e4 <GUI_DrawFont16+0x160>)
 8001652:	4613      	mov	r3, r2
 8001654:	011b      	lsls	r3, r3, #4
 8001656:	4413      	add	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	4403      	add	r3, r0
 800165c:	440b      	add	r3, r1
 800165e:	3302      	adds	r3, #2
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	4619      	mov	r1, r3
 8001664:	7bbb      	ldrb	r3, [r7, #14]
 8001666:	2280      	movs	r2, #128	; 0x80
 8001668:	fa42 f303 	asr.w	r3, r2, r3
 800166c:	400b      	ands	r3, r1
 800166e:	2b00      	cmp	r3, #0
 8001670:	d005      	beq.n	800167e <GUI_DrawFont16+0xfa>
 8001672:	88ba      	ldrh	r2, [r7, #4]
 8001674:	88fb      	ldrh	r3, [r7, #6]
 8001676:	4611      	mov	r1, r2
 8001678:	4618      	mov	r0, r3
 800167a:	f001 fd71 	bl	8003160 <LCD_DrawPoint>
						x++;
 800167e:	88fb      	ldrh	r3, [r7, #6]
 8001680:	3301      	adds	r3, #1
 8001682:	80fb      	strh	r3, [r7, #6]
						if((x-x0)==16)
 8001684:	88fa      	ldrh	r2, [r7, #6]
 8001686:	897b      	ldrh	r3, [r7, #10]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	2b10      	cmp	r3, #16
 800168c:	d105      	bne.n	800169a <GUI_DrawFont16+0x116>
						{
							x=x0;
 800168e:	897b      	ldrh	r3, [r7, #10]
 8001690:	80fb      	strh	r3, [r7, #6]
							y++;
 8001692:	88bb      	ldrh	r3, [r7, #4]
 8001694:	3301      	adds	r3, #1
 8001696:	80bb      	strh	r3, [r7, #4]
							break;
 8001698:	e005      	b.n	80016a6 <GUI_DrawFont16+0x122>
				for(j=0;j<8;j++)
 800169a:	7bbb      	ldrb	r3, [r7, #14]
 800169c:	3301      	adds	r3, #1
 800169e:	73bb      	strb	r3, [r7, #14]
 80016a0:	7bbb      	ldrb	r3, [r7, #14]
 80016a2:	2b07      	cmp	r3, #7
 80016a4:	d9ae      	bls.n	8001604 <GUI_DrawFont16+0x80>
		    for(i=0;i<16*2;i++)
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	3301      	adds	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	2b1f      	cmp	r3, #31
 80016b0:	d9a5      	bls.n	80015fe <GUI_DrawFont16+0x7a>
	for (k=0;k<HZnum;k++) 
 80016b2:	89bb      	ldrh	r3, [r7, #12]
 80016b4:	3301      	adds	r3, #1
 80016b6:	81bb      	strh	r3, [r7, #12]
 80016b8:	89ba      	ldrh	r2, [r7, #12]
 80016ba:	893b      	ldrh	r3, [r7, #8]
 80016bc:	429a      	cmp	r2, r3
 80016be:	f4ff af77 	bcc.w	80015b0 <GUI_DrawFont16+0x2c>
			
		}				  	
		continue;  //
	}

	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//
 80016c2:	4b0a      	ldr	r3, [pc, #40]	; (80016ec <GUI_DrawFont16+0x168>)
 80016c4:	881b      	ldrh	r3, [r3, #0]
 80016c6:	3b01      	subs	r3, #1
 80016c8:	b29a      	uxth	r2, r3
 80016ca:	4b08      	ldr	r3, [pc, #32]	; (80016ec <GUI_DrawFont16+0x168>)
 80016cc:	885b      	ldrh	r3, [r3, #2]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	2100      	movs	r1, #0
 80016d4:	2000      	movs	r0, #0
 80016d6:	f001 fed9 	bl	800348c <LCD_SetWindows>
} 
 80016da:	bf00      	nop
 80016dc:	3714      	adds	r7, #20
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd90      	pop	{r4, r7, pc}
 80016e2:	bf00      	nop
 80016e4:	0800d774 	.word	0x0800d774
 80016e8:	200002a2 	.word	0x200002a2
 80016ec:	20000294 	.word	0x20000294

080016f0 <GUI_DrawFont24>:
								s:the start address of the Chinese character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawFont24(uint16_t x, uint16_t y, uint16_t fc, uint16_t bc, uint8_t *s,uint8_t mode)
{
 80016f0:	b590      	push	{r4, r7, lr}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	4604      	mov	r4, r0
 80016f8:	4608      	mov	r0, r1
 80016fa:	4611      	mov	r1, r2
 80016fc:	461a      	mov	r2, r3
 80016fe:	4623      	mov	r3, r4
 8001700:	80fb      	strh	r3, [r7, #6]
 8001702:	4603      	mov	r3, r0
 8001704:	80bb      	strh	r3, [r7, #4]
 8001706:	460b      	mov	r3, r1
 8001708:	807b      	strh	r3, [r7, #2]
 800170a:	4613      	mov	r3, r2
 800170c:	803b      	strh	r3, [r7, #0]
	uint8_t i,j;
	uint16_t k;
	uint16_t HZnum;
	uint16_t x0=x;
 800170e:	88fb      	ldrh	r3, [r7, #6]
 8001710:	817b      	strh	r3, [r7, #10]
	HZnum=sizeof(tfont24)/sizeof(typFNT_GB24);	//
 8001712:	2307      	movs	r3, #7
 8001714:	813b      	strh	r3, [r7, #8]
		
			for (k=0;k<HZnum;k++) 
 8001716:	2300      	movs	r3, #0
 8001718:	81bb      	strh	r3, [r7, #12]
 800171a:	e07f      	b.n	800181c <GUI_DrawFont24+0x12c>
			{
			  if ((tfont24[k].Index[0]==*(s))&&(tfont24[k].Index[1]==*(s+1)))
 800171c:	89bb      	ldrh	r3, [r7, #12]
 800171e:	4a4a      	ldr	r2, [pc, #296]	; (8001848 <GUI_DrawFont24+0x158>)
 8001720:	214a      	movs	r1, #74	; 0x4a
 8001722:	fb01 f303 	mul.w	r3, r1, r3
 8001726:	4413      	add	r3, r2
 8001728:	781a      	ldrb	r2, [r3, #0]
 800172a:	6a3b      	ldr	r3, [r7, #32]
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	429a      	cmp	r2, r3
 8001730:	d171      	bne.n	8001816 <GUI_DrawFont24+0x126>
 8001732:	89bb      	ldrh	r3, [r7, #12]
 8001734:	4a44      	ldr	r2, [pc, #272]	; (8001848 <GUI_DrawFont24+0x158>)
 8001736:	214a      	movs	r1, #74	; 0x4a
 8001738:	fb01 f303 	mul.w	r3, r1, r3
 800173c:	4413      	add	r3, r2
 800173e:	3301      	adds	r3, #1
 8001740:	781a      	ldrb	r2, [r3, #0]
 8001742:	6a3b      	ldr	r3, [r7, #32]
 8001744:	3301      	adds	r3, #1
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	429a      	cmp	r2, r3
 800174a:	d164      	bne.n	8001816 <GUI_DrawFont24+0x126>
			  { 	LCD_SetWindows(x,y,x+24-1,y+24-1);
 800174c:	88fb      	ldrh	r3, [r7, #6]
 800174e:	3317      	adds	r3, #23
 8001750:	b29a      	uxth	r2, r3
 8001752:	88bb      	ldrh	r3, [r7, #4]
 8001754:	3317      	adds	r3, #23
 8001756:	b29b      	uxth	r3, r3
 8001758:	88b9      	ldrh	r1, [r7, #4]
 800175a:	88f8      	ldrh	r0, [r7, #6]
 800175c:	f001 fe96 	bl	800348c <LCD_SetWindows>
				    for(i=0;i<24*3;i++)
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]
 8001764:	e054      	b.n	8001810 <GUI_DrawFont24+0x120>
				    {
							for(j=0;j<8;j++)
 8001766:	2300      	movs	r3, #0
 8001768:	73bb      	strb	r3, [r7, #14]
 800176a:	e04b      	b.n	8001804 <GUI_DrawFont24+0x114>
							{
								if(!mode) //
 800176c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001770:	2b00      	cmp	r3, #0
 8001772:	d11b      	bne.n	80017ac <GUI_DrawFont24+0xbc>
								{
									if(tfont24[k].Msk[i]&(0x80>>j))	Lcd_WriteData_16Bit(fc);
 8001774:	89ba      	ldrh	r2, [r7, #12]
 8001776:	7bfb      	ldrb	r3, [r7, #15]
 8001778:	4933      	ldr	r1, [pc, #204]	; (8001848 <GUI_DrawFont24+0x158>)
 800177a:	204a      	movs	r0, #74	; 0x4a
 800177c:	fb00 f202 	mul.w	r2, r0, r2
 8001780:	440a      	add	r2, r1
 8001782:	4413      	add	r3, r2
 8001784:	3302      	adds	r3, #2
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	4619      	mov	r1, r3
 800178a:	7bbb      	ldrb	r3, [r7, #14]
 800178c:	2280      	movs	r2, #128	; 0x80
 800178e:	fa42 f303 	asr.w	r3, r2, r3
 8001792:	400b      	ands	r3, r1
 8001794:	2b00      	cmp	r3, #0
 8001796:	d004      	beq.n	80017a2 <GUI_DrawFont24+0xb2>
 8001798:	887b      	ldrh	r3, [r7, #2]
 800179a:	4618      	mov	r0, r3
 800179c:	f001 fca8 	bl	80030f0 <Lcd_WriteData_16Bit>
 80017a0:	e02d      	b.n	80017fe <GUI_DrawFont24+0x10e>
									else Lcd_WriteData_16Bit(bc);
 80017a2:	883b      	ldrh	r3, [r7, #0]
 80017a4:	4618      	mov	r0, r3
 80017a6:	f001 fca3 	bl	80030f0 <Lcd_WriteData_16Bit>
 80017aa:	e028      	b.n	80017fe <GUI_DrawFont24+0x10e>
								}
							else
							{
								POINT_COLOR=fc;
 80017ac:	4a27      	ldr	r2, [pc, #156]	; (800184c <GUI_DrawFont24+0x15c>)
 80017ae:	887b      	ldrh	r3, [r7, #2]
 80017b0:	8013      	strh	r3, [r2, #0]
								if(tfont24[k].Msk[i]&(0x80>>j))	LCD_DrawPoint(x,y);//
 80017b2:	89ba      	ldrh	r2, [r7, #12]
 80017b4:	7bfb      	ldrb	r3, [r7, #15]
 80017b6:	4924      	ldr	r1, [pc, #144]	; (8001848 <GUI_DrawFont24+0x158>)
 80017b8:	204a      	movs	r0, #74	; 0x4a
 80017ba:	fb00 f202 	mul.w	r2, r0, r2
 80017be:	440a      	add	r2, r1
 80017c0:	4413      	add	r3, r2
 80017c2:	3302      	adds	r3, #2
 80017c4:	781b      	ldrb	r3, [r3, #0]
 80017c6:	4619      	mov	r1, r3
 80017c8:	7bbb      	ldrb	r3, [r7, #14]
 80017ca:	2280      	movs	r2, #128	; 0x80
 80017cc:	fa42 f303 	asr.w	r3, r2, r3
 80017d0:	400b      	ands	r3, r1
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d005      	beq.n	80017e2 <GUI_DrawFont24+0xf2>
 80017d6:	88ba      	ldrh	r2, [r7, #4]
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	4611      	mov	r1, r2
 80017dc:	4618      	mov	r0, r3
 80017de:	f001 fcbf 	bl	8003160 <LCD_DrawPoint>
								x++;
 80017e2:	88fb      	ldrh	r3, [r7, #6]
 80017e4:	3301      	adds	r3, #1
 80017e6:	80fb      	strh	r3, [r7, #6]
								if((x-x0)==24)
 80017e8:	88fa      	ldrh	r2, [r7, #6]
 80017ea:	897b      	ldrh	r3, [r7, #10]
 80017ec:	1ad3      	subs	r3, r2, r3
 80017ee:	2b18      	cmp	r3, #24
 80017f0:	d105      	bne.n	80017fe <GUI_DrawFont24+0x10e>
								{
									x=x0;
 80017f2:	897b      	ldrh	r3, [r7, #10]
 80017f4:	80fb      	strh	r3, [r7, #6]
									y++;
 80017f6:	88bb      	ldrh	r3, [r7, #4]
 80017f8:	3301      	adds	r3, #1
 80017fa:	80bb      	strh	r3, [r7, #4]
									break;
 80017fc:	e005      	b.n	800180a <GUI_DrawFont24+0x11a>
							for(j=0;j<8;j++)
 80017fe:	7bbb      	ldrb	r3, [r7, #14]
 8001800:	3301      	adds	r3, #1
 8001802:	73bb      	strb	r3, [r7, #14]
 8001804:	7bbb      	ldrb	r3, [r7, #14]
 8001806:	2b07      	cmp	r3, #7
 8001808:	d9b0      	bls.n	800176c <GUI_DrawFont24+0x7c>
				    for(i=0;i<24*3;i++)
 800180a:	7bfb      	ldrb	r3, [r7, #15]
 800180c:	3301      	adds	r3, #1
 800180e:	73fb      	strb	r3, [r7, #15]
 8001810:	7bfb      	ldrb	r3, [r7, #15]
 8001812:	2b47      	cmp	r3, #71	; 0x47
 8001814:	d9a7      	bls.n	8001766 <GUI_DrawFont24+0x76>
			for (k=0;k<HZnum;k++) 
 8001816:	89bb      	ldrh	r3, [r7, #12]
 8001818:	3301      	adds	r3, #1
 800181a:	81bb      	strh	r3, [r7, #12]
 800181c:	89ba      	ldrh	r2, [r7, #12]
 800181e:	893b      	ldrh	r3, [r7, #8]
 8001820:	429a      	cmp	r2, r3
 8001822:	f4ff af7b 	bcc.w	800171c <GUI_DrawFont24+0x2c>
					
				}				  	
				continue;  //
			}

	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <GUI_DrawFont24+0x160>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	3b01      	subs	r3, #1
 800182c:	b29a      	uxth	r2, r3
 800182e:	4b08      	ldr	r3, [pc, #32]	; (8001850 <GUI_DrawFont24+0x160>)
 8001830:	885b      	ldrh	r3, [r3, #2]
 8001832:	3b01      	subs	r3, #1
 8001834:	b29b      	uxth	r3, r3
 8001836:	2100      	movs	r1, #0
 8001838:	2000      	movs	r0, #0
 800183a:	f001 fe27 	bl	800348c <LCD_SetWindows>
}
 800183e:	bf00      	nop
 8001840:	3714      	adds	r7, #20
 8001842:	46bd      	mov	sp, r7
 8001844:	bd90      	pop	{r4, r7, pc}
 8001846:	bf00      	nop
 8001848:	0800e16c 	.word	0x0800e16c
 800184c:	200002a2 	.word	0x200002a2
 8001850:	20000294 	.word	0x20000294

08001854 <GUI_DrawFont32>:
								s:the start address of the Chinese character
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/ 
void GUI_DrawFont32(uint16_t x, uint16_t y, uint16_t fc, uint16_t bc, uint8_t *s,uint8_t mode)
{
 8001854:	b590      	push	{r4, r7, lr}
 8001856:	b085      	sub	sp, #20
 8001858:	af00      	add	r7, sp, #0
 800185a:	4604      	mov	r4, r0
 800185c:	4608      	mov	r0, r1
 800185e:	4611      	mov	r1, r2
 8001860:	461a      	mov	r2, r3
 8001862:	4623      	mov	r3, r4
 8001864:	80fb      	strh	r3, [r7, #6]
 8001866:	4603      	mov	r3, r0
 8001868:	80bb      	strh	r3, [r7, #4]
 800186a:	460b      	mov	r3, r1
 800186c:	807b      	strh	r3, [r7, #2]
 800186e:	4613      	mov	r3, r2
 8001870:	803b      	strh	r3, [r7, #0]
	uint8_t i,j;
	uint16_t k;
	uint16_t HZnum;
	uint16_t x0=x;
 8001872:	88fb      	ldrh	r3, [r7, #6]
 8001874:	817b      	strh	r3, [r7, #10]
	HZnum=sizeof(tfont32)/sizeof(typFNT_GB32);	//
 8001876:	2324      	movs	r3, #36	; 0x24
 8001878:	813b      	strh	r3, [r7, #8]
	for (k=0;k<HZnum;k++) 
 800187a:	2300      	movs	r3, #0
 800187c:	81bb      	strh	r3, [r7, #12]
 800187e:	e084      	b.n	800198a <GUI_DrawFont32+0x136>
			{
			  if ((tfont32[k].Index[0]==*(s))&&(tfont32[k].Index[1]==*(s+1)))
 8001880:	89ba      	ldrh	r2, [r7, #12]
 8001882:	494c      	ldr	r1, [pc, #304]	; (80019b4 <GUI_DrawFont32+0x160>)
 8001884:	4613      	mov	r3, r2
 8001886:	019b      	lsls	r3, r3, #6
 8001888:	4413      	add	r3, r2
 800188a:	005b      	lsls	r3, r3, #1
 800188c:	440b      	add	r3, r1
 800188e:	781a      	ldrb	r2, [r3, #0]
 8001890:	6a3b      	ldr	r3, [r7, #32]
 8001892:	781b      	ldrb	r3, [r3, #0]
 8001894:	429a      	cmp	r2, r3
 8001896:	d175      	bne.n	8001984 <GUI_DrawFont32+0x130>
 8001898:	89ba      	ldrh	r2, [r7, #12]
 800189a:	4946      	ldr	r1, [pc, #280]	; (80019b4 <GUI_DrawFont32+0x160>)
 800189c:	4613      	mov	r3, r2
 800189e:	019b      	lsls	r3, r3, #6
 80018a0:	4413      	add	r3, r2
 80018a2:	005b      	lsls	r3, r3, #1
 80018a4:	440b      	add	r3, r1
 80018a6:	3301      	adds	r3, #1
 80018a8:	781a      	ldrb	r2, [r3, #0]
 80018aa:	6a3b      	ldr	r3, [r7, #32]
 80018ac:	3301      	adds	r3, #1
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	d167      	bne.n	8001984 <GUI_DrawFont32+0x130>
			  { 	LCD_SetWindows(x,y,x+32-1,y+32-1);
 80018b4:	88fb      	ldrh	r3, [r7, #6]
 80018b6:	331f      	adds	r3, #31
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	88bb      	ldrh	r3, [r7, #4]
 80018bc:	331f      	adds	r3, #31
 80018be:	b29b      	uxth	r3, r3
 80018c0:	88b9      	ldrh	r1, [r7, #4]
 80018c2:	88f8      	ldrh	r0, [r7, #6]
 80018c4:	f001 fde2 	bl	800348c <LCD_SetWindows>
				    for(i=0;i<32*4;i++)
 80018c8:	2300      	movs	r3, #0
 80018ca:	73fb      	strb	r3, [r7, #15]
 80018cc:	e056      	b.n	800197c <GUI_DrawFont32+0x128>
				    {
						for(j=0;j<8;j++)
 80018ce:	2300      	movs	r3, #0
 80018d0:	73bb      	strb	r3, [r7, #14]
 80018d2:	e04d      	b.n	8001970 <GUI_DrawFont32+0x11c>
				    	{
							if(!mode) //
 80018d4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d11c      	bne.n	8001916 <GUI_DrawFont32+0xc2>
							{
								if(tfont32[k].Msk[i]&(0x80>>j))	Lcd_WriteData_16Bit(fc);
 80018dc:	89ba      	ldrh	r2, [r7, #12]
 80018de:	7bf9      	ldrb	r1, [r7, #15]
 80018e0:	4834      	ldr	r0, [pc, #208]	; (80019b4 <GUI_DrawFont32+0x160>)
 80018e2:	4613      	mov	r3, r2
 80018e4:	019b      	lsls	r3, r3, #6
 80018e6:	4413      	add	r3, r2
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	4403      	add	r3, r0
 80018ec:	440b      	add	r3, r1
 80018ee:	3302      	adds	r3, #2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	4619      	mov	r1, r3
 80018f4:	7bbb      	ldrb	r3, [r7, #14]
 80018f6:	2280      	movs	r2, #128	; 0x80
 80018f8:	fa42 f303 	asr.w	r3, r2, r3
 80018fc:	400b      	ands	r3, r1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d004      	beq.n	800190c <GUI_DrawFont32+0xb8>
 8001902:	887b      	ldrh	r3, [r7, #2]
 8001904:	4618      	mov	r0, r3
 8001906:	f001 fbf3 	bl	80030f0 <Lcd_WriteData_16Bit>
 800190a:	e02e      	b.n	800196a <GUI_DrawFont32+0x116>
								else Lcd_WriteData_16Bit(bc);
 800190c:	883b      	ldrh	r3, [r7, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f001 fbee 	bl	80030f0 <Lcd_WriteData_16Bit>
 8001914:	e029      	b.n	800196a <GUI_DrawFont32+0x116>
							}
							else
							{
								POINT_COLOR=fc;
 8001916:	4a28      	ldr	r2, [pc, #160]	; (80019b8 <GUI_DrawFont32+0x164>)
 8001918:	887b      	ldrh	r3, [r7, #2]
 800191a:	8013      	strh	r3, [r2, #0]
								if(tfont32[k].Msk[i]&(0x80>>j))	LCD_DrawPoint(x,y);//
 800191c:	89ba      	ldrh	r2, [r7, #12]
 800191e:	7bf9      	ldrb	r1, [r7, #15]
 8001920:	4824      	ldr	r0, [pc, #144]	; (80019b4 <GUI_DrawFont32+0x160>)
 8001922:	4613      	mov	r3, r2
 8001924:	019b      	lsls	r3, r3, #6
 8001926:	4413      	add	r3, r2
 8001928:	005b      	lsls	r3, r3, #1
 800192a:	4403      	add	r3, r0
 800192c:	440b      	add	r3, r1
 800192e:	3302      	adds	r3, #2
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	4619      	mov	r1, r3
 8001934:	7bbb      	ldrb	r3, [r7, #14]
 8001936:	2280      	movs	r2, #128	; 0x80
 8001938:	fa42 f303 	asr.w	r3, r2, r3
 800193c:	400b      	ands	r3, r1
 800193e:	2b00      	cmp	r3, #0
 8001940:	d005      	beq.n	800194e <GUI_DrawFont32+0xfa>
 8001942:	88ba      	ldrh	r2, [r7, #4]
 8001944:	88fb      	ldrh	r3, [r7, #6]
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f001 fc09 	bl	8003160 <LCD_DrawPoint>
								x++;
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	3301      	adds	r3, #1
 8001952:	80fb      	strh	r3, [r7, #6]
								if((x-x0)==32)
 8001954:	88fa      	ldrh	r2, [r7, #6]
 8001956:	897b      	ldrh	r3, [r7, #10]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b20      	cmp	r3, #32
 800195c:	d105      	bne.n	800196a <GUI_DrawFont32+0x116>
								{
									x=x0;
 800195e:	897b      	ldrh	r3, [r7, #10]
 8001960:	80fb      	strh	r3, [r7, #6]
									y++;
 8001962:	88bb      	ldrh	r3, [r7, #4]
 8001964:	3301      	adds	r3, #1
 8001966:	80bb      	strh	r3, [r7, #4]
									break;
 8001968:	e005      	b.n	8001976 <GUI_DrawFont32+0x122>
						for(j=0;j<8;j++)
 800196a:	7bbb      	ldrb	r3, [r7, #14]
 800196c:	3301      	adds	r3, #1
 800196e:	73bb      	strb	r3, [r7, #14]
 8001970:	7bbb      	ldrb	r3, [r7, #14]
 8001972:	2b07      	cmp	r3, #7
 8001974:	d9ae      	bls.n	80018d4 <GUI_DrawFont32+0x80>
				    for(i=0;i<32*4;i++)
 8001976:	7bfb      	ldrb	r3, [r7, #15]
 8001978:	3301      	adds	r3, #1
 800197a:	73fb      	strb	r3, [r7, #15]
 800197c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001980:	2b00      	cmp	r3, #0
 8001982:	daa4      	bge.n	80018ce <GUI_DrawFont32+0x7a>
	for (k=0;k<HZnum;k++) 
 8001984:	89bb      	ldrh	r3, [r7, #12]
 8001986:	3301      	adds	r3, #1
 8001988:	81bb      	strh	r3, [r7, #12]
 800198a:	89ba      	ldrh	r2, [r7, #12]
 800198c:	893b      	ldrh	r3, [r7, #8]
 800198e:	429a      	cmp	r2, r3
 8001990:	f4ff af76 	bcc.w	8001880 <GUI_DrawFont32+0x2c>
					
				}				  	
				continue;  //
			}
	
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);//
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <GUI_DrawFont32+0x168>)
 8001996:	881b      	ldrh	r3, [r3, #0]
 8001998:	3b01      	subs	r3, #1
 800199a:	b29a      	uxth	r2, r3
 800199c:	4b07      	ldr	r3, [pc, #28]	; (80019bc <GUI_DrawFont32+0x168>)
 800199e:	885b      	ldrh	r3, [r3, #2]
 80019a0:	3b01      	subs	r3, #1
 80019a2:	b29b      	uxth	r3, r3
 80019a4:	2100      	movs	r1, #0
 80019a6:	2000      	movs	r0, #0
 80019a8:	f001 fd70 	bl	800348c <LCD_SetWindows>
} 
 80019ac:	bf00      	nop
 80019ae:	3714      	adds	r7, #20
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd90      	pop	{r4, r7, pc}
 80019b4:	0800e374 	.word	0x0800e374
 80019b8:	200002a2 	.word	0x200002a2
 80019bc:	20000294 	.word	0x20000294

080019c0 <Show_Str>:
								size:the size of Chinese and English strings
								mode:0-no overlying,1-overlying
 * @retvalue   :None
******************************************************************************/	   		   
void Show_Str(uint16_t x, uint16_t y, uint16_t fc, uint16_t bc, uint8_t *str,uint8_t size,uint8_t mode)
{					
 80019c0:	b5b0      	push	{r4, r5, r7, lr}
 80019c2:	b088      	sub	sp, #32
 80019c4:	af04      	add	r7, sp, #16
 80019c6:	4604      	mov	r4, r0
 80019c8:	4608      	mov	r0, r1
 80019ca:	4611      	mov	r1, r2
 80019cc:	461a      	mov	r2, r3
 80019ce:	4623      	mov	r3, r4
 80019d0:	80fb      	strh	r3, [r7, #6]
 80019d2:	4603      	mov	r3, r0
 80019d4:	80bb      	strh	r3, [r7, #4]
 80019d6:	460b      	mov	r3, r1
 80019d8:	807b      	strh	r3, [r7, #2]
 80019da:	4613      	mov	r3, r2
 80019dc:	803b      	strh	r3, [r7, #0]
	uint16_t x0=x;
 80019de:	88fb      	ldrh	r3, [r7, #6]
 80019e0:	81bb      	strh	r3, [r7, #12]
  	uint8_t bHz=0;     //
 80019e2:	2300      	movs	r3, #0
 80019e4:	73fb      	strb	r3, [r7, #15]
    while(*str!=0)//
 80019e6:	e0ad      	b.n	8001b44 <Show_Str+0x184>
    { 
        if(!bHz)
 80019e8:	7bfb      	ldrb	r3, [r7, #15]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d15f      	bne.n	8001aae <Show_Str+0xee>
        {
			if(x>(lcddev.width-size/2)||y>(lcddev.height-size)) 
 80019ee:	88fa      	ldrh	r2, [r7, #6]
 80019f0:	4b5a      	ldr	r3, [pc, #360]	; (8001b5c <Show_Str+0x19c>)
 80019f2:	881b      	ldrh	r3, [r3, #0]
 80019f4:	4619      	mov	r1, r3
 80019f6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80019fa:	085b      	lsrs	r3, r3, #1
 80019fc:	b2db      	uxtb	r3, r3
 80019fe:	1acb      	subs	r3, r1, r3
 8001a00:	429a      	cmp	r2, r3
 8001a02:	f300 80a5 	bgt.w	8001b50 <Show_Str+0x190>
 8001a06:	88ba      	ldrh	r2, [r7, #4]
 8001a08:	4b54      	ldr	r3, [pc, #336]	; (8001b5c <Show_Str+0x19c>)
 8001a0a:	885b      	ldrh	r3, [r3, #2]
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a12:	1acb      	subs	r3, r1, r3
 8001a14:	429a      	cmp	r2, r3
 8001a16:	f300 809b 	bgt.w	8001b50 <Show_Str+0x190>
			return; 
	        if(*str>0x80)bHz=1;//
 8001a1a:	6a3b      	ldr	r3, [r7, #32]
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b80      	cmp	r3, #128	; 0x80
 8001a20:	d902      	bls.n	8001a28 <Show_Str+0x68>
 8001a22:	2301      	movs	r3, #1
 8001a24:	73fb      	strb	r3, [r7, #15]
 8001a26:	e08d      	b.n	8001b44 <Show_Str+0x184>
	        else              //
	        {          
		        if(*str==0x0D)//
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b0d      	cmp	r3, #13
 8001a2e:	d10b      	bne.n	8001a48 <Show_Str+0x88>
		        {         
		            y+=size;
 8001a30:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a34:	b29a      	uxth	r2, r3
 8001a36:	88bb      	ldrh	r3, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	80bb      	strh	r3, [r7, #4]
					x=x0;
 8001a3c:	89bb      	ldrh	r3, [r7, #12]
 8001a3e:	80fb      	strh	r3, [r7, #6]
		            str++; 
 8001a40:	6a3b      	ldr	r3, [r7, #32]
 8001a42:	3301      	adds	r3, #1
 8001a44:	623b      	str	r3, [r7, #32]
 8001a46:	e02e      	b.n	8001aa6 <Show_Str+0xe6>
		        }  
		        else
				{
					if(size>16)//12X24 16X32,8X16
 8001a48:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a4c:	2b10      	cmp	r3, #16
 8001a4e:	d911      	bls.n	8001a74 <Show_Str+0xb4>
					{  
//					LCD_ShowChar(x,y,fc,bc,*str,16,mode);
					LCD_Show_3216_char(x,y,fc,bc,*str,mode);
 8001a50:	6a3b      	ldr	r3, [r7, #32]
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	883d      	ldrh	r5, [r7, #0]
 8001a56:	887c      	ldrh	r4, [r7, #2]
 8001a58:	88b9      	ldrh	r1, [r7, #4]
 8001a5a:	88f8      	ldrh	r0, [r7, #6]
 8001a5c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a60:	9201      	str	r2, [sp, #4]
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	462b      	mov	r3, r5
 8001a66:	4622      	mov	r2, r4
 8001a68:	f7ff fcd0 	bl	800140c <LCD_Show_3216_char>
					x+=16; //,
 8001a6c:	88fb      	ldrh	r3, [r7, #6]
 8001a6e:	3310      	adds	r3, #16
 8001a70:	80fb      	strh	r3, [r7, #6]
 8001a72:	e018      	b.n	8001aa6 <Show_Str+0xe6>
					}
					else
					{
					LCD_ShowChar(x,y,fc,bc,*str,size,mode);
 8001a74:	6a3b      	ldr	r3, [r7, #32]
 8001a76:	781b      	ldrb	r3, [r3, #0]
 8001a78:	883d      	ldrh	r5, [r7, #0]
 8001a7a:	887c      	ldrh	r4, [r7, #2]
 8001a7c:	88b9      	ldrh	r1, [r7, #4]
 8001a7e:	88f8      	ldrh	r0, [r7, #6]
 8001a80:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a84:	9202      	str	r2, [sp, #8]
 8001a86:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001a8a:	9201      	str	r2, [sp, #4]
 8001a8c:	9300      	str	r3, [sp, #0]
 8001a8e:	462b      	mov	r3, r5
 8001a90:	4622      	mov	r2, r4
 8001a92:	f7ff fbdf 	bl	8001254 <LCD_ShowChar>
					x+=size/2; //,
 8001a96:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a9a:	085b      	lsrs	r3, r3, #1
 8001a9c:	b2db      	uxtb	r3, r3
 8001a9e:	b29a      	uxth	r2, r3
 8001aa0:	88fb      	ldrh	r3, [r7, #6]
 8001aa2:	4413      	add	r3, r2
 8001aa4:	80fb      	strh	r3, [r7, #6]
					}
				} 
				str++; 
 8001aa6:	6a3b      	ldr	r3, [r7, #32]
 8001aa8:	3301      	adds	r3, #1
 8001aaa:	623b      	str	r3, [r7, #32]
 8001aac:	e04a      	b.n	8001b44 <Show_Str+0x184>
		        
	        }
        }else//
        {   
			if(x>(lcddev.width-size)||y>(lcddev.height-size)) 
 8001aae:	88fa      	ldrh	r2, [r7, #6]
 8001ab0:	4b2a      	ldr	r3, [pc, #168]	; (8001b5c <Show_Str+0x19c>)
 8001ab2:	881b      	ldrh	r3, [r3, #0]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001aba:	1acb      	subs	r3, r1, r3
 8001abc:	429a      	cmp	r2, r3
 8001abe:	dc49      	bgt.n	8001b54 <Show_Str+0x194>
 8001ac0:	88ba      	ldrh	r2, [r7, #4]
 8001ac2:	4b26      	ldr	r3, [pc, #152]	; (8001b5c <Show_Str+0x19c>)
 8001ac4:	885b      	ldrh	r3, [r3, #2]
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001acc:	1acb      	subs	r3, r1, r3
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	dc40      	bgt.n	8001b54 <Show_Str+0x194>
			return;  
            bHz=0;//
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	73fb      	strb	r3, [r7, #15]
			if(size==32)
 8001ad6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001ada:	2b20      	cmp	r3, #32
 8001adc:	d10c      	bne.n	8001af8 <Show_Str+0x138>
			GUI_DrawFont32(x,y,fc,bc,str,mode);	 	
 8001ade:	883c      	ldrh	r4, [r7, #0]
 8001ae0:	887a      	ldrh	r2, [r7, #2]
 8001ae2:	88b9      	ldrh	r1, [r7, #4]
 8001ae4:	88f8      	ldrh	r0, [r7, #6]
 8001ae6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001aea:	9301      	str	r3, [sp, #4]
 8001aec:	6a3b      	ldr	r3, [r7, #32]
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	4623      	mov	r3, r4
 8001af2:	f7ff feaf 	bl	8001854 <GUI_DrawFont32>
 8001af6:	e01c      	b.n	8001b32 <Show_Str+0x172>
			else if(size==24)
 8001af8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001afc:	2b18      	cmp	r3, #24
 8001afe:	d10c      	bne.n	8001b1a <Show_Str+0x15a>
			GUI_DrawFont24(x,y,fc,bc,str,mode);	
 8001b00:	883c      	ldrh	r4, [r7, #0]
 8001b02:	887a      	ldrh	r2, [r7, #2]
 8001b04:	88b9      	ldrh	r1, [r7, #4]
 8001b06:	88f8      	ldrh	r0, [r7, #6]
 8001b08:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b0c:	9301      	str	r3, [sp, #4]
 8001b0e:	6a3b      	ldr	r3, [r7, #32]
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	4623      	mov	r3, r4
 8001b14:	f7ff fdec 	bl	80016f0 <GUI_DrawFont24>
 8001b18:	e00b      	b.n	8001b32 <Show_Str+0x172>
			else
			GUI_DrawFont16(x,y,fc,bc,str,mode);
 8001b1a:	883c      	ldrh	r4, [r7, #0]
 8001b1c:	887a      	ldrh	r2, [r7, #2]
 8001b1e:	88b9      	ldrh	r1, [r7, #4]
 8001b20:	88f8      	ldrh	r0, [r7, #6]
 8001b22:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b26:	9301      	str	r3, [sp, #4]
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	9300      	str	r3, [sp, #0]
 8001b2c:	4623      	mov	r3, r4
 8001b2e:	f7ff fd29 	bl	8001584 <GUI_DrawFont16>
				
	        str+=2; 
 8001b32:	6a3b      	ldr	r3, [r7, #32]
 8001b34:	3302      	adds	r3, #2
 8001b36:	623b      	str	r3, [r7, #32]
	        x+=size;//
 8001b38:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	88fb      	ldrh	r3, [r7, #6]
 8001b40:	4413      	add	r3, r2
 8001b42:	80fb      	strh	r3, [r7, #6]
    while(*str!=0)//
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	f47f af4d 	bne.w	80019e8 <Show_Str+0x28>
 8001b4e:	e002      	b.n	8001b56 <Show_Str+0x196>
			return; 
 8001b50:	bf00      	nop
 8001b52:	e000      	b.n	8001b56 <Show_Str+0x196>
			return;  
 8001b54:	bf00      	nop
        }						 
    }   
}
 8001b56:	3710      	adds	r7, #16
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b5c:	20000294 	.word	0x20000294

08001b60 <MQTT_NewBuffer>:
//
//			1.
//				2.
//==========================================================
void MQTT_NewBuffer(MQTT_PACKET_STRUCTURE *mqttPacket, uint32 size)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	6039      	str	r1, [r7, #0]
	
	uint32 i = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	60fb      	str	r3, [r7, #12]

	if(mqttPacket->_data == NULL)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d123      	bne.n	8001bbe <MQTT_NewBuffer+0x5e>
	{
		mqttPacket->_memFlag = MEM_FLAG_ALLOC;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	2201      	movs	r2, #1
 8001b7a:	731a      	strb	r2, [r3, #12]
		
		mqttPacket->_data = (uint8 *)MQTT_MallocBuffer(size);
 8001b7c:	6838      	ldr	r0, [r7, #0]
 8001b7e:	f006 f9c5 	bl	8007f0c <malloc>
 8001b82:	4603      	mov	r3, r0
 8001b84:	461a      	mov	r2, r3
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	601a      	str	r2, [r3, #0]
		if(mqttPacket->_data != NULL)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d032      	beq.n	8001bf8 <MQTT_NewBuffer+0x98>
		{
			mqttPacket->_len = 0;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	605a      	str	r2, [r3, #4]
			
			mqttPacket->_size = size;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	683a      	ldr	r2, [r7, #0]
 8001b9c:	609a      	str	r2, [r3, #8]
			
			for(; i < mqttPacket->_size; i++)
 8001b9e:	e008      	b.n	8001bb2 <MQTT_NewBuffer+0x52>
				mqttPacket->_data[i] = 0;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	2200      	movs	r2, #0
 8001baa:	701a      	strb	r2, [r3, #0]
			for(; i < mqttPacket->_size; i++)
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d3f1      	bcc.n	8001ba0 <MQTT_NewBuffer+0x40>
		
		if(mqttPacket->_size < size)
			mqttPacket->_data = NULL;
	}

}
 8001bbc:	e01c      	b.n	8001bf8 <MQTT_NewBuffer+0x98>
		mqttPacket->_memFlag = MEM_FLAG_STATIC;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	731a      	strb	r2, [r3, #12]
		for(; i < mqttPacket->_size; i++)
 8001bc4:	e008      	b.n	8001bd8 <MQTT_NewBuffer+0x78>
			mqttPacket->_data[i] = 0;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681a      	ldr	r2, [r3, #0]
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	4413      	add	r3, r2
 8001bce:	2200      	movs	r2, #0
 8001bd0:	701a      	strb	r2, [r3, #0]
		for(; i < mqttPacket->_size; i++)
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	60fb      	str	r3, [r7, #12]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	689b      	ldr	r3, [r3, #8]
 8001bdc:	68fa      	ldr	r2, [r7, #12]
 8001bde:	429a      	cmp	r2, r3
 8001be0:	d3f1      	bcc.n	8001bc6 <MQTT_NewBuffer+0x66>
		mqttPacket->_len = 0;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	2200      	movs	r2, #0
 8001be6:	605a      	str	r2, [r3, #4]
		if(mqttPacket->_size < size)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	689b      	ldr	r3, [r3, #8]
 8001bec:	683a      	ldr	r2, [r7, #0]
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d902      	bls.n	8001bf8 <MQTT_NewBuffer+0x98>
			mqttPacket->_data = NULL;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
}
 8001bf8:	bf00      	nop
 8001bfa:	3710      	adds	r7, #16
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <MQTT_DeleteBuffer>:
//		
//
//			
//==========================================================
void MQTT_DeleteBuffer(MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

	if(mqttPacket->_memFlag == MEM_FLAG_ALLOC)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	7b1b      	ldrb	r3, [r3, #12]
 8001c0c:	2b01      	cmp	r3, #1
 8001c0e:	d104      	bne.n	8001c1a <MQTT_DeleteBuffer+0x1a>
		MQTT_FreeBuffer(mqttPacket->_data);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f006 f981 	bl	8007f1c <free>
	
	mqttPacket->_data = NULL;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	601a      	str	r2, [r3, #0]
	mqttPacket->_len = 0;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	605a      	str	r2, [r3, #4]
	mqttPacket->_size = 0;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2200      	movs	r2, #0
 8001c2a:	609a      	str	r2, [r3, #8]
	mqttPacket->_memFlag = MEM_FLAG_NULL;
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	731a      	strb	r2, [r3, #12]

}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <MQTT_DumpLength>:

int32 MQTT_DumpLength(size_t len, uint8 *buf)
{
 8001c3a:	b480      	push	{r7}
 8001c3c:	b085      	sub	sp, #20
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	6039      	str	r1, [r7, #0]
	
	int32 i = 0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	60fb      	str	r3, [r7, #12]
	
	for(i = 1; i <= 4; ++i)
 8001c48:	2301      	movs	r3, #1
 8001c4a:	60fb      	str	r3, [r7, #12]
 8001c4c:	e01c      	b.n	8001c88 <MQTT_DumpLength+0x4e>
	{
		*buf = len % 128;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001c56:	b2da      	uxtb	r2, r3
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	701a      	strb	r2, [r3, #0]
		len >>= 7;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	09db      	lsrs	r3, r3, #7
 8001c60:	607b      	str	r3, [r7, #4]
		if(len > 0)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d00a      	beq.n	8001c7e <MQTT_DumpLength+0x44>
		{
			*buf |= 128;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001c70:	b2da      	uxtb	r2, r3
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	701a      	strb	r2, [r3, #0]
			++buf;
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	603b      	str	r3, [r7, #0]
 8001c7c:	e001      	b.n	8001c82 <MQTT_DumpLength+0x48>
		}
		else
		{
			return i;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	e007      	b.n	8001c92 <MQTT_DumpLength+0x58>
	for(i = 1; i <= 4; ++i)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	3301      	adds	r3, #1
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	dddf      	ble.n	8001c4e <MQTT_DumpLength+0x14>
		}
	}

	return -1;
 8001c8e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	3714      	adds	r7, #20
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr

08001c9c <MQTT_ReadLength>:

int32 MQTT_ReadLength(const uint8 *stream, int32 size, uint32 *len)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
	
	int32 i;
	const uint8 *in = stream;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	617b      	str	r3, [r7, #20]
	uint32 multiplier = 1;
 8001cac:	2301      	movs	r3, #1
 8001cae:	61bb      	str	r3, [r7, #24]

	*len = 0;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
	for(i = 0; i < size; ++i)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	61fb      	str	r3, [r7, #28]
 8001cba:	e024      	b.n	8001d06 <MQTT_ReadLength+0x6a>
	{
		*len += (in[i] & 0x7f) * multiplier;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	69fb      	ldr	r3, [r7, #28]
 8001cc2:	6979      	ldr	r1, [r7, #20]
 8001cc4:	440b      	add	r3, r1
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ccc:	69b9      	ldr	r1, [r7, #24]
 8001cce:	fb01 f303 	mul.w	r3, r1, r3
 8001cd2:	441a      	add	r2, r3
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	601a      	str	r2, [r3, #0]

		if(!(in[i] & 0x80))
 8001cd8:	69fb      	ldr	r3, [r7, #28]
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	4413      	add	r3, r2
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b25b      	sxtb	r3, r3
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	db02      	blt.n	8001cec <MQTT_ReadLength+0x50>
		{
			return i + 1;
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	3301      	adds	r3, #1
 8001cea:	e012      	b.n	8001d12 <MQTT_ReadLength+0x76>
		}

		multiplier <<= 7;
 8001cec:	69bb      	ldr	r3, [r7, #24]
 8001cee:	01db      	lsls	r3, r3, #7
 8001cf0:	61bb      	str	r3, [r7, #24]
		if(multiplier >= 2097152)		//128 * *128 * *128
 8001cf2:	69bb      	ldr	r3, [r7, #24]
 8001cf4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001cf8:	d302      	bcc.n	8001d00 <MQTT_ReadLength+0x64>
		{
			return -2;					// error, out of range
 8001cfa:	f06f 0301 	mvn.w	r3, #1
 8001cfe:	e008      	b.n	8001d12 <MQTT_ReadLength+0x76>
	for(i = 0; i < size; ++i)
 8001d00:	69fb      	ldr	r3, [r7, #28]
 8001d02:	3301      	adds	r3, #1
 8001d04:	61fb      	str	r3, [r7, #28]
 8001d06:	69fa      	ldr	r2, [r7, #28]
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	429a      	cmp	r2, r3
 8001d0c:	dbd6      	blt.n	8001cbc <MQTT_ReadLength+0x20>
		}
	}

	return -1;							// not complete
 8001d0e:	f04f 33ff 	mov.w	r3, #4294967295

}
 8001d12:	4618      	mov	r0, r3
 8001d14:	3724      	adds	r7, #36	; 0x24
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <MQTT_UnPacketRecv>:
//		0-		-
//
//			
//==========================================================
uint8 MQTT_UnPacketRecv(uint8 *dataPtr)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	
	uint8 status = 255;
 8001d24:	23ff      	movs	r3, #255	; 0xff
 8001d26:	75fb      	strb	r3, [r7, #23]
	uint8 type = dataPtr[0] >> 4;				//
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	781b      	ldrb	r3, [r3, #0]
 8001d2c:	091b      	lsrs	r3, r3, #4
 8001d2e:	75bb      	strb	r3, [r7, #22]
	
	if(type < 1 || type > 14)
 8001d30:	7dbb      	ldrb	r3, [r7, #22]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d002      	beq.n	8001d3c <MQTT_UnPacketRecv+0x20>
 8001d36:	7dbb      	ldrb	r3, [r7, #22]
 8001d38:	2b0e      	cmp	r3, #14
 8001d3a:	d901      	bls.n	8001d40 <MQTT_UnPacketRecv+0x24>
		return status;
 8001d3c:	7dfb      	ldrb	r3, [r7, #23]
 8001d3e:	e03c      	b.n	8001dba <MQTT_UnPacketRecv+0x9e>
	
	if(type == MQTT_PKT_PUBLISH)
 8001d40:	7dbb      	ldrb	r3, [r7, #22]
 8001d42:	2b03      	cmp	r3, #3
 8001d44:	d136      	bne.n	8001db4 <MQTT_UnPacketRecv+0x98>
	{
		uint8 *msgPtr;
		uint32 remain_len = 0;
 8001d46:	2300      	movs	r3, #0
 8001d48:	60fb      	str	r3, [r7, #12]
		
		msgPtr = dataPtr + MQTT_ReadLength(dataPtr + 1, 4, &remain_len) + 1;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	f107 020c 	add.w	r2, r7, #12
 8001d52:	2104      	movs	r1, #4
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff ffa1 	bl	8001c9c <MQTT_ReadLength>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	4413      	add	r3, r2
 8001d62:	613b      	str	r3, [r7, #16]
		
		if(remain_len < 2 || dataPtr[0] & 0x01)					//retain
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d905      	bls.n	8001d76 <MQTT_UnPacketRecv+0x5a>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MQTT_UnPacketRecv+0x5e>
			return 255;
 8001d76:	23ff      	movs	r3, #255	; 0xff
 8001d78:	e01f      	b.n	8001dba <MQTT_UnPacketRecv+0x9e>
		
		if(remain_len < ((uint16)msgPtr[0] << 8 | msgPtr[1]) + 2)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	021b      	lsls	r3, r3, #8
 8001d80:	693a      	ldr	r2, [r7, #16]
 8001d82:	3201      	adds	r2, #1
 8001d84:	7812      	ldrb	r2, [r2, #0]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	3302      	adds	r3, #2
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d901      	bls.n	8001d96 <MQTT_UnPacketRecv+0x7a>
			return 255;
 8001d92:	23ff      	movs	r3, #255	; 0xff
 8001d94:	e011      	b.n	8001dba <MQTT_UnPacketRecv+0x9e>
		
		if(strstr((int8 *)msgPtr + 2, CMD_TOPIC_PREFIX) != NULL)	//
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	3302      	adds	r3, #2
 8001d9a:	490a      	ldr	r1, [pc, #40]	; (8001dc4 <MQTT_UnPacketRecv+0xa8>)
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f006 fef5 	bl	8008b8c <strstr>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d002      	beq.n	8001dae <MQTT_UnPacketRecv+0x92>
			status = MQTT_PKT_CMD;
 8001da8:	230f      	movs	r3, #15
 8001daa:	75fb      	strb	r3, [r7, #23]
 8001dac:	e004      	b.n	8001db8 <MQTT_UnPacketRecv+0x9c>
		else
			status = MQTT_PKT_PUBLISH;
 8001dae:	2303      	movs	r3, #3
 8001db0:	75fb      	strb	r3, [r7, #23]
 8001db2:	e001      	b.n	8001db8 <MQTT_UnPacketRecv+0x9c>
	}
	else
		status = type;
 8001db4:	7dbb      	ldrb	r3, [r7, #22]
 8001db6:	75fb      	strb	r3, [r7, #23]
	
	return status;
 8001db8:	7dfb      	ldrb	r3, [r7, #23]

}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3718      	adds	r7, #24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	0800af90 	.word	0x0800af90

08001dc8 <MQTT_PacketConnect>:
//==========================================================
uint8 MQTT_PacketConnect(const int8 *user, const int8 *password, const int8 *devid,
						uint16 cTime, uint1 clean_session, uint1 qos,
						const int8 *will_topic, const int8 *will_msg, int32 will_retain,
						MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8001dc8:	b590      	push	{r4, r7, lr}
 8001dca:	b089      	sub	sp, #36	; 0x24
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	60f8      	str	r0, [r7, #12]
 8001dd0:	60b9      	str	r1, [r7, #8]
 8001dd2:	607a      	str	r2, [r7, #4]
 8001dd4:	807b      	strh	r3, [r7, #2]
	
	uint8 flags = 0;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	77fb      	strb	r3, [r7, #31]
	uint8 will_topic_len = 0;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	76fb      	strb	r3, [r7, #27]
	uint16 total_len = 15;
 8001dde:	230f      	movs	r3, #15
 8001de0:	83bb      	strh	r3, [r7, #28]
	int16 len = 0, devid_len = strlen(devid);
 8001de2:	2300      	movs	r3, #0
 8001de4:	833b      	strh	r3, [r7, #24]
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f7fe f9b2 	bl	8000150 <strlen>
 8001dec:	4603      	mov	r3, r0
 8001dee:	82fb      	strh	r3, [r7, #22]
	
	if(!devid)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d101      	bne.n	8001dfa <MQTT_PacketConnect+0x32>
		return 1;
 8001df6:	2301      	movs	r3, #1
 8001df8:	e1f7      	b.n	80021ea <MQTT_PacketConnect+0x422>
	
	total_len += devid_len + 2;
 8001dfa:	8afa      	ldrh	r2, [r7, #22]
 8001dfc:	8bbb      	ldrh	r3, [r7, #28]
 8001dfe:	4413      	add	r3, r2
 8001e00:	b29b      	uxth	r3, r3
 8001e02:	3302      	adds	r3, #2
 8001e04:	83bb      	strh	r3, [r7, #28]
	
	//1-	0---------------------------------------------
	if(clean_session)
 8001e06:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d003      	beq.n	8001e16 <MQTT_PacketConnect+0x4e>
	{
		flags |= MQTT_CONNECT_CLEAN_SESSION;
 8001e0e:	7ffb      	ldrb	r3, [r7, #31]
 8001e10:	f043 0302 	orr.w	r3, r3, #2
 8001e14:	77fb      	strb	r3, [r7, #31]
	}
	
	//topic------------------------------------------------------
	if(will_topic)
 8001e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d016      	beq.n	8001e4a <MQTT_PacketConnect+0x82>
	{
		flags |= MQTT_CONNECT_WILL_FLAG;
 8001e1c:	7ffb      	ldrb	r3, [r7, #31]
 8001e1e:	f043 0304 	orr.w	r3, r3, #4
 8001e22:	77fb      	strb	r3, [r7, #31]
		will_topic_len = strlen(will_topic);
 8001e24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8001e26:	f7fe f993 	bl	8000150 <strlen>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	76fb      	strb	r3, [r7, #27]
		total_len += 4 + will_topic_len + strlen(will_msg);
 8001e2e:	7efb      	ldrb	r3, [r7, #27]
 8001e30:	b29c      	uxth	r4, r3
 8001e32:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8001e34:	f7fe f98c 	bl	8000150 <strlen>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	4423      	add	r3, r4
 8001e3e:	b29a      	uxth	r2, r3
 8001e40:	8bbb      	ldrh	r3, [r7, #28]
 8001e42:	4413      	add	r3, r2
 8001e44:	b29b      	uxth	r3, r3
 8001e46:	3304      	adds	r3, #4
 8001e48:	83bb      	strh	r3, [r7, #28]
	}
	
	//qos--PUBLISH-----------------------------
	switch((unsigned char)qos)
 8001e4a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8001e4e:	2b02      	cmp	r3, #2
 8001e50:	d00a      	beq.n	8001e68 <MQTT_PacketConnect+0xa0>
 8001e52:	2b02      	cmp	r3, #2
 8001e54:	dc0d      	bgt.n	8001e72 <MQTT_PacketConnect+0xaa>
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00d      	beq.n	8001e76 <MQTT_PacketConnect+0xae>
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d109      	bne.n	8001e72 <MQTT_PacketConnect+0xaa>
		case MQTT_QOS_LEVEL0:
			flags |= MQTT_CONNECT_WILL_QOS0;							//
		break;
		
		case MQTT_QOS_LEVEL1:
			flags |= (MQTT_CONNECT_WILL_FLAG | MQTT_CONNECT_WILL_QOS1);	//
 8001e5e:	7ffb      	ldrb	r3, [r7, #31]
 8001e60:	f043 030c 	orr.w	r3, r3, #12
 8001e64:	77fb      	strb	r3, [r7, #31]
		break;
 8001e66:	e007      	b.n	8001e78 <MQTT_PacketConnect+0xb0>
		
		case MQTT_QOS_LEVEL2:
			flags |= (MQTT_CONNECT_WILL_FLAG | MQTT_CONNECT_WILL_QOS2);	//
 8001e68:	7ffb      	ldrb	r3, [r7, #31]
 8001e6a:	f043 0314 	orr.w	r3, r3, #20
 8001e6e:	77fb      	strb	r3, [r7, #31]
		break;
 8001e70:	e002      	b.n	8001e78 <MQTT_PacketConnect+0xb0>
		
		default:
		return 2;
 8001e72:	2302      	movs	r3, #2
 8001e74:	e1b9      	b.n	80021ea <MQTT_PacketConnect+0x422>
		break;
 8001e76:	bf00      	nop
	}
	
	//PUBLISH()
	if(will_retain)
 8001e78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d003      	beq.n	8001e86 <MQTT_PacketConnect+0xbe>
	{
		flags |= (MQTT_CONNECT_WILL_FLAG | MQTT_CONNECT_WILL_RETAIN);
 8001e7e:	7ffb      	ldrb	r3, [r7, #31]
 8001e80:	f043 0324 	orr.w	r3, r3, #36	; 0x24
 8001e84:	77fb      	strb	r3, [r7, #31]
	}
	
	// ---------------------------------------------------------------------
	if(!user || !password)
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d002      	beq.n	8001e92 <MQTT_PacketConnect+0xca>
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <MQTT_PacketConnect+0xce>
	{
		return 3;
 8001e92:	2303      	movs	r3, #3
 8001e94:	e1a9      	b.n	80021ea <MQTT_PacketConnect+0x422>
	}
	flags |= MQTT_CONNECT_USER_NAME | MQTT_CONNECT_PASSORD;
 8001e96:	7ffb      	ldrb	r3, [r7, #31]
 8001e98:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8001e9c:	77fb      	strb	r3, [r7, #31]
	
	total_len += strlen(user) + strlen(password) + 4;
 8001e9e:	68f8      	ldr	r0, [r7, #12]
 8001ea0:	f7fe f956 	bl	8000150 <strlen>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	b29c      	uxth	r4, r3
 8001ea8:	68b8      	ldr	r0, [r7, #8]
 8001eaa:	f7fe f951 	bl	8000150 <strlen>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	4423      	add	r3, r4
 8001eb4:	b29a      	uxth	r2, r3
 8001eb6:	8bbb      	ldrh	r3, [r7, #28]
 8001eb8:	4413      	add	r3, r2
 8001eba:	b29b      	uxth	r3, r3
 8001ebc:	3304      	adds	r3, #4
 8001ebe:	83bb      	strh	r3, [r7, #28]
	
	//-----------------------------------------------------------------------------
	MQTT_NewBuffer(mqttPacket, total_len);
 8001ec0:	8bbb      	ldrh	r3, [r7, #28]
 8001ec2:	4619      	mov	r1, r3
 8001ec4:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001ec6:	f7ff fe4b 	bl	8001b60 <MQTT_NewBuffer>
	if(mqttPacket->_data == NULL)
 8001eca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <MQTT_PacketConnect+0x10e>
		return 4;
 8001ed2:	2304      	movs	r3, #4
 8001ed4:	e189      	b.n	80021ea <MQTT_PacketConnect+0x422>
	
	memset(mqttPacket->_data, 0, total_len);
 8001ed6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	8bba      	ldrh	r2, [r7, #28]
 8001edc:	2100      	movs	r1, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f006 f832 	bl	8007f48 <memset>
	
/************************************************************************************/
	
	//-------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MQTT_PKT_CONNECT << 4;
 8001ee4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ee6:	681a      	ldr	r2, [r3, #0]
 8001ee8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	1c58      	adds	r0, r3, #1
 8001eee:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001ef0:	6048      	str	r0, [r1, #4]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	701a      	strb	r2, [r3, #0]
	
	//---------------------------------------------------------------------
	len = MQTT_DumpLength(total_len - 5, mqttPacket->_data + mqttPacket->_len);
 8001ef8:	8bbb      	ldrh	r3, [r7, #28]
 8001efa:	3b05      	subs	r3, #5
 8001efc:	4618      	mov	r0, r3
 8001efe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f00:	681a      	ldr	r2, [r3, #0]
 8001f02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	4413      	add	r3, r2
 8001f08:	4619      	mov	r1, r3
 8001f0a:	f7ff fe96 	bl	8001c3a <MQTT_DumpLength>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	833b      	strh	r3, [r7, #24]
	if(len < 0)
 8001f12:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	da04      	bge.n	8001f24 <MQTT_PacketConnect+0x15c>
	{
		MQTT_DeleteBuffer(mqttPacket);
 8001f1a:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001f1c:	f7ff fe70 	bl	8001c00 <MQTT_DeleteBuffer>
		return 5;
 8001f20:	2305      	movs	r3, #5
 8001f22:	e162      	b.n	80021ea <MQTT_PacketConnect+0x422>
	}
	else
		mqttPacket->_len += len;
 8001f24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001f2c:	441a      	add	r2, r3
 8001f2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f30:	605a      	str	r2, [r3, #4]
	
/************************************************************************************/
	
	//----------------------  --------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = 0;
 8001f32:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	1c58      	adds	r0, r3, #1
 8001f3c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f3e:	6048      	str	r0, [r1, #4]
 8001f40:	4413      	add	r3, r2
 8001f42:	2200      	movs	r2, #0
 8001f44:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = 4;
 8001f46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f48:	681a      	ldr	r2, [r3, #0]
 8001f4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	1c58      	adds	r0, r3, #1
 8001f50:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f52:	6048      	str	r0, [r1, #4]
 8001f54:	4413      	add	r3, r2
 8001f56:	2204      	movs	r2, #4
 8001f58:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = 'M';
 8001f5a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f5c:	681a      	ldr	r2, [r3, #0]
 8001f5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	1c58      	adds	r0, r3, #1
 8001f64:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f66:	6048      	str	r0, [r1, #4]
 8001f68:	4413      	add	r3, r2
 8001f6a:	224d      	movs	r2, #77	; 0x4d
 8001f6c:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = 'Q';
 8001f6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	1c58      	adds	r0, r3, #1
 8001f78:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f7a:	6048      	str	r0, [r1, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	2251      	movs	r2, #81	; 0x51
 8001f80:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = 'T';
 8001f82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	1c58      	adds	r0, r3, #1
 8001f8c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001f8e:	6048      	str	r0, [r1, #4]
 8001f90:	4413      	add	r3, r2
 8001f92:	2254      	movs	r2, #84	; 0x54
 8001f94:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = 'T';
 8001f96:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f98:	681a      	ldr	r2, [r3, #0]
 8001f9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	1c58      	adds	r0, r3, #1
 8001fa0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001fa2:	6048      	str	r0, [r1, #4]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	2254      	movs	r2, #84	; 0x54
 8001fa8:	701a      	strb	r2, [r3, #0]
	
	//----------------------protocol level 4-----------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = 4;
 8001faa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	1c58      	adds	r0, r3, #1
 8001fb4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001fb6:	6048      	str	r0, [r1, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	2204      	movs	r2, #4
 8001fbc:	701a      	strb	r2, [r3, #0]
	
	//----------------------()-----------------------------
    mqttPacket->_data[mqttPacket->_len++] = flags;
 8001fbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	1c58      	adds	r0, r3, #1
 8001fc8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001fca:	6048      	str	r0, [r1, #4]
 8001fcc:	4413      	add	r3, r2
 8001fce:	7ffa      	ldrb	r2, [r7, #31]
 8001fd0:	701a      	strb	r2, [r3, #0]
	
	//----------------------()----------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(cTime);
 8001fd2:	887b      	ldrh	r3, [r7, #2]
 8001fd4:	0a1b      	lsrs	r3, r3, #8
 8001fd6:	b29c      	uxth	r4, r3
 8001fd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	1c58      	adds	r0, r3, #1
 8001fe2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001fe4:	6048      	str	r0, [r1, #4]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	b2e2      	uxtb	r2, r4
 8001fea:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(cTime);
 8001fec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	1c58      	adds	r0, r3, #1
 8001ff6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8001ff8:	6048      	str	r0, [r1, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	887a      	ldrh	r2, [r7, #2]
 8001ffe:	b2d2      	uxtb	r2, r2
 8002000:	701a      	strb	r2, [r3, #0]
	 
/*************************************************************************************/

	//----------------------------deviddevid-------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(devid_len);
 8002002:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002006:	121c      	asrs	r4, r3, #8
 8002008:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	1c58      	adds	r0, r3, #1
 8002012:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002014:	6048      	str	r0, [r1, #4]
 8002016:	4413      	add	r3, r2
 8002018:	b2e2      	uxtb	r2, r4
 800201a:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(devid_len);
 800201c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	1c58      	adds	r0, r3, #1
 8002026:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002028:	6048      	str	r0, [r1, #4]
 800202a:	4413      	add	r3, r2
 800202c:	8afa      	ldrh	r2, [r7, #22]
 800202e:	b2d2      	uxtb	r2, r2
 8002030:	701a      	strb	r2, [r3, #0]
	
	strncat((int8 *)mqttPacket->_data + mqttPacket->_len, devid, devid_len);
 8002032:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4413      	add	r3, r2
 800203c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	4618      	mov	r0, r3
 8002044:	f006 fd8f 	bl	8008b66 <strncat>
	mqttPacket->_len += devid_len;
 8002048:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002050:	441a      	add	r2, r3
 8002052:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002054:	605a      	str	r2, [r3, #4]
	
	//----------------------------will_flag  will_msg---------------------------------
	if(flags & MQTT_CONNECT_WILL_FLAG)
 8002056:	7ffb      	ldrb	r3, [r7, #31]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d060      	beq.n	8002122 <MQTT_PacketConnect+0x35a>
	{
		unsigned short mLen = 0;
 8002060:	2300      	movs	r3, #0
 8002062:	82bb      	strh	r3, [r7, #20]
		
		if(!will_msg)
 8002064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <MQTT_PacketConnect+0x2a6>
			will_msg = "";
 800206a:	4b62      	ldr	r3, [pc, #392]	; (80021f4 <MQTT_PacketConnect+0x42c>)
 800206c:	63fb      	str	r3, [r7, #60]	; 0x3c
		
		mLen = strlen(will_topic);
 800206e:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002070:	f7fe f86e 	bl	8000150 <strlen>
 8002074:	4603      	mov	r3, r0
 8002076:	82bb      	strh	r3, [r7, #20]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(mLen);
 8002078:	8abb      	ldrh	r3, [r7, #20]
 800207a:	0a1b      	lsrs	r3, r3, #8
 800207c:	b29c      	uxth	r4, r3
 800207e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	1c58      	adds	r0, r3, #1
 8002088:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800208a:	6048      	str	r0, [r1, #4]
 800208c:	4413      	add	r3, r2
 800208e:	b2e2      	uxtb	r2, r4
 8002090:	701a      	strb	r2, [r3, #0]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(mLen);
 8002092:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002094:	681a      	ldr	r2, [r3, #0]
 8002096:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	1c58      	adds	r0, r3, #1
 800209c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800209e:	6048      	str	r0, [r1, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	8aba      	ldrh	r2, [r7, #20]
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	701a      	strb	r2, [r3, #0]
		strncat((int8 *)mqttPacket->_data + mqttPacket->_len, will_topic, mLen);
 80020a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	8aba      	ldrh	r2, [r7, #20]
 80020b4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80020b6:	4618      	mov	r0, r3
 80020b8:	f006 fd55 	bl	8008b66 <strncat>
		mqttPacket->_len += mLen;
 80020bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	8abb      	ldrh	r3, [r7, #20]
 80020c2:	441a      	add	r2, r3
 80020c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020c6:	605a      	str	r2, [r3, #4]
		
		mLen = strlen(will_msg);
 80020c8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80020ca:	f7fe f841 	bl	8000150 <strlen>
 80020ce:	4603      	mov	r3, r0
 80020d0:	82bb      	strh	r3, [r7, #20]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(mLen);
 80020d2:	8abb      	ldrh	r3, [r7, #20]
 80020d4:	0a1b      	lsrs	r3, r3, #8
 80020d6:	b29c      	uxth	r4, r3
 80020d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	1c58      	adds	r0, r3, #1
 80020e2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80020e4:	6048      	str	r0, [r1, #4]
 80020e6:	4413      	add	r3, r2
 80020e8:	b2e2      	uxtb	r2, r4
 80020ea:	701a      	strb	r2, [r3, #0]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(mLen);
 80020ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	1c58      	adds	r0, r3, #1
 80020f6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80020f8:	6048      	str	r0, [r1, #4]
 80020fa:	4413      	add	r3, r2
 80020fc:	8aba      	ldrh	r2, [r7, #20]
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]
		strncat((int8 *)mqttPacket->_data + mqttPacket->_len, will_msg, mLen);
 8002102:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	4413      	add	r3, r2
 800210c:	8aba      	ldrh	r2, [r7, #20]
 800210e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002110:	4618      	mov	r0, r3
 8002112:	f006 fd28 	bl	8008b66 <strncat>
		mqttPacket->_len += mLen;
 8002116:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002118:	685a      	ldr	r2, [r3, #4]
 800211a:	8abb      	ldrh	r3, [r7, #20]
 800211c:	441a      	add	r2, r3
 800211e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002120:	605a      	str	r2, [r3, #4]
	}
	
	//----------------------------use---------------------------------------------------
	if(flags & MQTT_CONNECT_USER_NAME)
 8002122:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8002126:	2b00      	cmp	r3, #0
 8002128:	da2c      	bge.n	8002184 <MQTT_PacketConnect+0x3bc>
	{
		unsigned short user_len = strlen(user);
 800212a:	68f8      	ldr	r0, [r7, #12]
 800212c:	f7fe f810 	bl	8000150 <strlen>
 8002130:	4603      	mov	r3, r0
 8002132:	827b      	strh	r3, [r7, #18]
		
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(user_len);
 8002134:	8a7b      	ldrh	r3, [r7, #18]
 8002136:	0a1b      	lsrs	r3, r3, #8
 8002138:	b29c      	uxth	r4, r3
 800213a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	1c58      	adds	r0, r3, #1
 8002144:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002146:	6048      	str	r0, [r1, #4]
 8002148:	4413      	add	r3, r2
 800214a:	b2e2      	uxtb	r2, r4
 800214c:	701a      	strb	r2, [r3, #0]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(user_len);
 800214e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	1c58      	adds	r0, r3, #1
 8002158:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800215a:	6048      	str	r0, [r1, #4]
 800215c:	4413      	add	r3, r2
 800215e:	8a7a      	ldrh	r2, [r7, #18]
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	701a      	strb	r2, [r3, #0]
		strncat((int8 *)mqttPacket->_data + mqttPacket->_len, user, user_len);
 8002164:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	4413      	add	r3, r2
 800216e:	8a7a      	ldrh	r2, [r7, #18]
 8002170:	68f9      	ldr	r1, [r7, #12]
 8002172:	4618      	mov	r0, r3
 8002174:	f006 fcf7 	bl	8008b66 <strncat>
		mqttPacket->_len += user_len;
 8002178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800217a:	685a      	ldr	r2, [r3, #4]
 800217c:	8a7b      	ldrh	r3, [r7, #18]
 800217e:	441a      	add	r2, r3
 8002180:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002182:	605a      	str	r2, [r3, #4]
	}

	//----------------------------password----------------------------------------------
	if(flags & MQTT_CONNECT_PASSORD)
 8002184:	7ffb      	ldrb	r3, [r7, #31]
 8002186:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800218a:	2b00      	cmp	r3, #0
 800218c:	d02c      	beq.n	80021e8 <MQTT_PacketConnect+0x420>
	{
		unsigned short psw_len = strlen(password);
 800218e:	68b8      	ldr	r0, [r7, #8]
 8002190:	f7fd ffde 	bl	8000150 <strlen>
 8002194:	4603      	mov	r3, r0
 8002196:	823b      	strh	r3, [r7, #16]
		
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(psw_len);
 8002198:	8a3b      	ldrh	r3, [r7, #16]
 800219a:	0a1b      	lsrs	r3, r3, #8
 800219c:	b29c      	uxth	r4, r3
 800219e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	1c58      	adds	r0, r3, #1
 80021a8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80021aa:	6048      	str	r0, [r1, #4]
 80021ac:	4413      	add	r3, r2
 80021ae:	b2e2      	uxtb	r2, r4
 80021b0:	701a      	strb	r2, [r3, #0]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(psw_len);
 80021b2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	1c58      	adds	r0, r3, #1
 80021bc:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80021be:	6048      	str	r0, [r1, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	8a3a      	ldrh	r2, [r7, #16]
 80021c4:	b2d2      	uxtb	r2, r2
 80021c6:	701a      	strb	r2, [r3, #0]
		strncat((int8 *)mqttPacket->_data + mqttPacket->_len, password, psw_len);
 80021c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	4413      	add	r3, r2
 80021d2:	8a3a      	ldrh	r2, [r7, #16]
 80021d4:	68b9      	ldr	r1, [r7, #8]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f006 fcc5 	bl	8008b66 <strncat>
		mqttPacket->_len += psw_len;
 80021dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021de:	685a      	ldr	r2, [r3, #4]
 80021e0:	8a3b      	ldrh	r3, [r7, #16]
 80021e2:	441a      	add	r2, r3
 80021e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80021e6:	605a      	str	r2, [r3, #4]
	}

	return 0;
 80021e8:	2300      	movs	r3, #0

}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3724      	adds	r7, #36	; 0x24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd90      	pop	{r4, r7, pc}
 80021f2:	bf00      	nop
 80021f4:	0800af98 	.word	0x0800af98

080021f8 <MQTT_UnPacketConnectAck>:
//		1255-		-
//
//			
//==========================================================
uint8 MQTT_UnPacketConnectAck(uint8 *rev_data)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]

	if(rev_data[1] != 2)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	3301      	adds	r3, #1
 8002204:	781b      	ldrb	r3, [r3, #0]
 8002206:	2b02      	cmp	r3, #2
 8002208:	d001      	beq.n	800220e <MQTT_UnPacketConnectAck+0x16>
		return 1;
 800220a:	2301      	movs	r3, #1
 800220c:	e00d      	b.n	800222a <MQTT_UnPacketConnectAck+0x32>
	
	if(rev_data[2] == 0 || rev_data[2] == 1)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3302      	adds	r3, #2
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b00      	cmp	r3, #0
 8002216:	d004      	beq.n	8002222 <MQTT_UnPacketConnectAck+0x2a>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	3302      	adds	r3, #2
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	2b01      	cmp	r3, #1
 8002220:	d102      	bne.n	8002228 <MQTT_UnPacketConnectAck+0x30>
		return rev_data[3];
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	78db      	ldrb	r3, [r3, #3]
 8002226:	e000      	b.n	800222a <MQTT_UnPacketConnectAck+0x32>
	else
		return 255;
 8002228:	23ff      	movs	r3, #255	; 0xff

}
 800222a:	4618      	mov	r0, r3
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <MQTT_UnPacketCmd>:
//		0-		-
//
//			
//==========================================================
uint8 MQTT_UnPacketCmd(uint8 *rev_data, int8 **cmdid, int8 **req, uint16 *req_len)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	603b      	str	r3, [r7, #0]

	int8 *dataPtr = strchr((int8 *)rev_data + 6, '/');	//6
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	3306      	adds	r3, #6
 8002246:	212f      	movs	r1, #47	; 0x2f
 8002248:	4618      	mov	r0, r3
 800224a:	f006 fc7f 	bl	8008b4c <strchr>
 800224e:	6178      	str	r0, [r7, #20]
	
	uint32 remain_len = 0;
 8002250:	2300      	movs	r3, #0
 8002252:	613b      	str	r3, [r7, #16]
	
	if(dataPtr == NULL)									//'/'
 8002254:	697b      	ldr	r3, [r7, #20]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d101      	bne.n	800225e <MQTT_UnPacketCmd+0x2a>
		return 1;
 800225a:	2301      	movs	r3, #1
 800225c:	e055      	b.n	800230a <MQTT_UnPacketCmd+0xd6>
	dataPtr++;											//'/'
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	3301      	adds	r3, #1
 8002262:	617b      	str	r3, [r7, #20]
	
	MQTT_ReadLength(rev_data + 1, 4, &remain_len);		//
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	3301      	adds	r3, #1
 8002268:	f107 0210 	add.w	r2, r7, #16
 800226c:	2104      	movs	r1, #4
 800226e:	4618      	mov	r0, r3
 8002270:	f7ff fd14 	bl	8001c9c <MQTT_ReadLength>
	
	*cmdid = (int8 *)MQTT_MallocBuffer(37);				//cmdid36
 8002274:	2025      	movs	r0, #37	; 0x25
 8002276:	f005 fe49 	bl	8007f0c <malloc>
 800227a:	4603      	mov	r3, r0
 800227c:	461a      	mov	r2, r3
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	601a      	str	r2, [r3, #0]
	if(*cmdid == NULL)
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d101      	bne.n	800228e <MQTT_UnPacketCmd+0x5a>
		return 2;
 800228a:	2302      	movs	r3, #2
 800228c:	e03d      	b.n	800230a <MQTT_UnPacketCmd+0xd6>
	
	memset(*cmdid, 0, 37);								//
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	2225      	movs	r2, #37	; 0x25
 8002294:	2100      	movs	r1, #0
 8002296:	4618      	mov	r0, r3
 8002298:	f005 fe56 	bl	8007f48 <memset>
	memcpy(*cmdid, (const int8 *)dataPtr, 36);			//cmdid
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2224      	movs	r2, #36	; 0x24
 80022a2:	6979      	ldr	r1, [r7, #20]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f005 fe41 	bl	8007f2c <memcpy>
	dataPtr += 36;
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	3324      	adds	r3, #36	; 0x24
 80022ae:	617b      	str	r3, [r7, #20]
	
	*req_len = remain_len - 44;							// = (remain_len) - 2 - 5($creq) - 1(\) - cmdid
 80022b0:	693b      	ldr	r3, [r7, #16]
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	3b2c      	subs	r3, #44	; 0x2c
 80022b6:	b29a      	uxth	r2, r3
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	801a      	strh	r2, [r3, #0]
	*req = (int8 *)MQTT_MallocBuffer(*req_len + 1);		//+1
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	3301      	adds	r3, #1
 80022c2:	4618      	mov	r0, r3
 80022c4:	f005 fe22 	bl	8007f0c <malloc>
 80022c8:	4603      	mov	r3, r0
 80022ca:	461a      	mov	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	601a      	str	r2, [r3, #0]
	if(*req == NULL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d106      	bne.n	80022e6 <MQTT_UnPacketCmd+0xb2>
	{
		MQTT_FreeBuffer(*cmdid);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4618      	mov	r0, r3
 80022de:	f005 fe1d 	bl	8007f1c <free>
		return 3;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e011      	b.n	800230a <MQTT_UnPacketCmd+0xd6>
	}
	
	memset(*req, 0, *req_len + 1);						//
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6818      	ldr	r0, [r3, #0]
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	881b      	ldrh	r3, [r3, #0]
 80022ee:	3301      	adds	r3, #1
 80022f0:	461a      	mov	r2, r3
 80022f2:	2100      	movs	r1, #0
 80022f4:	f005 fe28 	bl	8007f48 <memset>
	memcpy(*req, (const int8 *)dataPtr, *req_len);		//
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6818      	ldr	r0, [r3, #0]
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	881b      	ldrh	r3, [r3, #0]
 8002300:	461a      	mov	r2, r3
 8002302:	6979      	ldr	r1, [r7, #20]
 8002304:	f005 fe12 	bl	8007f2c <memcpy>
	
	return 0;
 8002308:	2300      	movs	r3, #0

}
 800230a:	4618      	mov	r0, r3
 800230c:	3718      	adds	r7, #24
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
	...

08002314 <MQTT_PacketCmdResp>:
//		0-		1-
//
//			
//==========================================================
uint1 MQTT_PacketCmdResp(const int8 *cmdid, const int8 *req, MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b08c      	sub	sp, #48	; 0x30
 8002318:	af04      	add	r7, sp, #16
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
	
	uint16 cmdid_len = strlen(cmdid);
 8002320:	68f8      	ldr	r0, [r7, #12]
 8002322:	f7fd ff15 	bl	8000150 <strlen>
 8002326:	4603      	mov	r3, r0
 8002328:	83bb      	strh	r3, [r7, #28]
	uint16 req_len = strlen(req);
 800232a:	68b8      	ldr	r0, [r7, #8]
 800232c:	f7fd ff10 	bl	8000150 <strlen>
 8002330:	4603      	mov	r3, r0
 8002332:	837b      	strh	r3, [r7, #26]
	_Bool status = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	77fb      	strb	r3, [r7, #31]
	
	int8 *payload = MQTT_MallocBuffer(cmdid_len + 7);
 8002338:	8bbb      	ldrh	r3, [r7, #28]
 800233a:	3307      	adds	r3, #7
 800233c:	4618      	mov	r0, r3
 800233e:	f005 fde5 	bl	8007f0c <malloc>
 8002342:	4603      	mov	r3, r0
 8002344:	617b      	str	r3, [r7, #20]
	if(payload == NULL)
 8002346:	697b      	ldr	r3, [r7, #20]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d101      	bne.n	8002350 <MQTT_PacketCmdResp+0x3c>
		return 1;
 800234c:	2301      	movs	r3, #1
 800234e:	e02f      	b.n	80023b0 <MQTT_PacketCmdResp+0x9c>
	
	memset(payload, 0, cmdid_len + 7);
 8002350:	8bbb      	ldrh	r3, [r7, #28]
 8002352:	3307      	adds	r3, #7
 8002354:	461a      	mov	r2, r3
 8002356:	2100      	movs	r1, #0
 8002358:	6978      	ldr	r0, [r7, #20]
 800235a:	f005 fdf5 	bl	8007f48 <memset>
	memcpy(payload, "$crsp/", 6);
 800235e:	2206      	movs	r2, #6
 8002360:	4915      	ldr	r1, [pc, #84]	; (80023b8 <MQTT_PacketCmdResp+0xa4>)
 8002362:	6978      	ldr	r0, [r7, #20]
 8002364:	f005 fde2 	bl	8007f2c <memcpy>
	strncat(payload, cmdid, cmdid_len);
 8002368:	8bbb      	ldrh	r3, [r7, #28]
 800236a:	461a      	mov	r2, r3
 800236c:	68f9      	ldr	r1, [r7, #12]
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f006 fbf9 	bl	8008b66 <strncat>

	if(MQTT_PacketPublish(MQTT_PUBLISH_ID, payload, req, strlen(req), MQTT_QOS_LEVEL0, 0, 1, mqttPacket) == 0)
 8002374:	68b8      	ldr	r0, [r7, #8]
 8002376:	f7fd feeb 	bl	8000150 <strlen>
 800237a:	4602      	mov	r2, r0
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	9303      	str	r3, [sp, #12]
 8002380:	2301      	movs	r3, #1
 8002382:	9302      	str	r3, [sp, #8]
 8002384:	2300      	movs	r3, #0
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	2300      	movs	r3, #0
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	4613      	mov	r3, r2
 800238e:	68ba      	ldr	r2, [r7, #8]
 8002390:	6979      	ldr	r1, [r7, #20]
 8002392:	200a      	movs	r0, #10
 8002394:	f000 f855 	bl	8002442 <MQTT_PacketPublish>
 8002398:	4603      	mov	r3, r0
 800239a:	2b00      	cmp	r3, #0
 800239c:	d102      	bne.n	80023a4 <MQTT_PacketCmdResp+0x90>
		status = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	77fb      	strb	r3, [r7, #31]
 80023a2:	e001      	b.n	80023a8 <MQTT_PacketCmdResp+0x94>
	else
		status = 1;
 80023a4:	2301      	movs	r3, #1
 80023a6:	77fb      	strb	r3, [r7, #31]
	
	MQTT_FreeBuffer(payload);
 80023a8:	6978      	ldr	r0, [r7, #20]
 80023aa:	f005 fdb7 	bl	8007f1c <free>
	
	return status;
 80023ae:	7ffb      	ldrb	r3, [r7, #31]

}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3720      	adds	r7, #32
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	0800afb0 	.word	0x0800afb0

080023bc <MQTT_UnPacketSubscribe>:
//		0-		-
//
//			
//==========================================================
uint8 MQTT_UnPacketSubscribe(uint8 *rev_data)
{
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	
	uint8 result = 255;
 80023c4:	23ff      	movs	r3, #255	; 0xff
 80023c6:	73fb      	strb	r3, [r7, #15]

	if(rev_data[2] == MOSQ_MSB(MQTT_SUBSCRIBE_ID) && rev_data[3] == MOSQ_LSB(MQTT_SUBSCRIBE_ID))
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3302      	adds	r3, #2
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d118      	bne.n	8002404 <MQTT_UnPacketSubscribe+0x48>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	3303      	adds	r3, #3
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b14      	cmp	r3, #20
 80023da:	d113      	bne.n	8002404 <MQTT_UnPacketSubscribe+0x48>
	{
		switch(rev_data[4])
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	3304      	adds	r3, #4
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	dc02      	bgt.n	80023ec <MQTT_UnPacketSubscribe+0x30>
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	da03      	bge.n	80023f2 <MQTT_UnPacketSubscribe+0x36>
 80023ea:	e008      	b.n	80023fe <MQTT_UnPacketSubscribe+0x42>
 80023ec:	2b80      	cmp	r3, #128	; 0x80
 80023ee:	d003      	beq.n	80023f8 <MQTT_UnPacketSubscribe+0x3c>
 80023f0:	e005      	b.n	80023fe <MQTT_UnPacketSubscribe+0x42>
		{
			case 0x00:
			case 0x01:
			case 0x02:
				//MQTT Subscribe OK
				result = 0;
 80023f2:	2300      	movs	r3, #0
 80023f4:	73fb      	strb	r3, [r7, #15]
			break;
 80023f6:	e006      	b.n	8002406 <MQTT_UnPacketSubscribe+0x4a>
			
			case 0x80:
				//MQTT Subscribe Failed
				result = 1;
 80023f8:	2301      	movs	r3, #1
 80023fa:	73fb      	strb	r3, [r7, #15]
			break;
 80023fc:	e003      	b.n	8002406 <MQTT_UnPacketSubscribe+0x4a>
			
			default:
				//MQTT Subscribe UnKnown Err
				result = 2;
 80023fe:	2302      	movs	r3, #2
 8002400:	73fb      	strb	r3, [r7, #15]
			break;
 8002402:	e000      	b.n	8002406 <MQTT_UnPacketSubscribe+0x4a>
		}
	}
 8002404:	bf00      	nop
	
	return result;
 8002406:	7bfb      	ldrb	r3, [r7, #15]

}
 8002408:	4618      	mov	r0, r3
 800240a:	3714      	adds	r7, #20
 800240c:	46bd      	mov	sp, r7
 800240e:	bc80      	pop	{r7}
 8002410:	4770      	bx	lr

08002412 <MQTT_UnPacketUnSubscribe>:
//		0-		-
//
//			
//==========================================================
uint1 MQTT_UnPacketUnSubscribe(uint8 *rev_data)
{
 8002412:	b480      	push	{r7}
 8002414:	b085      	sub	sp, #20
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
	
	uint1 result = 1;
 800241a:	2301      	movs	r3, #1
 800241c:	73fb      	strb	r3, [r7, #15]

	if(rev_data[2] == MOSQ_MSB(MQTT_UNSUBSCRIBE_ID) && rev_data[3] == MOSQ_LSB(MQTT_UNSUBSCRIBE_ID))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	3302      	adds	r3, #2
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b00      	cmp	r3, #0
 8002426:	d106      	bne.n	8002436 <MQTT_UnPacketUnSubscribe+0x24>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	3303      	adds	r3, #3
 800242c:	781b      	ldrb	r3, [r3, #0]
 800242e:	2b1e      	cmp	r3, #30
 8002430:	d101      	bne.n	8002436 <MQTT_UnPacketUnSubscribe+0x24>
	{
		result = 0;
 8002432:	2300      	movs	r3, #0
 8002434:	73fb      	strb	r3, [r7, #15]
	}
	
	return result;
 8002436:	7bfb      	ldrb	r3, [r7, #15]

}
 8002438:	4618      	mov	r0, r3
 800243a:	3714      	adds	r7, #20
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr

08002442 <MQTT_PacketPublish>:
//==========================================================
uint8 MQTT_PacketPublish(uint16 pkt_id, const int8 *topic,
						const int8 *payload, uint32 payload_len,
						enum MqttQosLevel qos, int32 retain, int32 own,
						MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8002442:	b590      	push	{r4, r7, lr}
 8002444:	b08b      	sub	sp, #44	; 0x2c
 8002446:	af00      	add	r7, sp, #0
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
 800244c:	603b      	str	r3, [r7, #0]
 800244e:	4603      	mov	r3, r0
 8002450:	81fb      	strh	r3, [r7, #14]

	uint32 total_len = 0, topic_len = 0;
 8002452:	2300      	movs	r3, #0
 8002454:	627b      	str	r3, [r7, #36]	; 0x24
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
	uint32 data_len = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
	int32 len = 0;
 800245e:	2300      	movs	r3, #0
 8002460:	613b      	str	r3, [r7, #16]
	uint8 flags = 0;
 8002462:	2300      	movs	r3, #0
 8002464:	76fb      	strb	r3, [r7, #27]
	
	//pkt_id----------------------------------------------------------------------------
	if(pkt_id == 0)
 8002466:	89fb      	ldrh	r3, [r7, #14]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <MQTT_PacketPublish+0x2e>
		return 1;
 800246c:	2301      	movs	r3, #1
 800246e:	e132      	b.n	80026d6 <MQTT_PacketPublish+0x294>

	
	//$dp--------------------------------------------------------------
	for(topic_len = 0; topic[topic_len] != '\0'; ++topic_len)
 8002470:	2300      	movs	r3, #0
 8002472:	623b      	str	r3, [r7, #32]
 8002474:	e010      	b.n	8002498 <MQTT_PacketPublish+0x56>
	{
		if((topic[topic_len] == '#') || (topic[topic_len] == '+'))
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	6a3b      	ldr	r3, [r7, #32]
 800247a:	4413      	add	r3, r2
 800247c:	781b      	ldrb	r3, [r3, #0]
 800247e:	2b23      	cmp	r3, #35	; 0x23
 8002480:	d005      	beq.n	800248e <MQTT_PacketPublish+0x4c>
 8002482:	68ba      	ldr	r2, [r7, #8]
 8002484:	6a3b      	ldr	r3, [r7, #32]
 8002486:	4413      	add	r3, r2
 8002488:	781b      	ldrb	r3, [r3, #0]
 800248a:	2b2b      	cmp	r3, #43	; 0x2b
 800248c:	d101      	bne.n	8002492 <MQTT_PacketPublish+0x50>
			return 2;
 800248e:	2302      	movs	r3, #2
 8002490:	e121      	b.n	80026d6 <MQTT_PacketPublish+0x294>
	for(topic_len = 0; topic[topic_len] != '\0'; ++topic_len)
 8002492:	6a3b      	ldr	r3, [r7, #32]
 8002494:	3301      	adds	r3, #1
 8002496:	623b      	str	r3, [r7, #32]
 8002498:	68ba      	ldr	r2, [r7, #8]
 800249a:	6a3b      	ldr	r3, [r7, #32]
 800249c:	4413      	add	r3, r2
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d1e8      	bne.n	8002476 <MQTT_PacketPublish+0x34>
	}
	
	//Publish---------------------------------------------------------------------------
	flags |= MQTT_PKT_PUBLISH << 4;
 80024a4:	7efb      	ldrb	r3, [r7, #27]
 80024a6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80024aa:	76fb      	strb	r3, [r7, #27]
	
	//retain----------------------------------------------------------------------------
	if(retain)
 80024ac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <MQTT_PacketPublish+0x78>
		flags |= 0x01;
 80024b2:	7efb      	ldrb	r3, [r7, #27]
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	76fb      	strb	r3, [r7, #27]
	
	//--------------------------------------------------------------------------------
	total_len = topic_len + payload_len + 2;
 80024ba:	6a3a      	ldr	r2, [r7, #32]
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	4413      	add	r3, r2
 80024c0:	3302      	adds	r3, #2
 80024c2:	627b      	str	r3, [r7, #36]	; 0x24
	
	//qos--PUBLISH-----------------------------
	switch(qos)
 80024c4:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d00d      	beq.n	80024e8 <MQTT_PacketPublish+0xa6>
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	dc13      	bgt.n	80024f8 <MQTT_PacketPublish+0xb6>
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d013      	beq.n	80024fc <MQTT_PacketPublish+0xba>
 80024d4:	2b01      	cmp	r3, #1
 80024d6:	d10f      	bne.n	80024f8 <MQTT_PacketPublish+0xb6>
		case MQTT_QOS_LEVEL0:
			flags |= MQTT_CONNECT_WILL_QOS0;	//
		break;
		
		case MQTT_QOS_LEVEL1:
			flags |= 0x02;						//
 80024d8:	7efb      	ldrb	r3, [r7, #27]
 80024da:	f043 0302 	orr.w	r3, r3, #2
 80024de:	76fb      	strb	r3, [r7, #27]
			total_len += 2;
 80024e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024e2:	3302      	adds	r3, #2
 80024e4:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 80024e6:	e00a      	b.n	80024fe <MQTT_PacketPublish+0xbc>
		
		case MQTT_QOS_LEVEL2:
			flags |= 0x04;						//
 80024e8:	7efb      	ldrb	r3, [r7, #27]
 80024ea:	f043 0304 	orr.w	r3, r3, #4
 80024ee:	76fb      	strb	r3, [r7, #27]
			total_len += 2;
 80024f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024f2:	3302      	adds	r3, #2
 80024f4:	627b      	str	r3, [r7, #36]	; 0x24
		break;
 80024f6:	e002      	b.n	80024fe <MQTT_PacketPublish+0xbc>
		
		default:
		return 3;
 80024f8:	2303      	movs	r3, #3
 80024fa:	e0ec      	b.n	80026d6 <MQTT_PacketPublish+0x294>
		break;
 80024fc:	bf00      	nop
	}
	
	//------------------------------------------------------------------------------
	if(payload != NULL)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d046      	beq.n	8002592 <MQTT_PacketPublish+0x150>
	{
		if(payload[0] == 2)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d12d      	bne.n	8002568 <MQTT_PacketPublish+0x126>
		{
			uint32 data_len_t = 0;
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
			
			while(payload[data_len_t++] != '}');
 8002510:	bf00      	nop
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	617a      	str	r2, [r7, #20]
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	4413      	add	r3, r2
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	2b7d      	cmp	r3, #125	; 0x7d
 8002520:	d1f7      	bne.n	8002512 <MQTT_PacketPublish+0xd0>
			data_len_t -= 3;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3b03      	subs	r3, #3
 8002526:	617b      	str	r3, [r7, #20]
			data_len = data_len_t + 7;
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	3307      	adds	r3, #7
 800252c:	61fb      	str	r3, [r7, #28]
			data_len_t = payload_len - data_len;
 800252e:	683a      	ldr	r2, [r7, #0]
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	1ad3      	subs	r3, r2, r3
 8002534:	617b      	str	r3, [r7, #20]
			
			MQTT_NewBuffer(mqttPacket, total_len + 3 - data_len_t);
 8002536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	3303      	adds	r3, #3
 800253e:	4619      	mov	r1, r3
 8002540:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002542:	f7ff fb0d 	bl	8001b60 <MQTT_NewBuffer>
			
			if(mqttPacket->_data == NULL)
 8002546:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d101      	bne.n	8002552 <MQTT_PacketPublish+0x110>
				return 4;
 800254e:	2304      	movs	r3, #4
 8002550:	e0c1      	b.n	80026d6 <MQTT_PacketPublish+0x294>

			
			memset(mqttPacket->_data, 0, total_len + 3 - data_len_t);
 8002552:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002554:	6818      	ldr	r0, [r3, #0]
 8002556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	1ad3      	subs	r3, r2, r3
 800255c:	3303      	adds	r3, #3
 800255e:	461a      	mov	r2, r3
 8002560:	2100      	movs	r1, #0
 8002562:	f005 fcf1 	bl	8007f48 <memset>
 8002566:	e028      	b.n	80025ba <MQTT_PacketPublish+0x178>
		}
		else
		{
			MQTT_NewBuffer(mqttPacket, total_len + 5);
 8002568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800256a:	3305      	adds	r3, #5
 800256c:	4619      	mov	r1, r3
 800256e:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8002570:	f7ff faf6 	bl	8001b60 <MQTT_NewBuffer>
			
			if(mqttPacket->_data == NULL)
 8002574:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <MQTT_PacketPublish+0x13e>
				return 4;
 800257c:	2304      	movs	r3, #4
 800257e:	e0aa      	b.n	80026d6 <MQTT_PacketPublish+0x294>

			
			memset(mqttPacket->_data, 0, total_len + 5);
 8002580:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002582:	6818      	ldr	r0, [r3, #0]
 8002584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002586:	3305      	adds	r3, #5
 8002588:	461a      	mov	r2, r3
 800258a:	2100      	movs	r1, #0
 800258c:	f005 fcdc 	bl	8007f48 <memset>
 8002590:	e013      	b.n	80025ba <MQTT_PacketPublish+0x178>
		}
	}
	else
	{

		MQTT_NewBuffer(mqttPacket, total_len + 5);
 8002592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002594:	3305      	adds	r3, #5
 8002596:	4619      	mov	r1, r3
 8002598:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800259a:	f7ff fae1 	bl	8001b60 <MQTT_NewBuffer>
		
		if(mqttPacket->_data == NULL)
 800259e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d101      	bne.n	80025aa <MQTT_PacketPublish+0x168>
		{
			return 4;
 80025a6:	2304      	movs	r3, #4
 80025a8:	e095      	b.n	80026d6 <MQTT_PacketPublish+0x294>
		}


		
		memset(mqttPacket->_data, 0, total_len + 5);
 80025aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ac:	6818      	ldr	r0, [r3, #0]
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	3305      	adds	r3, #5
 80025b2:	461a      	mov	r2, r3
 80025b4:	2100      	movs	r1, #0
 80025b6:	f005 fcc7 	bl	8007f48 <memset>
	}
	
/************************************************************************************/
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = flags;
 80025ba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	1c58      	adds	r0, r3, #1
 80025c4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80025c6:	6048      	str	r0, [r1, #4]
 80025c8:	4413      	add	r3, r2
 80025ca:	7efa      	ldrb	r2, [r7, #27]
 80025cc:	701a      	strb	r2, [r3, #0]
	
	//---------------------------------------------------------------------
	len = MQTT_DumpLength(total_len, mqttPacket->_data + mqttPacket->_len);
 80025ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	4413      	add	r3, r2
 80025d8:	4619      	mov	r1, r3
 80025da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80025dc:	f7ff fb2d 	bl	8001c3a <MQTT_DumpLength>
 80025e0:	6138      	str	r0, [r7, #16]
	if(len < 0)
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	da04      	bge.n	80025f2 <MQTT_PacketPublish+0x1b0>
	{
		MQTT_DeleteBuffer(mqttPacket);
 80025e8:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80025ea:	f7ff fb09 	bl	8001c00 <MQTT_DeleteBuffer>
		return 5;
 80025ee:	2305      	movs	r3, #5
 80025f0:	e071      	b.n	80026d6 <MQTT_PacketPublish+0x294>
	}
	else
		mqttPacket->_len += len;
 80025f2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	441a      	add	r2, r3
 80025fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025fc:	605a      	str	r2, [r3, #4]
	
/************************************************************************************/
	
	//----------------------topictopic-------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(topic_len);
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	0a1c      	lsrs	r4, r3, #8
 8002602:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	1c58      	adds	r0, r3, #1
 800260c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800260e:	6048      	str	r0, [r1, #4]
 8002610:	4413      	add	r3, r2
 8002612:	b2e2      	uxtb	r2, r4
 8002614:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(topic_len);
 8002616:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	1c58      	adds	r0, r3, #1
 8002620:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002622:	6048      	str	r0, [r1, #4]
 8002624:	4413      	add	r3, r2
 8002626:	6a3a      	ldr	r2, [r7, #32]
 8002628:	b2d2      	uxtb	r2, r2
 800262a:	701a      	strb	r2, [r3, #0]
	
	strncat((int8 *)mqttPacket->_data + mqttPacket->_len, topic, topic_len);
 800262c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800262e:	681a      	ldr	r2, [r3, #0]
 8002630:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	4413      	add	r3, r2
 8002636:	6a3a      	ldr	r2, [r7, #32]
 8002638:	68b9      	ldr	r1, [r7, #8]
 800263a:	4618      	mov	r0, r3
 800263c:	f006 fa93 	bl	8008b66 <strncat>
	mqttPacket->_len += topic_len;
 8002640:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002642:	685a      	ldr	r2, [r3, #4]
 8002644:	6a3b      	ldr	r3, [r7, #32]
 8002646:	441a      	add	r2, r3
 8002648:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800264a:	605a      	str	r2, [r3, #4]
	if(qos != MQTT_QOS_LEVEL0)
 800264c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8002650:	2b00      	cmp	r3, #0
 8002652:	d017      	beq.n	8002684 <MQTT_PacketPublish+0x242>
	{
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_MSB(pkt_id);
 8002654:	89fb      	ldrh	r3, [r7, #14]
 8002656:	0a1b      	lsrs	r3, r3, #8
 8002658:	b29c      	uxth	r4, r3
 800265a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	1c58      	adds	r0, r3, #1
 8002664:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8002666:	6048      	str	r0, [r1, #4]
 8002668:	4413      	add	r3, r2
 800266a:	b2e2      	uxtb	r2, r4
 800266c:	701a      	strb	r2, [r3, #0]
		mqttPacket->_data[mqttPacket->_len++] = MOSQ_LSB(pkt_id);
 800266e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002674:	685b      	ldr	r3, [r3, #4]
 8002676:	1c58      	adds	r0, r3, #1
 8002678:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800267a:	6048      	str	r0, [r1, #4]
 800267c:	4413      	add	r3, r2
 800267e:	89fa      	ldrh	r2, [r7, #14]
 8002680:	b2d2      	uxtb	r2, r2
 8002682:	701a      	strb	r2, [r3, #0]
	}
	
	//----------------------payload----------------------------------------------
	if(payload != NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d024      	beq.n	80026d4 <MQTT_PacketPublish+0x292>
	{
		if(payload[0] == 2)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d110      	bne.n	80026b4 <MQTT_PacketPublish+0x272>
		{
			memcpy((int8 *)mqttPacket->_data + mqttPacket->_len, payload, data_len);
 8002692:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	4413      	add	r3, r2
 800269c:	69fa      	ldr	r2, [r7, #28]
 800269e:	6879      	ldr	r1, [r7, #4]
 80026a0:	4618      	mov	r0, r3
 80026a2:	f005 fc43 	bl	8007f2c <memcpy>
			mqttPacket->_len += data_len;
 80026a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	441a      	add	r2, r3
 80026ae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026b0:	605a      	str	r2, [r3, #4]
 80026b2:	e00f      	b.n	80026d4 <MQTT_PacketPublish+0x292>
		}
		else
		{
			memcpy((int8 *)mqttPacket->_data + mqttPacket->_len, payload, payload_len);
 80026b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	4413      	add	r3, r2
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f005 fc32 	bl	8007f2c <memcpy>
			mqttPacket->_len += payload_len;
 80026c8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026ca:	685a      	ldr	r2, [r3, #4]
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	441a      	add	r2, r3
 80026d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80026d2:	605a      	str	r2, [r3, #4]
		}
	}
	
	return 0;
 80026d4:	2300      	movs	r3, #0

}
 80026d6:	4618      	mov	r0, r3
 80026d8:	372c      	adds	r7, #44	; 0x2c
 80026da:	46bd      	mov	sp, r7
 80026dc:	bd90      	pop	{r4, r7, pc}
	...

080026e0 <MQTT_UnPacketPublish>:
//		0-		-
//
//			
//==========================================================
uint8 MQTT_UnPacketPublish(uint8 *rev_data, int8 **topic, uint16 *topic_len, int8 **payload, uint16 *payload_len, uint8 *qos, uint16 *pkt_id)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b088      	sub	sp, #32
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
 80026ec:	603b      	str	r3, [r7, #0]
	
	const int8 flags = rev_data[0] & 0x0F;
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	781b      	ldrb	r3, [r3, #0]
 80026f2:	f003 030f 	and.w	r3, r3, #15
 80026f6:	77fb      	strb	r3, [r7, #31]
	uint8 *msgPtr;
	uint32 remain_len = 0;
 80026f8:	2300      	movs	r3, #0
 80026fa:	617b      	str	r3, [r7, #20]

	const int8 dup = flags & 0x08;
 80026fc:	7ffb      	ldrb	r3, [r7, #31]
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	77bb      	strb	r3, [r7, #30]

	*qos = (flags & 0x06) >> 1;
 8002704:	7ffb      	ldrb	r3, [r7, #31]
 8002706:	105b      	asrs	r3, r3, #1
 8002708:	b2db      	uxtb	r3, r3
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	b2da      	uxtb	r2, r3
 8002710:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002712:	701a      	strb	r2, [r3, #0]
	
	msgPtr = rev_data + MQTT_ReadLength(rev_data + 1, 4, &remain_len) + 1;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3301      	adds	r3, #1
 8002718:	f107 0214 	add.w	r2, r7, #20
 800271c:	2104      	movs	r1, #4
 800271e:	4618      	mov	r0, r3
 8002720:	f7ff fabc 	bl	8001c9c <MQTT_ReadLength>
 8002724:	4603      	mov	r3, r0
 8002726:	3301      	adds	r3, #1
 8002728:	68fa      	ldr	r2, [r7, #12]
 800272a:	4413      	add	r3, r2
 800272c:	61bb      	str	r3, [r7, #24]
	
	if(remain_len < 2 || flags & 0x01)							//retain
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	2b01      	cmp	r3, #1
 8002732:	d904      	bls.n	800273e <MQTT_UnPacketPublish+0x5e>
 8002734:	7ffb      	ldrb	r3, [r7, #31]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b00      	cmp	r3, #0
 800273c:	d001      	beq.n	8002742 <MQTT_UnPacketPublish+0x62>
		return 255;
 800273e:	23ff      	movs	r3, #255	; 0xff
 8002740:	e114      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
	
	*topic_len = (uint16)msgPtr[0] << 8 | msgPtr[1];
 8002742:	69bb      	ldr	r3, [r7, #24]
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	021b      	lsls	r3, r3, #8
 8002748:	b21a      	sxth	r2, r3
 800274a:	69bb      	ldr	r3, [r7, #24]
 800274c:	3301      	adds	r3, #1
 800274e:	781b      	ldrb	r3, [r3, #0]
 8002750:	b21b      	sxth	r3, r3
 8002752:	4313      	orrs	r3, r2
 8002754:	b21b      	sxth	r3, r3
 8002756:	b29a      	uxth	r2, r3
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	801a      	strh	r2, [r3, #0]
	if(remain_len < *topic_len + 2)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	881b      	ldrh	r3, [r3, #0]
 8002760:	3302      	adds	r3, #2
 8002762:	461a      	mov	r2, r3
 8002764:	697b      	ldr	r3, [r7, #20]
 8002766:	429a      	cmp	r2, r3
 8002768:	d901      	bls.n	800276e <MQTT_UnPacketPublish+0x8e>
		return 255;
 800276a:	23ff      	movs	r3, #255	; 0xff
 800276c:	e0fe      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
	
	if(strstr((int8 *)msgPtr + 2, CMD_TOPIC_PREFIX) != NULL)	//
 800276e:	69bb      	ldr	r3, [r7, #24]
 8002770:	3302      	adds	r3, #2
 8002772:	4980      	ldr	r1, [pc, #512]	; (8002974 <MQTT_UnPacketPublish+0x294>)
 8002774:	4618      	mov	r0, r3
 8002776:	f006 fa09 	bl	8008b8c <strstr>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d001      	beq.n	8002784 <MQTT_UnPacketPublish+0xa4>
		return MQTT_PKT_CMD;
 8002780:	230f      	movs	r3, #15
 8002782:	e0f3      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
	
	switch(*qos)
 8002784:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d007      	beq.n	800279c <MQTT_UnPacketPublish+0xbc>
 800278c:	2b00      	cmp	r3, #0
 800278e:	f2c0 80da 	blt.w	8002946 <MQTT_UnPacketPublish+0x266>
 8002792:	3b01      	subs	r3, #1
 8002794:	2b01      	cmp	r3, #1
 8002796:	f200 80d6 	bhi.w	8002946 <MQTT_UnPacketPublish+0x266>
 800279a:	e05b      	b.n	8002854 <MQTT_UnPacketPublish+0x174>
	{
		case MQTT_QOS_LEVEL0:									// qos0 have no packet identifier
			
			if(0 != dup)
 800279c:	7fbb      	ldrb	r3, [r7, #30]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MQTT_UnPacketPublish+0xc6>
				return 255;
 80027a2:	23ff      	movs	r3, #255	; 0xff
 80027a4:	e0e2      	b.n	800296c <MQTT_UnPacketPublish+0x28c>

			*topic = MQTT_MallocBuffer(*topic_len + 1);			//topic
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	881b      	ldrh	r3, [r3, #0]
 80027aa:	3301      	adds	r3, #1
 80027ac:	4618      	mov	r0, r3
 80027ae:	f005 fbad 	bl	8007f0c <malloc>
 80027b2:	4603      	mov	r3, r0
 80027b4:	461a      	mov	r2, r3
 80027b6:	68bb      	ldr	r3, [r7, #8]
 80027b8:	601a      	str	r2, [r3, #0]
			if(*topic == NULL)
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d101      	bne.n	80027c6 <MQTT_UnPacketPublish+0xe6>
				return 255;
 80027c2:	23ff      	movs	r3, #255	; 0xff
 80027c4:	e0d2      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
			
			memset(*topic, 0, *topic_len + 1);
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	6818      	ldr	r0, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	881b      	ldrh	r3, [r3, #0]
 80027ce:	3301      	adds	r3, #1
 80027d0:	461a      	mov	r2, r3
 80027d2:	2100      	movs	r1, #0
 80027d4:	f005 fbb8 	bl	8007f48 <memset>
			memcpy(*topic, (int8 *)msgPtr + 2, *topic_len);		//
 80027d8:	68bb      	ldr	r3, [r7, #8]
 80027da:	6818      	ldr	r0, [r3, #0]
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	1c99      	adds	r1, r3, #2
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	461a      	mov	r2, r3
 80027e6:	f005 fba1 	bl	8007f2c <memcpy>
			
			*payload_len = remain_len - 2 - *topic_len;			//payload
 80027ea:	697b      	ldr	r3, [r7, #20]
 80027ec:	b29a      	uxth	r2, r3
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	b29b      	uxth	r3, r3
 80027f6:	3b02      	subs	r3, #2
 80027f8:	b29a      	uxth	r2, r3
 80027fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027fc:	801a      	strh	r2, [r3, #0]
			*payload = MQTT_MallocBuffer(*payload_len + 1);
 80027fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002800:	881b      	ldrh	r3, [r3, #0]
 8002802:	3301      	adds	r3, #1
 8002804:	4618      	mov	r0, r3
 8002806:	f005 fb81 	bl	8007f0c <malloc>
 800280a:	4603      	mov	r3, r0
 800280c:	461a      	mov	r2, r3
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	601a      	str	r2, [r3, #0]
			if(*payload == NULL)								//
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d106      	bne.n	8002828 <MQTT_UnPacketPublish+0x148>
			{
				MQTT_FreeBuffer(*topic);						//topic
 800281a:	68bb      	ldr	r3, [r7, #8]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4618      	mov	r0, r3
 8002820:	f005 fb7c 	bl	8007f1c <free>
				return 255;
 8002824:	23ff      	movs	r3, #255	; 0xff
 8002826:	e0a1      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
			}
			
			memset(*payload, 0, *payload_len + 1);
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	6818      	ldr	r0, [r3, #0]
 800282c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800282e:	881b      	ldrh	r3, [r3, #0]
 8002830:	3301      	adds	r3, #1
 8002832:	461a      	mov	r2, r3
 8002834:	2100      	movs	r1, #0
 8002836:	f005 fb87 	bl	8007f48 <memset>
			memcpy(*payload, (int8 *)msgPtr + 2 + *topic_len, *payload_len);
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	6818      	ldr	r0, [r3, #0]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	881b      	ldrh	r3, [r3, #0]
 8002842:	3302      	adds	r3, #2
 8002844:	69ba      	ldr	r2, [r7, #24]
 8002846:	18d1      	adds	r1, r2, r3
 8002848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800284a:	881b      	ldrh	r3, [r3, #0]
 800284c:	461a      	mov	r2, r3
 800284e:	f005 fb6d 	bl	8007f2c <memcpy>
			
		break;
 8002852:	e07a      	b.n	800294a <MQTT_UnPacketPublish+0x26a>

		case MQTT_QOS_LEVEL1:
		case MQTT_QOS_LEVEL2:
			
			if(*topic_len + 2 > remain_len)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	881b      	ldrh	r3, [r3, #0]
 8002858:	3302      	adds	r3, #2
 800285a:	461a      	mov	r2, r3
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	429a      	cmp	r2, r3
 8002860:	d901      	bls.n	8002866 <MQTT_UnPacketPublish+0x186>
				return 255;
 8002862:	23ff      	movs	r3, #255	; 0xff
 8002864:	e082      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
			
			*pkt_id = (uint16)msgPtr[*topic_len + 2] << 8 | msgPtr[*topic_len + 3];
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	3302      	adds	r3, #2
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4413      	add	r3, r2
 8002870:	781b      	ldrb	r3, [r3, #0]
 8002872:	021b      	lsls	r3, r3, #8
 8002874:	b21a      	sxth	r2, r3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	881b      	ldrh	r3, [r3, #0]
 800287a:	3303      	adds	r3, #3
 800287c:	69b9      	ldr	r1, [r7, #24]
 800287e:	440b      	add	r3, r1
 8002880:	781b      	ldrb	r3, [r3, #0]
 8002882:	b21b      	sxth	r3, r3
 8002884:	4313      	orrs	r3, r2
 8002886:	b21b      	sxth	r3, r3
 8002888:	b29a      	uxth	r2, r3
 800288a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800288c:	801a      	strh	r2, [r3, #0]
			if(pkt_id == 0)
 800288e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002890:	2b00      	cmp	r3, #0
 8002892:	d101      	bne.n	8002898 <MQTT_UnPacketPublish+0x1b8>
				return 255;
 8002894:	23ff      	movs	r3, #255	; 0xff
 8002896:	e069      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
			
			*topic = MQTT_MallocBuffer(*topic_len + 1);			//topic
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	881b      	ldrh	r3, [r3, #0]
 800289c:	3301      	adds	r3, #1
 800289e:	4618      	mov	r0, r3
 80028a0:	f005 fb34 	bl	8007f0c <malloc>
 80028a4:	4603      	mov	r3, r0
 80028a6:	461a      	mov	r2, r3
 80028a8:	68bb      	ldr	r3, [r7, #8]
 80028aa:	601a      	str	r2, [r3, #0]
			if(*topic == NULL)
 80028ac:	68bb      	ldr	r3, [r7, #8]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <MQTT_UnPacketPublish+0x1d8>
				return 255;
 80028b4:	23ff      	movs	r3, #255	; 0xff
 80028b6:	e059      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
			
			memset(*topic, 0, *topic_len + 1);
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	6818      	ldr	r0, [r3, #0]
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	3301      	adds	r3, #1
 80028c2:	461a      	mov	r2, r3
 80028c4:	2100      	movs	r1, #0
 80028c6:	f005 fb3f 	bl	8007f48 <memset>
			memcpy(*topic, (int8 *)msgPtr + 2, *topic_len);		//
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	6818      	ldr	r0, [r3, #0]
 80028ce:	69bb      	ldr	r3, [r7, #24]
 80028d0:	1c99      	adds	r1, r3, #2
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	881b      	ldrh	r3, [r3, #0]
 80028d6:	461a      	mov	r2, r3
 80028d8:	f005 fb28 	bl	8007f2c <memcpy>
			
			*payload_len = remain_len - 4 - *topic_len;
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	b29a      	uxth	r2, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	1ad3      	subs	r3, r2, r3
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3b04      	subs	r3, #4
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028ee:	801a      	strh	r2, [r3, #0]
			*payload = MQTT_MallocBuffer(*payload_len + 1);		//payload
 80028f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028f2:	881b      	ldrh	r3, [r3, #0]
 80028f4:	3301      	adds	r3, #1
 80028f6:	4618      	mov	r0, r3
 80028f8:	f005 fb08 	bl	8007f0c <malloc>
 80028fc:	4603      	mov	r3, r0
 80028fe:	461a      	mov	r2, r3
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	601a      	str	r2, [r3, #0]
			if(*payload == NULL)								//
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d106      	bne.n	800291a <MQTT_UnPacketPublish+0x23a>
			{
				MQTT_FreeBuffer(*topic);						//topic
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4618      	mov	r0, r3
 8002912:	f005 fb03 	bl	8007f1c <free>
				return 255;
 8002916:	23ff      	movs	r3, #255	; 0xff
 8002918:	e028      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
			}
			
			memset(*payload, 0, *payload_len + 1);
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	6818      	ldr	r0, [r3, #0]
 800291e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002920:	881b      	ldrh	r3, [r3, #0]
 8002922:	3301      	adds	r3, #1
 8002924:	461a      	mov	r2, r3
 8002926:	2100      	movs	r1, #0
 8002928:	f005 fb0e 	bl	8007f48 <memset>
			memcpy(*payload, (int8 *)msgPtr + 4 + *topic_len, *payload_len);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	6818      	ldr	r0, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	881b      	ldrh	r3, [r3, #0]
 8002934:	3304      	adds	r3, #4
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	18d1      	adds	r1, r2, r3
 800293a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800293c:	881b      	ldrh	r3, [r3, #0]
 800293e:	461a      	mov	r2, r3
 8002940:	f005 faf4 	bl	8007f2c <memcpy>
			
		break;
 8002944:	e001      	b.n	800294a <MQTT_UnPacketPublish+0x26a>

		default:
			return 255;
 8002946:	23ff      	movs	r3, #255	; 0xff
 8002948:	e010      	b.n	800296c <MQTT_UnPacketPublish+0x28c>
	}
	
	if(strchr((int8 *)topic, '+') || strchr((int8 *)topic, '#'))
 800294a:	212b      	movs	r1, #43	; 0x2b
 800294c:	68b8      	ldr	r0, [r7, #8]
 800294e:	f006 f8fd 	bl	8008b4c <strchr>
 8002952:	4603      	mov	r3, r0
 8002954:	2b00      	cmp	r3, #0
 8002956:	d106      	bne.n	8002966 <MQTT_UnPacketPublish+0x286>
 8002958:	2123      	movs	r1, #35	; 0x23
 800295a:	68b8      	ldr	r0, [r7, #8]
 800295c:	f006 f8f6 	bl	8008b4c <strchr>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <MQTT_UnPacketPublish+0x28a>
		return 255;
 8002966:	23ff      	movs	r3, #255	; 0xff
 8002968:	e000      	b.n	800296c <MQTT_UnPacketPublish+0x28c>

	return 0;
 800296a:	2300      	movs	r3, #0

}
 800296c:	4618      	mov	r0, r3
 800296e:	3720      	adds	r7, #32
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}
 8002974:	0800af90 	.word	0x0800af90

08002978 <MQTT_PacketPublishAck>:
//		0-		1-
//
//			PublishQoS1Ack
//==========================================================
uint1 MQTT_PacketPublishAck(uint16 pkt_id, MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8002978:	b590      	push	{r4, r7, lr}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	6039      	str	r1, [r7, #0]
 8002982:	80fb      	strh	r3, [r7, #6]

	MQTT_NewBuffer(mqttPacket, 4);
 8002984:	2104      	movs	r1, #4
 8002986:	6838      	ldr	r0, [r7, #0]
 8002988:	f7ff f8ea 	bl	8001b60 <MQTT_NewBuffer>
	if(mqttPacket->_data == NULL)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <MQTT_PacketPublishAck+0x20>
		return 1;
 8002994:	2301      	movs	r3, #1
 8002996:	e02c      	b.n	80029f2 <MQTT_PacketPublishAck+0x7a>
	
/************************************************************************************/
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MQTT_PKT_PUBACK << 4;
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	1c58      	adds	r0, r3, #1
 80029a2:	6839      	ldr	r1, [r7, #0]
 80029a4:	6048      	str	r0, [r1, #4]
 80029a6:	4413      	add	r3, r2
 80029a8:	2240      	movs	r2, #64	; 0x40
 80029aa:	701a      	strb	r2, [r3, #0]
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = 2;
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	1c58      	adds	r0, r3, #1
 80029b6:	6839      	ldr	r1, [r7, #0]
 80029b8:	6048      	str	r0, [r1, #4]
 80029ba:	4413      	add	r3, r2
 80029bc:	2202      	movs	r2, #2
 80029be:	701a      	strb	r2, [r3, #0]
	
/************************************************************************************/
	
	//----------------------pkt_id-----------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = pkt_id >> 8;
 80029c0:	88fb      	ldrh	r3, [r7, #6]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	b29c      	uxth	r4, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	1c58      	adds	r0, r3, #1
 80029d0:	6839      	ldr	r1, [r7, #0]
 80029d2:	6048      	str	r0, [r1, #4]
 80029d4:	4413      	add	r3, r2
 80029d6:	b2e2      	uxtb	r2, r4
 80029d8:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = pkt_id & 0xff;
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	681a      	ldr	r2, [r3, #0]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	1c58      	adds	r0, r3, #1
 80029e4:	6839      	ldr	r1, [r7, #0]
 80029e6:	6048      	str	r0, [r1, #4]
 80029e8:	4413      	add	r3, r2
 80029ea:	88fa      	ldrh	r2, [r7, #6]
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	701a      	strb	r2, [r3, #0]
	
	return 0;
 80029f0:	2300      	movs	r3, #0

}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	bd90      	pop	{r4, r7, pc}

080029fa <MQTT_UnPacketPublishAck>:
//		0-		1-
//
//			
//==========================================================
uint1 MQTT_UnPacketPublishAck(uint8 *rev_data)
{
 80029fa:	b480      	push	{r7}
 80029fc:	b083      	sub	sp, #12
 80029fe:	af00      	add	r7, sp, #0
 8002a00:	6078      	str	r0, [r7, #4]

	if(rev_data[1] != 2)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3301      	adds	r3, #1
 8002a06:	781b      	ldrb	r3, [r3, #0]
 8002a08:	2b02      	cmp	r3, #2
 8002a0a:	d001      	beq.n	8002a10 <MQTT_UnPacketPublishAck+0x16>
		return 1;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e00c      	b.n	8002a2a <MQTT_UnPacketPublishAck+0x30>

	if(rev_data[2] == MOSQ_MSB(MQTT_PUBLISH_ID) && rev_data[3] == MOSQ_LSB(MQTT_PUBLISH_ID))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	3302      	adds	r3, #2
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d106      	bne.n	8002a28 <MQTT_UnPacketPublishAck+0x2e>
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3303      	adds	r3, #3
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	2b0a      	cmp	r3, #10
 8002a22:	d101      	bne.n	8002a28 <MQTT_UnPacketPublishAck+0x2e>
		return 0;
 8002a24:	2300      	movs	r3, #0
 8002a26:	e000      	b.n	8002a2a <MQTT_UnPacketPublishAck+0x30>
	else
		return 1;
 8002a28:	2301      	movs	r3, #1

}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	370c      	adds	r7, #12
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bc80      	pop	{r7}
 8002a32:	4770      	bx	lr

08002a34 <MQTT_PacketPublishRec>:
//		0-		1-
//
//			PublishQoS2rec
//==========================================================
uint1 MQTT_PacketPublishRec(uint16 pkt_id, MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8002a34:	b590      	push	{r4, r7, lr}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	6039      	str	r1, [r7, #0]
 8002a3e:	80fb      	strh	r3, [r7, #6]

	MQTT_NewBuffer(mqttPacket, 4);
 8002a40:	2104      	movs	r1, #4
 8002a42:	6838      	ldr	r0, [r7, #0]
 8002a44:	f7ff f88c 	bl	8001b60 <MQTT_NewBuffer>
	if(mqttPacket->_data == NULL)
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d101      	bne.n	8002a54 <MQTT_PacketPublishRec+0x20>
		return 1;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e02c      	b.n	8002aae <MQTT_PacketPublishRec+0x7a>
	
/************************************************************************************/
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MQTT_PKT_PUBREC << 4;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	1c58      	adds	r0, r3, #1
 8002a5e:	6839      	ldr	r1, [r7, #0]
 8002a60:	6048      	str	r0, [r1, #4]
 8002a62:	4413      	add	r3, r2
 8002a64:	2250      	movs	r2, #80	; 0x50
 8002a66:	701a      	strb	r2, [r3, #0]
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = 2;
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	1c58      	adds	r0, r3, #1
 8002a72:	6839      	ldr	r1, [r7, #0]
 8002a74:	6048      	str	r0, [r1, #4]
 8002a76:	4413      	add	r3, r2
 8002a78:	2202      	movs	r2, #2
 8002a7a:	701a      	strb	r2, [r3, #0]
	
/************************************************************************************/
	
	//----------------------pkt_id-----------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = pkt_id >> 8;
 8002a7c:	88fb      	ldrh	r3, [r7, #6]
 8002a7e:	0a1b      	lsrs	r3, r3, #8
 8002a80:	b29c      	uxth	r4, r3
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	683b      	ldr	r3, [r7, #0]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	1c58      	adds	r0, r3, #1
 8002a8c:	6839      	ldr	r1, [r7, #0]
 8002a8e:	6048      	str	r0, [r1, #4]
 8002a90:	4413      	add	r3, r2
 8002a92:	b2e2      	uxtb	r2, r4
 8002a94:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = pkt_id & 0xff;
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	1c58      	adds	r0, r3, #1
 8002aa0:	6839      	ldr	r1, [r7, #0]
 8002aa2:	6048      	str	r0, [r1, #4]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	88fa      	ldrh	r2, [r7, #6]
 8002aa8:	b2d2      	uxtb	r2, r2
 8002aaa:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8002aac:	2300      	movs	r3, #0

}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	370c      	adds	r7, #12
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd90      	pop	{r4, r7, pc}

08002ab6 <MQTT_UnPacketPublishRec>:
//		0-		1-
//
//			
//==========================================================
uint1 MQTT_UnPacketPublishRec(uint8 *rev_data)
{
 8002ab6:	b480      	push	{r7}
 8002ab8:	b083      	sub	sp, #12
 8002aba:	af00      	add	r7, sp, #0
 8002abc:	6078      	str	r0, [r7, #4]

	if(rev_data[1] != 2)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	3301      	adds	r3, #1
 8002ac2:	781b      	ldrb	r3, [r3, #0]
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d001      	beq.n	8002acc <MQTT_UnPacketPublishRec+0x16>
		return 1;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e00c      	b.n	8002ae6 <MQTT_UnPacketPublishRec+0x30>

	if(rev_data[2] == MOSQ_MSB(MQTT_PUBLISH_ID) && rev_data[3] == MOSQ_LSB(MQTT_PUBLISH_ID))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	3302      	adds	r3, #2
 8002ad0:	781b      	ldrb	r3, [r3, #0]
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d106      	bne.n	8002ae4 <MQTT_UnPacketPublishRec+0x2e>
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	3303      	adds	r3, #3
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	2b0a      	cmp	r3, #10
 8002ade:	d101      	bne.n	8002ae4 <MQTT_UnPacketPublishRec+0x2e>
		return 0;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e000      	b.n	8002ae6 <MQTT_UnPacketPublishRec+0x30>
	else
		return 1;
 8002ae4:	2301      	movs	r3, #1

}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	370c      	adds	r7, #12
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bc80      	pop	{r7}
 8002aee:	4770      	bx	lr

08002af0 <MQTT_PacketPublishRel>:
//		0-		1-
//
//			PublishQoS2recrel
//==========================================================
uint1 MQTT_PacketPublishRel(uint16 pkt_id, MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8002af0:	b590      	push	{r4, r7, lr}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	6039      	str	r1, [r7, #0]
 8002afa:	80fb      	strh	r3, [r7, #6]

	MQTT_NewBuffer(mqttPacket, 4);
 8002afc:	2104      	movs	r1, #4
 8002afe:	6838      	ldr	r0, [r7, #0]
 8002b00:	f7ff f82e 	bl	8001b60 <MQTT_NewBuffer>
	if(mqttPacket->_data == NULL)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d101      	bne.n	8002b10 <MQTT_PacketPublishRel+0x20>
		return 1;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	e02c      	b.n	8002b6a <MQTT_PacketPublishRel+0x7a>
	
/************************************************************************************/
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MQTT_PKT_PUBREL << 4 | 0x02;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	1c58      	adds	r0, r3, #1
 8002b1a:	6839      	ldr	r1, [r7, #0]
 8002b1c:	6048      	str	r0, [r1, #4]
 8002b1e:	4413      	add	r3, r2
 8002b20:	2262      	movs	r2, #98	; 0x62
 8002b22:	701a      	strb	r2, [r3, #0]
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = 2;
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	1c58      	adds	r0, r3, #1
 8002b2e:	6839      	ldr	r1, [r7, #0]
 8002b30:	6048      	str	r0, [r1, #4]
 8002b32:	4413      	add	r3, r2
 8002b34:	2202      	movs	r2, #2
 8002b36:	701a      	strb	r2, [r3, #0]
	
/************************************************************************************/
	
	//----------------------pkt_id-----------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = pkt_id >> 8;
 8002b38:	88fb      	ldrh	r3, [r7, #6]
 8002b3a:	0a1b      	lsrs	r3, r3, #8
 8002b3c:	b29c      	uxth	r4, r3
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	1c58      	adds	r0, r3, #1
 8002b48:	6839      	ldr	r1, [r7, #0]
 8002b4a:	6048      	str	r0, [r1, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	b2e2      	uxtb	r2, r4
 8002b50:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = pkt_id & 0xff;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	685b      	ldr	r3, [r3, #4]
 8002b5a:	1c58      	adds	r0, r3, #1
 8002b5c:	6839      	ldr	r1, [r7, #0]
 8002b5e:	6048      	str	r0, [r1, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	88fa      	ldrh	r2, [r7, #6]
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8002b68:	2300      	movs	r3, #0

}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd90      	pop	{r4, r7, pc}

08002b72 <MQTT_UnPacketPublishRel>:
//		0-		1-
//
//			
//==========================================================
uint1 MQTT_UnPacketPublishRel(uint8 *rev_data, uint16 pkt_id)
{
 8002b72:	b480      	push	{r7}
 8002b74:	b083      	sub	sp, #12
 8002b76:	af00      	add	r7, sp, #0
 8002b78:	6078      	str	r0, [r7, #4]
 8002b7a:	460b      	mov	r3, r1
 8002b7c:	807b      	strh	r3, [r7, #2]

	if(rev_data[1] != 2)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	3301      	adds	r3, #1
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d001      	beq.n	8002b8c <MQTT_UnPacketPublishRel+0x1a>
		return 1;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e012      	b.n	8002bb2 <MQTT_UnPacketPublishRel+0x40>

	if(rev_data[2] == MOSQ_MSB(pkt_id) && rev_data[3] == MOSQ_LSB(pkt_id))
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	3302      	adds	r3, #2
 8002b90:	781a      	ldrb	r2, [r3, #0]
 8002b92:	887b      	ldrh	r3, [r7, #2]
 8002b94:	0a1b      	lsrs	r3, r3, #8
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d108      	bne.n	8002bb0 <MQTT_UnPacketPublishRel+0x3e>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3303      	adds	r3, #3
 8002ba2:	781a      	ldrb	r2, [r3, #0]
 8002ba4:	887b      	ldrh	r3, [r7, #2]
 8002ba6:	b2db      	uxtb	r3, r3
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d101      	bne.n	8002bb0 <MQTT_UnPacketPublishRel+0x3e>
		return 0;
 8002bac:	2300      	movs	r3, #0
 8002bae:	e000      	b.n	8002bb2 <MQTT_UnPacketPublishRel+0x40>
	else
		return 1;
 8002bb0:	2301      	movs	r3, #1

}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	370c      	adds	r7, #12
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bc80      	pop	{r7}
 8002bba:	4770      	bx	lr

08002bbc <MQTT_PacketPublishComp>:
//		0-		1-
//
//			PublishQoS2recrel
//==========================================================
uint1 MQTT_PacketPublishComp(uint16 pkt_id, MQTT_PACKET_STRUCTURE *mqttPacket)
{
 8002bbc:	b590      	push	{r4, r7, lr}
 8002bbe:	b083      	sub	sp, #12
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	6039      	str	r1, [r7, #0]
 8002bc6:	80fb      	strh	r3, [r7, #6]

	MQTT_NewBuffer(mqttPacket, 4);
 8002bc8:	2104      	movs	r1, #4
 8002bca:	6838      	ldr	r0, [r7, #0]
 8002bcc:	f7fe ffc8 	bl	8001b60 <MQTT_NewBuffer>
	if(mqttPacket->_data == NULL)
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <MQTT_PacketPublishComp+0x20>
		return 1;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e02c      	b.n	8002c36 <MQTT_PacketPublishComp+0x7a>
	
/************************************************************************************/
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = MQTT_PKT_PUBCOMP << 4;
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685b      	ldr	r3, [r3, #4]
 8002be4:	1c58      	adds	r0, r3, #1
 8002be6:	6839      	ldr	r1, [r7, #0]
 8002be8:	6048      	str	r0, [r1, #4]
 8002bea:	4413      	add	r3, r2
 8002bec:	2270      	movs	r2, #112	; 0x70
 8002bee:	701a      	strb	r2, [r3, #0]
	
	//-----------------------------------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = 2;
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	1c58      	adds	r0, r3, #1
 8002bfa:	6839      	ldr	r1, [r7, #0]
 8002bfc:	6048      	str	r0, [r1, #4]
 8002bfe:	4413      	add	r3, r2
 8002c00:	2202      	movs	r2, #2
 8002c02:	701a      	strb	r2, [r3, #0]
	
/************************************************************************************/
	
	//----------------------pkt_id-----------------------------------------------
	mqttPacket->_data[mqttPacket->_len++] = pkt_id >> 8;
 8002c04:	88fb      	ldrh	r3, [r7, #6]
 8002c06:	0a1b      	lsrs	r3, r3, #8
 8002c08:	b29c      	uxth	r4, r3
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	1c58      	adds	r0, r3, #1
 8002c14:	6839      	ldr	r1, [r7, #0]
 8002c16:	6048      	str	r0, [r1, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	b2e2      	uxtb	r2, r4
 8002c1c:	701a      	strb	r2, [r3, #0]
	mqttPacket->_data[mqttPacket->_len++] = pkt_id & 0xff;
 8002c1e:	683b      	ldr	r3, [r7, #0]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	1c58      	adds	r0, r3, #1
 8002c28:	6839      	ldr	r1, [r7, #0]
 8002c2a:	6048      	str	r0, [r1, #4]
 8002c2c:	4413      	add	r3, r2
 8002c2e:	88fa      	ldrh	r2, [r7, #6]
 8002c30:	b2d2      	uxtb	r2, r2
 8002c32:	701a      	strb	r2, [r3, #0]
	
	return 0;
 8002c34:	2300      	movs	r3, #0

}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd90      	pop	{r4, r7, pc}

08002c3e <MQTT_UnPacketPublishComp>:
//		0-		1-
//
//			
//==========================================================
uint1 MQTT_UnPacketPublishComp(uint8 *rev_data)
{
 8002c3e:	b480      	push	{r7}
 8002c40:	b083      	sub	sp, #12
 8002c42:	af00      	add	r7, sp, #0
 8002c44:	6078      	str	r0, [r7, #4]

	if(rev_data[1] != 2)
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	781b      	ldrb	r3, [r3, #0]
 8002c4c:	2b02      	cmp	r3, #2
 8002c4e:	d001      	beq.n	8002c54 <MQTT_UnPacketPublishComp+0x16>
		return 1;
 8002c50:	2301      	movs	r3, #1
 8002c52:	e00c      	b.n	8002c6e <MQTT_UnPacketPublishComp+0x30>

	if(rev_data[2] == MOSQ_MSB(MQTT_PUBLISH_ID) && rev_data[3] == MOSQ_LSB(MQTT_PUBLISH_ID))
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	3302      	adds	r3, #2
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d106      	bne.n	8002c6c <MQTT_UnPacketPublishComp+0x2e>
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	3303      	adds	r3, #3
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	2b0a      	cmp	r3, #10
 8002c66:	d101      	bne.n	8002c6c <MQTT_UnPacketPublishComp+0x2e>
		return 0;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	e000      	b.n	8002c6e <MQTT_UnPacketPublishComp+0x30>
	else
		return 1;
 8002c6c:	2301      	movs	r3, #1

}
 8002c6e:	4618      	mov	r0, r3
 8002c70:	370c      	adds	r7, #12
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bc80      	pop	{r7}
 8002c76:	4770      	bx	lr

08002c78 <ESP8266_Clear>:
//		
//
//	
//==========================================================
void ESP8266_Clear(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0

	memset(esp8266_buf, 0, sizeof(esp8266_buf));
 8002c7c:	2280      	movs	r2, #128	; 0x80
 8002c7e:	2100      	movs	r1, #0
 8002c80:	4803      	ldr	r0, [pc, #12]	; (8002c90 <ESP8266_Clear+0x18>)
 8002c82:	f005 f961 	bl	8007f48 <memset>
	esp8266_cnt = 0;
 8002c86:	4b03      	ldr	r3, [pc, #12]	; (8002c94 <ESP8266_Clear+0x1c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	801a      	strh	r2, [r3, #0]

}
 8002c8c:	bf00      	nop
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000210 	.word	0x20000210
 8002c94:	20000290 	.word	0x20000290

08002c98 <ESP8266_WaitRecive>:
//		REV_OK-		REV_WAIT-
//
//			
//==========================================================
_Bool ESP8266_WaitRecive(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0

	if(esp8266_cnt == 0) 							//0 
 8002c9c:	4b0c      	ldr	r3, [pc, #48]	; (8002cd0 <ESP8266_WaitRecive+0x38>)
 8002c9e:	881b      	ldrh	r3, [r3, #0]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <ESP8266_WaitRecive+0x10>
		return REV_WAIT;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e00f      	b.n	8002cc8 <ESP8266_WaitRecive+0x30>
		
	if(esp8266_cnt == esp8266_cntPre)				//
 8002ca8:	4b09      	ldr	r3, [pc, #36]	; (8002cd0 <ESP8266_WaitRecive+0x38>)
 8002caa:	881a      	ldrh	r2, [r3, #0]
 8002cac:	4b09      	ldr	r3, [pc, #36]	; (8002cd4 <ESP8266_WaitRecive+0x3c>)
 8002cae:	881b      	ldrh	r3, [r3, #0]
 8002cb0:	429a      	cmp	r2, r3
 8002cb2:	d104      	bne.n	8002cbe <ESP8266_WaitRecive+0x26>
	{
		esp8266_cnt = 0;							//0
 8002cb4:	4b06      	ldr	r3, [pc, #24]	; (8002cd0 <ESP8266_WaitRecive+0x38>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	801a      	strh	r2, [r3, #0]
			
		return REV_OK;								//
 8002cba:	2300      	movs	r3, #0
 8002cbc:	e004      	b.n	8002cc8 <ESP8266_WaitRecive+0x30>
	}
		
	esp8266_cntPre = esp8266_cnt;					//
 8002cbe:	4b04      	ldr	r3, [pc, #16]	; (8002cd0 <ESP8266_WaitRecive+0x38>)
 8002cc0:	881a      	ldrh	r2, [r3, #0]
 8002cc2:	4b04      	ldr	r3, [pc, #16]	; (8002cd4 <ESP8266_WaitRecive+0x3c>)
 8002cc4:	801a      	strh	r2, [r3, #0]
	return REV_WAIT;								//
 8002cc6:	2301      	movs	r3, #1

}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bc80      	pop	{r7}
 8002cce:	4770      	bx	lr
 8002cd0:	20000290 	.word	0x20000290
 8002cd4:	20000292 	.word	0x20000292

08002cd8 <ESP8266_SendCmd>:
//		0-	1-
//
//	
//==========================================================
_Bool ESP8266_SendCmd(char *cmd, char *res)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b084      	sub	sp, #16
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	6039      	str	r1, [r7, #0]
	
	unsigned char timeOut = 200;
 8002ce2:	23c8      	movs	r3, #200	; 0xc8
 8002ce4:	73fb      	strb	r3, [r7, #15]

	HAL_UART_Transmit(&huart2, (unsigned char *)cmd, strlen((const char *)cmd), 0xff);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f7fd fa32 	bl	8000150 <strlen>
 8002cec:	4603      	mov	r3, r0
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	23ff      	movs	r3, #255	; 0xff
 8002cf2:	6879      	ldr	r1, [r7, #4]
 8002cf4:	4811      	ldr	r0, [pc, #68]	; (8002d3c <ESP8266_SendCmd+0x64>)
 8002cf6:	f004 fbf1 	bl	80074dc <HAL_UART_Transmit>
	while(timeOut--)
 8002cfa:	e015      	b.n	8002d28 <ESP8266_SendCmd+0x50>
	{
		if(ESP8266_WaitRecive() == REV_OK)							//
 8002cfc:	f7ff ffcc 	bl	8002c98 <ESP8266_WaitRecive>
 8002d00:	4603      	mov	r3, r0
 8002d02:	f083 0301 	eor.w	r3, r3, #1
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00a      	beq.n	8002d22 <ESP8266_SendCmd+0x4a>
		{
			if(strstr((const char *)esp8266_buf, res) != NULL)		//
 8002d0c:	6839      	ldr	r1, [r7, #0]
 8002d0e:	480c      	ldr	r0, [pc, #48]	; (8002d40 <ESP8266_SendCmd+0x68>)
 8002d10:	f005 ff3c 	bl	8008b8c <strstr>
 8002d14:	4603      	mov	r3, r0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d003      	beq.n	8002d22 <ESP8266_SendCmd+0x4a>
			{
				ESP8266_Clear();									//
 8002d1a:	f7ff ffad 	bl	8002c78 <ESP8266_Clear>
				
				return 0;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	e008      	b.n	8002d34 <ESP8266_SendCmd+0x5c>
			}
		}
		
		HAL_Delay(10);
 8002d22:	200a      	movs	r0, #10
 8002d24:	f002 f8d0 	bl	8004ec8 <HAL_Delay>
	while(timeOut--)
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
 8002d2a:	1e5a      	subs	r2, r3, #1
 8002d2c:	73fa      	strb	r2, [r7, #15]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d1e4      	bne.n	8002cfc <ESP8266_SendCmd+0x24>
	}
	
	return 1;
 8002d32:	2301      	movs	r3, #1

}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}
 8002d3c:	20000468 	.word	0x20000468
 8002d40:	20000210 	.word	0x20000210

08002d44 <ESP8266_SendData>:
//		
//
//	
//==========================================================
void ESP8266_SendData(unsigned char *data, unsigned short len)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b08a      	sub	sp, #40	; 0x28
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	807b      	strh	r3, [r7, #2]

	char cmdBuf[32];
	
	ESP8266_Clear();								//
 8002d50:	f7ff ff92 	bl	8002c78 <ESP8266_Clear>
	sprintf(cmdBuf, "AT+CIPSEND=%d\r\n", len);		//
 8002d54:	887a      	ldrh	r2, [r7, #2]
 8002d56:	f107 0308 	add.w	r3, r7, #8
 8002d5a:	490d      	ldr	r1, [pc, #52]	; (8002d90 <ESP8266_SendData+0x4c>)
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f005 fed5 	bl	8008b0c <siprintf>
	if(!ESP8266_SendCmd(cmdBuf, ">"))				//>
 8002d62:	f107 0308 	add.w	r3, r7, #8
 8002d66:	490b      	ldr	r1, [pc, #44]	; (8002d94 <ESP8266_SendData+0x50>)
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7ff ffb5 	bl	8002cd8 <ESP8266_SendCmd>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	f083 0301 	eor.w	r3, r3, #1
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d005      	beq.n	8002d86 <ESP8266_SendData+0x42>
	{
		HAL_UART_Transmit(&huart2, data, len, 0xff);		//
 8002d7a:	887a      	ldrh	r2, [r7, #2]
 8002d7c:	23ff      	movs	r3, #255	; 0xff
 8002d7e:	6879      	ldr	r1, [r7, #4]
 8002d80:	4805      	ldr	r0, [pc, #20]	; (8002d98 <ESP8266_SendData+0x54>)
 8002d82:	f004 fbab 	bl	80074dc <HAL_UART_Transmit>
	}

}
 8002d86:	bf00      	nop
 8002d88:	3728      	adds	r7, #40	; 0x28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	0800afb8 	.word	0x0800afb8
 8002d94:	0800afc8 	.word	0x0800afc8
 8002d98:	20000468 	.word	0x20000468

08002d9c <ESP8266_GetIPD>:
//
//			
//				ESP8266	"+IPD,x:yyy"	xyyy
//==========================================================
unsigned char *ESP8266_GetIPD(unsigned short timeOut)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	4603      	mov	r3, r0
 8002da4:	80fb      	strh	r3, [r7, #6]

	char *ptrIPD = NULL;
 8002da6:	2300      	movs	r3, #0
 8002da8:	60fb      	str	r3, [r7, #12]
	
	do
	{
		if(ESP8266_WaitRecive() == REV_OK)								//
 8002daa:	f7ff ff75 	bl	8002c98 <ESP8266_WaitRecive>
 8002dae:	4603      	mov	r3, r0
 8002db0:	f083 0301 	eor.w	r3, r3, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d016      	beq.n	8002de8 <ESP8266_GetIPD+0x4c>
		{
			ptrIPD = strstr((char *)esp8266_buf, "IPD,");				//IPD
 8002dba:	4912      	ldr	r1, [pc, #72]	; (8002e04 <ESP8266_GetIPD+0x68>)
 8002dbc:	4812      	ldr	r0, [pc, #72]	; (8002e08 <ESP8266_GetIPD+0x6c>)
 8002dbe:	f005 fee5 	bl	8008b8c <strstr>
 8002dc2:	60f8      	str	r0, [r7, #12]
			if(ptrIPD == NULL)											//IPD
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00e      	beq.n	8002de8 <ESP8266_GetIPD+0x4c>
			{
				//UsartPrintf(USART_DEBUG, "\"IPD\" not found\r\n");
			}
			else
			{
				ptrIPD = strchr(ptrIPD, ':');							//':'
 8002dca:	213a      	movs	r1, #58	; 0x3a
 8002dcc:	68f8      	ldr	r0, [r7, #12]
 8002dce:	f005 febd 	bl	8008b4c <strchr>
 8002dd2:	60f8      	str	r0, [r7, #12]
				if(ptrIPD != NULL)
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d004      	beq.n	8002de4 <ESP8266_GetIPD+0x48>
				{
					ptrIPD++;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	60fb      	str	r3, [r7, #12]
					return (unsigned char *)(ptrIPD);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	e00a      	b.n	8002dfa <ESP8266_GetIPD+0x5e>
				}
				else
					return NULL;
 8002de4:	2300      	movs	r3, #0
 8002de6:	e008      	b.n	8002dfa <ESP8266_GetIPD+0x5e>
				
			}
		}
		
		HAL_Delay(5);													//
 8002de8:	2005      	movs	r0, #5
 8002dea:	f002 f86d 	bl	8004ec8 <HAL_Delay>
	} while(timeOut--);
 8002dee:	88fb      	ldrh	r3, [r7, #6]
 8002df0:	1e5a      	subs	r2, r3, #1
 8002df2:	80fa      	strh	r2, [r7, #6]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d1d8      	bne.n	8002daa <ESP8266_GetIPD+0xe>
	
	return NULL;														//
 8002df8:	2300      	movs	r3, #0

}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3710      	adds	r7, #16
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}
 8002e02:	bf00      	nop
 8002e04:	0800afcc 	.word	0x0800afcc
 8002e08:	20000210 	.word	0x20000210

08002e0c <ESP8266_Init>:
//		
//
//	
//==========================================================
void ESP8266_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0

	
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, 0);
 8002e10:	2200      	movs	r2, #0
 8002e12:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e16:	4831      	ldr	r0, [pc, #196]	; (8002edc <ESP8266_Init+0xd0>)
 8002e18:	f002 fbd3 	bl	80055c2 <HAL_GPIO_WritePin>
	HAL_Delay(250);
 8002e1c:	20fa      	movs	r0, #250	; 0xfa
 8002e1e:	f002 f853 	bl	8004ec8 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_14, 1);
 8002e22:	2201      	movs	r2, #1
 8002e24:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e28:	482c      	ldr	r0, [pc, #176]	; (8002edc <ESP8266_Init+0xd0>)
 8002e2a:	f002 fbca 	bl	80055c2 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002e2e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e32:	f002 f849 	bl	8004ec8 <HAL_Delay>
	
	ESP8266_Clear();
 8002e36:	f7ff ff1f 	bl	8002c78 <ESP8266_Clear>
	

	printf("1. AT\r\n");
 8002e3a:	4829      	ldr	r0, [pc, #164]	; (8002ee0 <ESP8266_Init+0xd4>)
 8002e3c:	f005 fe4e 	bl	8008adc <puts>
	while(ESP8266_SendCmd("AT\r\n", "OK"))
 8002e40:	e003      	b.n	8002e4a <ESP8266_Init+0x3e>
		HAL_Delay(500);
 8002e42:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e46:	f002 f83f 	bl	8004ec8 <HAL_Delay>
	while(ESP8266_SendCmd("AT\r\n", "OK"))
 8002e4a:	4926      	ldr	r1, [pc, #152]	; (8002ee4 <ESP8266_Init+0xd8>)
 8002e4c:	4826      	ldr	r0, [pc, #152]	; (8002ee8 <ESP8266_Init+0xdc>)
 8002e4e:	f7ff ff43 	bl	8002cd8 <ESP8266_SendCmd>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d1f4      	bne.n	8002e42 <ESP8266_Init+0x36>
	


	printf("2. CWMODE\r\n");
 8002e58:	4824      	ldr	r0, [pc, #144]	; (8002eec <ESP8266_Init+0xe0>)
 8002e5a:	f005 fe3f 	bl	8008adc <puts>
	while(ESP8266_SendCmd("AT+CWMODE_CUR=1\r\n", "OK"))
 8002e5e:	e003      	b.n	8002e68 <ESP8266_Init+0x5c>
		HAL_Delay(500);
 8002e60:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e64:	f002 f830 	bl	8004ec8 <HAL_Delay>
	while(ESP8266_SendCmd("AT+CWMODE_CUR=1\r\n", "OK"))
 8002e68:	491e      	ldr	r1, [pc, #120]	; (8002ee4 <ESP8266_Init+0xd8>)
 8002e6a:	4821      	ldr	r0, [pc, #132]	; (8002ef0 <ESP8266_Init+0xe4>)
 8002e6c:	f7ff ff34 	bl	8002cd8 <ESP8266_SendCmd>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1f4      	bne.n	8002e60 <ESP8266_Init+0x54>
	

	printf("3. AT+CWDHCP\r\n");
 8002e76:	481f      	ldr	r0, [pc, #124]	; (8002ef4 <ESP8266_Init+0xe8>)
 8002e78:	f005 fe30 	bl	8008adc <puts>
	while(ESP8266_SendCmd("AT+CWDHCP_CUR=1,1\r\n", "OK"))
 8002e7c:	e003      	b.n	8002e86 <ESP8266_Init+0x7a>
		HAL_Delay(500);
 8002e7e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002e82:	f002 f821 	bl	8004ec8 <HAL_Delay>
	while(ESP8266_SendCmd("AT+CWDHCP_CUR=1,1\r\n", "OK"))
 8002e86:	4917      	ldr	r1, [pc, #92]	; (8002ee4 <ESP8266_Init+0xd8>)
 8002e88:	481b      	ldr	r0, [pc, #108]	; (8002ef8 <ESP8266_Init+0xec>)
 8002e8a:	f7ff ff25 	bl	8002cd8 <ESP8266_SendCmd>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d1f4      	bne.n	8002e7e <ESP8266_Init+0x72>
	
	printf("4. CWJAP\r\n");
 8002e94:	4819      	ldr	r0, [pc, #100]	; (8002efc <ESP8266_Init+0xf0>)
 8002e96:	f005 fe21 	bl	8008adc <puts>
	while(ESP8266_SendCmd(ESP8266_WIFI_INFO, "GOT IP"))
 8002e9a:	e003      	b.n	8002ea4 <ESP8266_Init+0x98>
		HAL_Delay(500);
 8002e9c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ea0:	f002 f812 	bl	8004ec8 <HAL_Delay>
	while(ESP8266_SendCmd(ESP8266_WIFI_INFO, "GOT IP"))
 8002ea4:	4916      	ldr	r1, [pc, #88]	; (8002f00 <ESP8266_Init+0xf4>)
 8002ea6:	4817      	ldr	r0, [pc, #92]	; (8002f04 <ESP8266_Init+0xf8>)
 8002ea8:	f7ff ff16 	bl	8002cd8 <ESP8266_SendCmd>
 8002eac:	4603      	mov	r3, r0
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1f4      	bne.n	8002e9c <ESP8266_Init+0x90>
	
	printf("5. CIPSTART\r\n");
 8002eb2:	4815      	ldr	r0, [pc, #84]	; (8002f08 <ESP8266_Init+0xfc>)
 8002eb4:	f005 fe12 	bl	8008adc <puts>
	while(ESP8266_SendCmd(ESP8266_ONENET_INFO, "CONNECT"))
 8002eb8:	e003      	b.n	8002ec2 <ESP8266_Init+0xb6>
		HAL_Delay(500);
 8002eba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ebe:	f002 f803 	bl	8004ec8 <HAL_Delay>
	while(ESP8266_SendCmd(ESP8266_ONENET_INFO, "CONNECT"))
 8002ec2:	4912      	ldr	r1, [pc, #72]	; (8002f0c <ESP8266_Init+0x100>)
 8002ec4:	4812      	ldr	r0, [pc, #72]	; (8002f10 <ESP8266_Init+0x104>)
 8002ec6:	f7ff ff07 	bl	8002cd8 <ESP8266_SendCmd>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d1f4      	bne.n	8002eba <ESP8266_Init+0xae>
	
	printf("6. ESP8266 Init OK\r\n");
 8002ed0:	4810      	ldr	r0, [pc, #64]	; (8002f14 <ESP8266_Init+0x108>)
 8002ed2:	f005 fe03 	bl	8008adc <puts>

}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
 8002eda:	bf00      	nop
 8002edc:	40010800 	.word	0x40010800
 8002ee0:	0800afd4 	.word	0x0800afd4
 8002ee4:	0800afdc 	.word	0x0800afdc
 8002ee8:	0800afe0 	.word	0x0800afe0
 8002eec:	0800afe8 	.word	0x0800afe8
 8002ef0:	0800aff4 	.word	0x0800aff4
 8002ef4:	0800b008 	.word	0x0800b008
 8002ef8:	0800b018 	.word	0x0800b018
 8002efc:	0800b02c 	.word	0x0800b02c
 8002f00:	0800b038 	.word	0x0800b038
 8002f04:	0800b040 	.word	0x0800b040
 8002f08:	0800b060 	.word	0x0800b060
 8002f0c:	0800b070 	.word	0x0800b070
 8002f10:	0800b078 	.word	0x0800b078
 8002f14:	0800b0a4 	.word	0x0800b0a4

08002f18 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b088      	sub	sp, #32
 8002f1c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f1e:	f107 0310 	add.w	r3, r7, #16
 8002f22:	2200      	movs	r2, #0
 8002f24:	601a      	str	r2, [r3, #0]
 8002f26:	605a      	str	r2, [r3, #4]
 8002f28:	609a      	str	r2, [r3, #8]
 8002f2a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002f2c:	4b35      	ldr	r3, [pc, #212]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f2e:	699b      	ldr	r3, [r3, #24]
 8002f30:	4a34      	ldr	r2, [pc, #208]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f32:	f043 0320 	orr.w	r3, r3, #32
 8002f36:	6193      	str	r3, [r2, #24]
 8002f38:	4b32      	ldr	r3, [pc, #200]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f44:	4b2f      	ldr	r3, [pc, #188]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	4a2e      	ldr	r2, [pc, #184]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f4a:	f043 0304 	orr.w	r3, r3, #4
 8002f4e:	6193      	str	r3, [r2, #24]
 8002f50:	4b2c      	ldr	r3, [pc, #176]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	60bb      	str	r3, [r7, #8]
 8002f5a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f5c:	4b29      	ldr	r3, [pc, #164]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	4a28      	ldr	r2, [pc, #160]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f62:	f043 0308 	orr.w	r3, r3, #8
 8002f66:	6193      	str	r3, [r2, #24]
 8002f68:	4b26      	ldr	r3, [pc, #152]	; (8003004 <MX_GPIO_Init+0xec>)
 8002f6a:	699b      	ldr	r3, [r3, #24]
 8002f6c:	f003 0308 	and.w	r3, r3, #8
 8002f70:	607b      	str	r3, [r7, #4]
 8002f72:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DC_Pin|RST_Pin|CS_Pin|DS18B20_Pin, GPIO_PIN_RESET);
 8002f74:	2200      	movs	r2, #0
 8002f76:	2147      	movs	r1, #71	; 0x47
 8002f78:	4823      	ldr	r0, [pc, #140]	; (8003008 <MX_GPIO_Init+0xf0>)
 8002f7a:	f002 fb22 	bl	80055c2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = KEY2_Pin|KEY3_Pin|KEY1_Pin;
 8002f7e:	f242 0312 	movw	r3, #8210	; 0x2012
 8002f82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002f84:	4b21      	ldr	r3, [pc, #132]	; (800300c <MX_GPIO_Init+0xf4>)
 8002f86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f8c:	f107 0310 	add.w	r3, r7, #16
 8002f90:	4619      	mov	r1, r3
 8002f92:	481f      	ldr	r0, [pc, #124]	; (8003010 <MX_GPIO_Init+0xf8>)
 8002f94:	f002 f97a 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DC_Pin|RST_Pin|CS_Pin|DS18B20_Pin;
 8002f98:	2347      	movs	r3, #71	; 0x47
 8002f9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa8:	f107 0310 	add.w	r3, r7, #16
 8002fac:	4619      	mov	r1, r3
 8002fae:	4816      	ldr	r0, [pc, #88]	; (8003008 <MX_GPIO_Init+0xf0>)
 8002fb0:	f002 f96c 	bl	800528c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AM312_Pin;
 8002fb4:	2380      	movs	r3, #128	; 0x80
 8002fb6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(AM312_GPIO_Port, &GPIO_InitStruct);
 8002fc0:	f107 0310 	add.w	r3, r7, #16
 8002fc4:	4619      	mov	r1, r3
 8002fc6:	4810      	ldr	r0, [pc, #64]	; (8003008 <MX_GPIO_Init+0xf0>)
 8002fc8:	f002 f960 	bl	800528c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 8002fcc:	2200      	movs	r2, #0
 8002fce:	2101      	movs	r1, #1
 8002fd0:	2007      	movs	r0, #7
 8002fd2:	f002 f874 	bl	80050be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002fd6:	2007      	movs	r0, #7
 8002fd8:	f002 f88d 	bl	80050f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8002fdc:	2200      	movs	r2, #0
 8002fde:	2101      	movs	r1, #1
 8002fe0:	200a      	movs	r0, #10
 8002fe2:	f002 f86c 	bl	80050be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002fe6:	200a      	movs	r0, #10
 8002fe8:	f002 f885 	bl	80050f6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002fec:	2200      	movs	r2, #0
 8002fee:	2101      	movs	r1, #1
 8002ff0:	2028      	movs	r0, #40	; 0x28
 8002ff2:	f002 f864 	bl	80050be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002ff6:	2028      	movs	r0, #40	; 0x28
 8002ff8:	f002 f87d 	bl	80050f6 <HAL_NVIC_EnableIRQ>

}
 8002ffc:	bf00      	nop
 8002ffe:	3720      	adds	r7, #32
 8003000:	46bd      	mov	sp, r7
 8003002:	bd80      	pop	{r7, pc}
 8003004:	40021000 	.word	0x40021000
 8003008:	40010c00 	.word	0x40010c00
 800300c:	10210000 	.word	0x10210000
 8003010:	40010800 	.word	0x40010800

08003014 <LCD_WR_REG>:
 * @function   :Write an 8-bit command to the LCD screen
 * @parameters :data:Command value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_REG(uint8_t data)
{ 
 8003014:	b580      	push	{r7, lr}
 8003016:	b086      	sub	sp, #24
 8003018:	af02      	add	r7, sp, #8
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]

   LCD_CS_CLR;     
 800301e:	2200      	movs	r2, #0
 8003020:	2104      	movs	r1, #4
 8003022:	480d      	ldr	r0, [pc, #52]	; (8003058 <LCD_WR_REG+0x44>)
 8003024:	f002 facd 	bl	80055c2 <HAL_GPIO_WritePin>
   LCD_RS_CLR;
 8003028:	2200      	movs	r2, #0
 800302a:	2101      	movs	r1, #1
 800302c:	480a      	ldr	r0, [pc, #40]	; (8003058 <LCD_WR_REG+0x44>)
 800302e:	f002 fac8 	bl	80055c2 <HAL_GPIO_WritePin>
   uint8_t rxdata;
//   SPI_WriteByte(SPI2,data);
//   HAL_SPI_Transmit(&hspi1, &data, sizeof(data), 50);
   HAL_SPI_TransmitReceive(&hspi1, &data, &rxdata, sizeof(data), 50);
 8003032:	f107 020f 	add.w	r2, r7, #15
 8003036:	1df9      	adds	r1, r7, #7
 8003038:	2332      	movs	r3, #50	; 0x32
 800303a:	9300      	str	r3, [sp, #0]
 800303c:	2301      	movs	r3, #1
 800303e:	4807      	ldr	r0, [pc, #28]	; (800305c <LCD_WR_REG+0x48>)
 8003040:	f002 ff90 	bl	8005f64 <HAL_SPI_TransmitReceive>
   LCD_CS_SET;	
 8003044:	2201      	movs	r2, #1
 8003046:	2104      	movs	r1, #4
 8003048:	4803      	ldr	r0, [pc, #12]	; (8003058 <LCD_WR_REG+0x44>)
 800304a:	f002 faba 	bl	80055c2 <HAL_GPIO_WritePin>
}
 800304e:	bf00      	nop
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40010c00 	.word	0x40010c00
 800305c:	200002ec 	.word	0x200002ec

08003060 <LCD_WR_DATA>:
 * @function   :Write an 8-bit data to the LCD screen
 * @parameters :data:data value to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WR_DATA(uint8_t data)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b086      	sub	sp, #24
 8003064:	af02      	add	r7, sp, #8
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]

   LCD_CS_CLR;
 800306a:	2200      	movs	r2, #0
 800306c:	2104      	movs	r1, #4
 800306e:	480d      	ldr	r0, [pc, #52]	; (80030a4 <LCD_WR_DATA+0x44>)
 8003070:	f002 faa7 	bl	80055c2 <HAL_GPIO_WritePin>
   LCD_RS_SET;
 8003074:	2201      	movs	r2, #1
 8003076:	2101      	movs	r1, #1
 8003078:	480a      	ldr	r0, [pc, #40]	; (80030a4 <LCD_WR_DATA+0x44>)
 800307a:	f002 faa2 	bl	80055c2 <HAL_GPIO_WritePin>
   uint8_t rxdata;
//   SPI_WriteByte(SPI2,data);
//   HAL_SPI_Transmit(&hspi1, &data, sizeof(data), 50);
   HAL_SPI_TransmitReceive(&hspi1, &data, &rxdata, sizeof(data), 50);
 800307e:	f107 020f 	add.w	r2, r7, #15
 8003082:	1df9      	adds	r1, r7, #7
 8003084:	2332      	movs	r3, #50	; 0x32
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	2301      	movs	r3, #1
 800308a:	4807      	ldr	r0, [pc, #28]	; (80030a8 <LCD_WR_DATA+0x48>)
 800308c:	f002 ff6a 	bl	8005f64 <HAL_SPI_TransmitReceive>
   LCD_CS_SET;
 8003090:	2201      	movs	r2, #1
 8003092:	2104      	movs	r1, #4
 8003094:	4803      	ldr	r0, [pc, #12]	; (80030a4 <LCD_WR_DATA+0x44>)
 8003096:	f002 fa94 	bl	80055c2 <HAL_GPIO_WritePin>
}
 800309a:	bf00      	nop
 800309c:	3710      	adds	r7, #16
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40010c00 	.word	0x40010c00
 80030a8:	200002ec 	.word	0x200002ec

080030ac <LCD_WriteReg>:
 * @parameters :LCD_Reg:Register address
                LCD_RegValue:Data to be written
 * @retvalue   :None
******************************************************************************/
void LCD_WriteReg(uint8_t LCD_Reg, uint16_t LCD_RegValue)
{	
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	460a      	mov	r2, r1
 80030b6:	71fb      	strb	r3, [r7, #7]
 80030b8:	4613      	mov	r3, r2
 80030ba:	80bb      	strh	r3, [r7, #4]
	LCD_WR_REG(LCD_Reg);  
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	4618      	mov	r0, r3
 80030c0:	f7ff ffa8 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(LCD_RegValue);	    		 
 80030c4:	88bb      	ldrh	r3, [r7, #4]
 80030c6:	b2db      	uxtb	r3, r3
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ffc9 	bl	8003060 <LCD_WR_DATA>
}	   
 80030ce:	bf00      	nop
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <LCD_WriteRAM_Prepare>:
 * @function   :Write GRAM
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 
void LCD_WriteRAM_Prepare(void)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	af00      	add	r7, sp, #0
	LCD_WR_REG(lcddev.wramcmd);
 80030dc:	4b03      	ldr	r3, [pc, #12]	; (80030ec <LCD_WriteRAM_Prepare+0x14>)
 80030de:	891b      	ldrh	r3, [r3, #8]
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	4618      	mov	r0, r3
 80030e4:	f7ff ff96 	bl	8003014 <LCD_WR_REG>
}	 
 80030e8:	bf00      	nop
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	20000294 	.word	0x20000294

080030f0 <Lcd_WriteData_16Bit>:
 * @function   :Write an 16-bit command to the LCD screen
 * @parameters :Data:Data to be written
 * @retvalue   :None
******************************************************************************/	 
void Lcd_WriteData_16Bit(uint16_t Data)
{	
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	4603      	mov	r3, r0
 80030f8:	80fb      	strh	r3, [r7, #6]
   LCD_CS_CLR;
 80030fa:	2200      	movs	r2, #0
 80030fc:	2104      	movs	r1, #4
 80030fe:	4816      	ldr	r0, [pc, #88]	; (8003158 <Lcd_WriteData_16Bit+0x68>)
 8003100:	f002 fa5f 	bl	80055c2 <HAL_GPIO_WritePin>
   LCD_RS_SET;  
 8003104:	2201      	movs	r2, #1
 8003106:	2101      	movs	r1, #1
 8003108:	4813      	ldr	r0, [pc, #76]	; (8003158 <Lcd_WriteData_16Bit+0x68>)
 800310a:	f002 fa5a 	bl	80055c2 <HAL_GPIO_WritePin>
//   HAL_SPI_Transmit(&hspi1, &Data, sizeof(Data), 50);

   uint8_t data_h8 = Data >> 8;
 800310e:	88fb      	ldrh	r3, [r7, #6]
 8003110:	0a1b      	lsrs	r3, r3, #8
 8003112:	b29b      	uxth	r3, r3
 8003114:	b2db      	uxtb	r3, r3
 8003116:	73bb      	strb	r3, [r7, #14]
   uint8_t data_l8 = Data & 0x00ff;
 8003118:	88fb      	ldrh	r3, [r7, #6]
 800311a:	73fb      	strb	r3, [r7, #15]
   uint8_t rxdata;
//   SPI_WriteByte(SPI2,Data>>8);
//   SPI_WriteByte(SPI2,Data);
//   HAL_SPI_Transmit(&hspi1, &data_h8, sizeof(data_h8), 50);
   HAL_SPI_TransmitReceive(&hspi1, &data_h8, &rxdata, sizeof(data_h8), 50);
 800311c:	f107 020d 	add.w	r2, r7, #13
 8003120:	f107 010e 	add.w	r1, r7, #14
 8003124:	2332      	movs	r3, #50	; 0x32
 8003126:	9300      	str	r3, [sp, #0]
 8003128:	2301      	movs	r3, #1
 800312a:	480c      	ldr	r0, [pc, #48]	; (800315c <Lcd_WriteData_16Bit+0x6c>)
 800312c:	f002 ff1a 	bl	8005f64 <HAL_SPI_TransmitReceive>
//   HAL_SPI_Transmit(&hspi1, &data_l8, sizeof(data_l8), 50);
   HAL_SPI_TransmitReceive(&hspi1, &data_h8, &rxdata, sizeof(data_l8), 50);
 8003130:	f107 020d 	add.w	r2, r7, #13
 8003134:	f107 010e 	add.w	r1, r7, #14
 8003138:	2332      	movs	r3, #50	; 0x32
 800313a:	9300      	str	r3, [sp, #0]
 800313c:	2301      	movs	r3, #1
 800313e:	4807      	ldr	r0, [pc, #28]	; (800315c <Lcd_WriteData_16Bit+0x6c>)
 8003140:	f002 ff10 	bl	8005f64 <HAL_SPI_TransmitReceive>

   LCD_CS_SET;
 8003144:	2201      	movs	r2, #1
 8003146:	2104      	movs	r1, #4
 8003148:	4803      	ldr	r0, [pc, #12]	; (8003158 <Lcd_WriteData_16Bit+0x68>)
 800314a:	f002 fa3a 	bl	80055c2 <HAL_GPIO_WritePin>
}
 800314e:	bf00      	nop
 8003150:	3710      	adds	r7, #16
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}
 8003156:	bf00      	nop
 8003158:	40010c00 	.word	0x40010c00
 800315c:	200002ec 	.word	0x200002ec

08003160 <LCD_DrawPoint>:
 * @parameters :x:the x coordinate of the pixel
                y:the y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/	
void LCD_DrawPoint(uint16_t x,uint16_t y)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b082      	sub	sp, #8
 8003164:	af00      	add	r7, sp, #0
 8003166:	4603      	mov	r3, r0
 8003168:	460a      	mov	r2, r1
 800316a:	80fb      	strh	r3, [r7, #6]
 800316c:	4613      	mov	r3, r2
 800316e:	80bb      	strh	r3, [r7, #4]
	LCD_SetCursor(x,y);//
 8003170:	88ba      	ldrh	r2, [r7, #4]
 8003172:	88fb      	ldrh	r3, [r7, #6]
 8003174:	4611      	mov	r1, r2
 8003176:	4618      	mov	r0, r3
 8003178:	f000 f9dc 	bl	8003534 <LCD_SetCursor>
	Lcd_WriteData_16Bit(POINT_COLOR); 
 800317c:	4b04      	ldr	r3, [pc, #16]	; (8003190 <LCD_DrawPoint+0x30>)
 800317e:	881b      	ldrh	r3, [r3, #0]
 8003180:	4618      	mov	r0, r3
 8003182:	f7ff ffb5 	bl	80030f0 <Lcd_WriteData_16Bit>
}
 8003186:	bf00      	nop
 8003188:	3708      	adds	r7, #8
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
 800318e:	bf00      	nop
 8003190:	200002a2 	.word	0x200002a2

08003194 <LCD_Clear>:
 * @function   :Full screen filled LCD screen
 * @parameters :color:Filled color
 * @retvalue   :None
******************************************************************************/	
void LCD_Clear(uint16_t Color)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	80fb      	strh	r3, [r7, #6]
  unsigned int i,m;  
	LCD_SetWindows(0,0,lcddev.width-1,lcddev.height-1);   
 800319e:	4b1d      	ldr	r3, [pc, #116]	; (8003214 <LCD_Clear+0x80>)
 80031a0:	881b      	ldrh	r3, [r3, #0]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	4b1b      	ldr	r3, [pc, #108]	; (8003214 <LCD_Clear+0x80>)
 80031a8:	885b      	ldrh	r3, [r3, #2]
 80031aa:	3b01      	subs	r3, #1
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	2100      	movs	r1, #0
 80031b0:	2000      	movs	r0, #0
 80031b2:	f000 f96b 	bl	800348c <LCD_SetWindows>
	LCD_CS_CLR;
 80031b6:	2200      	movs	r2, #0
 80031b8:	2104      	movs	r1, #4
 80031ba:	4817      	ldr	r0, [pc, #92]	; (8003218 <LCD_Clear+0x84>)
 80031bc:	f002 fa01 	bl	80055c2 <HAL_GPIO_WritePin>
	LCD_RS_SET;
 80031c0:	2201      	movs	r2, #1
 80031c2:	2101      	movs	r1, #1
 80031c4:	4814      	ldr	r0, [pc, #80]	; (8003218 <LCD_Clear+0x84>)
 80031c6:	f002 f9fc 	bl	80055c2 <HAL_GPIO_WritePin>
	for(i=0;i<lcddev.height;i++)
 80031ca:	2300      	movs	r3, #0
 80031cc:	60fb      	str	r3, [r7, #12]
 80031ce:	e012      	b.n	80031f6 <LCD_Clear+0x62>
	{
    for(m=0;m<lcddev.width;m++)
 80031d0:	2300      	movs	r3, #0
 80031d2:	60bb      	str	r3, [r7, #8]
 80031d4:	e006      	b.n	80031e4 <LCD_Clear+0x50>
    {	
			Lcd_WriteData_16Bit(Color);
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	4618      	mov	r0, r3
 80031da:	f7ff ff89 	bl	80030f0 <Lcd_WriteData_16Bit>
    for(m=0;m<lcddev.width;m++)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	3301      	adds	r3, #1
 80031e2:	60bb      	str	r3, [r7, #8]
 80031e4:	4b0b      	ldr	r3, [pc, #44]	; (8003214 <LCD_Clear+0x80>)
 80031e6:	881b      	ldrh	r3, [r3, #0]
 80031e8:	461a      	mov	r2, r3
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d3f2      	bcc.n	80031d6 <LCD_Clear+0x42>
	for(i=0;i<lcddev.height;i++)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	3301      	adds	r3, #1
 80031f4:	60fb      	str	r3, [r7, #12]
 80031f6:	4b07      	ldr	r3, [pc, #28]	; (8003214 <LCD_Clear+0x80>)
 80031f8:	885b      	ldrh	r3, [r3, #2]
 80031fa:	461a      	mov	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4293      	cmp	r3, r2
 8003200:	d3e6      	bcc.n	80031d0 <LCD_Clear+0x3c>
		}
	}
	 LCD_CS_SET;
 8003202:	2201      	movs	r2, #1
 8003204:	2104      	movs	r1, #4
 8003206:	4804      	ldr	r0, [pc, #16]	; (8003218 <LCD_Clear+0x84>)
 8003208:	f002 f9db 	bl	80055c2 <HAL_GPIO_WritePin>
} 
 800320c:	bf00      	nop
 800320e:	3710      	adds	r7, #16
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}
 8003214:	20000294 	.word	0x20000294
 8003218:	40010c00 	.word	0x40010c00

0800321c <LCD_RESET>:
 * @function   :Reset LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	
void LCD_RESET(void)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	af00      	add	r7, sp, #0
	LCD_RST_CLR;
 8003220:	2200      	movs	r2, #0
 8003222:	2102      	movs	r1, #2
 8003224:	4807      	ldr	r0, [pc, #28]	; (8003244 <LCD_RESET+0x28>)
 8003226:	f002 f9cc 	bl	80055c2 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800322a:	2064      	movs	r0, #100	; 0x64
 800322c:	f001 fe4c 	bl	8004ec8 <HAL_Delay>
	LCD_RST_SET;
 8003230:	2201      	movs	r2, #1
 8003232:	2102      	movs	r1, #2
 8003234:	4803      	ldr	r0, [pc, #12]	; (8003244 <LCD_RESET+0x28>)
 8003236:	f002 f9c4 	bl	80055c2 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 800323a:	2032      	movs	r0, #50	; 0x32
 800323c:	f001 fe44 	bl	8004ec8 <HAL_Delay>
}
 8003240:	bf00      	nop
 8003242:	bd80      	pop	{r7, pc}
 8003244:	40010c00 	.word	0x40010c00

08003248 <LCD_Init>:
 * @function   :Initialization LCD screen
 * @parameters :None
 * @retvalue   :None
******************************************************************************/	 	 
void LCD_Init(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
 	LCD_RESET(); //LCD 
 800324c:	f7ff ffe6 	bl	800321c <LCD_RESET>
//*************2.8inch ILI9341**********//
	LCD_WR_REG(0xCF);  
 8003250:	20cf      	movs	r0, #207	; 0xcf
 8003252:	f7ff fedf 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 8003256:	2000      	movs	r0, #0
 8003258:	f7ff ff02 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0xC9); //C1 
 800325c:	20c9      	movs	r0, #201	; 0xc9
 800325e:	f7ff feff 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0X30); 
 8003262:	2030      	movs	r0, #48	; 0x30
 8003264:	f7ff fefc 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xED);  
 8003268:	20ed      	movs	r0, #237	; 0xed
 800326a:	f7ff fed3 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x64); 
 800326e:	2064      	movs	r0, #100	; 0x64
 8003270:	f7ff fef6 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x03); 
 8003274:	2003      	movs	r0, #3
 8003276:	f7ff fef3 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0X12); 
 800327a:	2012      	movs	r0, #18
 800327c:	f7ff fef0 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0X81); 
 8003280:	2081      	movs	r0, #129	; 0x81
 8003282:	f7ff feed 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);  
 8003286:	20e8      	movs	r0, #232	; 0xe8
 8003288:	f7ff fec4 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x85); 
 800328c:	2085      	movs	r0, #133	; 0x85
 800328e:	f7ff fee7 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x10); 
 8003292:	2010      	movs	r0, #16
 8003294:	f7ff fee4 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A); 
 8003298:	207a      	movs	r0, #122	; 0x7a
 800329a:	f7ff fee1 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);  
 800329e:	20cb      	movs	r0, #203	; 0xcb
 80032a0:	f7ff feb8 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x39); 
 80032a4:	2039      	movs	r0, #57	; 0x39
 80032a6:	f7ff fedb 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C); 
 80032aa:	202c      	movs	r0, #44	; 0x2c
 80032ac:	f7ff fed8 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80032b0:	2000      	movs	r0, #0
 80032b2:	f7ff fed5 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x34); 
 80032b6:	2034      	movs	r0, #52	; 0x34
 80032b8:	f7ff fed2 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x02); 
 80032bc:	2002      	movs	r0, #2
 80032be:	f7ff fecf 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);  
 80032c2:	20f7      	movs	r0, #247	; 0xf7
 80032c4:	f7ff fea6 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x20); 
 80032c8:	2020      	movs	r0, #32
 80032ca:	f7ff fec9 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);  
 80032ce:	20ea      	movs	r0, #234	; 0xea
 80032d0:	f7ff fea0 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 80032d4:	2000      	movs	r0, #0
 80032d6:	f7ff fec3 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80032da:	2000      	movs	r0, #0
 80032dc:	f7ff fec0 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control 
 80032e0:	20c0      	movs	r0, #192	; 0xc0
 80032e2:	f7ff fe97 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0] 
 80032e6:	201b      	movs	r0, #27
 80032e8:	f7ff feba 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control 
 80032ec:	20c1      	movs	r0, #193	; 0xc1
 80032ee:	f7ff fe91 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00);   //SAP[2:0];BT[3:0] 01 
 80032f2:	2000      	movs	r0, #0
 80032f4:	f7ff feb4 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control 
 80032f8:	20c5      	movs	r0, #197	; 0xc5
 80032fa:	f7ff fe8b 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80032fe:	2030      	movs	r0, #48	; 0x30
 8003300:	f7ff feae 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8003304:	2030      	movs	r0, #48	; 0x30
 8003306:	f7ff feab 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2 
 800330a:	20c7      	movs	r0, #199	; 0xc7
 800330c:	f7ff fe82 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0XB7); 
 8003310:	20b7      	movs	r0, #183	; 0xb7
 8003312:	f7ff fea5 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control 
 8003316:	2036      	movs	r0, #54	; 0x36
 8003318:	f7ff fe7c 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x08); 
 800331c:	2008      	movs	r0, #8
 800331e:	f7ff fe9f 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);   
 8003322:	203a      	movs	r0, #58	; 0x3a
 8003324:	f7ff fe76 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x55); 
 8003328:	2055      	movs	r0, #85	; 0x55
 800332a:	f7ff fe99 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);   
 800332e:	20b1      	movs	r0, #177	; 0xb1
 8003330:	f7ff fe70 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00);   
 8003334:	2000      	movs	r0, #0
 8003336:	f7ff fe93 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A); 
 800333a:	201a      	movs	r0, #26
 800333c:	f7ff fe90 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control 
 8003340:	20b6      	movs	r0, #182	; 0xb6
 8003342:	f7ff fe67 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x0A); 
 8003346:	200a      	movs	r0, #10
 8003348:	f7ff fe8a 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2); 
 800334c:	20a2      	movs	r0, #162	; 0xa2
 800334e:	f7ff fe87 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable 
 8003352:	20f2      	movs	r0, #242	; 0xf2
 8003354:	f7ff fe5e 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 8003358:	2000      	movs	r0, #0
 800335a:	f7ff fe81 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected 
 800335e:	2026      	movs	r0, #38	; 0x26
 8003360:	f7ff fe58 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x01); 
 8003364:	2001      	movs	r0, #1
 8003366:	f7ff fe7b 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma 
 800336a:	20e0      	movs	r0, #224	; 0xe0
 800336c:	f7ff fe52 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x0F); 
 8003370:	200f      	movs	r0, #15
 8003372:	f7ff fe75 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A); 
 8003376:	202a      	movs	r0, #42	; 0x2a
 8003378:	f7ff fe72 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x28); 
 800337c:	2028      	movs	r0, #40	; 0x28
 800337e:	f7ff fe6f 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x08); 
 8003382:	2008      	movs	r0, #8
 8003384:	f7ff fe6c 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E); 
 8003388:	200e      	movs	r0, #14
 800338a:	f7ff fe69 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x08); 
 800338e:	2008      	movs	r0, #8
 8003390:	f7ff fe66 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x54); 
 8003394:	2054      	movs	r0, #84	; 0x54
 8003396:	f7ff fe63 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9); 
 800339a:	20a9      	movs	r0, #169	; 0xa9
 800339c:	f7ff fe60 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x43); 
 80033a0:	2043      	movs	r0, #67	; 0x43
 80033a2:	f7ff fe5d 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A); 
 80033a6:	200a      	movs	r0, #10
 80033a8:	f7ff fe5a 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 80033ac:	200f      	movs	r0, #15
 80033ae:	f7ff fe57 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80033b2:	2000      	movs	r0, #0
 80033b4:	f7ff fe54 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80033b8:	2000      	movs	r0, #0
 80033ba:	f7ff fe51 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 
 80033be:	2000      	movs	r0, #0
 80033c0:	f7ff fe4e 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00); 		 
 80033c4:	2000      	movs	r0, #0
 80033c6:	f7ff fe4b 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma 
 80033ca:	20e1      	movs	r0, #225	; 0xe1
 80033cc:	f7ff fe22 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00); 
 80033d0:	2000      	movs	r0, #0
 80033d2:	f7ff fe45 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x15); 
 80033d6:	2015      	movs	r0, #21
 80033d8:	f7ff fe42 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x17); 
 80033dc:	2017      	movs	r0, #23
 80033de:	f7ff fe3f 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x07); 
 80033e2:	2007      	movs	r0, #7
 80033e4:	f7ff fe3c 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x11); 
 80033e8:	2011      	movs	r0, #17
 80033ea:	f7ff fe39 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x06); 
 80033ee:	2006      	movs	r0, #6
 80033f0:	f7ff fe36 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B); 
 80033f4:	202b      	movs	r0, #43	; 0x2b
 80033f6:	f7ff fe33 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x56); 
 80033fa:	2056      	movs	r0, #86	; 0x56
 80033fc:	f7ff fe30 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C); 
 8003400:	203c      	movs	r0, #60	; 0x3c
 8003402:	f7ff fe2d 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x05); 
 8003406:	2005      	movs	r0, #5
 8003408:	f7ff fe2a 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x10); 
 800340c:	2010      	movs	r0, #16
 800340e:	f7ff fe27 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 8003412:	200f      	movs	r0, #15
 8003414:	f7ff fe24 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F); 
 8003418:	203f      	movs	r0, #63	; 0x3f
 800341a:	f7ff fe21 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F); 
 800341e:	203f      	movs	r0, #63	; 0x3f
 8003420:	f7ff fe1e 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F); 
 8003424:	200f      	movs	r0, #15
 8003426:	f7ff fe1b 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0x2B); 
 800342a:	202b      	movs	r0, #43	; 0x2b
 800342c:	f7ff fdf2 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003430:	2000      	movs	r0, #0
 8003432:	f7ff fe15 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003436:	2000      	movs	r0, #0
 8003438:	f7ff fe12 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800343c:	2001      	movs	r0, #1
 800343e:	f7ff fe0f 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8003442:	203f      	movs	r0, #63	; 0x3f
 8003444:	f7ff fe0c 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0x2A); 
 8003448:	202a      	movs	r0, #42	; 0x2a
 800344a:	f7ff fde3 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800344e:	2000      	movs	r0, #0
 8003450:	f7ff fe06 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003454:	2000      	movs	r0, #0
 8003456:	f7ff fe03 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800345a:	2000      	movs	r0, #0
 800345c:	f7ff fe00 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);	 
 8003460:	20ef      	movs	r0, #239	; 0xef
 8003462:	f7ff fdfd 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8003466:	2011      	movs	r0, #17
 8003468:	f7ff fdd4 	bl	8003014 <LCD_WR_REG>
	HAL_Delay(120);
 800346c:	2078      	movs	r0, #120	; 0x78
 800346e:	f001 fd2b 	bl	8004ec8 <HAL_Delay>
	LCD_WR_REG(0x29); //display on		
 8003472:	2029      	movs	r0, #41	; 0x29
 8003474:	f7ff fdce 	bl	8003014 <LCD_WR_REG>

	LCD_direction(2);//LCD
 8003478:	2002      	movs	r0, #2
 800347a:	f000 f86d 	bl	8003558 <LCD_direction>
//	LCD_LED=1;//
	LCD_Clear(WHITE);//
 800347e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003482:	f7ff fe87 	bl	8003194 <LCD_Clear>

}
 8003486:	bf00      	nop
 8003488:	bd80      	pop	{r7, pc}
	...

0800348c <LCD_SetWindows>:
								xEnd:the endning x coordinate of the LCD display window
								yEnd:the endning y coordinate of the LCD display window
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetWindows(uint16_t xStar, uint16_t yStar,uint16_t xEnd,uint16_t yEnd)
{	
 800348c:	b590      	push	{r4, r7, lr}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	4604      	mov	r4, r0
 8003494:	4608      	mov	r0, r1
 8003496:	4611      	mov	r1, r2
 8003498:	461a      	mov	r2, r3
 800349a:	4623      	mov	r3, r4
 800349c:	80fb      	strh	r3, [r7, #6]
 800349e:	4603      	mov	r3, r0
 80034a0:	80bb      	strh	r3, [r7, #4]
 80034a2:	460b      	mov	r3, r1
 80034a4:	807b      	strh	r3, [r7, #2]
 80034a6:	4613      	mov	r3, r2
 80034a8:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(lcddev.setxcmd);	
 80034aa:	4b21      	ldr	r3, [pc, #132]	; (8003530 <LCD_SetWindows+0xa4>)
 80034ac:	895b      	ldrh	r3, [r3, #10]
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	4618      	mov	r0, r3
 80034b2:	f7ff fdaf 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(xStar>>8);
 80034b6:	88fb      	ldrh	r3, [r7, #6]
 80034b8:	0a1b      	lsrs	r3, r3, #8
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	b2db      	uxtb	r3, r3
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff fdce 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&xStar);		
 80034c4:	88fb      	ldrh	r3, [r7, #6]
 80034c6:	b2db      	uxtb	r3, r3
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff fdc9 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(xEnd>>8);
 80034ce:	887b      	ldrh	r3, [r7, #2]
 80034d0:	0a1b      	lsrs	r3, r3, #8
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	b2db      	uxtb	r3, r3
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff fdc2 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&xEnd);
 80034dc:	887b      	ldrh	r3, [r7, #2]
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fdbd 	bl	8003060 <LCD_WR_DATA>

	LCD_WR_REG(lcddev.setycmd);	
 80034e6:	4b12      	ldr	r3, [pc, #72]	; (8003530 <LCD_SetWindows+0xa4>)
 80034e8:	899b      	ldrh	r3, [r3, #12]
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fd91 	bl	8003014 <LCD_WR_REG>
	LCD_WR_DATA(yStar>>8);
 80034f2:	88bb      	ldrh	r3, [r7, #4]
 80034f4:	0a1b      	lsrs	r3, r3, #8
 80034f6:	b29b      	uxth	r3, r3
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff fdb0 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&yStar);		
 8003500:	88bb      	ldrh	r3, [r7, #4]
 8003502:	b2db      	uxtb	r3, r3
 8003504:	4618      	mov	r0, r3
 8003506:	f7ff fdab 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(yEnd>>8);
 800350a:	883b      	ldrh	r3, [r7, #0]
 800350c:	0a1b      	lsrs	r3, r3, #8
 800350e:	b29b      	uxth	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	4618      	mov	r0, r3
 8003514:	f7ff fda4 	bl	8003060 <LCD_WR_DATA>
	LCD_WR_DATA(0x00FF&yEnd);
 8003518:	883b      	ldrh	r3, [r7, #0]
 800351a:	b2db      	uxtb	r3, r3
 800351c:	4618      	mov	r0, r3
 800351e:	f7ff fd9f 	bl	8003060 <LCD_WR_DATA>

	LCD_WriteRAM_Prepare();	//GRAM
 8003522:	f7ff fdd9 	bl	80030d8 <LCD_WriteRAM_Prepare>
}   
 8003526:	bf00      	nop
 8003528:	370c      	adds	r7, #12
 800352a:	46bd      	mov	sp, r7
 800352c:	bd90      	pop	{r4, r7, pc}
 800352e:	bf00      	nop
 8003530:	20000294 	.word	0x20000294

08003534 <LCD_SetCursor>:
 * @parameters :Xpos:the  x coordinate of the pixel
								Ypos:the  y coordinate of the pixel
 * @retvalue   :None
******************************************************************************/ 
void LCD_SetCursor(uint16_t Xpos, uint16_t Ypos)
{	  	    			
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	4603      	mov	r3, r0
 800353c:	460a      	mov	r2, r1
 800353e:	80fb      	strh	r3, [r7, #6]
 8003540:	4613      	mov	r3, r2
 8003542:	80bb      	strh	r3, [r7, #4]
	LCD_SetWindows(Xpos,Ypos,Xpos,Ypos);	
 8003544:	88bb      	ldrh	r3, [r7, #4]
 8003546:	88fa      	ldrh	r2, [r7, #6]
 8003548:	88b9      	ldrh	r1, [r7, #4]
 800354a:	88f8      	ldrh	r0, [r7, #6]
 800354c:	f7ff ff9e 	bl	800348c <LCD_SetWindows>
} 
 8003550:	bf00      	nop
 8003552:	3708      	adds	r7, #8
 8003554:	46bd      	mov	sp, r7
 8003556:	bd80      	pop	{r7, pc}

08003558 <LCD_direction>:
													2-180 degree
													3-270 degree
 * @retvalue   :None
******************************************************************************/ 
void LCD_direction(uint8_t direction)
{ 
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	4603      	mov	r3, r0
 8003560:	71fb      	strb	r3, [r7, #7]
			lcddev.setxcmd=0x2A;
 8003562:	4b26      	ldr	r3, [pc, #152]	; (80035fc <LCD_direction+0xa4>)
 8003564:	222a      	movs	r2, #42	; 0x2a
 8003566:	815a      	strh	r2, [r3, #10]
			lcddev.setycmd=0x2B;
 8003568:	4b24      	ldr	r3, [pc, #144]	; (80035fc <LCD_direction+0xa4>)
 800356a:	222b      	movs	r2, #43	; 0x2b
 800356c:	819a      	strh	r2, [r3, #12]
			lcddev.wramcmd=0x2C;
 800356e:	4b23      	ldr	r3, [pc, #140]	; (80035fc <LCD_direction+0xa4>)
 8003570:	222c      	movs	r2, #44	; 0x2c
 8003572:	811a      	strh	r2, [r3, #8]
	switch(direction){		  
 8003574:	79fb      	ldrb	r3, [r7, #7]
 8003576:	2b03      	cmp	r3, #3
 8003578:	d83a      	bhi.n	80035f0 <LCD_direction+0x98>
 800357a:	a201      	add	r2, pc, #4	; (adr r2, 8003580 <LCD_direction+0x28>)
 800357c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003580:	08003591 	.word	0x08003591
 8003584:	080035a9 	.word	0x080035a9
 8003588:	080035c1 	.word	0x080035c1
 800358c:	080035d9 	.word	0x080035d9
		case 0:						 	 		
			lcddev.width=LCD_W;
 8003590:	4b1a      	ldr	r3, [pc, #104]	; (80035fc <LCD_direction+0xa4>)
 8003592:	22f0      	movs	r2, #240	; 0xf0
 8003594:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;		
 8003596:	4b19      	ldr	r3, [pc, #100]	; (80035fc <LCD_direction+0xa4>)
 8003598:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800359c:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(0<<6)|(0<<7));//BGR==1,MY==0,MX==0,MV==0
 800359e:	2108      	movs	r1, #8
 80035a0:	2036      	movs	r0, #54	; 0x36
 80035a2:	f7ff fd83 	bl	80030ac <LCD_WriteReg>
		break;
 80035a6:	e024      	b.n	80035f2 <LCD_direction+0x9a>
		case 1:
			lcddev.width=LCD_H;
 80035a8:	4b14      	ldr	r3, [pc, #80]	; (80035fc <LCD_direction+0xa4>)
 80035aa:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80035ae:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 80035b0:	4b12      	ldr	r3, [pc, #72]	; (80035fc <LCD_direction+0xa4>)
 80035b2:	22f0      	movs	r2, #240	; 0xf0
 80035b4:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(0<<7)|(1<<6)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 80035b6:	2168      	movs	r1, #104	; 0x68
 80035b8:	2036      	movs	r0, #54	; 0x36
 80035ba:	f7ff fd77 	bl	80030ac <LCD_WriteReg>
		break;
 80035be:	e018      	b.n	80035f2 <LCD_direction+0x9a>
		case 2:						 	 		
			lcddev.width=LCD_W;
 80035c0:	4b0e      	ldr	r3, [pc, #56]	; (80035fc <LCD_direction+0xa4>)
 80035c2:	22f0      	movs	r2, #240	; 0xf0
 80035c4:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_H;	
 80035c6:	4b0d      	ldr	r3, [pc, #52]	; (80035fc <LCD_direction+0xa4>)
 80035c8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80035cc:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<6)|(1<<7));//BGR==1,MY==0,MX==0,MV==0
 80035ce:	21c8      	movs	r1, #200	; 0xc8
 80035d0:	2036      	movs	r0, #54	; 0x36
 80035d2:	f7ff fd6b 	bl	80030ac <LCD_WriteReg>
		break;
 80035d6:	e00c      	b.n	80035f2 <LCD_direction+0x9a>
		case 3:
			lcddev.width=LCD_H;
 80035d8:	4b08      	ldr	r3, [pc, #32]	; (80035fc <LCD_direction+0xa4>)
 80035da:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80035de:	801a      	strh	r2, [r3, #0]
			lcddev.height=LCD_W;
 80035e0:	4b06      	ldr	r3, [pc, #24]	; (80035fc <LCD_direction+0xa4>)
 80035e2:	22f0      	movs	r2, #240	; 0xf0
 80035e4:	805a      	strh	r2, [r3, #2]
			LCD_WriteReg(0x36,(1<<3)|(1<<7)|(1<<5));//BGR==1,MY==1,MX==0,MV==1
 80035e6:	21a8      	movs	r1, #168	; 0xa8
 80035e8:	2036      	movs	r0, #54	; 0x36
 80035ea:	f7ff fd5f 	bl	80030ac <LCD_WriteReg>
		break;	
 80035ee:	e000      	b.n	80035f2 <LCD_direction+0x9a>
		default:break;
 80035f0:	bf00      	nop
	}		
}	 
 80035f2:	bf00      	nop
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	20000294 	.word	0x20000294

08003600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003600:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003604:	b084      	sub	sp, #16
 8003606:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003608:	f001 fbfc 	bl	8004e04 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800360c:	f000 fb28 	bl	8003c60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003610:	f7ff fc82 	bl	8002f18 <MX_GPIO_Init>
  MX_TIM2_Init();
 8003614:	f001 f9d6 	bl	80049c4 <MX_TIM2_Init>
  MX_TIM1_Init();
 8003618:	f001 f934 	bl	8004884 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 800361c:	f001 fb16 	bl	8004c4c <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8003620:	f000 ff5c 	bl	80044dc <MX_SPI1_Init>
  MX_TIM4_Init();
 8003624:	f001 fa1a 	bl	8004a5c <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8003628:	f001 fae6 	bl	8004bf8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 800362c:	f7ff fe0c 	bl	8003248 <LCD_Init>
  HAL_TIM_Base_Start(&htim2);
 8003630:	48a9      	ldr	r0, [pc, #676]	; (80038d8 <main+0x2d8>)
 8003632:	f002 ff2f 	bl	8006494 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8003636:	2100      	movs	r1, #0
 8003638:	48a8      	ldr	r0, [pc, #672]	; (80038dc <main+0x2dc>)
 800363a:	f003 f84d 	bl	80066d8 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_IT(&huart2, (uint8_t *)UART2_temp, REC_LENGTH);
 800363e:	2201      	movs	r2, #1
 8003640:	49a7      	ldr	r1, [pc, #668]	; (80038e0 <main+0x2e0>)
 8003642:	48a8      	ldr	r0, [pc, #672]	; (80038e4 <main+0x2e4>)
 8003644:	f003 ffdc 	bl	8007600 <HAL_UART_Receive_IT>


  ESP8266_Init();
 8003648:	f7ff fbe0 	bl	8002e0c <ESP8266_Init>

  while(OneNet_DevLink())			//OneNET
 800364c:	e003      	b.n	8003656 <main+0x56>
	  HAL_Delay(500);
 800364e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003652:	f001 fc39 	bl	8004ec8 <HAL_Delay>
  while(OneNet_DevLink())			//OneNET
 8003656:	f000 fc53 	bl	8003f00 <OneNet_DevLink>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d1f6      	bne.n	800364e <main+0x4e>


  sprintf(show_buf, "");
 8003660:	49a1      	ldr	r1, [pc, #644]	; (80038e8 <main+0x2e8>)
 8003662:	48a2      	ldr	r0, [pc, #648]	; (80038ec <main+0x2ec>)
 8003664:	f005 fa52 	bl	8008b0c <siprintf>
  Show_Str(0, 0, BLUE, WHITE, show_buf, 32, 0);
 8003668:	2300      	movs	r3, #0
 800366a:	9302      	str	r3, [sp, #8]
 800366c:	2320      	movs	r3, #32
 800366e:	9301      	str	r3, [sp, #4]
 8003670:	4b9e      	ldr	r3, [pc, #632]	; (80038ec <main+0x2ec>)
 8003672:	9300      	str	r3, [sp, #0]
 8003674:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003678:	221f      	movs	r2, #31
 800367a:	2100      	movs	r1, #0
 800367c:	2000      	movs	r0, #0
 800367e:	f7fe f99f 	bl	80019c0 <Show_Str>
  sprintf(show_buf, " %3d", dingshishijian);
 8003682:	4b9b      	ldr	r3, [pc, #620]	; (80038f0 <main+0x2f0>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	461a      	mov	r2, r3
 8003688:	499a      	ldr	r1, [pc, #616]	; (80038f4 <main+0x2f4>)
 800368a:	4898      	ldr	r0, [pc, #608]	; (80038ec <main+0x2ec>)
 800368c:	f005 fa3e 	bl	8008b0c <siprintf>
  Show_Str(0, 120, BLUE, WHITE, show_buf, 32, 0);
 8003690:	2300      	movs	r3, #0
 8003692:	9302      	str	r3, [sp, #8]
 8003694:	2320      	movs	r3, #32
 8003696:	9301      	str	r3, [sp, #4]
 8003698:	4b94      	ldr	r3, [pc, #592]	; (80038ec <main+0x2ec>)
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036a0:	221f      	movs	r2, #31
 80036a2:	2178      	movs	r1, #120	; 0x78
 80036a4:	2000      	movs	r0, #0
 80036a6:	f7fe f98b 	bl	80019c0 <Show_Str>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //
	  shedingwenduM = (shedingwenduH + shedingwenduL) / 2;
 80036aa:	4b93      	ldr	r3, [pc, #588]	; (80038f8 <main+0x2f8>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a93      	ldr	r2, [pc, #588]	; (80038fc <main+0x2fc>)
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	4611      	mov	r1, r2
 80036b4:	4618      	mov	r0, r3
 80036b6:	f7fd f9ed 	bl	8000a94 <__addsf3>
 80036ba:	4603      	mov	r3, r0
 80036bc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80036c0:	4618      	mov	r0, r3
 80036c2:	f7fd fba3 	bl	8000e0c <__aeabi_fdiv>
 80036c6:	4603      	mov	r3, r0
 80036c8:	461a      	mov	r2, r3
 80036ca:	4b8d      	ldr	r3, [pc, #564]	; (8003900 <main+0x300>)
 80036cc:	601a      	str	r2, [r3, #0]
	  sprintf(show_buf, "TH %.1f, TM %.1f, TL%.1f", shedingwenduH, shedingwenduM, shedingwenduL);
 80036ce:	4b8a      	ldr	r3, [pc, #552]	; (80038f8 <main+0x2f8>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7fc fea8 	bl	8000428 <__aeabi_f2d>
 80036d8:	4680      	mov	r8, r0
 80036da:	4689      	mov	r9, r1
 80036dc:	4b88      	ldr	r3, [pc, #544]	; (8003900 <main+0x300>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7fc fea1 	bl	8000428 <__aeabi_f2d>
 80036e6:	4604      	mov	r4, r0
 80036e8:	460d      	mov	r5, r1
 80036ea:	4b84      	ldr	r3, [pc, #528]	; (80038fc <main+0x2fc>)
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4618      	mov	r0, r3
 80036f0:	f7fc fe9a 	bl	8000428 <__aeabi_f2d>
 80036f4:	4602      	mov	r2, r0
 80036f6:	460b      	mov	r3, r1
 80036f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036fc:	e9cd 4500 	strd	r4, r5, [sp]
 8003700:	4642      	mov	r2, r8
 8003702:	464b      	mov	r3, r9
 8003704:	497f      	ldr	r1, [pc, #508]	; (8003904 <main+0x304>)
 8003706:	4879      	ldr	r0, [pc, #484]	; (80038ec <main+0x2ec>)
 8003708:	f005 fa00 	bl	8008b0c <siprintf>
	  Show_Str(0, 150, BLUE, WHITE, show_buf, 16, 0);
 800370c:	2300      	movs	r3, #0
 800370e:	9302      	str	r3, [sp, #8]
 8003710:	2310      	movs	r3, #16
 8003712:	9301      	str	r3, [sp, #4]
 8003714:	4b75      	ldr	r3, [pc, #468]	; (80038ec <main+0x2ec>)
 8003716:	9300      	str	r3, [sp, #0]
 8003718:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800371c:	221f      	movs	r2, #31
 800371e:	2196      	movs	r1, #150	; 0x96
 8003720:	2000      	movs	r0, #0
 8003722:	f7fe f94d 	bl	80019c0 <Show_Str>
	  //
	  DS18B20();
 8003726:	f7fd fcbd 	bl	80010a4 <DS18B20>

	  Temp_byte1 = DS18B20_Read();
 800372a:	f7fd fd55 	bl	80011d8 <DS18B20_Read>
 800372e:	4603      	mov	r3, r0
 8003730:	461a      	mov	r2, r3
 8003732:	4b75      	ldr	r3, [pc, #468]	; (8003908 <main+0x308>)
 8003734:	701a      	strb	r2, [r3, #0]
	  Temp_byte2 = DS18B20_Read();
 8003736:	f7fd fd4f 	bl	80011d8 <DS18B20_Read>
 800373a:	4603      	mov	r3, r0
 800373c:	461a      	mov	r2, r3
 800373e:	4b73      	ldr	r3, [pc, #460]	; (800390c <main+0x30c>)
 8003740:	701a      	strb	r2, [r3, #0]
	  TEMP = (Temp_byte2<<8)|Temp_byte1;
 8003742:	4b72      	ldr	r3, [pc, #456]	; (800390c <main+0x30c>)
 8003744:	781b      	ldrb	r3, [r3, #0]
 8003746:	021b      	lsls	r3, r3, #8
 8003748:	b21a      	sxth	r2, r3
 800374a:	4b6f      	ldr	r3, [pc, #444]	; (8003908 <main+0x308>)
 800374c:	781b      	ldrb	r3, [r3, #0]
 800374e:	b21b      	sxth	r3, r3
 8003750:	4313      	orrs	r3, r2
 8003752:	b21b      	sxth	r3, r3
 8003754:	b29a      	uxth	r2, r3
 8003756:	4b6e      	ldr	r3, [pc, #440]	; (8003910 <main+0x310>)
 8003758:	801a      	strh	r2, [r3, #0]
	  Temperature = (float)TEMP/16;
 800375a:	4b6d      	ldr	r3, [pc, #436]	; (8003910 <main+0x310>)
 800375c:	881b      	ldrh	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7fd fa48 	bl	8000bf4 <__aeabi_ui2f>
 8003764:	4603      	mov	r3, r0
 8003766:	f04f 4183 	mov.w	r1, #1098907648	; 0x41800000
 800376a:	4618      	mov	r0, r3
 800376c:	f7fd fb4e 	bl	8000e0c <__aeabi_fdiv>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	4b67      	ldr	r3, [pc, #412]	; (8003914 <main+0x314>)
 8003776:	601a      	str	r2, [r3, #0]

	  sprintf(show_buf, "tem is %.2f", Temperature);
 8003778:	4b66      	ldr	r3, [pc, #408]	; (8003914 <main+0x314>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	4618      	mov	r0, r3
 800377e:	f7fc fe53 	bl	8000428 <__aeabi_f2d>
 8003782:	4602      	mov	r2, r0
 8003784:	460b      	mov	r3, r1
 8003786:	4964      	ldr	r1, [pc, #400]	; (8003918 <main+0x318>)
 8003788:	4858      	ldr	r0, [pc, #352]	; (80038ec <main+0x2ec>)
 800378a:	f005 f9bf 	bl	8008b0c <siprintf>
	  Show_Str(0, 30, BLUE, WHITE, show_buf, 32, 0);
 800378e:	2300      	movs	r3, #0
 8003790:	9302      	str	r3, [sp, #8]
 8003792:	2320      	movs	r3, #32
 8003794:	9301      	str	r3, [sp, #4]
 8003796:	4b55      	ldr	r3, [pc, #340]	; (80038ec <main+0x2ec>)
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800379e:	221f      	movs	r2, #31
 80037a0:	211e      	movs	r1, #30
 80037a2:	2000      	movs	r0, #0
 80037a4:	f7fe f90c 	bl	80019c0 <Show_Str>

	  //
	  if( timecount++ < 10)
 80037a8:	4b5c      	ldr	r3, [pc, #368]	; (800391c <main+0x31c>)
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	1c5a      	adds	r2, r3, #1
 80037ae:	495b      	ldr	r1, [pc, #364]	; (800391c <main+0x31c>)
 80037b0:	600a      	str	r2, [r1, #0]
 80037b2:	2b09      	cmp	r3, #9
 80037b4:	dc10      	bgt.n	80037d8 <main+0x1d8>
	  {
		  timecount = 0;
 80037b6:	4b59      	ldr	r3, [pc, #356]	; (800391c <main+0x31c>)
 80037b8:	2200      	movs	r2, #0
 80037ba:	601a      	str	r2, [r3, #0]
		  if( HAL_GPIO_ReadPin(AM312_GPIO_Port, AM312_Pin) == 1)
 80037bc:	2180      	movs	r1, #128	; 0x80
 80037be:	4858      	ldr	r0, [pc, #352]	; (8003920 <main+0x320>)
 80037c0:	f001 fee8 	bl	8005594 <HAL_GPIO_ReadPin>
 80037c4:	4603      	mov	r3, r0
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d103      	bne.n	80037d2 <main+0x1d2>
			  human_flag = 1;
 80037ca:	4b56      	ldr	r3, [pc, #344]	; (8003924 <main+0x324>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	801a      	strh	r2, [r3, #0]
 80037d0:	e002      	b.n	80037d8 <main+0x1d8>
		  else
			  human_flag = 0;
 80037d2:	4b54      	ldr	r3, [pc, #336]	; (8003924 <main+0x324>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	801a      	strh	r2, [r3, #0]
	  }

	  if(human_flag == 1)
 80037d8:	4b52      	ldr	r3, [pc, #328]	; (8003924 <main+0x324>)
 80037da:	881b      	ldrh	r3, [r3, #0]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d111      	bne.n	8003804 <main+0x204>
	  {
		  sprintf(show_buf, "");
 80037e0:	4951      	ldr	r1, [pc, #324]	; (8003928 <main+0x328>)
 80037e2:	4842      	ldr	r0, [pc, #264]	; (80038ec <main+0x2ec>)
 80037e4:	f005 f992 	bl	8008b0c <siprintf>
		  Show_Str(0, 60, BLUE, WHITE, show_buf, 32, 0);
 80037e8:	2300      	movs	r3, #0
 80037ea:	9302      	str	r3, [sp, #8]
 80037ec:	2320      	movs	r3, #32
 80037ee:	9301      	str	r3, [sp, #4]
 80037f0:	4b3e      	ldr	r3, [pc, #248]	; (80038ec <main+0x2ec>)
 80037f2:	9300      	str	r3, [sp, #0]
 80037f4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037f8:	221f      	movs	r2, #31
 80037fa:	213c      	movs	r1, #60	; 0x3c
 80037fc:	2000      	movs	r0, #0
 80037fe:	f7fe f8df 	bl	80019c0 <Show_Str>
 8003802:	e010      	b.n	8003826 <main+0x226>
	  }
	  else
	  {
		  sprintf(show_buf, "");
 8003804:	4949      	ldr	r1, [pc, #292]	; (800392c <main+0x32c>)
 8003806:	4839      	ldr	r0, [pc, #228]	; (80038ec <main+0x2ec>)
 8003808:	f005 f980 	bl	8008b0c <siprintf>
		  Show_Str(0, 60, BLUE, WHITE, show_buf, 32, 0);
 800380c:	2300      	movs	r3, #0
 800380e:	9302      	str	r3, [sp, #8]
 8003810:	2320      	movs	r3, #32
 8003812:	9301      	str	r3, [sp, #4]
 8003814:	4b35      	ldr	r3, [pc, #212]	; (80038ec <main+0x2ec>)
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800381c:	221f      	movs	r2, #31
 800381e:	213c      	movs	r1, #60	; 0x3c
 8003820:	2000      	movs	r0, #0
 8003822:	f7fe f8cd 	bl	80019c0 <Show_Str>
	  }
	  dataPtr = ESP8266_GetIPD(0);
 8003826:	2000      	movs	r0, #0
 8003828:	f7ff fab8 	bl	8002d9c <ESP8266_GetIPD>
 800382c:	4603      	mov	r3, r0
 800382e:	4a40      	ldr	r2, [pc, #256]	; (8003930 <main+0x330>)
 8003830:	6013      	str	r3, [r2, #0]
	  if(dataPtr != NULL)
 8003832:	4b3f      	ldr	r3, [pc, #252]	; (8003930 <main+0x330>)
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d004      	beq.n	8003844 <main+0x244>
		  OneNet_RevPro(dataPtr);
 800383a:	4b3d      	ldr	r3, [pc, #244]	; (8003930 <main+0x330>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f000 fbf2 	bl	8004028 <OneNet_RevPro>
	  HAL_Delay(10);
 8003844:	200a      	movs	r0, #10
 8003846:	f001 fb3f 	bl	8004ec8 <HAL_Delay>
	  switch(mode)
 800384a:	4b3a      	ldr	r3, [pc, #232]	; (8003934 <main+0x334>)
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	2b02      	cmp	r3, #2
 8003850:	f000 8178 	beq.w	8003b44 <main+0x544>
 8003854:	2b02      	cmp	r3, #2
 8003856:	f73f af28 	bgt.w	80036aa <main+0xaa>
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <main+0x266>
 800385e:	2b01      	cmp	r3, #1
 8003860:	f000 80f3 	beq.w	8003a4a <main+0x44a>
 8003864:	e1eb      	b.n	8003c3e <main+0x63e>
	  {
		  case 0:
		  {
			  sprintf(show_buf, "");
 8003866:	4920      	ldr	r1, [pc, #128]	; (80038e8 <main+0x2e8>)
 8003868:	4820      	ldr	r0, [pc, #128]	; (80038ec <main+0x2ec>)
 800386a:	f005 f94f 	bl	8008b0c <siprintf>
			  Show_Str(0, 0, BLUE, WHITE, show_buf, 32, 0);
 800386e:	2300      	movs	r3, #0
 8003870:	9302      	str	r3, [sp, #8]
 8003872:	2320      	movs	r3, #32
 8003874:	9301      	str	r3, [sp, #4]
 8003876:	4b1d      	ldr	r3, [pc, #116]	; (80038ec <main+0x2ec>)
 8003878:	9300      	str	r3, [sp, #0]
 800387a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800387e:	221f      	movs	r2, #31
 8003880:	2100      	movs	r1, #0
 8003882:	2000      	movs	r0, #0
 8003884:	f7fe f89c 	bl	80019c0 <Show_Str>
			  if( human_flag == 1)
 8003888:	4b26      	ldr	r3, [pc, #152]	; (8003924 <main+0x324>)
 800388a:	881b      	ldrh	r3, [r3, #0]
 800388c:	2b01      	cmp	r3, #1
 800388e:	f040 80c5 	bne.w	8003a1c <main+0x41c>
			  {
				  if( Temperature > shedingwenduH)
 8003892:	4b20      	ldr	r3, [pc, #128]	; (8003914 <main+0x314>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a18      	ldr	r2, [pc, #96]	; (80038f8 <main+0x2f8>)
 8003898:	6812      	ldr	r2, [r2, #0]
 800389a:	4611      	mov	r1, r2
 800389c:	4618      	mov	r0, r3
 800389e:	f7fd fbbd 	bl	800101c <__aeabi_fcmpgt>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d049      	beq.n	800393c <main+0x33c>
				  {
					  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 3600);
 80038a8:	4b0c      	ldr	r3, [pc, #48]	; (80038dc <main+0x2dc>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 80038b0:	635a      	str	r2, [r3, #52]	; 0x34
					  sprintf(show_buf, "3  ");
 80038b2:	4921      	ldr	r1, [pc, #132]	; (8003938 <main+0x338>)
 80038b4:	480d      	ldr	r0, [pc, #52]	; (80038ec <main+0x2ec>)
 80038b6:	f005 f929 	bl	8008b0c <siprintf>
					  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 80038ba:	2300      	movs	r3, #0
 80038bc:	9302      	str	r3, [sp, #8]
 80038be:	2320      	movs	r3, #32
 80038c0:	9301      	str	r3, [sp, #4]
 80038c2:	4b0a      	ldr	r3, [pc, #40]	; (80038ec <main+0x2ec>)
 80038c4:	9300      	str	r3, [sp, #0]
 80038c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038ca:	221f      	movs	r2, #31
 80038cc:	215a      	movs	r1, #90	; 0x5a
 80038ce:	2000      	movs	r0, #0
 80038d0:	f7fe f876 	bl	80019c0 <Show_Str>
			  {
				  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
				  	  sprintf(show_buf, "");
				  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
			  }
			  break;
 80038d4:	e1b3      	b.n	8003c3e <main+0x63e>
 80038d6:	bf00      	nop
 80038d8:	20000390 	.word	0x20000390
 80038dc:	20000348 	.word	0x20000348
 80038e0:	20000420 	.word	0x20000420
 80038e4:	20000468 	.word	0x20000468
 80038e8:	0800b0b8 	.word	0x0800b0b8
 80038ec:	200002b8 	.word	0x200002b8
 80038f0:	200002ac 	.word	0x200002ac
 80038f4:	0800b0c4 	.word	0x0800b0c4
 80038f8:	20000000 	.word	0x20000000
 80038fc:	20000008 	.word	0x20000008
 8003900:	20000004 	.word	0x20000004
 8003904:	0800b0d4 	.word	0x0800b0d4
 8003908:	20000204 	.word	0x20000204
 800390c:	20000205 	.word	0x20000205
 8003910:	20000206 	.word	0x20000206
 8003914:	20000208 	.word	0x20000208
 8003918:	0800b0f0 	.word	0x0800b0f0
 800391c:	200002b0 	.word	0x200002b0
 8003920:	40010c00 	.word	0x40010c00
 8003924:	200002a4 	.word	0x200002a4
 8003928:	0800b0fc 	.word	0x0800b0fc
 800392c:	0800b104 	.word	0x0800b104
 8003930:	200002b4 	.word	0x200002b4
 8003934:	200002a6 	.word	0x200002a6
 8003938:	0800b10c 	.word	0x0800b10c
				  else if( Temperature < shedingwenduH && Temperature > shedingwenduM)
 800393c:	4b8c      	ldr	r3, [pc, #560]	; (8003b70 <main+0x570>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a8c      	ldr	r2, [pc, #560]	; (8003b74 <main+0x574>)
 8003942:	6812      	ldr	r2, [r2, #0]
 8003944:	4611      	mov	r1, r2
 8003946:	4618      	mov	r0, r3
 8003948:	f7fd fb4a 	bl	8000fe0 <__aeabi_fcmplt>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d021      	beq.n	8003996 <main+0x396>
 8003952:	4b87      	ldr	r3, [pc, #540]	; (8003b70 <main+0x570>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a88      	ldr	r2, [pc, #544]	; (8003b78 <main+0x578>)
 8003958:	6812      	ldr	r2, [r2, #0]
 800395a:	4611      	mov	r1, r2
 800395c:	4618      	mov	r0, r3
 800395e:	f7fd fb5d 	bl	800101c <__aeabi_fcmpgt>
 8003962:	4603      	mov	r3, r0
 8003964:	2b00      	cmp	r3, #0
 8003966:	d016      	beq.n	8003996 <main+0x396>
					  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 2400);
 8003968:	4b84      	ldr	r3, [pc, #528]	; (8003b7c <main+0x57c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8003970:	635a      	str	r2, [r3, #52]	; 0x34
					  sprintf(show_buf, "2  ");
 8003972:	4983      	ldr	r1, [pc, #524]	; (8003b80 <main+0x580>)
 8003974:	4883      	ldr	r0, [pc, #524]	; (8003b84 <main+0x584>)
 8003976:	f005 f8c9 	bl	8008b0c <siprintf>
					  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 800397a:	2300      	movs	r3, #0
 800397c:	9302      	str	r3, [sp, #8]
 800397e:	2320      	movs	r3, #32
 8003980:	9301      	str	r3, [sp, #4]
 8003982:	4b80      	ldr	r3, [pc, #512]	; (8003b84 <main+0x584>)
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800398a:	221f      	movs	r2, #31
 800398c:	215a      	movs	r1, #90	; 0x5a
 800398e:	2000      	movs	r0, #0
 8003990:	f7fe f816 	bl	80019c0 <Show_Str>
 8003994:	e058      	b.n	8003a48 <main+0x448>
				  else if( Temperature > shedingwenduL && Temperature < shedingwenduM)
 8003996:	4b76      	ldr	r3, [pc, #472]	; (8003b70 <main+0x570>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	4a7b      	ldr	r2, [pc, #492]	; (8003b88 <main+0x588>)
 800399c:	6812      	ldr	r2, [r2, #0]
 800399e:	4611      	mov	r1, r2
 80039a0:	4618      	mov	r0, r3
 80039a2:	f7fd fb3b 	bl	800101c <__aeabi_fcmpgt>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d021      	beq.n	80039f0 <main+0x3f0>
 80039ac:	4b70      	ldr	r3, [pc, #448]	; (8003b70 <main+0x570>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	4a71      	ldr	r2, [pc, #452]	; (8003b78 <main+0x578>)
 80039b2:	6812      	ldr	r2, [r2, #0]
 80039b4:	4611      	mov	r1, r2
 80039b6:	4618      	mov	r0, r3
 80039b8:	f7fd fb12 	bl	8000fe0 <__aeabi_fcmplt>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d016      	beq.n	80039f0 <main+0x3f0>
					  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 1200);
 80039c2:	4b6e      	ldr	r3, [pc, #440]	; (8003b7c <main+0x57c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80039ca:	635a      	str	r2, [r3, #52]	; 0x34
					  sprintf(show_buf, "1  ");
 80039cc:	496f      	ldr	r1, [pc, #444]	; (8003b8c <main+0x58c>)
 80039ce:	486d      	ldr	r0, [pc, #436]	; (8003b84 <main+0x584>)
 80039d0:	f005 f89c 	bl	8008b0c <siprintf>
					  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 80039d4:	2300      	movs	r3, #0
 80039d6:	9302      	str	r3, [sp, #8]
 80039d8:	2320      	movs	r3, #32
 80039da:	9301      	str	r3, [sp, #4]
 80039dc:	4b69      	ldr	r3, [pc, #420]	; (8003b84 <main+0x584>)
 80039de:	9300      	str	r3, [sp, #0]
 80039e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039e4:	221f      	movs	r2, #31
 80039e6:	215a      	movs	r1, #90	; 0x5a
 80039e8:	2000      	movs	r0, #0
 80039ea:	f7fd ffe9 	bl	80019c0 <Show_Str>
 80039ee:	e02b      	b.n	8003a48 <main+0x448>
				  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 80039f0:	4b62      	ldr	r3, [pc, #392]	; (8003b7c <main+0x57c>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2200      	movs	r2, #0
 80039f6:	635a      	str	r2, [r3, #52]	; 0x34
				  	  sprintf(show_buf, "");
 80039f8:	4965      	ldr	r1, [pc, #404]	; (8003b90 <main+0x590>)
 80039fa:	4862      	ldr	r0, [pc, #392]	; (8003b84 <main+0x584>)
 80039fc:	f005 f886 	bl	8008b0c <siprintf>
				  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003a00:	2300      	movs	r3, #0
 8003a02:	9302      	str	r3, [sp, #8]
 8003a04:	2320      	movs	r3, #32
 8003a06:	9301      	str	r3, [sp, #4]
 8003a08:	4b5e      	ldr	r3, [pc, #376]	; (8003b84 <main+0x584>)
 8003a0a:	9300      	str	r3, [sp, #0]
 8003a0c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a10:	221f      	movs	r2, #31
 8003a12:	215a      	movs	r1, #90	; 0x5a
 8003a14:	2000      	movs	r0, #0
 8003a16:	f7fd ffd3 	bl	80019c0 <Show_Str>
			  break;
 8003a1a:	e110      	b.n	8003c3e <main+0x63e>
				  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8003a1c:	4b57      	ldr	r3, [pc, #348]	; (8003b7c <main+0x57c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2200      	movs	r2, #0
 8003a22:	635a      	str	r2, [r3, #52]	; 0x34
				  	  sprintf(show_buf, "");
 8003a24:	495a      	ldr	r1, [pc, #360]	; (8003b90 <main+0x590>)
 8003a26:	4857      	ldr	r0, [pc, #348]	; (8003b84 <main+0x584>)
 8003a28:	f005 f870 	bl	8008b0c <siprintf>
				  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	9302      	str	r3, [sp, #8]
 8003a30:	2320      	movs	r3, #32
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	4b53      	ldr	r3, [pc, #332]	; (8003b84 <main+0x584>)
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a3c:	221f      	movs	r2, #31
 8003a3e:	215a      	movs	r1, #90	; 0x5a
 8003a40:	2000      	movs	r0, #0
 8003a42:	f7fd ffbd 	bl	80019c0 <Show_Str>
			  break;
 8003a46:	e0fa      	b.n	8003c3e <main+0x63e>
 8003a48:	e0f9      	b.n	8003c3e <main+0x63e>
		  }
		  case 1:
		  {
			  sprintf(show_buf, "");
 8003a4a:	4952      	ldr	r1, [pc, #328]	; (8003b94 <main+0x594>)
 8003a4c:	484d      	ldr	r0, [pc, #308]	; (8003b84 <main+0x584>)
 8003a4e:	f005 f85d 	bl	8008b0c <siprintf>
			  Show_Str(0, 0, BLUE, WHITE, show_buf, 32, 0);
 8003a52:	2300      	movs	r3, #0
 8003a54:	9302      	str	r3, [sp, #8]
 8003a56:	2320      	movs	r3, #32
 8003a58:	9301      	str	r3, [sp, #4]
 8003a5a:	4b4a      	ldr	r3, [pc, #296]	; (8003b84 <main+0x584>)
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a62:	221f      	movs	r2, #31
 8003a64:	2100      	movs	r1, #0
 8003a66:	2000      	movs	r0, #0
 8003a68:	f7fd ffaa 	bl	80019c0 <Show_Str>
			  if( key_mode == 0)
 8003a6c:	4b4a      	ldr	r3, [pc, #296]	; (8003b98 <main+0x598>)
 8003a6e:	881b      	ldrh	r3, [r3, #0]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d115      	bne.n	8003aa0 <main+0x4a0>
			  {
			  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8003a74:	4b41      	ldr	r3, [pc, #260]	; (8003b7c <main+0x57c>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	635a      	str	r2, [r3, #52]	; 0x34
			  	  sprintf(show_buf, "");
 8003a7c:	4944      	ldr	r1, [pc, #272]	; (8003b90 <main+0x590>)
 8003a7e:	4841      	ldr	r0, [pc, #260]	; (8003b84 <main+0x584>)
 8003a80:	f005 f844 	bl	8008b0c <siprintf>
			  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003a84:	2300      	movs	r3, #0
 8003a86:	9302      	str	r3, [sp, #8]
 8003a88:	2320      	movs	r3, #32
 8003a8a:	9301      	str	r3, [sp, #4]
 8003a8c:	4b3d      	ldr	r3, [pc, #244]	; (8003b84 <main+0x584>)
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a94:	221f      	movs	r2, #31
 8003a96:	215a      	movs	r1, #90	; 0x5a
 8003a98:	2000      	movs	r0, #0
 8003a9a:	f7fd ff91 	bl	80019c0 <Show_Str>
			  {
			  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 3600);
			  	  sprintf(show_buf, "3  ");
			  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
			  }
			  break;
 8003a9e:	e0cd      	b.n	8003c3c <main+0x63c>
			  else if(key_mode == 1)
 8003aa0:	4b3d      	ldr	r3, [pc, #244]	; (8003b98 <main+0x598>)
 8003aa2:	881b      	ldrh	r3, [r3, #0]
 8003aa4:	2b01      	cmp	r3, #1
 8003aa6:	d116      	bne.n	8003ad6 <main+0x4d6>
			  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 1200);
 8003aa8:	4b34      	ldr	r3, [pc, #208]	; (8003b7c <main+0x57c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8003ab0:	635a      	str	r2, [r3, #52]	; 0x34
			  	  sprintf(show_buf, "1  ");
 8003ab2:	4936      	ldr	r1, [pc, #216]	; (8003b8c <main+0x58c>)
 8003ab4:	4833      	ldr	r0, [pc, #204]	; (8003b84 <main+0x584>)
 8003ab6:	f005 f829 	bl	8008b0c <siprintf>
			  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003aba:	2300      	movs	r3, #0
 8003abc:	9302      	str	r3, [sp, #8]
 8003abe:	2320      	movs	r3, #32
 8003ac0:	9301      	str	r3, [sp, #4]
 8003ac2:	4b30      	ldr	r3, [pc, #192]	; (8003b84 <main+0x584>)
 8003ac4:	9300      	str	r3, [sp, #0]
 8003ac6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003aca:	221f      	movs	r2, #31
 8003acc:	215a      	movs	r1, #90	; 0x5a
 8003ace:	2000      	movs	r0, #0
 8003ad0:	f7fd ff76 	bl	80019c0 <Show_Str>
			  break;
 8003ad4:	e0b2      	b.n	8003c3c <main+0x63c>
			  else if(key_mode == 2)
 8003ad6:	4b30      	ldr	r3, [pc, #192]	; (8003b98 <main+0x598>)
 8003ad8:	881b      	ldrh	r3, [r3, #0]
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d116      	bne.n	8003b0c <main+0x50c>
			  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 2400);
 8003ade:	4b27      	ldr	r3, [pc, #156]	; (8003b7c <main+0x57c>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8003ae6:	635a      	str	r2, [r3, #52]	; 0x34
			  	  sprintf(show_buf, "2  ");
 8003ae8:	4925      	ldr	r1, [pc, #148]	; (8003b80 <main+0x580>)
 8003aea:	4826      	ldr	r0, [pc, #152]	; (8003b84 <main+0x584>)
 8003aec:	f005 f80e 	bl	8008b0c <siprintf>
			  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003af0:	2300      	movs	r3, #0
 8003af2:	9302      	str	r3, [sp, #8]
 8003af4:	2320      	movs	r3, #32
 8003af6:	9301      	str	r3, [sp, #4]
 8003af8:	4b22      	ldr	r3, [pc, #136]	; (8003b84 <main+0x584>)
 8003afa:	9300      	str	r3, [sp, #0]
 8003afc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b00:	221f      	movs	r2, #31
 8003b02:	215a      	movs	r1, #90	; 0x5a
 8003b04:	2000      	movs	r0, #0
 8003b06:	f7fd ff5b 	bl	80019c0 <Show_Str>
			  break;
 8003b0a:	e097      	b.n	8003c3c <main+0x63c>
			  else if(key_mode == 3)
 8003b0c:	4b22      	ldr	r3, [pc, #136]	; (8003b98 <main+0x598>)
 8003b0e:	881b      	ldrh	r3, [r3, #0]
 8003b10:	2b03      	cmp	r3, #3
 8003b12:	f040 8093 	bne.w	8003c3c <main+0x63c>
			  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 3600);
 8003b16:	4b19      	ldr	r3, [pc, #100]	; (8003b7c <main+0x57c>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8003b1e:	635a      	str	r2, [r3, #52]	; 0x34
			  	  sprintf(show_buf, "3  ");
 8003b20:	491e      	ldr	r1, [pc, #120]	; (8003b9c <main+0x59c>)
 8003b22:	4818      	ldr	r0, [pc, #96]	; (8003b84 <main+0x584>)
 8003b24:	f004 fff2 	bl	8008b0c <siprintf>
			  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003b28:	2300      	movs	r3, #0
 8003b2a:	9302      	str	r3, [sp, #8]
 8003b2c:	2320      	movs	r3, #32
 8003b2e:	9301      	str	r3, [sp, #4]
 8003b30:	4b14      	ldr	r3, [pc, #80]	; (8003b84 <main+0x584>)
 8003b32:	9300      	str	r3, [sp, #0]
 8003b34:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b38:	221f      	movs	r2, #31
 8003b3a:	215a      	movs	r1, #90	; 0x5a
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f7fd ff3f 	bl	80019c0 <Show_Str>
			  break;
 8003b42:	e07b      	b.n	8003c3c <main+0x63c>
		  }
		  case 2:
		  {
			  sprintf(show_buf, "");
 8003b44:	4916      	ldr	r1, [pc, #88]	; (8003ba0 <main+0x5a0>)
 8003b46:	480f      	ldr	r0, [pc, #60]	; (8003b84 <main+0x584>)
 8003b48:	f004 ffe0 	bl	8008b0c <siprintf>
			  Show_Str(0, 0, BLUE, WHITE, show_buf, 32, 0);
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	9302      	str	r3, [sp, #8]
 8003b50:	2320      	movs	r3, #32
 8003b52:	9301      	str	r3, [sp, #4]
 8003b54:	4b0b      	ldr	r3, [pc, #44]	; (8003b84 <main+0x584>)
 8003b56:	9300      	str	r3, [sp, #0]
 8003b58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b5c:	221f      	movs	r2, #31
 8003b5e:	2100      	movs	r1, #0
 8003b60:	2000      	movs	r0, #0
 8003b62:	f7fd ff2d 	bl	80019c0 <Show_Str>
			  HAL_TIM_Base_Start_IT(&htim4);
 8003b66:	480f      	ldr	r0, [pc, #60]	; (8003ba4 <main+0x5a4>)
 8003b68:	f002 fcde 	bl	8006528 <HAL_TIM_Base_Start_IT>
			  while( dingshishijian >= 0)
 8003b6c:	e046      	b.n	8003bfc <main+0x5fc>
 8003b6e:	bf00      	nop
 8003b70:	20000208 	.word	0x20000208
 8003b74:	20000000 	.word	0x20000000
 8003b78:	20000004 	.word	0x20000004
 8003b7c:	20000348 	.word	0x20000348
 8003b80:	0800b114 	.word	0x0800b114
 8003b84:	200002b8 	.word	0x200002b8
 8003b88:	20000008 	.word	0x20000008
 8003b8c:	0800b11c 	.word	0x0800b11c
 8003b90:	0800b124 	.word	0x0800b124
 8003b94:	0800b12c 	.word	0x0800b12c
 8003b98:	200002a8 	.word	0x200002a8
 8003b9c:	0800b10c 	.word	0x0800b10c
 8003ba0:	0800b138 	.word	0x0800b138
 8003ba4:	200003d8 	.word	0x200003d8
			  {
				  sprintf(show_buf, " %2d", dingshishijian);
 8003ba8:	4b25      	ldr	r3, [pc, #148]	; (8003c40 <main+0x640>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	461a      	mov	r2, r3
 8003bae:	4925      	ldr	r1, [pc, #148]	; (8003c44 <main+0x644>)
 8003bb0:	4825      	ldr	r0, [pc, #148]	; (8003c48 <main+0x648>)
 8003bb2:	f004 ffab 	bl	8008b0c <siprintf>
				  Show_Str(0, 120, BLUE, WHITE, show_buf, 32, 0);
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	9302      	str	r3, [sp, #8]
 8003bba:	2320      	movs	r3, #32
 8003bbc:	9301      	str	r3, [sp, #4]
 8003bbe:	4b22      	ldr	r3, [pc, #136]	; (8003c48 <main+0x648>)
 8003bc0:	9300      	str	r3, [sp, #0]
 8003bc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bc6:	221f      	movs	r2, #31
 8003bc8:	2178      	movs	r1, #120	; 0x78
 8003bca:	2000      	movs	r0, #0
 8003bcc:	f7fd fef8 	bl	80019c0 <Show_Str>
			  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 2400);
 8003bd0:	4b1e      	ldr	r3, [pc, #120]	; (8003c4c <main+0x64c>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f44f 6216 	mov.w	r2, #2400	; 0x960
 8003bd8:	635a      	str	r2, [r3, #52]	; 0x34
			  	  sprintf(show_buf, "2  ");
 8003bda:	491d      	ldr	r1, [pc, #116]	; (8003c50 <main+0x650>)
 8003bdc:	481a      	ldr	r0, [pc, #104]	; (8003c48 <main+0x648>)
 8003bde:	f004 ff95 	bl	8008b0c <siprintf>
			  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003be2:	2300      	movs	r3, #0
 8003be4:	9302      	str	r3, [sp, #8]
 8003be6:	2320      	movs	r3, #32
 8003be8:	9301      	str	r3, [sp, #4]
 8003bea:	4b17      	ldr	r3, [pc, #92]	; (8003c48 <main+0x648>)
 8003bec:	9300      	str	r3, [sp, #0]
 8003bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bf2:	221f      	movs	r2, #31
 8003bf4:	215a      	movs	r1, #90	; 0x5a
 8003bf6:	2000      	movs	r0, #0
 8003bf8:	f7fd fee2 	bl	80019c0 <Show_Str>
			  while( dingshishijian >= 0)
 8003bfc:	4b10      	ldr	r3, [pc, #64]	; (8003c40 <main+0x640>)
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	dad1      	bge.n	8003ba8 <main+0x5a8>
			  }
			  time = 0;
 8003c04:	4b13      	ldr	r3, [pc, #76]	; (8003c54 <main+0x654>)
 8003c06:	2200      	movs	r2, #0
 8003c08:	801a      	strh	r2, [r3, #0]
		  	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
 8003c0a:	4b10      	ldr	r3, [pc, #64]	; (8003c4c <main+0x64c>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	635a      	str	r2, [r3, #52]	; 0x34
		  	  sprintf(show_buf, "");
 8003c12:	4911      	ldr	r1, [pc, #68]	; (8003c58 <main+0x658>)
 8003c14:	480c      	ldr	r0, [pc, #48]	; (8003c48 <main+0x648>)
 8003c16:	f004 ff79 	bl	8008b0c <siprintf>
		  	  Show_Str(0, 90, BLUE, WHITE, show_buf, 32, 0);
 8003c1a:	2300      	movs	r3, #0
 8003c1c:	9302      	str	r3, [sp, #8]
 8003c1e:	2320      	movs	r3, #32
 8003c20:	9301      	str	r3, [sp, #4]
 8003c22:	4b09      	ldr	r3, [pc, #36]	; (8003c48 <main+0x648>)
 8003c24:	9300      	str	r3, [sp, #0]
 8003c26:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c2a:	221f      	movs	r2, #31
 8003c2c:	215a      	movs	r1, #90	; 0x5a
 8003c2e:	2000      	movs	r0, #0
 8003c30:	f7fd fec6 	bl	80019c0 <Show_Str>
		  	  HAL_TIM_Base_Stop_IT(&htim4);
 8003c34:	4809      	ldr	r0, [pc, #36]	; (8003c5c <main+0x65c>)
 8003c36:	f002 fcc9 	bl	80065cc <HAL_TIM_Base_Stop_IT>
		  	  break;
 8003c3a:	e000      	b.n	8003c3e <main+0x63e>
			  break;
 8003c3c:	bf00      	nop
	  shedingwenduM = (shedingwenduH + shedingwenduL) / 2;
 8003c3e:	e534      	b.n	80036aa <main+0xaa>
 8003c40:	200002ac 	.word	0x200002ac
 8003c44:	0800b144 	.word	0x0800b144
 8003c48:	200002b8 	.word	0x200002b8
 8003c4c:	20000348 	.word	0x20000348
 8003c50:	0800b114 	.word	0x0800b114
 8003c54:	200002aa 	.word	0x200002aa
 8003c58:	0800b124 	.word	0x0800b124
 8003c5c:	200003d8 	.word	0x200003d8

08003c60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b090      	sub	sp, #64	; 0x40
 8003c64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003c66:	f107 0318 	add.w	r3, r7, #24
 8003c6a:	2228      	movs	r2, #40	; 0x28
 8003c6c:	2100      	movs	r1, #0
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f004 f96a 	bl	8007f48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c74:	1d3b      	adds	r3, r7, #4
 8003c76:	2200      	movs	r2, #0
 8003c78:	601a      	str	r2, [r3, #0]
 8003c7a:	605a      	str	r2, [r3, #4]
 8003c7c:	609a      	str	r2, [r3, #8]
 8003c7e:	60da      	str	r2, [r3, #12]
 8003c80:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003c82:	2301      	movs	r3, #1
 8003c84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003c86:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c8a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003c90:	2301      	movs	r3, #1
 8003c92:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c94:	2302      	movs	r3, #2
 8003c96:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003c98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003c9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8003c9e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003ca4:	f107 0318 	add.w	r3, r7, #24
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f001 fcbb 	bl	8005624 <HAL_RCC_OscConfig>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d001      	beq.n	8003cb8 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8003cb4:	f000 f91e 	bl	8003ef4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cb8:	230f      	movs	r3, #15
 8003cba:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003cc4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003cc8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003cce:	1d3b      	adds	r3, r7, #4
 8003cd0:	2102      	movs	r1, #2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f001 ff28 	bl	8005b28 <HAL_RCC_ClockConfig>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d001      	beq.n	8003ce2 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8003cde:	f000 f909 	bl	8003ef4 <Error_Handler>
  }
}
 8003ce2:	bf00      	nop
 8003ce4:	3740      	adds	r7, #64	; 0x40
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}
	...

08003cec <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif
PUTCHAR_PROTOTYPE
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
 8003cf4:	1d39      	adds	r1, r7, #4
 8003cf6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	4803      	ldr	r0, [pc, #12]	; (8003d0c <__io_putchar+0x20>)
 8003cfe:	f003 fbed 	bl	80074dc <HAL_UART_Transmit>
    return ch;
 8003d02:	687b      	ldr	r3, [r7, #4]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	20000424 	.word	0x20000424

08003d10 <delay>:


void delay (uint16_t time)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	4603      	mov	r3, r0
 8003d18:	80fb      	strh	r3, [r7, #6]
	/* change your code here for the delay in microseconds */
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 8003d1a:	4b08      	ldr	r3, [pc, #32]	; (8003d3c <delay+0x2c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
 8003d22:	bf00      	nop
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <delay+0x2c>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003d2a:	88fb      	ldrh	r3, [r7, #6]
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d3f9      	bcc.n	8003d24 <delay+0x14>
}
 8003d30:	bf00      	nop
 8003d32:	bf00      	nop
 8003d34:	370c      	adds	r7, #12
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bc80      	pop	{r7}
 8003d3a:	4770      	bx	lr
 8003d3c:	20000390 	.word	0x20000390

08003d40 <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  if(huart == &huart2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	4a0c      	ldr	r2, [pc, #48]	; (8003d7c <HAL_UART_RxCpltCallback+0x3c>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d111      	bne.n	8003d74 <HAL_UART_RxCpltCallback+0x34>
  {
	esp8266_buf[esp8266_cnt] = UART2_temp[0];
 8003d50:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <HAL_UART_RxCpltCallback+0x40>)
 8003d52:	881b      	ldrh	r3, [r3, #0]
 8003d54:	461a      	mov	r2, r3
 8003d56:	4b0b      	ldr	r3, [pc, #44]	; (8003d84 <HAL_UART_RxCpltCallback+0x44>)
 8003d58:	7819      	ldrb	r1, [r3, #0]
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <HAL_UART_RxCpltCallback+0x48>)
 8003d5c:	5499      	strb	r1, [r3, r2]
	esp8266_cnt++;
 8003d5e:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <HAL_UART_RxCpltCallback+0x40>)
 8003d60:	881b      	ldrh	r3, [r3, #0]
 8003d62:	3301      	adds	r3, #1
 8003d64:	b29a      	uxth	r2, r3
 8003d66:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <HAL_UART_RxCpltCallback+0x40>)
 8003d68:	801a      	strh	r2, [r3, #0]
//    	for(int i = 0;i<esp8266_cnt;i++)
//    		esp8266_buf[i] = 0;
////    	esp8266_cnt = 0;
//    	UART2_Rx_flg = 0;
//	}
	HAL_UART_Receive_IT(&huart2,(uint8_t *)UART2_temp,1);
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	4905      	ldr	r1, [pc, #20]	; (8003d84 <HAL_UART_RxCpltCallback+0x44>)
 8003d6e:	4803      	ldr	r0, [pc, #12]	; (8003d7c <HAL_UART_RxCpltCallback+0x3c>)
 8003d70:	f003 fc46 	bl	8007600 <HAL_UART_Receive_IT>
  }
}
 8003d74:	bf00      	nop
 8003d76:	3708      	adds	r7, #8
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	20000468 	.word	0x20000468
 8003d80:	20000290 	.word	0x20000290
 8003d84:	20000420 	.word	0x20000420
 8003d88:	20000210 	.word	0x20000210

08003d8c <HAL_GPIO_EXTI_Callback>:
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	80fb      	strh	r3, [r7, #6]
	if( GPIO_Pin == KEY1_Pin)
 8003d96:	88fb      	ldrh	r3, [r7, #6]
 8003d98:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d9c:	d10e      	bne.n	8003dbc <HAL_GPIO_EXTI_Callback+0x30>
	{
		if( HAL_GPIO_ReadPin(KEY1_GPIO_Port, KEY1_Pin) == 0)
 8003d9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003da2:	4842      	ldr	r0, [pc, #264]	; (8003eac <HAL_GPIO_EXTI_Callback+0x120>)
 8003da4:	f001 fbf6 	bl	8005594 <HAL_GPIO_ReadPin>
 8003da8:	4603      	mov	r3, r0
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d167      	bne.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
		{
			mode += 1;
 8003dae:	4b40      	ldr	r3, [pc, #256]	; (8003eb0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003db0:	881b      	ldrh	r3, [r3, #0]
 8003db2:	3301      	adds	r3, #1
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	4b3e      	ldr	r3, [pc, #248]	; (8003eb0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003db8:	801a      	strh	r2, [r3, #0]
 8003dba:	e060      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
		}
	}
	else if( GPIO_Pin == KEY2_Pin)
 8003dbc:	88fb      	ldrh	r3, [r7, #6]
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d12b      	bne.n	8003e1a <HAL_GPIO_EXTI_Callback+0x8e>
	{
		if( HAL_GPIO_ReadPin(KEY2_GPIO_Port, KEY2_Pin) == 0)
 8003dc2:	2102      	movs	r1, #2
 8003dc4:	4839      	ldr	r0, [pc, #228]	; (8003eac <HAL_GPIO_EXTI_Callback+0x120>)
 8003dc6:	f001 fbe5 	bl	8005594 <HAL_GPIO_ReadPin>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d153      	bne.n	8003e78 <HAL_GPIO_EXTI_Callback+0xec>
		{
			switch(mode)
 8003dd0:	4b37      	ldr	r3, [pc, #220]	; (8003eb0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	2b02      	cmp	r3, #2
 8003dd6:	d019      	beq.n	8003e0c <HAL_GPIO_EXTI_Callback+0x80>
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	dc50      	bgt.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <HAL_GPIO_EXTI_Callback+0x5a>
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d00c      	beq.n	8003dfe <HAL_GPIO_EXTI_Callback+0x72>
 8003de4:	e04b      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
			{
				case 0:
				{
					shedingwenduH += 1;
 8003de6:	4b33      	ldr	r3, [pc, #204]	; (8003eb4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7fc fe50 	bl	8000a94 <__addsf3>
 8003df4:	4603      	mov	r3, r0
 8003df6:	461a      	mov	r2, r3
 8003df8:	4b2e      	ldr	r3, [pc, #184]	; (8003eb4 <HAL_GPIO_EXTI_Callback+0x128>)
 8003dfa:	601a      	str	r2, [r3, #0]
					break;
 8003dfc:	e03f      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
				}
				case 1:
				{
					key_mode += 1;
 8003dfe:	4b2e      	ldr	r3, [pc, #184]	; (8003eb8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003e00:	881b      	ldrh	r3, [r3, #0]
 8003e02:	3301      	adds	r3, #1
 8003e04:	b29a      	uxth	r2, r3
 8003e06:	4b2c      	ldr	r3, [pc, #176]	; (8003eb8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003e08:	801a      	strh	r2, [r3, #0]
					break;
 8003e0a:	e038      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
				}
				case 2:
				{
					time +=1;
 8003e0c:	4b2b      	ldr	r3, [pc, #172]	; (8003ebc <HAL_GPIO_EXTI_Callback+0x130>)
 8003e0e:	881b      	ldrh	r3, [r3, #0]
 8003e10:	3301      	adds	r3, #1
 8003e12:	b29a      	uxth	r2, r3
 8003e14:	4b29      	ldr	r3, [pc, #164]	; (8003ebc <HAL_GPIO_EXTI_Callback+0x130>)
 8003e16:	801a      	strh	r2, [r3, #0]
					break;
 8003e18:	e031      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
				}
			}
		}
	}
	else if( GPIO_Pin == KEY3_Pin)
 8003e1a:	88fb      	ldrh	r3, [r7, #6]
 8003e1c:	2b10      	cmp	r3, #16
 8003e1e:	d12d      	bne.n	8003e7c <HAL_GPIO_EXTI_Callback+0xf0>
	{
		if( HAL_GPIO_ReadPin(KEY3_GPIO_Port, KEY3_Pin) == 0)
 8003e20:	2110      	movs	r1, #16
 8003e22:	4822      	ldr	r0, [pc, #136]	; (8003eac <HAL_GPIO_EXTI_Callback+0x120>)
 8003e24:	f001 fbb6 	bl	8005594 <HAL_GPIO_ReadPin>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d126      	bne.n	8003e7c <HAL_GPIO_EXTI_Callback+0xf0>
		{
			switch(mode)
 8003e2e:	4b20      	ldr	r3, [pc, #128]	; (8003eb0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003e30:	881b      	ldrh	r3, [r3, #0]
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d019      	beq.n	8003e6a <HAL_GPIO_EXTI_Callback+0xde>
 8003e36:	2b02      	cmp	r3, #2
 8003e38:	dc21      	bgt.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d002      	beq.n	8003e44 <HAL_GPIO_EXTI_Callback+0xb8>
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d00c      	beq.n	8003e5c <HAL_GPIO_EXTI_Callback+0xd0>
 8003e42:	e01c      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
			{
				case 0:
				{
					shedingwenduL -= 1;
 8003e44:	4b1e      	ldr	r3, [pc, #120]	; (8003ec0 <HAL_GPIO_EXTI_Callback+0x134>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	f7fc fe1f 	bl	8000a90 <__aeabi_fsub>
 8003e52:	4603      	mov	r3, r0
 8003e54:	461a      	mov	r2, r3
 8003e56:	4b1a      	ldr	r3, [pc, #104]	; (8003ec0 <HAL_GPIO_EXTI_Callback+0x134>)
 8003e58:	601a      	str	r2, [r3, #0]
					break;
 8003e5a:	e010      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
				}
				case 1:
				{
					key_mode -= 1;
 8003e5c:	4b16      	ldr	r3, [pc, #88]	; (8003eb8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003e5e:	881b      	ldrh	r3, [r3, #0]
 8003e60:	3b01      	subs	r3, #1
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	4b14      	ldr	r3, [pc, #80]	; (8003eb8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003e66:	801a      	strh	r2, [r3, #0]
					break;
 8003e68:	e009      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
				}
				case 2:
				{
					time -=1;
 8003e6a:	4b14      	ldr	r3, [pc, #80]	; (8003ebc <HAL_GPIO_EXTI_Callback+0x130>)
 8003e6c:	881b      	ldrh	r3, [r3, #0]
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	4b12      	ldr	r3, [pc, #72]	; (8003ebc <HAL_GPIO_EXTI_Callback+0x130>)
 8003e74:	801a      	strh	r2, [r3, #0]
					break;
 8003e76:	e002      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
		}
 8003e78:	bf00      	nop
 8003e7a:	e000      	b.n	8003e7e <HAL_GPIO_EXTI_Callback+0xf2>
				}
			}
		}
 8003e7c:	bf00      	nop
	}


	if( mode == 3)
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	; (8003eb0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003e80:	881b      	ldrh	r3, [r3, #0]
 8003e82:	2b03      	cmp	r3, #3
 8003e84:	d102      	bne.n	8003e8c <HAL_GPIO_EXTI_Callback+0x100>
		mode = 0;
 8003e86:	4b0a      	ldr	r3, [pc, #40]	; (8003eb0 <HAL_GPIO_EXTI_Callback+0x124>)
 8003e88:	2200      	movs	r2, #0
 8003e8a:	801a      	strh	r2, [r3, #0]
	if( key_mode < 0 || key_mode >3)
 8003e8c:	4b0a      	ldr	r3, [pc, #40]	; (8003eb8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003e8e:	881b      	ldrh	r3, [r3, #0]
 8003e90:	2b03      	cmp	r3, #3
 8003e92:	d902      	bls.n	8003e9a <HAL_GPIO_EXTI_Callback+0x10e>
		key_mode = 0;
 8003e94:	4b08      	ldr	r3, [pc, #32]	; (8003eb8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	801a      	strh	r2, [r3, #0]
	dingshishijian = time;
 8003e9a:	4b08      	ldr	r3, [pc, #32]	; (8003ebc <HAL_GPIO_EXTI_Callback+0x130>)
 8003e9c:	881b      	ldrh	r3, [r3, #0]
 8003e9e:	461a      	mov	r2, r3
 8003ea0:	4b08      	ldr	r3, [pc, #32]	; (8003ec4 <HAL_GPIO_EXTI_Callback+0x138>)
 8003ea2:	601a      	str	r2, [r3, #0]



//	HAL_Delay(100);
//	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
}
 8003ea4:	bf00      	nop
 8003ea6:	3708      	adds	r7, #8
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	bd80      	pop	{r7, pc}
 8003eac:	40010800 	.word	0x40010800
 8003eb0:	200002a6 	.word	0x200002a6
 8003eb4:	20000000 	.word	0x20000000
 8003eb8:	200002a8 	.word	0x200002a8
 8003ebc:	200002aa 	.word	0x200002aa
 8003ec0:	20000008 	.word	0x20000008
 8003ec4:	200002ac 	.word	0x200002ac

08003ec8 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
	if( htim == (&htim4) )
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	4a06      	ldr	r2, [pc, #24]	; (8003eec <HAL_TIM_PeriodElapsedCallback+0x24>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d104      	bne.n	8003ee2 <HAL_TIM_PeriodElapsedCallback+0x1a>
		--dingshishijian;
 8003ed8:	4b05      	ldr	r3, [pc, #20]	; (8003ef0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	4a04      	ldr	r2, [pc, #16]	; (8003ef0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8003ee0:	6013      	str	r3, [r2, #0]
}
 8003ee2:	bf00      	nop
 8003ee4:	370c      	adds	r7, #12
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bc80      	pop	{r7}
 8003eea:	4770      	bx	lr
 8003eec:	200003d8 	.word	0x200003d8
 8003ef0:	200002ac 	.word	0x200002ac

08003ef4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003ef8:	b672      	cpsid	i
}
 8003efa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003efc:	e7fe      	b.n	8003efc <Error_Handler+0x8>
	...

08003f00 <OneNet_DevLink>:
//		1-	0-
//
//			onenet
//==========================================================
_Bool OneNet_DevLink(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08c      	sub	sp, #48	; 0x30
 8003f04:	af06      	add	r7, sp, #24
	
	MQTT_PACKET_STRUCTURE mqttPacket = {NULL, 0, 0, 0};					//
 8003f06:	463b      	mov	r3, r7
 8003f08:	2200      	movs	r2, #0
 8003f0a:	601a      	str	r2, [r3, #0]
 8003f0c:	605a      	str	r2, [r3, #4]
 8003f0e:	609a      	str	r2, [r3, #8]
 8003f10:	60da      	str	r2, [r3, #12]

	unsigned char *dataPtr;
	
	_Bool status = 1;
 8003f12:	2301      	movs	r3, #1
 8003f14:	75fb      	strb	r3, [r7, #23]
	
	printf("OneNet_DevLink\r\nPROID: %s,	AUIF: %s,	DEVID:%s\r\n" , PROID, AUTH_INFO, DEVID);
 8003f16:	4b38      	ldr	r3, [pc, #224]	; (8003ff8 <OneNet_DevLink+0xf8>)
 8003f18:	4a38      	ldr	r2, [pc, #224]	; (8003ffc <OneNet_DevLink+0xfc>)
 8003f1a:	4939      	ldr	r1, [pc, #228]	; (8004000 <OneNet_DevLink+0x100>)
 8003f1c:	4839      	ldr	r0, [pc, #228]	; (8004004 <OneNet_DevLink+0x104>)
 8003f1e:	f004 fd57 	bl	80089d0 <iprintf>
	if(MQTT_PacketConnect(PROID, AUTH_INFO, DEVID, 256, 0, MQTT_QOS_LEVEL0, NULL, NULL, 0, &mqttPacket) == 0)
 8003f22:	463b      	mov	r3, r7
 8003f24:	9305      	str	r3, [sp, #20]
 8003f26:	2300      	movs	r3, #0
 8003f28:	9304      	str	r3, [sp, #16]
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	9303      	str	r3, [sp, #12]
 8003f2e:	2300      	movs	r3, #0
 8003f30:	9302      	str	r3, [sp, #8]
 8003f32:	2300      	movs	r3, #0
 8003f34:	9301      	str	r3, [sp, #4]
 8003f36:	2300      	movs	r3, #0
 8003f38:	9300      	str	r3, [sp, #0]
 8003f3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f3e:	4a2e      	ldr	r2, [pc, #184]	; (8003ff8 <OneNet_DevLink+0xf8>)
 8003f40:	492e      	ldr	r1, [pc, #184]	; (8003ffc <OneNet_DevLink+0xfc>)
 8003f42:	482f      	ldr	r0, [pc, #188]	; (8004000 <OneNet_DevLink+0x100>)
 8003f44:	f7fd ff40 	bl	8001dc8 <MQTT_PacketConnect>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d14c      	bne.n	8003fe8 <OneNet_DevLink+0xe8>
	{
		ESP8266_SendData(mqttPacket._data, mqttPacket._len);			//
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	687a      	ldr	r2, [r7, #4]
 8003f52:	b292      	uxth	r2, r2
 8003f54:	4611      	mov	r1, r2
 8003f56:	4618      	mov	r0, r3
 8003f58:	f7fe fef4 	bl	8002d44 <ESP8266_SendData>
		
		dataPtr = ESP8266_GetIPD(250);									//
 8003f5c:	20fa      	movs	r0, #250	; 0xfa
 8003f5e:	f7fe ff1d 	bl	8002d9c <ESP8266_GetIPD>
 8003f62:	6138      	str	r0, [r7, #16]
		if(dataPtr != NULL)
 8003f64:	693b      	ldr	r3, [r7, #16]
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d038      	beq.n	8003fdc <OneNet_DevLink+0xdc>
		{
			if(MQTT_UnPacketRecv(dataPtr) == MQTT_PKT_CONNACK)
 8003f6a:	6938      	ldr	r0, [r7, #16]
 8003f6c:	f7fd fed6 	bl	8001d1c <MQTT_UnPacketRecv>
 8003f70:	4603      	mov	r3, r0
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d132      	bne.n	8003fdc <OneNet_DevLink+0xdc>
			{
				switch(MQTT_UnPacketConnectAck(dataPtr))
 8003f76:	6938      	ldr	r0, [r7, #16]
 8003f78:	f7fe f93e 	bl	80021f8 <MQTT_UnPacketConnectAck>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b05      	cmp	r3, #5
 8003f80:	d828      	bhi.n	8003fd4 <OneNet_DevLink+0xd4>
 8003f82:	a201      	add	r2, pc, #4	; (adr r2, 8003f88 <OneNet_DevLink+0x88>)
 8003f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f88:	08003fa1 	.word	0x08003fa1
 8003f8c:	08003fad 	.word	0x08003fad
 8003f90:	08003fb5 	.word	0x08003fb5
 8003f94:	08003fbd 	.word	0x08003fbd
 8003f98:	08003fc5 	.word	0x08003fc5
 8003f9c:	08003fcd 	.word	0x08003fcd
				{
					case 0:printf("Tips:	MQTT Publish Send OK\r\n");status = 0;break;
 8003fa0:	4819      	ldr	r0, [pc, #100]	; (8004008 <OneNet_DevLink+0x108>)
 8003fa2:	f004 fd9b 	bl	8008adc <puts>
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	75fb      	strb	r3, [r7, #23]
 8003faa:	e018      	b.n	8003fde <OneNet_DevLink+0xde>

					case 1:printf("WARN:	\r\n");break;
 8003fac:	4817      	ldr	r0, [pc, #92]	; (800400c <OneNet_DevLink+0x10c>)
 8003fae:	f004 fd95 	bl	8008adc <puts>
 8003fb2:	e014      	b.n	8003fde <OneNet_DevLink+0xde>
					case 2:printf("WARN:	clientid\r\n");break;
 8003fb4:	4816      	ldr	r0, [pc, #88]	; (8004010 <OneNet_DevLink+0x110>)
 8003fb6:	f004 fd91 	bl	8008adc <puts>
 8003fba:	e010      	b.n	8003fde <OneNet_DevLink+0xde>
					case 3:printf("WARN:	\r\n");break;
 8003fbc:	4815      	ldr	r0, [pc, #84]	; (8004014 <OneNet_DevLink+0x114>)
 8003fbe:	f004 fd8d 	bl	8008adc <puts>
 8003fc2:	e00c      	b.n	8003fde <OneNet_DevLink+0xde>
					case 4:printf("WARN:	\r\n");break;
 8003fc4:	4814      	ldr	r0, [pc, #80]	; (8004018 <OneNet_DevLink+0x118>)
 8003fc6:	f004 fd89 	bl	8008adc <puts>
 8003fca:	e008      	b.n	8003fde <OneNet_DevLink+0xde>
					case 5:printf("WARN:	(token)\r\n");break;
 8003fcc:	4813      	ldr	r0, [pc, #76]	; (800401c <OneNet_DevLink+0x11c>)
 8003fce:	f004 fd85 	bl	8008adc <puts>
 8003fd2:	e004      	b.n	8003fde <OneNet_DevLink+0xde>

					default:printf("ERR:	\r\n");break;
 8003fd4:	4812      	ldr	r0, [pc, #72]	; (8004020 <OneNet_DevLink+0x120>)
 8003fd6:	f004 fd81 	bl	8008adc <puts>
 8003fda:	e000      	b.n	8003fde <OneNet_DevLink+0xde>
				}
			}
 8003fdc:	bf00      	nop
		}
		
		MQTT_DeleteBuffer(&mqttPacket);								//
 8003fde:	463b      	mov	r3, r7
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	f7fd fe0d 	bl	8001c00 <MQTT_DeleteBuffer>
 8003fe6:	e002      	b.n	8003fee <OneNet_DevLink+0xee>
	}
	else
		printf("WARN:	MQTT_PacketConnect Failed\r\n");
 8003fe8:	480e      	ldr	r0, [pc, #56]	; (8004024 <OneNet_DevLink+0x124>)
 8003fea:	f004 fd77 	bl	8008adc <puts>

	
	return status;
 8003fee:	7dfb      	ldrb	r3, [r7, #23]
	
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3718      	adds	r7, #24
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}
 8003ff8:	0800b154 	.word	0x0800b154
 8003ffc:	0800b160 	.word	0x0800b160
 8004000:	0800b16c 	.word	0x0800b16c
 8004004:	0800b174 	.word	0x0800b174
 8004008:	0800b1a4 	.word	0x0800b1a4
 800400c:	0800b1c0 	.word	0x0800b1c0
 8004010:	0800b1e4 	.word	0x0800b1e4
 8004014:	0800b20c 	.word	0x0800b20c
 8004018:	0800b234 	.word	0x0800b234
 800401c:	0800b264 	.word	0x0800b264
 8004020:	0800b29c 	.word	0x0800b29c
 8004024:	0800b2c0 	.word	0x0800b2c0

08004028 <OneNet_RevPro>:
//		
//
//	
//==========================================================
void OneNet_RevPro(unsigned char *cmd)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b094      	sub	sp, #80	; 0x50
 800402c:	af04      	add	r7, sp, #16
 800402e:	6078      	str	r0, [r7, #4]
	
	MQTT_PACKET_STRUCTURE mqttPacket = {NULL, 0, 0, 0};								//
 8004030:	f107 0320 	add.w	r3, r7, #32
 8004034:	2200      	movs	r2, #0
 8004036:	601a      	str	r2, [r3, #0]
 8004038:	605a      	str	r2, [r3, #4]
 800403a:	609a      	str	r2, [r3, #8]
 800403c:	60da      	str	r2, [r3, #12]
	
	char *req_payload = NULL;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
	char *cmdid_topic = NULL;
 8004042:	2300      	movs	r3, #0
 8004044:	61bb      	str	r3, [r7, #24]
	
	unsigned short topic_len = 0;
 8004046:	2300      	movs	r3, #0
 8004048:	82fb      	strh	r3, [r7, #22]
	unsigned short req_len = 0;
 800404a:	2300      	movs	r3, #0
 800404c:	82bb      	strh	r3, [r7, #20]
	
	unsigned char type = 0;
 800404e:	2300      	movs	r3, #0
 8004050:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	unsigned char qos = 0;
 8004054:	2300      	movs	r3, #0
 8004056:	74fb      	strb	r3, [r7, #19]
	static unsigned short pkt_id = 0;
	
	short result = 0;
 8004058:	2300      	movs	r3, #0
 800405a:	87fb      	strh	r3, [r7, #62]	; 0x3e

	char *dataPtr = NULL;
 800405c:	2300      	movs	r3, #0
 800405e:	63bb      	str	r3, [r7, #56]	; 0x38
	char numBuf[10];
	int num = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	637b      	str	r3, [r7, #52]	; 0x34
//	cJSON *json , *json_value;
	
	type = MQTT_UnPacketRecv(cmd);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f7fd fe59 	bl	8001d1c <MQTT_UnPacketRecv>
 800406a:	4603      	mov	r3, r0
 800406c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	switch(type)
 8004070:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004074:	3b03      	subs	r3, #3
 8004076:	2b0c      	cmp	r3, #12
 8004078:	f200 8145 	bhi.w	8004306 <OneNet_RevPro+0x2de>
 800407c:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <OneNet_RevPro+0x5c>)
 800407e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004082:	bf00      	nop
 8004084:	08004121 	.word	0x08004121
 8004088:	080041f5 	.word	0x080041f5
 800408c:	08004209 	.word	0x08004209
 8004090:	08004259 	.word	0x08004259
 8004094:	080042af 	.word	0x080042af
 8004098:	08004307 	.word	0x08004307
 800409c:	080042c9 	.word	0x080042c9
 80040a0:	08004307 	.word	0x08004307
 80040a4:	080042e5 	.word	0x080042e5
 80040a8:	08004307 	.word	0x08004307
 80040ac:	08004307 	.word	0x08004307
 80040b0:	08004307 	.word	0x08004307
 80040b4:	080040b9 	.word	0x080040b9
	{
		case MQTT_PKT_CMD:															//

			result = MQTT_UnPacketCmd(cmd, &cmdid_topic, &req_payload, &req_len);	//topic
 80040b8:	f107 0314 	add.w	r3, r7, #20
 80040bc:	f107 021c 	add.w	r2, r7, #28
 80040c0:	f107 0118 	add.w	r1, r7, #24
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f7fe f8b5 	bl	8002234 <MQTT_UnPacketCmd>
 80040ca:	4603      	mov	r3, r0
 80040cc:	87fb      	strh	r3, [r7, #62]	; 0x3e
			if(result == 0)
 80040ce:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f040 811b 	bne.w	800430e <OneNet_RevPro+0x2e6>
			{
				printf("cmdid: %s, req: %s, req_len: %d\r\n", cmdid_topic, req_payload, req_len);
 80040d8:	69b9      	ldr	r1, [r7, #24]
 80040da:	69fa      	ldr	r2, [r7, #28]
 80040dc:	8abb      	ldrh	r3, [r7, #20]
 80040de:	48b1      	ldr	r0, [pc, #708]	; (80043a4 <OneNet_RevPro+0x37c>)
 80040e0:	f004 fc76 	bl	80089d0 <iprintf>


				if(MQTT_PacketCmdResp(cmdid_topic, req_payload, &mqttPacket) == 0)	//
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	69f9      	ldr	r1, [r7, #28]
 80040e8:	f107 0220 	add.w	r2, r7, #32
 80040ec:	4618      	mov	r0, r3
 80040ee:	f7fe f911 	bl	8002314 <MQTT_PacketCmdResp>
 80040f2:	4603      	mov	r3, r0
 80040f4:	f083 0301 	eor.w	r3, r3, #1
 80040f8:	b2db      	uxtb	r3, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	f000 8107 	beq.w	800430e <OneNet_RevPro+0x2e6>
				{
					printf("Tips:	Send CmdResp\r\n");
 8004100:	48a9      	ldr	r0, [pc, #676]	; (80043a8 <OneNet_RevPro+0x380>)
 8004102:	f004 fceb 	bl	8008adc <puts>

					ESP8266_SendData(mqttPacket._data, mqttPacket._len);			//
 8004106:	6a3b      	ldr	r3, [r7, #32]
 8004108:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800410a:	b292      	uxth	r2, r2
 800410c:	4611      	mov	r1, r2
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe fe18 	bl	8002d44 <ESP8266_SendData>
					MQTT_DeleteBuffer(&mqttPacket);									//
 8004114:	f107 0320 	add.w	r3, r7, #32
 8004118:	4618      	mov	r0, r3
 800411a:	f7fd fd71 	bl	8001c00 <MQTT_DeleteBuffer>
				}
			}

		break;
 800411e:	e0f6      	b.n	800430e <OneNet_RevPro+0x2e6>

		case MQTT_PKT_PUBLISH:														//Publish

			result = MQTT_UnPacketPublish(cmd, &cmdid_topic, &topic_len, &req_payload, &req_len, &qos, &pkt_id);
 8004120:	f107 001c 	add.w	r0, r7, #28
 8004124:	f107 0216 	add.w	r2, r7, #22
 8004128:	f107 0118 	add.w	r1, r7, #24
 800412c:	4b9f      	ldr	r3, [pc, #636]	; (80043ac <OneNet_RevPro+0x384>)
 800412e:	9302      	str	r3, [sp, #8]
 8004130:	f107 0313 	add.w	r3, r7, #19
 8004134:	9301      	str	r3, [sp, #4]
 8004136:	f107 0314 	add.w	r3, r7, #20
 800413a:	9300      	str	r3, [sp, #0]
 800413c:	4603      	mov	r3, r0
 800413e:	6878      	ldr	r0, [r7, #4]
 8004140:	f7fe face 	bl	80026e0 <MQTT_UnPacketPublish>
 8004144:	4603      	mov	r3, r0
 8004146:	87fb      	strh	r3, [r7, #62]	; 0x3e
			if(result == 0)
 8004148:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 800414c:	2b00      	cmp	r3, #0
 800414e:	d14b      	bne.n	80041e8 <OneNet_RevPro+0x1c0>
			{
				printf("topic: %s, topic_len: %d, payload: %s, payload_len: %d\r\n",
 8004150:	69b9      	ldr	r1, [r7, #24]
 8004152:	8afb      	ldrh	r3, [r7, #22]
 8004154:	4618      	mov	r0, r3
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	8aba      	ldrh	r2, [r7, #20]
 800415a:	9200      	str	r2, [sp, #0]
 800415c:	4602      	mov	r2, r0
 800415e:	4894      	ldr	r0, [pc, #592]	; (80043b0 <OneNet_RevPro+0x388>)
 8004160:	f004 fc36 	bl	80089d0 <iprintf>
																	cmdid_topic, topic_len, req_payload, req_len);

				switch(qos)
 8004164:	7cfb      	ldrb	r3, [r7, #19]
 8004166:	2b01      	cmp	r3, #1
 8004168:	d002      	beq.n	8004170 <OneNet_RevPro+0x148>
 800416a:	2b02      	cmp	r3, #2
 800416c:	d01e      	beq.n	80041ac <OneNet_RevPro+0x184>
						}

					break;

					default:
						break;
 800416e:	e040      	b.n	80041f2 <OneNet_RevPro+0x1ca>
						if(MQTT_PacketPublishAck(pkt_id, &mqttPacket) == 0)
 8004170:	4b8e      	ldr	r3, [pc, #568]	; (80043ac <OneNet_RevPro+0x384>)
 8004172:	881b      	ldrh	r3, [r3, #0]
 8004174:	f107 0220 	add.w	r2, r7, #32
 8004178:	4611      	mov	r1, r2
 800417a:	4618      	mov	r0, r3
 800417c:	f7fe fbfc 	bl	8002978 <MQTT_PacketPublishAck>
 8004180:	4603      	mov	r3, r0
 8004182:	f083 0301 	eor.w	r3, r3, #1
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b00      	cmp	r3, #0
 800418a:	d02f      	beq.n	80041ec <OneNet_RevPro+0x1c4>
							printf("Tips:	Send PublishAck\r\n");
 800418c:	4889      	ldr	r0, [pc, #548]	; (80043b4 <OneNet_RevPro+0x38c>)
 800418e:	f004 fca5 	bl	8008adc <puts>
							ESP8266_SendData(mqttPacket._data, mqttPacket._len);
 8004192:	6a3b      	ldr	r3, [r7, #32]
 8004194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004196:	b292      	uxth	r2, r2
 8004198:	4611      	mov	r1, r2
 800419a:	4618      	mov	r0, r3
 800419c:	f7fe fdd2 	bl	8002d44 <ESP8266_SendData>
							MQTT_DeleteBuffer(&mqttPacket);
 80041a0:	f107 0320 	add.w	r3, r7, #32
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fd fd2b 	bl	8001c00 <MQTT_DeleteBuffer>
					break;
 80041aa:	e01f      	b.n	80041ec <OneNet_RevPro+0x1c4>
						if(MQTT_PacketPublishRec(pkt_id, &mqttPacket) == 0)
 80041ac:	4b7f      	ldr	r3, [pc, #508]	; (80043ac <OneNet_RevPro+0x384>)
 80041ae:	881b      	ldrh	r3, [r3, #0]
 80041b0:	f107 0220 	add.w	r2, r7, #32
 80041b4:	4611      	mov	r1, r2
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe fc3c 	bl	8002a34 <MQTT_PacketPublishRec>
 80041bc:	4603      	mov	r3, r0
 80041be:	f083 0301 	eor.w	r3, r3, #1
 80041c2:	b2db      	uxtb	r3, r3
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d013      	beq.n	80041f0 <OneNet_RevPro+0x1c8>
							printf("Tips:	Send PublishRec\r\n");
 80041c8:	487b      	ldr	r0, [pc, #492]	; (80043b8 <OneNet_RevPro+0x390>)
 80041ca:	f004 fc87 	bl	8008adc <puts>
							ESP8266_SendData(mqttPacket._data, mqttPacket._len);
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041d2:	b292      	uxth	r2, r2
 80041d4:	4611      	mov	r1, r2
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fe fdb4 	bl	8002d44 <ESP8266_SendData>
							MQTT_DeleteBuffer(&mqttPacket);
 80041dc:	f107 0320 	add.w	r3, r7, #32
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fd fd0d 	bl	8001c00 <MQTT_DeleteBuffer>
					break;
 80041e6:	e003      	b.n	80041f0 <OneNet_RevPro+0x1c8>
				}
			}
 80041e8:	bf00      	nop
 80041ea:	e099      	b.n	8004320 <OneNet_RevPro+0x2f8>
					break;
 80041ec:	bf00      	nop
 80041ee:	e097      	b.n	8004320 <OneNet_RevPro+0x2f8>
					break;
 80041f0:	bf00      	nop
		
		break;
 80041f2:	e095      	b.n	8004320 <OneNet_RevPro+0x2f8>
			
		case MQTT_PKT_PUBACK:														//PublishAck
		
			if(MQTT_UnPacketPublishAck(cmd) == 0)
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7fe fc00 	bl	80029fa <MQTT_UnPacketPublishAck>
 80041fa:	4603      	mov	r3, r0
 80041fc:	f083 0301 	eor.w	r3, r3, #1
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	f040 8085 	bne.w	8004312 <OneNet_RevPro+0x2ea>
			
		break;
			
		case MQTT_PKT_PUBREC:														//PublishRecRel
		
			if(MQTT_UnPacketPublishRec(cmd) == 0)
 8004208:	6878      	ldr	r0, [r7, #4]
 800420a:	f7fe fc54 	bl	8002ab6 <MQTT_UnPacketPublishRec>
 800420e:	4603      	mov	r3, r0
 8004210:	f083 0301 	eor.w	r3, r3, #1
 8004214:	b2db      	uxtb	r3, r3
 8004216:	2b00      	cmp	r3, #0
 8004218:	d07d      	beq.n	8004316 <OneNet_RevPro+0x2ee>
			{
				printf("Tips:	Rev PublishRec\r\n");
 800421a:	4868      	ldr	r0, [pc, #416]	; (80043bc <OneNet_RevPro+0x394>)
 800421c:	f004 fc5e 	bl	8008adc <puts>
				if(MQTT_PacketPublishRel(MQTT_PUBLISH_ID, &mqttPacket) == 0)
 8004220:	f107 0320 	add.w	r3, r7, #32
 8004224:	4619      	mov	r1, r3
 8004226:	200a      	movs	r0, #10
 8004228:	f7fe fc62 	bl	8002af0 <MQTT_PacketPublishRel>
 800422c:	4603      	mov	r3, r0
 800422e:	f083 0301 	eor.w	r3, r3, #1
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b00      	cmp	r3, #0
 8004236:	d06e      	beq.n	8004316 <OneNet_RevPro+0x2ee>
				{
					printf("Tips:	Send PublishRel\r\n");
 8004238:	4861      	ldr	r0, [pc, #388]	; (80043c0 <OneNet_RevPro+0x398>)
 800423a:	f004 fc4f 	bl	8008adc <puts>
					ESP8266_SendData(mqttPacket._data, mqttPacket._len);
 800423e:	6a3b      	ldr	r3, [r7, #32]
 8004240:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004242:	b292      	uxth	r2, r2
 8004244:	4611      	mov	r1, r2
 8004246:	4618      	mov	r0, r3
 8004248:	f7fe fd7c 	bl	8002d44 <ESP8266_SendData>
					MQTT_DeleteBuffer(&mqttPacket);
 800424c:	f107 0320 	add.w	r3, r7, #32
 8004250:	4618      	mov	r0, r3
 8004252:	f7fd fcd5 	bl	8001c00 <MQTT_DeleteBuffer>
				}
			}
		
		break;
 8004256:	e05e      	b.n	8004316 <OneNet_RevPro+0x2ee>
			
		case MQTT_PKT_PUBREL:														//PublishRecRelComp
			
			if(MQTT_UnPacketPublishRel(cmd, pkt_id) == 0)
 8004258:	4b54      	ldr	r3, [pc, #336]	; (80043ac <OneNet_RevPro+0x384>)
 800425a:	881b      	ldrh	r3, [r3, #0]
 800425c:	4619      	mov	r1, r3
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7fe fc87 	bl	8002b72 <MQTT_UnPacketPublishRel>
 8004264:	4603      	mov	r3, r0
 8004266:	f083 0301 	eor.w	r3, r3, #1
 800426a:	b2db      	uxtb	r3, r3
 800426c:	2b00      	cmp	r3, #0
 800426e:	d054      	beq.n	800431a <OneNet_RevPro+0x2f2>
			{
				printf("Tips:	Rev PublishRel\r\n");
 8004270:	4854      	ldr	r0, [pc, #336]	; (80043c4 <OneNet_RevPro+0x39c>)
 8004272:	f004 fc33 	bl	8008adc <puts>
				if(MQTT_PacketPublishComp(MQTT_PUBLISH_ID, &mqttPacket) == 0)
 8004276:	f107 0320 	add.w	r3, r7, #32
 800427a:	4619      	mov	r1, r3
 800427c:	200a      	movs	r0, #10
 800427e:	f7fe fc9d 	bl	8002bbc <MQTT_PacketPublishComp>
 8004282:	4603      	mov	r3, r0
 8004284:	f083 0301 	eor.w	r3, r3, #1
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d045      	beq.n	800431a <OneNet_RevPro+0x2f2>
				{
					printf("Tips:	Send PublishComp\r\n");
 800428e:	484e      	ldr	r0, [pc, #312]	; (80043c8 <OneNet_RevPro+0x3a0>)
 8004290:	f004 fc24 	bl	8008adc <puts>
					ESP8266_SendData(mqttPacket._data, mqttPacket._len);
 8004294:	6a3b      	ldr	r3, [r7, #32]
 8004296:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004298:	b292      	uxth	r2, r2
 800429a:	4611      	mov	r1, r2
 800429c:	4618      	mov	r0, r3
 800429e:	f7fe fd51 	bl	8002d44 <ESP8266_SendData>
					MQTT_DeleteBuffer(&mqttPacket);
 80042a2:	f107 0320 	add.w	r3, r7, #32
 80042a6:	4618      	mov	r0, r3
 80042a8:	f7fd fcaa 	bl	8001c00 <MQTT_DeleteBuffer>
				}
			}
		
		break;
 80042ac:	e035      	b.n	800431a <OneNet_RevPro+0x2f2>
		
		case MQTT_PKT_PUBCOMP:														//PublishRecRelComp
		
			if(MQTT_UnPacketPublishComp(cmd) == 0)
 80042ae:	6878      	ldr	r0, [r7, #4]
 80042b0:	f7fe fcc5 	bl	8002c3e <MQTT_UnPacketPublishComp>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f083 0301 	eor.w	r3, r3, #1
 80042ba:	b2db      	uxtb	r3, r3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d02e      	beq.n	800431e <OneNet_RevPro+0x2f6>
			{
				printf("Tips:	Rev PublishComp\r\n");
 80042c0:	4842      	ldr	r0, [pc, #264]	; (80043cc <OneNet_RevPro+0x3a4>)
 80042c2:	f004 fc0b 	bl	8008adc <puts>
			}
		
		break;
 80042c6:	e02a      	b.n	800431e <OneNet_RevPro+0x2f6>
			
		case MQTT_PKT_SUBACK:														//SubscribeAck
		
			if(MQTT_UnPacketSubscribe(cmd) == 0)
 80042c8:	6878      	ldr	r0, [r7, #4]
 80042ca:	f7fe f877 	bl	80023bc <MQTT_UnPacketSubscribe>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d103      	bne.n	80042dc <OneNet_RevPro+0x2b4>
				printf("Tips:	MQTT Subscribe OK\r\n");
 80042d4:	483e      	ldr	r0, [pc, #248]	; (80043d0 <OneNet_RevPro+0x3a8>)
 80042d6:	f004 fc01 	bl	8008adc <puts>
			else
				printf("Tips:	MQTT Subscribe Err\r\n");
		
		break;
 80042da:	e021      	b.n	8004320 <OneNet_RevPro+0x2f8>
				printf("Tips:	MQTT Subscribe Err\r\n");
 80042dc:	483d      	ldr	r0, [pc, #244]	; (80043d4 <OneNet_RevPro+0x3ac>)
 80042de:	f004 fbfd 	bl	8008adc <puts>
		break;
 80042e2:	e01d      	b.n	8004320 <OneNet_RevPro+0x2f8>
			
		case MQTT_PKT_UNSUBACK:														//UnSubscribeAck
		
			if(MQTT_UnPacketUnSubscribe(cmd) == 0)
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7fe f894 	bl	8002412 <MQTT_UnPacketUnSubscribe>
 80042ea:	4603      	mov	r3, r0
 80042ec:	f083 0301 	eor.w	r3, r3, #1
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <OneNet_RevPro+0x2d6>
				printf("Tips:	MQTT UnSubscribe OK\r\n");
 80042f6:	4838      	ldr	r0, [pc, #224]	; (80043d8 <OneNet_RevPro+0x3b0>)
 80042f8:	f004 fbf0 	bl	8008adc <puts>
			else
				printf("Tips:	MQTT UnSubscribe Err\r\n");
		
		break;
 80042fc:	e010      	b.n	8004320 <OneNet_RevPro+0x2f8>
				printf("Tips:	MQTT UnSubscribe Err\r\n");
 80042fe:	4837      	ldr	r0, [pc, #220]	; (80043dc <OneNet_RevPro+0x3b4>)
 8004300:	f004 fbec 	bl	8008adc <puts>
		break;
 8004304:	e00c      	b.n	8004320 <OneNet_RevPro+0x2f8>
		
		default:
			result = -1;
 8004306:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800430a:	87fb      	strh	r3, [r7, #62]	; 0x3e
		break;
 800430c:	e008      	b.n	8004320 <OneNet_RevPro+0x2f8>
		break;
 800430e:	bf00      	nop
 8004310:	e006      	b.n	8004320 <OneNet_RevPro+0x2f8>
		break;
 8004312:	bf00      	nop
 8004314:	e004      	b.n	8004320 <OneNet_RevPro+0x2f8>
		break;
 8004316:	bf00      	nop
 8004318:	e002      	b.n	8004320 <OneNet_RevPro+0x2f8>
		break;
 800431a:	bf00      	nop
 800431c:	e000      	b.n	8004320 <OneNet_RevPro+0x2f8>
		break;
 800431e:	bf00      	nop
	}
	
	ESP8266_Clear();									//
 8004320:	f7fe fcaa 	bl	8002c78 <ESP8266_Clear>
	
	if(result == -1)
 8004324:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8004328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800432c:	f000 80bb 	beq.w	80044a6 <OneNet_RevPro+0x47e>
		return;
	
	dataPtr = strchr(req_payload, '{');					//'}'
 8004330:	69fb      	ldr	r3, [r7, #28]
 8004332:	217b      	movs	r1, #123	; 0x7b
 8004334:	4618      	mov	r0, r3
 8004336:	f004 fc09 	bl	8008b4c <strchr>
 800433a:	63b8      	str	r0, [r7, #56]	; 0x38

	if(dataPtr != NULL && result != -1)					//
 800433c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800433e:	2b00      	cmp	r3, #0
 8004340:	f000 80a0 	beq.w	8004484 <OneNet_RevPro+0x45c>
 8004344:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	; 0x3e
 8004348:	f1b3 3fff 	cmp.w	r3, #4294967295
 800434c:	f000 809a 	beq.w	8004484 <OneNet_RevPro+0x45c>
	{
		dataPtr++;
 8004350:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004352:	3301      	adds	r3, #1
 8004354:	63bb      	str	r3, [r7, #56]	; 0x38
		
		while(*dataPtr >= '0' && *dataPtr <= '9')		//
 8004356:	e00a      	b.n	800436e <OneNet_RevPro+0x346>
		{
			numBuf[num++] = *dataPtr++;
 8004358:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800435a:	1c53      	adds	r3, r2, #1
 800435c:	63bb      	str	r3, [r7, #56]	; 0x38
 800435e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004360:	1c59      	adds	r1, r3, #1
 8004362:	6379      	str	r1, [r7, #52]	; 0x34
 8004364:	7812      	ldrb	r2, [r2, #0]
 8004366:	3340      	adds	r3, #64	; 0x40
 8004368:	443b      	add	r3, r7
 800436a:	f803 2c38 	strb.w	r2, [r3, #-56]
		while(*dataPtr >= '0' && *dataPtr <= '9')		//
 800436e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004370:	781b      	ldrb	r3, [r3, #0]
 8004372:	2b2f      	cmp	r3, #47	; 0x2f
 8004374:	d903      	bls.n	800437e <OneNet_RevPro+0x356>
 8004376:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004378:	781b      	ldrb	r3, [r3, #0]
 800437a:	2b39      	cmp	r3, #57	; 0x39
 800437c:	d9ec      	bls.n	8004358 <OneNet_RevPro+0x330>
		}
		
		num = atoi((const char *)numBuf);				//
 800437e:	f107 0308 	add.w	r3, r7, #8
 8004382:	4618      	mov	r0, r3
 8004384:	f003 fd94 	bl	8007eb0 <atoi>
 8004388:	6378      	str	r0, [r7, #52]	; 0x34
		



		if(strstr((char *)req_payload, "mode0"))		//"led1"
 800438a:	69fb      	ldr	r3, [r7, #28]
 800438c:	4914      	ldr	r1, [pc, #80]	; (80043e0 <OneNet_RevPro+0x3b8>)
 800438e:	4618      	mov	r0, r3
 8004390:	f004 fbfc 	bl	8008b8c <strstr>
 8004394:	4603      	mov	r3, r0
 8004396:	2b00      	cmp	r3, #0
 8004398:	d026      	beq.n	80043e8 <OneNet_RevPro+0x3c0>
		{
			mode = 0;
 800439a:	4b12      	ldr	r3, [pc, #72]	; (80043e4 <OneNet_RevPro+0x3bc>)
 800439c:	2200      	movs	r2, #0
 800439e:	801a      	strh	r2, [r3, #0]
 80043a0:	e070      	b.n	8004484 <OneNet_RevPro+0x45c>
 80043a2:	bf00      	nop
 80043a4:	0800b31c 	.word	0x0800b31c
 80043a8:	0800b340 	.word	0x0800b340
 80043ac:	200002ea 	.word	0x200002ea
 80043b0:	0800b354 	.word	0x0800b354
 80043b4:	0800b390 	.word	0x0800b390
 80043b8:	0800b3a8 	.word	0x0800b3a8
 80043bc:	0800b3c0 	.word	0x0800b3c0
 80043c0:	0800b3d8 	.word	0x0800b3d8
 80043c4:	0800b3f0 	.word	0x0800b3f0
 80043c8:	0800b408 	.word	0x0800b408
 80043cc:	0800b420 	.word	0x0800b420
 80043d0:	0800b438 	.word	0x0800b438
 80043d4:	0800b454 	.word	0x0800b454
 80043d8:	0800b470 	.word	0x0800b470
 80043dc:	0800b48c 	.word	0x0800b48c
 80043e0:	0800b4a8 	.word	0x0800b4a8
 80043e4:	200002a6 	.word	0x200002a6
		}
		else if(strstr((char *)req_payload, "mode1"))
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	4931      	ldr	r1, [pc, #196]	; (80044b0 <OneNet_RevPro+0x488>)
 80043ec:	4618      	mov	r0, r3
 80043ee:	f004 fbcd 	bl	8008b8c <strstr>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <OneNet_RevPro+0x3d8>
		{
			mode = 1;
 80043f8:	4b2e      	ldr	r3, [pc, #184]	; (80044b4 <OneNet_RevPro+0x48c>)
 80043fa:	2201      	movs	r2, #1
 80043fc:	801a      	strh	r2, [r3, #0]
 80043fe:	e041      	b.n	8004484 <OneNet_RevPro+0x45c>
		}
		else if(strstr((char *)req_payload, "mode2"))
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	492d      	ldr	r1, [pc, #180]	; (80044b8 <OneNet_RevPro+0x490>)
 8004404:	4618      	mov	r0, r3
 8004406:	f004 fbc1 	bl	8008b8c <strstr>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	d003      	beq.n	8004418 <OneNet_RevPro+0x3f0>
		{
			mode = 2;
 8004410:	4b28      	ldr	r3, [pc, #160]	; (80044b4 <OneNet_RevPro+0x48c>)
 8004412:	2202      	movs	r2, #2
 8004414:	801a      	strh	r2, [r3, #0]
 8004416:	e035      	b.n	8004484 <OneNet_RevPro+0x45c>
		}
		else if(strstr((char *)req_payload, "time"))
 8004418:	69fb      	ldr	r3, [r7, #28]
 800441a:	4928      	ldr	r1, [pc, #160]	; (80044bc <OneNet_RevPro+0x494>)
 800441c:	4618      	mov	r0, r3
 800441e:	f004 fbb5 	bl	8008b8c <strstr>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <OneNet_RevPro+0x408>
		{
			dingshishijian = num;
 8004428:	4a25      	ldr	r2, [pc, #148]	; (80044c0 <OneNet_RevPro+0x498>)
 800442a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800442c:	6013      	str	r3, [r2, #0]
 800442e:	e029      	b.n	8004484 <OneNet_RevPro+0x45c>
		}
		else if(strstr((char *)req_payload, "dangwei"))
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	4924      	ldr	r1, [pc, #144]	; (80044c4 <OneNet_RevPro+0x49c>)
 8004434:	4618      	mov	r0, r3
 8004436:	f004 fba9 	bl	8008b8c <strstr>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d004      	beq.n	800444a <OneNet_RevPro+0x422>
		{
			key_mode = num;
 8004440:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004442:	b29a      	uxth	r2, r3
 8004444:	4b20      	ldr	r3, [pc, #128]	; (80044c8 <OneNet_RevPro+0x4a0>)
 8004446:	801a      	strh	r2, [r3, #0]
 8004448:	e01c      	b.n	8004484 <OneNet_RevPro+0x45c>
		}
		else if(strstr((char *)req_payload, "temh"))
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	491f      	ldr	r1, [pc, #124]	; (80044cc <OneNet_RevPro+0x4a4>)
 800444e:	4618      	mov	r0, r3
 8004450:	f004 fb9c 	bl	8008b8c <strstr>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d006      	beq.n	8004468 <OneNet_RevPro+0x440>
		{
			shedingwenduH = num;
 800445a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800445c:	f7fc fbce 	bl	8000bfc <__aeabi_i2f>
 8004460:	4603      	mov	r3, r0
 8004462:	4a1b      	ldr	r2, [pc, #108]	; (80044d0 <OneNet_RevPro+0x4a8>)
 8004464:	6013      	str	r3, [r2, #0]
 8004466:	e00d      	b.n	8004484 <OneNet_RevPro+0x45c>
		}
		else if(strstr((char *)req_payload, "teml"))
 8004468:	69fb      	ldr	r3, [r7, #28]
 800446a:	491a      	ldr	r1, [pc, #104]	; (80044d4 <OneNet_RevPro+0x4ac>)
 800446c:	4618      	mov	r0, r3
 800446e:	f004 fb8d 	bl	8008b8c <strstr>
 8004472:	4603      	mov	r3, r0
 8004474:	2b00      	cmp	r3, #0
 8004476:	d005      	beq.n	8004484 <OneNet_RevPro+0x45c>
		{
			shedingwenduL = num;
 8004478:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800447a:	f7fc fbbf 	bl	8000bfc <__aeabi_i2f>
 800447e:	4603      	mov	r3, r0
 8004480:	4a15      	ldr	r2, [pc, #84]	; (80044d8 <OneNet_RevPro+0x4b0>)
 8004482:	6013      	str	r3, [r2, #0]
		}


	}

	if(type == MQTT_PKT_CMD || type == MQTT_PKT_PUBLISH)
 8004484:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004488:	2b0f      	cmp	r3, #15
 800448a:	d003      	beq.n	8004494 <OneNet_RevPro+0x46c>
 800448c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8004490:	2b03      	cmp	r3, #3
 8004492:	d109      	bne.n	80044a8 <OneNet_RevPro+0x480>
	{
		MQTT_FreeBuffer(cmdid_topic);
 8004494:	69bb      	ldr	r3, [r7, #24]
 8004496:	4618      	mov	r0, r3
 8004498:	f003 fd40 	bl	8007f1c <free>
		MQTT_FreeBuffer(req_payload);
 800449c:	69fb      	ldr	r3, [r7, #28]
 800449e:	4618      	mov	r0, r3
 80044a0:	f003 fd3c 	bl	8007f1c <free>
 80044a4:	e000      	b.n	80044a8 <OneNet_RevPro+0x480>
		return;
 80044a6:	bf00      	nop
	}

}
 80044a8:	3740      	adds	r7, #64	; 0x40
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop
 80044b0:	0800b4b0 	.word	0x0800b4b0
 80044b4:	200002a6 	.word	0x200002a6
 80044b8:	0800b4b8 	.word	0x0800b4b8
 80044bc:	0800b4c0 	.word	0x0800b4c0
 80044c0:	200002ac 	.word	0x200002ac
 80044c4:	0800b4c8 	.word	0x0800b4c8
 80044c8:	200002a8 	.word	0x200002a8
 80044cc:	0800b4d0 	.word	0x0800b4d0
 80044d0:	20000000 	.word	0x20000000
 80044d4:	0800b4d8 	.word	0x0800b4d8
 80044d8:	20000008 	.word	0x20000008

080044dc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80044e0:	4b17      	ldr	r3, [pc, #92]	; (8004540 <MX_SPI1_Init+0x64>)
 80044e2:	4a18      	ldr	r2, [pc, #96]	; (8004544 <MX_SPI1_Init+0x68>)
 80044e4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80044e6:	4b16      	ldr	r3, [pc, #88]	; (8004540 <MX_SPI1_Init+0x64>)
 80044e8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80044ec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80044ee:	4b14      	ldr	r3, [pc, #80]	; (8004540 <MX_SPI1_Init+0x64>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80044f4:	4b12      	ldr	r3, [pc, #72]	; (8004540 <MX_SPI1_Init+0x64>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80044fa:	4b11      	ldr	r3, [pc, #68]	; (8004540 <MX_SPI1_Init+0x64>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004500:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <MX_SPI1_Init+0x64>)
 8004502:	2200      	movs	r2, #0
 8004504:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004506:	4b0e      	ldr	r3, [pc, #56]	; (8004540 <MX_SPI1_Init+0x64>)
 8004508:	f44f 7200 	mov.w	r2, #512	; 0x200
 800450c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800450e:	4b0c      	ldr	r3, [pc, #48]	; (8004540 <MX_SPI1_Init+0x64>)
 8004510:	2208      	movs	r2, #8
 8004512:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004514:	4b0a      	ldr	r3, [pc, #40]	; (8004540 <MX_SPI1_Init+0x64>)
 8004516:	2200      	movs	r2, #0
 8004518:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800451a:	4b09      	ldr	r3, [pc, #36]	; (8004540 <MX_SPI1_Init+0x64>)
 800451c:	2200      	movs	r2, #0
 800451e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004520:	4b07      	ldr	r3, [pc, #28]	; (8004540 <MX_SPI1_Init+0x64>)
 8004522:	2200      	movs	r2, #0
 8004524:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004526:	4b06      	ldr	r3, [pc, #24]	; (8004540 <MX_SPI1_Init+0x64>)
 8004528:	220a      	movs	r2, #10
 800452a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800452c:	4804      	ldr	r0, [pc, #16]	; (8004540 <MX_SPI1_Init+0x64>)
 800452e:	f001 fc95 	bl	8005e5c <HAL_SPI_Init>
 8004532:	4603      	mov	r3, r0
 8004534:	2b00      	cmp	r3, #0
 8004536:	d001      	beq.n	800453c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004538:	f7ff fcdc 	bl	8003ef4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800453c:	bf00      	nop
 800453e:	bd80      	pop	{r7, pc}
 8004540:	200002ec 	.word	0x200002ec
 8004544:	40013000 	.word	0x40013000

08004548 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8004548:	b580      	push	{r7, lr}
 800454a:	b088      	sub	sp, #32
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004550:	f107 0310 	add.w	r3, r7, #16
 8004554:	2200      	movs	r2, #0
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	609a      	str	r2, [r3, #8]
 800455c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4a1b      	ldr	r2, [pc, #108]	; (80045d0 <HAL_SPI_MspInit+0x88>)
 8004564:	4293      	cmp	r3, r2
 8004566:	d12f      	bne.n	80045c8 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004568:	4b1a      	ldr	r3, [pc, #104]	; (80045d4 <HAL_SPI_MspInit+0x8c>)
 800456a:	699b      	ldr	r3, [r3, #24]
 800456c:	4a19      	ldr	r2, [pc, #100]	; (80045d4 <HAL_SPI_MspInit+0x8c>)
 800456e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004572:	6193      	str	r3, [r2, #24]
 8004574:	4b17      	ldr	r3, [pc, #92]	; (80045d4 <HAL_SPI_MspInit+0x8c>)
 8004576:	699b      	ldr	r3, [r3, #24]
 8004578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004580:	4b14      	ldr	r3, [pc, #80]	; (80045d4 <HAL_SPI_MspInit+0x8c>)
 8004582:	699b      	ldr	r3, [r3, #24]
 8004584:	4a13      	ldr	r2, [pc, #76]	; (80045d4 <HAL_SPI_MspInit+0x8c>)
 8004586:	f043 0304 	orr.w	r3, r3, #4
 800458a:	6193      	str	r3, [r2, #24]
 800458c:	4b11      	ldr	r3, [pc, #68]	; (80045d4 <HAL_SPI_MspInit+0x8c>)
 800458e:	699b      	ldr	r3, [r3, #24]
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	60bb      	str	r3, [r7, #8]
 8004596:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004598:	23a0      	movs	r3, #160	; 0xa0
 800459a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800459c:	2302      	movs	r3, #2
 800459e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045a0:	2303      	movs	r3, #3
 80045a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045a4:	f107 0310 	add.w	r3, r7, #16
 80045a8:	4619      	mov	r1, r3
 80045aa:	480b      	ldr	r0, [pc, #44]	; (80045d8 <HAL_SPI_MspInit+0x90>)
 80045ac:	f000 fe6e 	bl	800528c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80045b0:	2340      	movs	r3, #64	; 0x40
 80045b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045b4:	2300      	movs	r3, #0
 80045b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b8:	2300      	movs	r3, #0
 80045ba:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045bc:	f107 0310 	add.w	r3, r7, #16
 80045c0:	4619      	mov	r1, r3
 80045c2:	4805      	ldr	r0, [pc, #20]	; (80045d8 <HAL_SPI_MspInit+0x90>)
 80045c4:	f000 fe62 	bl	800528c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80045c8:	bf00      	nop
 80045ca:	3720      	adds	r7, #32
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	40013000 	.word	0x40013000
 80045d4:	40021000 	.word	0x40021000
 80045d8:	40010800 	.word	0x40010800

080045dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80045dc:	b480      	push	{r7}
 80045de:	b085      	sub	sp, #20
 80045e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80045e2:	4b15      	ldr	r3, [pc, #84]	; (8004638 <HAL_MspInit+0x5c>)
 80045e4:	699b      	ldr	r3, [r3, #24]
 80045e6:	4a14      	ldr	r2, [pc, #80]	; (8004638 <HAL_MspInit+0x5c>)
 80045e8:	f043 0301 	orr.w	r3, r3, #1
 80045ec:	6193      	str	r3, [r2, #24]
 80045ee:	4b12      	ldr	r3, [pc, #72]	; (8004638 <HAL_MspInit+0x5c>)
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	f003 0301 	and.w	r3, r3, #1
 80045f6:	60bb      	str	r3, [r7, #8]
 80045f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045fa:	4b0f      	ldr	r3, [pc, #60]	; (8004638 <HAL_MspInit+0x5c>)
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	4a0e      	ldr	r2, [pc, #56]	; (8004638 <HAL_MspInit+0x5c>)
 8004600:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004604:	61d3      	str	r3, [r2, #28]
 8004606:	4b0c      	ldr	r3, [pc, #48]	; (8004638 <HAL_MspInit+0x5c>)
 8004608:	69db      	ldr	r3, [r3, #28]
 800460a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800460e:	607b      	str	r3, [r7, #4]
 8004610:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8004612:	4b0a      	ldr	r3, [pc, #40]	; (800463c <HAL_MspInit+0x60>)
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	60fb      	str	r3, [r7, #12]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800461e:	60fb      	str	r3, [r7, #12]
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004626:	60fb      	str	r3, [r7, #12]
 8004628:	4a04      	ldr	r2, [pc, #16]	; (800463c <HAL_MspInit+0x60>)
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800462e:	bf00      	nop
 8004630:	3714      	adds	r7, #20
 8004632:	46bd      	mov	sp, r7
 8004634:	bc80      	pop	{r7}
 8004636:	4770      	bx	lr
 8004638:	40021000 	.word	0x40021000
 800463c:	40010000 	.word	0x40010000

08004640 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004644:	e7fe      	b.n	8004644 <NMI_Handler+0x4>

08004646 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004646:	b480      	push	{r7}
 8004648:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800464a:	e7fe      	b.n	800464a <HardFault_Handler+0x4>

0800464c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004650:	e7fe      	b.n	8004650 <MemManage_Handler+0x4>

08004652 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004652:	b480      	push	{r7}
 8004654:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004656:	e7fe      	b.n	8004656 <BusFault_Handler+0x4>

08004658 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004658:	b480      	push	{r7}
 800465a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800465c:	e7fe      	b.n	800465c <UsageFault_Handler+0x4>

0800465e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800465e:	b480      	push	{r7}
 8004660:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004662:	bf00      	nop
 8004664:	46bd      	mov	sp, r7
 8004666:	bc80      	pop	{r7}
 8004668:	4770      	bx	lr

0800466a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800466a:	b480      	push	{r7}
 800466c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800466e:	bf00      	nop
 8004670:	46bd      	mov	sp, r7
 8004672:	bc80      	pop	{r7}
 8004674:	4770      	bx	lr

08004676 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004676:	b480      	push	{r7}
 8004678:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800467a:	bf00      	nop
 800467c:	46bd      	mov	sp, r7
 800467e:	bc80      	pop	{r7}
 8004680:	4770      	bx	lr

08004682 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004686:	f000 fc03 	bl	8004e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800468a:	bf00      	nop
 800468c:	bd80      	pop	{r7, pc}

0800468e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800468e:	b580      	push	{r7, lr}
 8004690:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	HAL_Delay(15);
 8004692:	200f      	movs	r0, #15
 8004694:	f000 fc18 	bl	8004ec8 <HAL_Delay>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004698:	2002      	movs	r0, #2
 800469a:	f000 ffab 	bl	80055f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800469e:	bf00      	nop
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
	HAL_Delay(15);
 80046a6:	200f      	movs	r0, #15
 80046a8:	f000 fc0e 	bl	8004ec8 <HAL_Delay>
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80046ac:	2010      	movs	r0, #16
 80046ae:	f000 ffa1 	bl	80055f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */
  /* USER CODE END EXTI4_IRQn 1 */
}
 80046b2:	bf00      	nop
 80046b4:	bd80      	pop	{r7, pc}
	...

080046b8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80046bc:	4802      	ldr	r0, [pc, #8]	; (80046c8 <TIM4_IRQHandler+0x10>)
 80046be:	f002 f8ad 	bl	800681c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80046c2:	bf00      	nop
 80046c4:	bd80      	pop	{r7, pc}
 80046c6:	bf00      	nop
 80046c8:	200003d8 	.word	0x200003d8

080046cc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80046d0:	4802      	ldr	r0, [pc, #8]	; (80046dc <USART2_IRQHandler+0x10>)
 80046d2:	f002 ffc5 	bl	8007660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80046d6:	bf00      	nop
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20000468 	.word	0x20000468

080046e0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	HAL_Delay(15);
 80046e4:	200f      	movs	r0, #15
 80046e6:	f000 fbef 	bl	8004ec8 <HAL_Delay>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80046ea:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80046ee:	f000 ff81 	bl	80055f4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80046f2:	bf00      	nop
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80046f6:	b480      	push	{r7}
 80046f8:	af00      	add	r7, sp, #0
	return 1;
 80046fa:	2301      	movs	r3, #1
}
 80046fc:	4618      	mov	r0, r3
 80046fe:	46bd      	mov	sp, r7
 8004700:	bc80      	pop	{r7}
 8004702:	4770      	bx	lr

08004704 <_kill>:

int _kill(int pid, int sig)
{
 8004704:	b580      	push	{r7, lr}
 8004706:	b082      	sub	sp, #8
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
 800470c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800470e:	f003 fbd3 	bl	8007eb8 <__errno>
 8004712:	4603      	mov	r3, r0
 8004714:	2216      	movs	r2, #22
 8004716:	601a      	str	r2, [r3, #0]
	return -1;
 8004718:	f04f 33ff 	mov.w	r3, #4294967295
}
 800471c:	4618      	mov	r0, r3
 800471e:	3708      	adds	r7, #8
 8004720:	46bd      	mov	sp, r7
 8004722:	bd80      	pop	{r7, pc}

08004724 <_exit>:

void _exit (int status)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	b082      	sub	sp, #8
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800472c:	f04f 31ff 	mov.w	r1, #4294967295
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f7ff ffe7 	bl	8004704 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004736:	e7fe      	b.n	8004736 <_exit+0x12>

08004738 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b086      	sub	sp, #24
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004744:	2300      	movs	r3, #0
 8004746:	617b      	str	r3, [r7, #20]
 8004748:	e00a      	b.n	8004760 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800474a:	f3af 8000 	nop.w
 800474e:	4601      	mov	r1, r0
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	1c5a      	adds	r2, r3, #1
 8004754:	60ba      	str	r2, [r7, #8]
 8004756:	b2ca      	uxtb	r2, r1
 8004758:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800475a:	697b      	ldr	r3, [r7, #20]
 800475c:	3301      	adds	r3, #1
 800475e:	617b      	str	r3, [r7, #20]
 8004760:	697a      	ldr	r2, [r7, #20]
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	429a      	cmp	r2, r3
 8004766:	dbf0      	blt.n	800474a <_read+0x12>
	}

return len;
 8004768:	687b      	ldr	r3, [r7, #4]
}
 800476a:	4618      	mov	r0, r3
 800476c:	3718      	adds	r7, #24
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}

08004772 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b086      	sub	sp, #24
 8004776:	af00      	add	r7, sp, #0
 8004778:	60f8      	str	r0, [r7, #12]
 800477a:	60b9      	str	r1, [r7, #8]
 800477c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800477e:	2300      	movs	r3, #0
 8004780:	617b      	str	r3, [r7, #20]
 8004782:	e009      	b.n	8004798 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	1c5a      	adds	r2, r3, #1
 8004788:	60ba      	str	r2, [r7, #8]
 800478a:	781b      	ldrb	r3, [r3, #0]
 800478c:	4618      	mov	r0, r3
 800478e:	f7ff faad 	bl	8003cec <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004792:	697b      	ldr	r3, [r7, #20]
 8004794:	3301      	adds	r3, #1
 8004796:	617b      	str	r3, [r7, #20]
 8004798:	697a      	ldr	r2, [r7, #20]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	429a      	cmp	r2, r3
 800479e:	dbf1      	blt.n	8004784 <_write+0x12>
	}
	return len;
 80047a0:	687b      	ldr	r3, [r7, #4]
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3718      	adds	r7, #24
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}

080047aa <_close>:

int _close(int file)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b083      	sub	sp, #12
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	6078      	str	r0, [r7, #4]
	return -1;
 80047b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	370c      	adds	r7, #12
 80047ba:	46bd      	mov	sp, r7
 80047bc:	bc80      	pop	{r7}
 80047be:	4770      	bx	lr

080047c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b083      	sub	sp, #12
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80047d0:	605a      	str	r2, [r3, #4]
	return 0;
 80047d2:	2300      	movs	r3, #0
}
 80047d4:	4618      	mov	r0, r3
 80047d6:	370c      	adds	r7, #12
 80047d8:	46bd      	mov	sp, r7
 80047da:	bc80      	pop	{r7}
 80047dc:	4770      	bx	lr

080047de <_isatty>:

int _isatty(int file)
{
 80047de:	b480      	push	{r7}
 80047e0:	b083      	sub	sp, #12
 80047e2:	af00      	add	r7, sp, #0
 80047e4:	6078      	str	r0, [r7, #4]
	return 1;
 80047e6:	2301      	movs	r3, #1
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr

080047f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80047f2:	b480      	push	{r7}
 80047f4:	b085      	sub	sp, #20
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	607a      	str	r2, [r7, #4]
	return 0;
 80047fe:	2300      	movs	r3, #0
}
 8004800:	4618      	mov	r0, r3
 8004802:	3714      	adds	r7, #20
 8004804:	46bd      	mov	sp, r7
 8004806:	bc80      	pop	{r7}
 8004808:	4770      	bx	lr
	...

0800480c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b086      	sub	sp, #24
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004814:	4a14      	ldr	r2, [pc, #80]	; (8004868 <_sbrk+0x5c>)
 8004816:	4b15      	ldr	r3, [pc, #84]	; (800486c <_sbrk+0x60>)
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004820:	4b13      	ldr	r3, [pc, #76]	; (8004870 <_sbrk+0x64>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d102      	bne.n	800482e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004828:	4b11      	ldr	r3, [pc, #68]	; (8004870 <_sbrk+0x64>)
 800482a:	4a12      	ldr	r2, [pc, #72]	; (8004874 <_sbrk+0x68>)
 800482c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800482e:	4b10      	ldr	r3, [pc, #64]	; (8004870 <_sbrk+0x64>)
 8004830:	681a      	ldr	r2, [r3, #0]
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	4413      	add	r3, r2
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	429a      	cmp	r2, r3
 800483a:	d207      	bcs.n	800484c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800483c:	f003 fb3c 	bl	8007eb8 <__errno>
 8004840:	4603      	mov	r3, r0
 8004842:	220c      	movs	r2, #12
 8004844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004846:	f04f 33ff 	mov.w	r3, #4294967295
 800484a:	e009      	b.n	8004860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800484c:	4b08      	ldr	r3, [pc, #32]	; (8004870 <_sbrk+0x64>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004852:	4b07      	ldr	r3, [pc, #28]	; (8004870 <_sbrk+0x64>)
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	4413      	add	r3, r2
 800485a:	4a05      	ldr	r2, [pc, #20]	; (8004870 <_sbrk+0x64>)
 800485c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800485e:	68fb      	ldr	r3, [r7, #12]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3718      	adds	r7, #24
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}
 8004868:	20005000 	.word	0x20005000
 800486c:	00000400 	.word	0x00000400
 8004870:	20000344 	.word	0x20000344
 8004874:	200004c0 	.word	0x200004c0

08004878 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800487c:	bf00      	nop
 800487e:	46bd      	mov	sp, r7
 8004880:	bc80      	pop	{r7}
 8004882:	4770      	bx	lr

08004884 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b096      	sub	sp, #88	; 0x58
 8004888:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800488a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800488e:	2200      	movs	r2, #0
 8004890:	601a      	str	r2, [r3, #0]
 8004892:	605a      	str	r2, [r3, #4]
 8004894:	609a      	str	r2, [r3, #8]
 8004896:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004898:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800489c:	2200      	movs	r2, #0
 800489e:	601a      	str	r2, [r3, #0]
 80048a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80048a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80048a6:	2200      	movs	r2, #0
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	605a      	str	r2, [r3, #4]
 80048ac:	609a      	str	r2, [r3, #8]
 80048ae:	60da      	str	r2, [r3, #12]
 80048b0:	611a      	str	r2, [r3, #16]
 80048b2:	615a      	str	r2, [r3, #20]
 80048b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80048b6:	1d3b      	adds	r3, r7, #4
 80048b8:	2220      	movs	r2, #32
 80048ba:	2100      	movs	r1, #0
 80048bc:	4618      	mov	r0, r3
 80048be:	f003 fb43 	bl	8007f48 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80048c2:	4b3e      	ldr	r3, [pc, #248]	; (80049bc <MX_TIM1_Init+0x138>)
 80048c4:	4a3e      	ldr	r2, [pc, #248]	; (80049c0 <MX_TIM1_Init+0x13c>)
 80048c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2-1;
 80048c8:	4b3c      	ldr	r3, [pc, #240]	; (80049bc <MX_TIM1_Init+0x138>)
 80048ca:	2201      	movs	r2, #1
 80048cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80048ce:	4b3b      	ldr	r3, [pc, #236]	; (80049bc <MX_TIM1_Init+0x138>)
 80048d0:	2200      	movs	r2, #0
 80048d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3600-1;
 80048d4:	4b39      	ldr	r3, [pc, #228]	; (80049bc <MX_TIM1_Init+0x138>)
 80048d6:	f640 620f 	movw	r2, #3599	; 0xe0f
 80048da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80048dc:	4b37      	ldr	r3, [pc, #220]	; (80049bc <MX_TIM1_Init+0x138>)
 80048de:	2200      	movs	r2, #0
 80048e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80048e2:	4b36      	ldr	r3, [pc, #216]	; (80049bc <MX_TIM1_Init+0x138>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80048e8:	4b34      	ldr	r3, [pc, #208]	; (80049bc <MX_TIM1_Init+0x138>)
 80048ea:	2200      	movs	r2, #0
 80048ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80048ee:	4833      	ldr	r0, [pc, #204]	; (80049bc <MX_TIM1_Init+0x138>)
 80048f0:	f001 fd80 	bl	80063f4 <HAL_TIM_Base_Init>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80048fa:	f7ff fafb 	bl	8003ef4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80048fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004902:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004904:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004908:	4619      	mov	r1, r3
 800490a:	482c      	ldr	r0, [pc, #176]	; (80049bc <MX_TIM1_Init+0x138>)
 800490c:	f002 f94c 	bl	8006ba8 <HAL_TIM_ConfigClockSource>
 8004910:	4603      	mov	r3, r0
 8004912:	2b00      	cmp	r3, #0
 8004914:	d001      	beq.n	800491a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004916:	f7ff faed 	bl	8003ef4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800491a:	4828      	ldr	r0, [pc, #160]	; (80049bc <MX_TIM1_Init+0x138>)
 800491c:	f001 fe84 	bl	8006628 <HAL_TIM_PWM_Init>
 8004920:	4603      	mov	r3, r0
 8004922:	2b00      	cmp	r3, #0
 8004924:	d001      	beq.n	800492a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004926:	f7ff fae5 	bl	8003ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800492a:	2300      	movs	r3, #0
 800492c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800492e:	2300      	movs	r3, #0
 8004930:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004932:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004936:	4619      	mov	r1, r3
 8004938:	4820      	ldr	r0, [pc, #128]	; (80049bc <MX_TIM1_Init+0x138>)
 800493a:	f002 fcc1 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d001      	beq.n	8004948 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004944:	f7ff fad6 	bl	8003ef4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004948:	2360      	movs	r3, #96	; 0x60
 800494a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 800494c:	2300      	movs	r3, #0
 800494e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004950:	2300      	movs	r3, #0
 8004952:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004954:	2300      	movs	r3, #0
 8004956:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004958:	2300      	movs	r3, #0
 800495a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800495c:	2300      	movs	r3, #0
 800495e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004960:	2300      	movs	r3, #0
 8004962:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004968:	2200      	movs	r2, #0
 800496a:	4619      	mov	r1, r3
 800496c:	4813      	ldr	r0, [pc, #76]	; (80049bc <MX_TIM1_Init+0x138>)
 800496e:	f002 f85d 	bl	8006a2c <HAL_TIM_PWM_ConfigChannel>
 8004972:	4603      	mov	r3, r0
 8004974:	2b00      	cmp	r3, #0
 8004976:	d001      	beq.n	800497c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004978:	f7ff fabc 	bl	8003ef4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800497c:	2300      	movs	r3, #0
 800497e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004980:	2300      	movs	r3, #0
 8004982:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004988:	2300      	movs	r3, #0
 800498a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800498c:	2300      	movs	r3, #0
 800498e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004990:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004994:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004996:	2300      	movs	r3, #0
 8004998:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800499a:	1d3b      	adds	r3, r7, #4
 800499c:	4619      	mov	r1, r3
 800499e:	4807      	ldr	r0, [pc, #28]	; (80049bc <MX_TIM1_Init+0x138>)
 80049a0:	f002 fcec 	bl	800737c <HAL_TIMEx_ConfigBreakDeadTime>
 80049a4:	4603      	mov	r3, r0
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d001      	beq.n	80049ae <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80049aa:	f7ff faa3 	bl	8003ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80049ae:	4803      	ldr	r0, [pc, #12]	; (80049bc <MX_TIM1_Init+0x138>)
 80049b0:	f000 f8ee 	bl	8004b90 <HAL_TIM_MspPostInit>

}
 80049b4:	bf00      	nop
 80049b6:	3758      	adds	r7, #88	; 0x58
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}
 80049bc:	20000348 	.word	0x20000348
 80049c0:	40012c00 	.word	0x40012c00

080049c4 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049ca:	f107 0308 	add.w	r3, r7, #8
 80049ce:	2200      	movs	r2, #0
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	605a      	str	r2, [r3, #4]
 80049d4:	609a      	str	r2, [r3, #8]
 80049d6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049d8:	463b      	mov	r3, r7
 80049da:	2200      	movs	r2, #0
 80049dc:	601a      	str	r2, [r3, #0]
 80049de:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80049e0:	4b1d      	ldr	r3, [pc, #116]	; (8004a58 <MX_TIM2_Init+0x94>)
 80049e2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80049e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 80049e8:	4b1b      	ldr	r3, [pc, #108]	; (8004a58 <MX_TIM2_Init+0x94>)
 80049ea:	2247      	movs	r2, #71	; 0x47
 80049ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049ee:	4b1a      	ldr	r3, [pc, #104]	; (8004a58 <MX_TIM2_Init+0x94>)
 80049f0:	2200      	movs	r2, #0
 80049f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80049f4:	4b18      	ldr	r3, [pc, #96]	; (8004a58 <MX_TIM2_Init+0x94>)
 80049f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80049fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80049fc:	4b16      	ldr	r3, [pc, #88]	; (8004a58 <MX_TIM2_Init+0x94>)
 80049fe:	2200      	movs	r2, #0
 8004a00:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a02:	4b15      	ldr	r3, [pc, #84]	; (8004a58 <MX_TIM2_Init+0x94>)
 8004a04:	2200      	movs	r2, #0
 8004a06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004a08:	4813      	ldr	r0, [pc, #76]	; (8004a58 <MX_TIM2_Init+0x94>)
 8004a0a:	f001 fcf3 	bl	80063f4 <HAL_TIM_Base_Init>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004a14:	f7ff fa6e 	bl	8003ef4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004a1e:	f107 0308 	add.w	r3, r7, #8
 8004a22:	4619      	mov	r1, r3
 8004a24:	480c      	ldr	r0, [pc, #48]	; (8004a58 <MX_TIM2_Init+0x94>)
 8004a26:	f002 f8bf 	bl	8006ba8 <HAL_TIM_ConfigClockSource>
 8004a2a:	4603      	mov	r3, r0
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d001      	beq.n	8004a34 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004a30:	f7ff fa60 	bl	8003ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a34:	2300      	movs	r3, #0
 8004a36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a38:	2300      	movs	r3, #0
 8004a3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004a3c:	463b      	mov	r3, r7
 8004a3e:	4619      	mov	r1, r3
 8004a40:	4805      	ldr	r0, [pc, #20]	; (8004a58 <MX_TIM2_Init+0x94>)
 8004a42:	f002 fc3d 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004a46:	4603      	mov	r3, r0
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d001      	beq.n	8004a50 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004a4c:	f7ff fa52 	bl	8003ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004a50:	bf00      	nop
 8004a52:	3718      	adds	r7, #24
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	20000390 	.word	0x20000390

08004a5c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004a5c:	b580      	push	{r7, lr}
 8004a5e:	b086      	sub	sp, #24
 8004a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004a62:	f107 0308 	add.w	r3, r7, #8
 8004a66:	2200      	movs	r2, #0
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	605a      	str	r2, [r3, #4]
 8004a6c:	609a      	str	r2, [r3, #8]
 8004a6e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a70:	463b      	mov	r3, r7
 8004a72:	2200      	movs	r2, #0
 8004a74:	601a      	str	r2, [r3, #0]
 8004a76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004a78:	4b1d      	ldr	r3, [pc, #116]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004a7a:	4a1e      	ldr	r2, [pc, #120]	; (8004af4 <MX_TIM4_Init+0x98>)
 8004a7c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200-1;
 8004a7e:	4b1c      	ldr	r3, [pc, #112]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004a80:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8004a84:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a86:	4b1a      	ldr	r3, [pc, #104]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004a88:	2200      	movs	r2, #0
 8004a8a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000-1;
 8004a8c:	4b18      	ldr	r3, [pc, #96]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004a8e:	f242 720f 	movw	r2, #9999	; 0x270f
 8004a92:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a94:	4b16      	ldr	r3, [pc, #88]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004a9a:	4b15      	ldr	r3, [pc, #84]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004a9c:	2280      	movs	r2, #128	; 0x80
 8004a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004aa0:	4813      	ldr	r0, [pc, #76]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004aa2:	f001 fca7 	bl	80063f4 <HAL_TIM_Base_Init>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d001      	beq.n	8004ab0 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8004aac:	f7ff fa22 	bl	8003ef4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004ab4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8004ab6:	f107 0308 	add.w	r3, r7, #8
 8004aba:	4619      	mov	r1, r3
 8004abc:	480c      	ldr	r0, [pc, #48]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004abe:	f002 f873 	bl	8006ba8 <HAL_TIM_ConfigClockSource>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8004ac8:	f7ff fa14 	bl	8003ef4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004acc:	2300      	movs	r3, #0
 8004ace:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004ad4:	463b      	mov	r3, r7
 8004ad6:	4619      	mov	r1, r3
 8004ad8:	4805      	ldr	r0, [pc, #20]	; (8004af0 <MX_TIM4_Init+0x94>)
 8004ada:	f002 fbf1 	bl	80072c0 <HAL_TIMEx_MasterConfigSynchronization>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d001      	beq.n	8004ae8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004ae4:	f7ff fa06 	bl	8003ef4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004ae8:	bf00      	nop
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	200003d8 	.word	0x200003d8
 8004af4:	40000800 	.word	0x40000800

08004af8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b086      	sub	sp, #24
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a1f      	ldr	r2, [pc, #124]	; (8004b84 <HAL_TIM_Base_MspInit+0x8c>)
 8004b06:	4293      	cmp	r3, r2
 8004b08:	d10c      	bne.n	8004b24 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b0a:	4b1f      	ldr	r3, [pc, #124]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b0c:	699b      	ldr	r3, [r3, #24]
 8004b0e:	4a1e      	ldr	r2, [pc, #120]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b10:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004b14:	6193      	str	r3, [r2, #24]
 8004b16:	4b1c      	ldr	r3, [pc, #112]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b1e:	617b      	str	r3, [r7, #20]
 8004b20:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004b22:	e02a      	b.n	8004b7a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM2)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b2c:	d10c      	bne.n	8004b48 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b2e:	4b16      	ldr	r3, [pc, #88]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b30:	69db      	ldr	r3, [r3, #28]
 8004b32:	4a15      	ldr	r2, [pc, #84]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b34:	f043 0301 	orr.w	r3, r3, #1
 8004b38:	61d3      	str	r3, [r2, #28]
 8004b3a:	4b13      	ldr	r3, [pc, #76]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b3c:	69db      	ldr	r3, [r3, #28]
 8004b3e:	f003 0301 	and.w	r3, r3, #1
 8004b42:	613b      	str	r3, [r7, #16]
 8004b44:	693b      	ldr	r3, [r7, #16]
}
 8004b46:	e018      	b.n	8004b7a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM4)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a0f      	ldr	r2, [pc, #60]	; (8004b8c <HAL_TIM_Base_MspInit+0x94>)
 8004b4e:	4293      	cmp	r3, r2
 8004b50:	d113      	bne.n	8004b7a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004b52:	4b0d      	ldr	r3, [pc, #52]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	4a0c      	ldr	r2, [pc, #48]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b58:	f043 0304 	orr.w	r3, r3, #4
 8004b5c:	61d3      	str	r3, [r2, #28]
 8004b5e:	4b0a      	ldr	r3, [pc, #40]	; (8004b88 <HAL_TIM_Base_MspInit+0x90>)
 8004b60:	69db      	ldr	r3, [r3, #28]
 8004b62:	f003 0304 	and.w	r3, r3, #4
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 4, 0);
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	2104      	movs	r1, #4
 8004b6e:	201e      	movs	r0, #30
 8004b70:	f000 faa5 	bl	80050be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004b74:	201e      	movs	r0, #30
 8004b76:	f000 fabe 	bl	80050f6 <HAL_NVIC_EnableIRQ>
}
 8004b7a:	bf00      	nop
 8004b7c:	3718      	adds	r7, #24
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}
 8004b82:	bf00      	nop
 8004b84:	40012c00 	.word	0x40012c00
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	40000800 	.word	0x40000800

08004b90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b088      	sub	sp, #32
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b98:	f107 0310 	add.w	r3, r7, #16
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	609a      	str	r2, [r3, #8]
 8004ba4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a10      	ldr	r2, [pc, #64]	; (8004bec <HAL_TIM_MspPostInit+0x5c>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d118      	bne.n	8004be2 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb0:	4b0f      	ldr	r3, [pc, #60]	; (8004bf0 <HAL_TIM_MspPostInit+0x60>)
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	4a0e      	ldr	r2, [pc, #56]	; (8004bf0 <HAL_TIM_MspPostInit+0x60>)
 8004bb6:	f043 0304 	orr.w	r3, r3, #4
 8004bba:	6193      	str	r3, [r2, #24]
 8004bbc:	4b0c      	ldr	r3, [pc, #48]	; (8004bf0 <HAL_TIM_MspPostInit+0x60>)
 8004bbe:	699b      	ldr	r3, [r3, #24]
 8004bc0:	f003 0304 	and.w	r3, r3, #4
 8004bc4:	60fb      	str	r3, [r7, #12]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004bc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004bcc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bce:	2302      	movs	r3, #2
 8004bd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bd2:	2302      	movs	r3, #2
 8004bd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bd6:	f107 0310 	add.w	r3, r7, #16
 8004bda:	4619      	mov	r1, r3
 8004bdc:	4805      	ldr	r0, [pc, #20]	; (8004bf4 <HAL_TIM_MspPostInit+0x64>)
 8004bde:	f000 fb55 	bl	800528c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004be2:	bf00      	nop
 8004be4:	3720      	adds	r7, #32
 8004be6:	46bd      	mov	sp, r7
 8004be8:	bd80      	pop	{r7, pc}
 8004bea:	bf00      	nop
 8004bec:	40012c00 	.word	0x40012c00
 8004bf0:	40021000 	.word	0x40021000
 8004bf4:	40010800 	.word	0x40010800

08004bf8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004bfc:	4b11      	ldr	r3, [pc, #68]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004bfe:	4a12      	ldr	r2, [pc, #72]	; (8004c48 <MX_USART1_UART_Init+0x50>)
 8004c00:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004c02:	4b10      	ldr	r3, [pc, #64]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004c08:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004c0a:	4b0e      	ldr	r3, [pc, #56]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c0c:	2200      	movs	r2, #0
 8004c0e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004c10:	4b0c      	ldr	r3, [pc, #48]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c12:	2200      	movs	r2, #0
 8004c14:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004c16:	4b0b      	ldr	r3, [pc, #44]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004c1c:	4b09      	ldr	r3, [pc, #36]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c1e:	220c      	movs	r2, #12
 8004c20:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c22:	4b08      	ldr	r3, [pc, #32]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c28:	4b06      	ldr	r3, [pc, #24]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004c2e:	4805      	ldr	r0, [pc, #20]	; (8004c44 <MX_USART1_UART_Init+0x4c>)
 8004c30:	f002 fc07 	bl	8007442 <HAL_UART_Init>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d001      	beq.n	8004c3e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004c3a:	f7ff f95b 	bl	8003ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004c3e:	bf00      	nop
 8004c40:	bd80      	pop	{r7, pc}
 8004c42:	bf00      	nop
 8004c44:	20000424 	.word	0x20000424
 8004c48:	40013800 	.word	0x40013800

08004c4c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004c50:	4b11      	ldr	r3, [pc, #68]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c52:	4a12      	ldr	r2, [pc, #72]	; (8004c9c <MX_USART2_UART_Init+0x50>)
 8004c54:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004c56:	4b10      	ldr	r3, [pc, #64]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c58:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004c5c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004c5e:	4b0e      	ldr	r3, [pc, #56]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004c64:	4b0c      	ldr	r3, [pc, #48]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004c6a:	4b0b      	ldr	r3, [pc, #44]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004c70:	4b09      	ldr	r3, [pc, #36]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c72:	220c      	movs	r2, #12
 8004c74:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c76:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c78:	2200      	movs	r2, #0
 8004c7a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c7c:	4b06      	ldr	r3, [pc, #24]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c7e:	2200      	movs	r2, #0
 8004c80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004c82:	4805      	ldr	r0, [pc, #20]	; (8004c98 <MX_USART2_UART_Init+0x4c>)
 8004c84:	f002 fbdd 	bl	8007442 <HAL_UART_Init>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d001      	beq.n	8004c92 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004c8e:	f7ff f931 	bl	8003ef4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004c92:	bf00      	nop
 8004c94:	bd80      	pop	{r7, pc}
 8004c96:	bf00      	nop
 8004c98:	20000468 	.word	0x20000468
 8004c9c:	40004400 	.word	0x40004400

08004ca0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b08a      	sub	sp, #40	; 0x28
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ca8:	f107 0318 	add.w	r3, r7, #24
 8004cac:	2200      	movs	r2, #0
 8004cae:	601a      	str	r2, [r3, #0]
 8004cb0:	605a      	str	r2, [r3, #4]
 8004cb2:	609a      	str	r2, [r3, #8]
 8004cb4:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a3b      	ldr	r2, [pc, #236]	; (8004da8 <HAL_UART_MspInit+0x108>)
 8004cbc:	4293      	cmp	r3, r2
 8004cbe:	d132      	bne.n	8004d26 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004cc0:	4b3a      	ldr	r3, [pc, #232]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004cc2:	699b      	ldr	r3, [r3, #24]
 8004cc4:	4a39      	ldr	r2, [pc, #228]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004cc6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cca:	6193      	str	r3, [r2, #24]
 8004ccc:	4b37      	ldr	r3, [pc, #220]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004cce:	699b      	ldr	r3, [r3, #24]
 8004cd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cd4:	617b      	str	r3, [r7, #20]
 8004cd6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004cd8:	4b34      	ldr	r3, [pc, #208]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004cda:	699b      	ldr	r3, [r3, #24]
 8004cdc:	4a33      	ldr	r2, [pc, #204]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004cde:	f043 0304 	orr.w	r3, r3, #4
 8004ce2:	6193      	str	r3, [r2, #24]
 8004ce4:	4b31      	ldr	r3, [pc, #196]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	f003 0304 	and.w	r3, r3, #4
 8004cec:	613b      	str	r3, [r7, #16]
 8004cee:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004cf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cf4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cfe:	f107 0318 	add.w	r3, r7, #24
 8004d02:	4619      	mov	r1, r3
 8004d04:	482a      	ldr	r0, [pc, #168]	; (8004db0 <HAL_UART_MspInit+0x110>)
 8004d06:	f000 fac1 	bl	800528c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004d0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004d0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d10:	2300      	movs	r3, #0
 8004d12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d14:	2300      	movs	r3, #0
 8004d16:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d18:	f107 0318 	add.w	r3, r7, #24
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	4824      	ldr	r0, [pc, #144]	; (8004db0 <HAL_UART_MspInit+0x110>)
 8004d20:	f000 fab4 	bl	800528c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004d24:	e03c      	b.n	8004da0 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a22      	ldr	r2, [pc, #136]	; (8004db4 <HAL_UART_MspInit+0x114>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d137      	bne.n	8004da0 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004d30:	4b1e      	ldr	r3, [pc, #120]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004d32:	69db      	ldr	r3, [r3, #28]
 8004d34:	4a1d      	ldr	r2, [pc, #116]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004d36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004d3a:	61d3      	str	r3, [r2, #28]
 8004d3c:	4b1b      	ldr	r3, [pc, #108]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004d3e:	69db      	ldr	r3, [r3, #28]
 8004d40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d48:	4b18      	ldr	r3, [pc, #96]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004d4a:	699b      	ldr	r3, [r3, #24]
 8004d4c:	4a17      	ldr	r2, [pc, #92]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004d4e:	f043 0304 	orr.w	r3, r3, #4
 8004d52:	6193      	str	r3, [r2, #24]
 8004d54:	4b15      	ldr	r3, [pc, #84]	; (8004dac <HAL_UART_MspInit+0x10c>)
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	f003 0304 	and.w	r3, r3, #4
 8004d5c:	60bb      	str	r3, [r7, #8]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004d60:	2304      	movs	r3, #4
 8004d62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d64:	2302      	movs	r3, #2
 8004d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d6c:	f107 0318 	add.w	r3, r7, #24
 8004d70:	4619      	mov	r1, r3
 8004d72:	480f      	ldr	r0, [pc, #60]	; (8004db0 <HAL_UART_MspInit+0x110>)
 8004d74:	f000 fa8a 	bl	800528c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004d78:	2308      	movs	r3, #8
 8004d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d80:	2300      	movs	r3, #0
 8004d82:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d84:	f107 0318 	add.w	r3, r7, #24
 8004d88:	4619      	mov	r1, r3
 8004d8a:	4809      	ldr	r0, [pc, #36]	; (8004db0 <HAL_UART_MspInit+0x110>)
 8004d8c:	f000 fa7e 	bl	800528c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004d90:	2200      	movs	r2, #0
 8004d92:	2102      	movs	r1, #2
 8004d94:	2026      	movs	r0, #38	; 0x26
 8004d96:	f000 f992 	bl	80050be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004d9a:	2026      	movs	r0, #38	; 0x26
 8004d9c:	f000 f9ab 	bl	80050f6 <HAL_NVIC_EnableIRQ>
}
 8004da0:	bf00      	nop
 8004da2:	3728      	adds	r7, #40	; 0x28
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	40013800 	.word	0x40013800
 8004dac:	40021000 	.word	0x40021000
 8004db0:	40010800 	.word	0x40010800
 8004db4:	40004400 	.word	0x40004400

08004db8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004db8:	480c      	ldr	r0, [pc, #48]	; (8004dec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004dba:	490d      	ldr	r1, [pc, #52]	; (8004df0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004dbc:	4a0d      	ldr	r2, [pc, #52]	; (8004df4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004dbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004dc0:	e002      	b.n	8004dc8 <LoopCopyDataInit>

08004dc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004dc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004dc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dc6:	3304      	adds	r3, #4

08004dc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004dc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004dcc:	d3f9      	bcc.n	8004dc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004dce:	4a0a      	ldr	r2, [pc, #40]	; (8004df8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004dd0:	4c0a      	ldr	r4, [pc, #40]	; (8004dfc <LoopFillZerobss+0x22>)
  movs r3, #0
 8004dd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004dd4:	e001      	b.n	8004dda <LoopFillZerobss>

08004dd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dd8:	3204      	adds	r2, #4

08004dda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ddc:	d3fb      	bcc.n	8004dd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004dde:	f7ff fd4b 	bl	8004878 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004de2:	f003 f86f 	bl	8007ec4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004de6:	f7fe fc0b 	bl	8003600 <main>
  bx lr
 8004dea:	4770      	bx	lr
  ldr r0, =_sdata
 8004dec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004df0:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8004df4:	0800f9bc 	.word	0x0800f9bc
  ldr r2, =_sbss
 8004df8:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8004dfc:	200004c0 	.word	0x200004c0

08004e00 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004e00:	e7fe      	b.n	8004e00 <ADC1_2_IRQHandler>
	...

08004e04 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e08:	4b08      	ldr	r3, [pc, #32]	; (8004e2c <HAL_Init+0x28>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a07      	ldr	r2, [pc, #28]	; (8004e2c <HAL_Init+0x28>)
 8004e0e:	f043 0310 	orr.w	r3, r3, #16
 8004e12:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e14:	2003      	movs	r0, #3
 8004e16:	f000 f947 	bl	80050a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e1a:	2000      	movs	r0, #0
 8004e1c:	f000 f808 	bl	8004e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e20:	f7ff fbdc 	bl	80045dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	40022000 	.word	0x40022000

08004e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e38:	4b12      	ldr	r3, [pc, #72]	; (8004e84 <HAL_InitTick+0x54>)
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	4b12      	ldr	r3, [pc, #72]	; (8004e88 <HAL_InitTick+0x58>)
 8004e3e:	781b      	ldrb	r3, [r3, #0]
 8004e40:	4619      	mov	r1, r3
 8004e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e4e:	4618      	mov	r0, r3
 8004e50:	f000 f95f 	bl	8005112 <HAL_SYSTICK_Config>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e00e      	b.n	8004e7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2b0f      	cmp	r3, #15
 8004e62:	d80a      	bhi.n	8004e7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e64:	2200      	movs	r2, #0
 8004e66:	6879      	ldr	r1, [r7, #4]
 8004e68:	f04f 30ff 	mov.w	r0, #4294967295
 8004e6c:	f000 f927 	bl	80050be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e70:	4a06      	ldr	r2, [pc, #24]	; (8004e8c <HAL_InitTick+0x5c>)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e76:	2300      	movs	r3, #0
 8004e78:	e000      	b.n	8004e7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e7a:	2301      	movs	r3, #1
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3708      	adds	r7, #8
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	2000000c 	.word	0x2000000c
 8004e88:	20000014 	.word	0x20000014
 8004e8c:	20000010 	.word	0x20000010

08004e90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004e90:	b480      	push	{r7}
 8004e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004e94:	4b05      	ldr	r3, [pc, #20]	; (8004eac <HAL_IncTick+0x1c>)
 8004e96:	781b      	ldrb	r3, [r3, #0]
 8004e98:	461a      	mov	r2, r3
 8004e9a:	4b05      	ldr	r3, [pc, #20]	; (8004eb0 <HAL_IncTick+0x20>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4413      	add	r3, r2
 8004ea0:	4a03      	ldr	r2, [pc, #12]	; (8004eb0 <HAL_IncTick+0x20>)
 8004ea2:	6013      	str	r3, [r2, #0]
}
 8004ea4:	bf00      	nop
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bc80      	pop	{r7}
 8004eaa:	4770      	bx	lr
 8004eac:	20000014 	.word	0x20000014
 8004eb0:	200004ac 	.word	0x200004ac

08004eb4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8004eb8:	4b02      	ldr	r3, [pc, #8]	; (8004ec4 <HAL_GetTick+0x10>)
 8004eba:	681b      	ldr	r3, [r3, #0]
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bc80      	pop	{r7}
 8004ec2:	4770      	bx	lr
 8004ec4:	200004ac 	.word	0x200004ac

08004ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ed0:	f7ff fff0 	bl	8004eb4 <HAL_GetTick>
 8004ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee0:	d005      	beq.n	8004eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004ee2:	4b0a      	ldr	r3, [pc, #40]	; (8004f0c <HAL_Delay+0x44>)
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	461a      	mov	r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	4413      	add	r3, r2
 8004eec:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004eee:	bf00      	nop
 8004ef0:	f7ff ffe0 	bl	8004eb4 <HAL_GetTick>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	1ad3      	subs	r3, r2, r3
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d8f7      	bhi.n	8004ef0 <HAL_Delay+0x28>
  {
  }
}
 8004f00:	bf00      	nop
 8004f02:	bf00      	nop
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}
 8004f0a:	bf00      	nop
 8004f0c:	20000014 	.word	0x20000014

08004f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b085      	sub	sp, #20
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	f003 0307 	and.w	r3, r3, #7
 8004f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f20:	4b0c      	ldr	r3, [pc, #48]	; (8004f54 <__NVIC_SetPriorityGrouping+0x44>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f26:	68ba      	ldr	r2, [r7, #8]
 8004f28:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004f38:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004f3c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004f42:	4a04      	ldr	r2, [pc, #16]	; (8004f54 <__NVIC_SetPriorityGrouping+0x44>)
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	60d3      	str	r3, [r2, #12]
}
 8004f48:	bf00      	nop
 8004f4a:	3714      	adds	r7, #20
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	bc80      	pop	{r7}
 8004f50:	4770      	bx	lr
 8004f52:	bf00      	nop
 8004f54:	e000ed00 	.word	0xe000ed00

08004f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004f5c:	4b04      	ldr	r3, [pc, #16]	; (8004f70 <__NVIC_GetPriorityGrouping+0x18>)
 8004f5e:	68db      	ldr	r3, [r3, #12]
 8004f60:	0a1b      	lsrs	r3, r3, #8
 8004f62:	f003 0307 	and.w	r3, r3, #7
}
 8004f66:	4618      	mov	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bc80      	pop	{r7}
 8004f6c:	4770      	bx	lr
 8004f6e:	bf00      	nop
 8004f70:	e000ed00 	.word	0xe000ed00

08004f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f74:	b480      	push	{r7}
 8004f76:	b083      	sub	sp, #12
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	db0b      	blt.n	8004f9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004f86:	79fb      	ldrb	r3, [r7, #7]
 8004f88:	f003 021f 	and.w	r2, r3, #31
 8004f8c:	4906      	ldr	r1, [pc, #24]	; (8004fa8 <__NVIC_EnableIRQ+0x34>)
 8004f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f92:	095b      	lsrs	r3, r3, #5
 8004f94:	2001      	movs	r0, #1
 8004f96:	fa00 f202 	lsl.w	r2, r0, r2
 8004f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004f9e:	bf00      	nop
 8004fa0:	370c      	adds	r7, #12
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bc80      	pop	{r7}
 8004fa6:	4770      	bx	lr
 8004fa8:	e000e100 	.word	0xe000e100

08004fac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	6039      	str	r1, [r7, #0]
 8004fb6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fb8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	db0a      	blt.n	8004fd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	b2da      	uxtb	r2, r3
 8004fc4:	490c      	ldr	r1, [pc, #48]	; (8004ff8 <__NVIC_SetPriority+0x4c>)
 8004fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fca:	0112      	lsls	r2, r2, #4
 8004fcc:	b2d2      	uxtb	r2, r2
 8004fce:	440b      	add	r3, r1
 8004fd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004fd4:	e00a      	b.n	8004fec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	b2da      	uxtb	r2, r3
 8004fda:	4908      	ldr	r1, [pc, #32]	; (8004ffc <__NVIC_SetPriority+0x50>)
 8004fdc:	79fb      	ldrb	r3, [r7, #7]
 8004fde:	f003 030f 	and.w	r3, r3, #15
 8004fe2:	3b04      	subs	r3, #4
 8004fe4:	0112      	lsls	r2, r2, #4
 8004fe6:	b2d2      	uxtb	r2, r2
 8004fe8:	440b      	add	r3, r1
 8004fea:	761a      	strb	r2, [r3, #24]
}
 8004fec:	bf00      	nop
 8004fee:	370c      	adds	r7, #12
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bc80      	pop	{r7}
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	e000e100 	.word	0xe000e100
 8004ffc:	e000ed00 	.word	0xe000ed00

08005000 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005000:	b480      	push	{r7}
 8005002:	b089      	sub	sp, #36	; 0x24
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	f003 0307 	and.w	r3, r3, #7
 8005012:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	f1c3 0307 	rsb	r3, r3, #7
 800501a:	2b04      	cmp	r3, #4
 800501c:	bf28      	it	cs
 800501e:	2304      	movcs	r3, #4
 8005020:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005022:	69fb      	ldr	r3, [r7, #28]
 8005024:	3304      	adds	r3, #4
 8005026:	2b06      	cmp	r3, #6
 8005028:	d902      	bls.n	8005030 <NVIC_EncodePriority+0x30>
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	3b03      	subs	r3, #3
 800502e:	e000      	b.n	8005032 <NVIC_EncodePriority+0x32>
 8005030:	2300      	movs	r3, #0
 8005032:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005034:	f04f 32ff 	mov.w	r2, #4294967295
 8005038:	69bb      	ldr	r3, [r7, #24]
 800503a:	fa02 f303 	lsl.w	r3, r2, r3
 800503e:	43da      	mvns	r2, r3
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	401a      	ands	r2, r3
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005048:	f04f 31ff 	mov.w	r1, #4294967295
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	fa01 f303 	lsl.w	r3, r1, r3
 8005052:	43d9      	mvns	r1, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005058:	4313      	orrs	r3, r2
         );
}
 800505a:	4618      	mov	r0, r3
 800505c:	3724      	adds	r7, #36	; 0x24
 800505e:	46bd      	mov	sp, r7
 8005060:	bc80      	pop	{r7}
 8005062:	4770      	bx	lr

08005064 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b082      	sub	sp, #8
 8005068:	af00      	add	r7, sp, #0
 800506a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	3b01      	subs	r3, #1
 8005070:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005074:	d301      	bcc.n	800507a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005076:	2301      	movs	r3, #1
 8005078:	e00f      	b.n	800509a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800507a:	4a0a      	ldr	r2, [pc, #40]	; (80050a4 <SysTick_Config+0x40>)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	3b01      	subs	r3, #1
 8005080:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005082:	210f      	movs	r1, #15
 8005084:	f04f 30ff 	mov.w	r0, #4294967295
 8005088:	f7ff ff90 	bl	8004fac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800508c:	4b05      	ldr	r3, [pc, #20]	; (80050a4 <SysTick_Config+0x40>)
 800508e:	2200      	movs	r2, #0
 8005090:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005092:	4b04      	ldr	r3, [pc, #16]	; (80050a4 <SysTick_Config+0x40>)
 8005094:	2207      	movs	r2, #7
 8005096:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3708      	adds	r7, #8
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}
 80050a2:	bf00      	nop
 80050a4:	e000e010 	.word	0xe000e010

080050a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80050b0:	6878      	ldr	r0, [r7, #4]
 80050b2:	f7ff ff2d 	bl	8004f10 <__NVIC_SetPriorityGrouping>
}
 80050b6:	bf00      	nop
 80050b8:	3708      	adds	r7, #8
 80050ba:	46bd      	mov	sp, r7
 80050bc:	bd80      	pop	{r7, pc}

080050be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80050be:	b580      	push	{r7, lr}
 80050c0:	b086      	sub	sp, #24
 80050c2:	af00      	add	r7, sp, #0
 80050c4:	4603      	mov	r3, r0
 80050c6:	60b9      	str	r1, [r7, #8]
 80050c8:	607a      	str	r2, [r7, #4]
 80050ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80050cc:	2300      	movs	r3, #0
 80050ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80050d0:	f7ff ff42 	bl	8004f58 <__NVIC_GetPriorityGrouping>
 80050d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	68b9      	ldr	r1, [r7, #8]
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f7ff ff90 	bl	8005000 <NVIC_EncodePriority>
 80050e0:	4602      	mov	r2, r0
 80050e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80050e6:	4611      	mov	r1, r2
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7ff ff5f 	bl	8004fac <__NVIC_SetPriority>
}
 80050ee:	bf00      	nop
 80050f0:	3718      	adds	r7, #24
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}

080050f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050f6:	b580      	push	{r7, lr}
 80050f8:	b082      	sub	sp, #8
 80050fa:	af00      	add	r7, sp, #0
 80050fc:	4603      	mov	r3, r0
 80050fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005104:	4618      	mov	r0, r3
 8005106:	f7ff ff35 	bl	8004f74 <__NVIC_EnableIRQ>
}
 800510a:	bf00      	nop
 800510c:	3708      	adds	r7, #8
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005112:	b580      	push	{r7, lr}
 8005114:	b082      	sub	sp, #8
 8005116:	af00      	add	r7, sp, #0
 8005118:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f7ff ffa2 	bl	8005064 <SysTick_Config>
 8005120:	4603      	mov	r3, r0
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}

0800512a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800512a:	b480      	push	{r7}
 800512c:	b085      	sub	sp, #20
 800512e:	af00      	add	r7, sp, #0
 8005130:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800513c:	2b02      	cmp	r3, #2
 800513e:	d008      	beq.n	8005152 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2204      	movs	r2, #4
 8005144:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e020      	b.n	8005194 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	681a      	ldr	r2, [r3, #0]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f022 020e 	bic.w	r2, r2, #14
 8005160:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681a      	ldr	r2, [r3, #0]
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f022 0201 	bic.w	r2, r2, #1
 8005170:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800517a:	2101      	movs	r1, #1
 800517c:	fa01 f202 	lsl.w	r2, r1, r2
 8005180:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	2201      	movs	r2, #1
 8005186:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8005192:	7bfb      	ldrb	r3, [r7, #15]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3714      	adds	r7, #20
 8005198:	46bd      	mov	sp, r7
 800519a:	bc80      	pop	{r7}
 800519c:	4770      	bx	lr
	...

080051a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051a8:	2300      	movs	r3, #0
 80051aa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d005      	beq.n	80051c2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2204      	movs	r2, #4
 80051ba:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80051bc:	2301      	movs	r3, #1
 80051be:	73fb      	strb	r3, [r7, #15]
 80051c0:	e051      	b.n	8005266 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	681a      	ldr	r2, [r3, #0]
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	f022 020e 	bic.w	r2, r2, #14
 80051d0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681a      	ldr	r2, [r3, #0]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f022 0201 	bic.w	r2, r2, #1
 80051e0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a22      	ldr	r2, [pc, #136]	; (8005270 <HAL_DMA_Abort_IT+0xd0>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d029      	beq.n	8005240 <HAL_DMA_Abort_IT+0xa0>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a20      	ldr	r2, [pc, #128]	; (8005274 <HAL_DMA_Abort_IT+0xd4>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d022      	beq.n	800523c <HAL_DMA_Abort_IT+0x9c>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a1f      	ldr	r2, [pc, #124]	; (8005278 <HAL_DMA_Abort_IT+0xd8>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d01a      	beq.n	8005236 <HAL_DMA_Abort_IT+0x96>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a1d      	ldr	r2, [pc, #116]	; (800527c <HAL_DMA_Abort_IT+0xdc>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d012      	beq.n	8005230 <HAL_DMA_Abort_IT+0x90>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a1c      	ldr	r2, [pc, #112]	; (8005280 <HAL_DMA_Abort_IT+0xe0>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d00a      	beq.n	800522a <HAL_DMA_Abort_IT+0x8a>
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	4a1a      	ldr	r2, [pc, #104]	; (8005284 <HAL_DMA_Abort_IT+0xe4>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d102      	bne.n	8005224 <HAL_DMA_Abort_IT+0x84>
 800521e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005222:	e00e      	b.n	8005242 <HAL_DMA_Abort_IT+0xa2>
 8005224:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005228:	e00b      	b.n	8005242 <HAL_DMA_Abort_IT+0xa2>
 800522a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800522e:	e008      	b.n	8005242 <HAL_DMA_Abort_IT+0xa2>
 8005230:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005234:	e005      	b.n	8005242 <HAL_DMA_Abort_IT+0xa2>
 8005236:	f44f 7380 	mov.w	r3, #256	; 0x100
 800523a:	e002      	b.n	8005242 <HAL_DMA_Abort_IT+0xa2>
 800523c:	2310      	movs	r3, #16
 800523e:	e000      	b.n	8005242 <HAL_DMA_Abort_IT+0xa2>
 8005240:	2301      	movs	r3, #1
 8005242:	4a11      	ldr	r2, [pc, #68]	; (8005288 <HAL_DMA_Abort_IT+0xe8>)
 8005244:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2200      	movs	r2, #0
 8005252:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	4798      	blx	r3
    } 
  }
  return status;
 8005266:	7bfb      	ldrb	r3, [r7, #15]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3710      	adds	r7, #16
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}
 8005270:	40020008 	.word	0x40020008
 8005274:	4002001c 	.word	0x4002001c
 8005278:	40020030 	.word	0x40020030
 800527c:	40020044 	.word	0x40020044
 8005280:	40020058 	.word	0x40020058
 8005284:	4002006c 	.word	0x4002006c
 8005288:	40020000 	.word	0x40020000

0800528c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800528c:	b480      	push	{r7}
 800528e:	b08b      	sub	sp, #44	; 0x2c
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
 8005294:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005296:	2300      	movs	r3, #0
 8005298:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800529a:	2300      	movs	r3, #0
 800529c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800529e:	e169      	b.n	8005574 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80052a0:	2201      	movs	r2, #1
 80052a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a4:	fa02 f303 	lsl.w	r3, r2, r3
 80052a8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	69fa      	ldr	r2, [r7, #28]
 80052b0:	4013      	ands	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80052b4:	69ba      	ldr	r2, [r7, #24]
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	f040 8158 	bne.w	800556e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	4a9a      	ldr	r2, [pc, #616]	; (800552c <HAL_GPIO_Init+0x2a0>)
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d05e      	beq.n	8005386 <HAL_GPIO_Init+0xfa>
 80052c8:	4a98      	ldr	r2, [pc, #608]	; (800552c <HAL_GPIO_Init+0x2a0>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d875      	bhi.n	80053ba <HAL_GPIO_Init+0x12e>
 80052ce:	4a98      	ldr	r2, [pc, #608]	; (8005530 <HAL_GPIO_Init+0x2a4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d058      	beq.n	8005386 <HAL_GPIO_Init+0xfa>
 80052d4:	4a96      	ldr	r2, [pc, #600]	; (8005530 <HAL_GPIO_Init+0x2a4>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d86f      	bhi.n	80053ba <HAL_GPIO_Init+0x12e>
 80052da:	4a96      	ldr	r2, [pc, #600]	; (8005534 <HAL_GPIO_Init+0x2a8>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d052      	beq.n	8005386 <HAL_GPIO_Init+0xfa>
 80052e0:	4a94      	ldr	r2, [pc, #592]	; (8005534 <HAL_GPIO_Init+0x2a8>)
 80052e2:	4293      	cmp	r3, r2
 80052e4:	d869      	bhi.n	80053ba <HAL_GPIO_Init+0x12e>
 80052e6:	4a94      	ldr	r2, [pc, #592]	; (8005538 <HAL_GPIO_Init+0x2ac>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d04c      	beq.n	8005386 <HAL_GPIO_Init+0xfa>
 80052ec:	4a92      	ldr	r2, [pc, #584]	; (8005538 <HAL_GPIO_Init+0x2ac>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d863      	bhi.n	80053ba <HAL_GPIO_Init+0x12e>
 80052f2:	4a92      	ldr	r2, [pc, #584]	; (800553c <HAL_GPIO_Init+0x2b0>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d046      	beq.n	8005386 <HAL_GPIO_Init+0xfa>
 80052f8:	4a90      	ldr	r2, [pc, #576]	; (800553c <HAL_GPIO_Init+0x2b0>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d85d      	bhi.n	80053ba <HAL_GPIO_Init+0x12e>
 80052fe:	2b12      	cmp	r3, #18
 8005300:	d82a      	bhi.n	8005358 <HAL_GPIO_Init+0xcc>
 8005302:	2b12      	cmp	r3, #18
 8005304:	d859      	bhi.n	80053ba <HAL_GPIO_Init+0x12e>
 8005306:	a201      	add	r2, pc, #4	; (adr r2, 800530c <HAL_GPIO_Init+0x80>)
 8005308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800530c:	08005387 	.word	0x08005387
 8005310:	08005361 	.word	0x08005361
 8005314:	08005373 	.word	0x08005373
 8005318:	080053b5 	.word	0x080053b5
 800531c:	080053bb 	.word	0x080053bb
 8005320:	080053bb 	.word	0x080053bb
 8005324:	080053bb 	.word	0x080053bb
 8005328:	080053bb 	.word	0x080053bb
 800532c:	080053bb 	.word	0x080053bb
 8005330:	080053bb 	.word	0x080053bb
 8005334:	080053bb 	.word	0x080053bb
 8005338:	080053bb 	.word	0x080053bb
 800533c:	080053bb 	.word	0x080053bb
 8005340:	080053bb 	.word	0x080053bb
 8005344:	080053bb 	.word	0x080053bb
 8005348:	080053bb 	.word	0x080053bb
 800534c:	080053bb 	.word	0x080053bb
 8005350:	08005369 	.word	0x08005369
 8005354:	0800537d 	.word	0x0800537d
 8005358:	4a79      	ldr	r2, [pc, #484]	; (8005540 <HAL_GPIO_Init+0x2b4>)
 800535a:	4293      	cmp	r3, r2
 800535c:	d013      	beq.n	8005386 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800535e:	e02c      	b.n	80053ba <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	623b      	str	r3, [r7, #32]
          break;
 8005366:	e029      	b.n	80053bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	3304      	adds	r3, #4
 800536e:	623b      	str	r3, [r7, #32]
          break;
 8005370:	e024      	b.n	80053bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	3308      	adds	r3, #8
 8005378:	623b      	str	r3, [r7, #32]
          break;
 800537a:	e01f      	b.n	80053bc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	330c      	adds	r3, #12
 8005382:	623b      	str	r3, [r7, #32]
          break;
 8005384:	e01a      	b.n	80053bc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d102      	bne.n	8005394 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800538e:	2304      	movs	r3, #4
 8005390:	623b      	str	r3, [r7, #32]
          break;
 8005392:	e013      	b.n	80053bc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d105      	bne.n	80053a8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800539c:	2308      	movs	r3, #8
 800539e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	69fa      	ldr	r2, [r7, #28]
 80053a4:	611a      	str	r2, [r3, #16]
          break;
 80053a6:	e009      	b.n	80053bc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80053a8:	2308      	movs	r3, #8
 80053aa:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	69fa      	ldr	r2, [r7, #28]
 80053b0:	615a      	str	r2, [r3, #20]
          break;
 80053b2:	e003      	b.n	80053bc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80053b4:	2300      	movs	r3, #0
 80053b6:	623b      	str	r3, [r7, #32]
          break;
 80053b8:	e000      	b.n	80053bc <HAL_GPIO_Init+0x130>
          break;
 80053ba:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	2bff      	cmp	r3, #255	; 0xff
 80053c0:	d801      	bhi.n	80053c6 <HAL_GPIO_Init+0x13a>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	e001      	b.n	80053ca <HAL_GPIO_Init+0x13e>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	3304      	adds	r3, #4
 80053ca:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	2bff      	cmp	r3, #255	; 0xff
 80053d0:	d802      	bhi.n	80053d8 <HAL_GPIO_Init+0x14c>
 80053d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	e002      	b.n	80053de <HAL_GPIO_Init+0x152>
 80053d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053da:	3b08      	subs	r3, #8
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	681a      	ldr	r2, [r3, #0]
 80053e4:	210f      	movs	r1, #15
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	fa01 f303 	lsl.w	r3, r1, r3
 80053ec:	43db      	mvns	r3, r3
 80053ee:	401a      	ands	r2, r3
 80053f0:	6a39      	ldr	r1, [r7, #32]
 80053f2:	693b      	ldr	r3, [r7, #16]
 80053f4:	fa01 f303 	lsl.w	r3, r1, r3
 80053f8:	431a      	orrs	r2, r3
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685b      	ldr	r3, [r3, #4]
 8005402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005406:	2b00      	cmp	r3, #0
 8005408:	f000 80b1 	beq.w	800556e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800540c:	4b4d      	ldr	r3, [pc, #308]	; (8005544 <HAL_GPIO_Init+0x2b8>)
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	4a4c      	ldr	r2, [pc, #304]	; (8005544 <HAL_GPIO_Init+0x2b8>)
 8005412:	f043 0301 	orr.w	r3, r3, #1
 8005416:	6193      	str	r3, [r2, #24]
 8005418:	4b4a      	ldr	r3, [pc, #296]	; (8005544 <HAL_GPIO_Init+0x2b8>)
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	f003 0301 	and.w	r3, r3, #1
 8005420:	60bb      	str	r3, [r7, #8]
 8005422:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005424:	4a48      	ldr	r2, [pc, #288]	; (8005548 <HAL_GPIO_Init+0x2bc>)
 8005426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005428:	089b      	lsrs	r3, r3, #2
 800542a:	3302      	adds	r3, #2
 800542c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005430:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005434:	f003 0303 	and.w	r3, r3, #3
 8005438:	009b      	lsls	r3, r3, #2
 800543a:	220f      	movs	r2, #15
 800543c:	fa02 f303 	lsl.w	r3, r2, r3
 8005440:	43db      	mvns	r3, r3
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	4013      	ands	r3, r2
 8005446:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a40      	ldr	r2, [pc, #256]	; (800554c <HAL_GPIO_Init+0x2c0>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d013      	beq.n	8005478 <HAL_GPIO_Init+0x1ec>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a3f      	ldr	r2, [pc, #252]	; (8005550 <HAL_GPIO_Init+0x2c4>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d00d      	beq.n	8005474 <HAL_GPIO_Init+0x1e8>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a3e      	ldr	r2, [pc, #248]	; (8005554 <HAL_GPIO_Init+0x2c8>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d007      	beq.n	8005470 <HAL_GPIO_Init+0x1e4>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a3d      	ldr	r2, [pc, #244]	; (8005558 <HAL_GPIO_Init+0x2cc>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d101      	bne.n	800546c <HAL_GPIO_Init+0x1e0>
 8005468:	2303      	movs	r3, #3
 800546a:	e006      	b.n	800547a <HAL_GPIO_Init+0x1ee>
 800546c:	2304      	movs	r3, #4
 800546e:	e004      	b.n	800547a <HAL_GPIO_Init+0x1ee>
 8005470:	2302      	movs	r3, #2
 8005472:	e002      	b.n	800547a <HAL_GPIO_Init+0x1ee>
 8005474:	2301      	movs	r3, #1
 8005476:	e000      	b.n	800547a <HAL_GPIO_Init+0x1ee>
 8005478:	2300      	movs	r3, #0
 800547a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800547c:	f002 0203 	and.w	r2, r2, #3
 8005480:	0092      	lsls	r2, r2, #2
 8005482:	4093      	lsls	r3, r2
 8005484:	68fa      	ldr	r2, [r7, #12]
 8005486:	4313      	orrs	r3, r2
 8005488:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800548a:	492f      	ldr	r1, [pc, #188]	; (8005548 <HAL_GPIO_Init+0x2bc>)
 800548c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548e:	089b      	lsrs	r3, r3, #2
 8005490:	3302      	adds	r3, #2
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d006      	beq.n	80054b2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80054a4:	4b2d      	ldr	r3, [pc, #180]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054a6:	681a      	ldr	r2, [r3, #0]
 80054a8:	492c      	ldr	r1, [pc, #176]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	4313      	orrs	r3, r2
 80054ae:	600b      	str	r3, [r1, #0]
 80054b0:	e006      	b.n	80054c0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80054b2:	4b2a      	ldr	r3, [pc, #168]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	69bb      	ldr	r3, [r7, #24]
 80054b8:	43db      	mvns	r3, r3
 80054ba:	4928      	ldr	r1, [pc, #160]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054bc:	4013      	ands	r3, r2
 80054be:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	685b      	ldr	r3, [r3, #4]
 80054c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d006      	beq.n	80054da <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80054cc:	4b23      	ldr	r3, [pc, #140]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	4922      	ldr	r1, [pc, #136]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054d2:	69bb      	ldr	r3, [r7, #24]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	604b      	str	r3, [r1, #4]
 80054d8:	e006      	b.n	80054e8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80054da:	4b20      	ldr	r3, [pc, #128]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054dc:	685a      	ldr	r2, [r3, #4]
 80054de:	69bb      	ldr	r3, [r7, #24]
 80054e0:	43db      	mvns	r3, r3
 80054e2:	491e      	ldr	r1, [pc, #120]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054e4:	4013      	ands	r3, r2
 80054e6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d006      	beq.n	8005502 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80054f4:	4b19      	ldr	r3, [pc, #100]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054f6:	689a      	ldr	r2, [r3, #8]
 80054f8:	4918      	ldr	r1, [pc, #96]	; (800555c <HAL_GPIO_Init+0x2d0>)
 80054fa:	69bb      	ldr	r3, [r7, #24]
 80054fc:	4313      	orrs	r3, r2
 80054fe:	608b      	str	r3, [r1, #8]
 8005500:	e006      	b.n	8005510 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005502:	4b16      	ldr	r3, [pc, #88]	; (800555c <HAL_GPIO_Init+0x2d0>)
 8005504:	689a      	ldr	r2, [r3, #8]
 8005506:	69bb      	ldr	r3, [r7, #24]
 8005508:	43db      	mvns	r3, r3
 800550a:	4914      	ldr	r1, [pc, #80]	; (800555c <HAL_GPIO_Init+0x2d0>)
 800550c:	4013      	ands	r3, r2
 800550e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005510:	683b      	ldr	r3, [r7, #0]
 8005512:	685b      	ldr	r3, [r3, #4]
 8005514:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005518:	2b00      	cmp	r3, #0
 800551a:	d021      	beq.n	8005560 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800551c:	4b0f      	ldr	r3, [pc, #60]	; (800555c <HAL_GPIO_Init+0x2d0>)
 800551e:	68da      	ldr	r2, [r3, #12]
 8005520:	490e      	ldr	r1, [pc, #56]	; (800555c <HAL_GPIO_Init+0x2d0>)
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	4313      	orrs	r3, r2
 8005526:	60cb      	str	r3, [r1, #12]
 8005528:	e021      	b.n	800556e <HAL_GPIO_Init+0x2e2>
 800552a:	bf00      	nop
 800552c:	10320000 	.word	0x10320000
 8005530:	10310000 	.word	0x10310000
 8005534:	10220000 	.word	0x10220000
 8005538:	10210000 	.word	0x10210000
 800553c:	10120000 	.word	0x10120000
 8005540:	10110000 	.word	0x10110000
 8005544:	40021000 	.word	0x40021000
 8005548:	40010000 	.word	0x40010000
 800554c:	40010800 	.word	0x40010800
 8005550:	40010c00 	.word	0x40010c00
 8005554:	40011000 	.word	0x40011000
 8005558:	40011400 	.word	0x40011400
 800555c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005560:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <HAL_GPIO_Init+0x304>)
 8005562:	68da      	ldr	r2, [r3, #12]
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	43db      	mvns	r3, r3
 8005568:	4909      	ldr	r1, [pc, #36]	; (8005590 <HAL_GPIO_Init+0x304>)
 800556a:	4013      	ands	r3, r2
 800556c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800556e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005570:	3301      	adds	r3, #1
 8005572:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800557a:	fa22 f303 	lsr.w	r3, r2, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	f47f ae8e 	bne.w	80052a0 <HAL_GPIO_Init+0x14>
  }
}
 8005584:	bf00      	nop
 8005586:	bf00      	nop
 8005588:	372c      	adds	r7, #44	; 0x2c
 800558a:	46bd      	mov	sp, r7
 800558c:	bc80      	pop	{r7}
 800558e:	4770      	bx	lr
 8005590:	40010400 	.word	0x40010400

08005594 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005594:	b480      	push	{r7}
 8005596:	b085      	sub	sp, #20
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	460b      	mov	r3, r1
 800559e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	887b      	ldrh	r3, [r7, #2]
 80055a6:	4013      	ands	r3, r2
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d002      	beq.n	80055b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80055ac:	2301      	movs	r3, #1
 80055ae:	73fb      	strb	r3, [r7, #15]
 80055b0:	e001      	b.n	80055b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80055b2:	2300      	movs	r3, #0
 80055b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3714      	adds	r7, #20
 80055bc:	46bd      	mov	sp, r7
 80055be:	bc80      	pop	{r7}
 80055c0:	4770      	bx	lr

080055c2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80055c2:	b480      	push	{r7}
 80055c4:	b083      	sub	sp, #12
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
 80055ca:	460b      	mov	r3, r1
 80055cc:	807b      	strh	r3, [r7, #2]
 80055ce:	4613      	mov	r3, r2
 80055d0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80055d2:	787b      	ldrb	r3, [r7, #1]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d003      	beq.n	80055e0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80055d8:	887a      	ldrh	r2, [r7, #2]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80055de:	e003      	b.n	80055e8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80055e0:	887b      	ldrh	r3, [r7, #2]
 80055e2:	041a      	lsls	r2, r3, #16
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	611a      	str	r2, [r3, #16]
}
 80055e8:	bf00      	nop
 80055ea:	370c      	adds	r7, #12
 80055ec:	46bd      	mov	sp, r7
 80055ee:	bc80      	pop	{r7}
 80055f0:	4770      	bx	lr
	...

080055f4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b082      	sub	sp, #8
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	4603      	mov	r3, r0
 80055fc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80055fe:	4b08      	ldr	r3, [pc, #32]	; (8005620 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005600:	695a      	ldr	r2, [r3, #20]
 8005602:	88fb      	ldrh	r3, [r7, #6]
 8005604:	4013      	ands	r3, r2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d006      	beq.n	8005618 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800560a:	4a05      	ldr	r2, [pc, #20]	; (8005620 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800560c:	88fb      	ldrh	r3, [r7, #6]
 800560e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005610:	88fb      	ldrh	r3, [r7, #6]
 8005612:	4618      	mov	r0, r3
 8005614:	f7fe fbba 	bl	8003d8c <HAL_GPIO_EXTI_Callback>
  }
}
 8005618:	bf00      	nop
 800561a:	3708      	adds	r7, #8
 800561c:	46bd      	mov	sp, r7
 800561e:	bd80      	pop	{r7, pc}
 8005620:	40010400 	.word	0x40010400

08005624 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b086      	sub	sp, #24
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d101      	bne.n	8005636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e272      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b00      	cmp	r3, #0
 8005640:	f000 8087 	beq.w	8005752 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005644:	4b92      	ldr	r3, [pc, #584]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	f003 030c 	and.w	r3, r3, #12
 800564c:	2b04      	cmp	r3, #4
 800564e:	d00c      	beq.n	800566a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005650:	4b8f      	ldr	r3, [pc, #572]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	f003 030c 	and.w	r3, r3, #12
 8005658:	2b08      	cmp	r3, #8
 800565a:	d112      	bne.n	8005682 <HAL_RCC_OscConfig+0x5e>
 800565c:	4b8c      	ldr	r3, [pc, #560]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005664:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005668:	d10b      	bne.n	8005682 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800566a:	4b89      	ldr	r3, [pc, #548]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005672:	2b00      	cmp	r3, #0
 8005674:	d06c      	beq.n	8005750 <HAL_RCC_OscConfig+0x12c>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b00      	cmp	r3, #0
 800567c:	d168      	bne.n	8005750 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800567e:	2301      	movs	r3, #1
 8005680:	e24c      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800568a:	d106      	bne.n	800569a <HAL_RCC_OscConfig+0x76>
 800568c:	4b80      	ldr	r3, [pc, #512]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	4a7f      	ldr	r2, [pc, #508]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005692:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005696:	6013      	str	r3, [r2, #0]
 8005698:	e02e      	b.n	80056f8 <HAL_RCC_OscConfig+0xd4>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	685b      	ldr	r3, [r3, #4]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10c      	bne.n	80056bc <HAL_RCC_OscConfig+0x98>
 80056a2:	4b7b      	ldr	r3, [pc, #492]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4a7a      	ldr	r2, [pc, #488]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056ac:	6013      	str	r3, [r2, #0]
 80056ae:	4b78      	ldr	r3, [pc, #480]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	4a77      	ldr	r2, [pc, #476]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056b8:	6013      	str	r3, [r2, #0]
 80056ba:	e01d      	b.n	80056f8 <HAL_RCC_OscConfig+0xd4>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056c4:	d10c      	bne.n	80056e0 <HAL_RCC_OscConfig+0xbc>
 80056c6:	4b72      	ldr	r3, [pc, #456]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4a71      	ldr	r2, [pc, #452]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056d0:	6013      	str	r3, [r2, #0]
 80056d2:	4b6f      	ldr	r3, [pc, #444]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	4a6e      	ldr	r2, [pc, #440]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056dc:	6013      	str	r3, [r2, #0]
 80056de:	e00b      	b.n	80056f8 <HAL_RCC_OscConfig+0xd4>
 80056e0:	4b6b      	ldr	r3, [pc, #428]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a6a      	ldr	r2, [pc, #424]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80056ea:	6013      	str	r3, [r2, #0]
 80056ec:	4b68      	ldr	r3, [pc, #416]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a67      	ldr	r2, [pc, #412]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80056f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80056f6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	685b      	ldr	r3, [r3, #4]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d013      	beq.n	8005728 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005700:	f7ff fbd8 	bl	8004eb4 <HAL_GetTick>
 8005704:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005706:	e008      	b.n	800571a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005708:	f7ff fbd4 	bl	8004eb4 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	2b64      	cmp	r3, #100	; 0x64
 8005714:	d901      	bls.n	800571a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	e200      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800571a:	4b5d      	ldr	r3, [pc, #372]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005722:	2b00      	cmp	r3, #0
 8005724:	d0f0      	beq.n	8005708 <HAL_RCC_OscConfig+0xe4>
 8005726:	e014      	b.n	8005752 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005728:	f7ff fbc4 	bl	8004eb4 <HAL_GetTick>
 800572c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800572e:	e008      	b.n	8005742 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005730:	f7ff fbc0 	bl	8004eb4 <HAL_GetTick>
 8005734:	4602      	mov	r2, r0
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	1ad3      	subs	r3, r2, r3
 800573a:	2b64      	cmp	r3, #100	; 0x64
 800573c:	d901      	bls.n	8005742 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800573e:	2303      	movs	r3, #3
 8005740:	e1ec      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005742:	4b53      	ldr	r3, [pc, #332]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800574a:	2b00      	cmp	r3, #0
 800574c:	d1f0      	bne.n	8005730 <HAL_RCC_OscConfig+0x10c>
 800574e:	e000      	b.n	8005752 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005750:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 0302 	and.w	r3, r3, #2
 800575a:	2b00      	cmp	r3, #0
 800575c:	d063      	beq.n	8005826 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800575e:	4b4c      	ldr	r3, [pc, #304]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f003 030c 	and.w	r3, r3, #12
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00b      	beq.n	8005782 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800576a:	4b49      	ldr	r3, [pc, #292]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f003 030c 	and.w	r3, r3, #12
 8005772:	2b08      	cmp	r3, #8
 8005774:	d11c      	bne.n	80057b0 <HAL_RCC_OscConfig+0x18c>
 8005776:	4b46      	ldr	r3, [pc, #280]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d116      	bne.n	80057b0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005782:	4b43      	ldr	r3, [pc, #268]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 0302 	and.w	r3, r3, #2
 800578a:	2b00      	cmp	r3, #0
 800578c:	d005      	beq.n	800579a <HAL_RCC_OscConfig+0x176>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	2b01      	cmp	r3, #1
 8005794:	d001      	beq.n	800579a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005796:	2301      	movs	r3, #1
 8005798:	e1c0      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800579a:	4b3d      	ldr	r3, [pc, #244]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	695b      	ldr	r3, [r3, #20]
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	4939      	ldr	r1, [pc, #228]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ae:	e03a      	b.n	8005826 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	691b      	ldr	r3, [r3, #16]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d020      	beq.n	80057fa <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057b8:	4b36      	ldr	r3, [pc, #216]	; (8005894 <HAL_RCC_OscConfig+0x270>)
 80057ba:	2201      	movs	r2, #1
 80057bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057be:	f7ff fb79 	bl	8004eb4 <HAL_GetTick>
 80057c2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c4:	e008      	b.n	80057d8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80057c6:	f7ff fb75 	bl	8004eb4 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e1a1      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057d8:	4b2d      	ldr	r3, [pc, #180]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 0302 	and.w	r3, r3, #2
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d0f0      	beq.n	80057c6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e4:	4b2a      	ldr	r3, [pc, #168]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	695b      	ldr	r3, [r3, #20]
 80057f0:	00db      	lsls	r3, r3, #3
 80057f2:	4927      	ldr	r1, [pc, #156]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 80057f4:	4313      	orrs	r3, r2
 80057f6:	600b      	str	r3, [r1, #0]
 80057f8:	e015      	b.n	8005826 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80057fa:	4b26      	ldr	r3, [pc, #152]	; (8005894 <HAL_RCC_OscConfig+0x270>)
 80057fc:	2200      	movs	r2, #0
 80057fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005800:	f7ff fb58 	bl	8004eb4 <HAL_GetTick>
 8005804:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005806:	e008      	b.n	800581a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005808:	f7ff fb54 	bl	8004eb4 <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	693b      	ldr	r3, [r7, #16]
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	2b02      	cmp	r3, #2
 8005814:	d901      	bls.n	800581a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005816:	2303      	movs	r3, #3
 8005818:	e180      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800581a:	4b1d      	ldr	r3, [pc, #116]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f003 0302 	and.w	r3, r3, #2
 8005822:	2b00      	cmp	r3, #0
 8005824:	d1f0      	bne.n	8005808 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 0308 	and.w	r3, r3, #8
 800582e:	2b00      	cmp	r3, #0
 8005830:	d03a      	beq.n	80058a8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	2b00      	cmp	r3, #0
 8005838:	d019      	beq.n	800586e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800583a:	4b17      	ldr	r3, [pc, #92]	; (8005898 <HAL_RCC_OscConfig+0x274>)
 800583c:	2201      	movs	r2, #1
 800583e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005840:	f7ff fb38 	bl	8004eb4 <HAL_GetTick>
 8005844:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005846:	e008      	b.n	800585a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005848:	f7ff fb34 	bl	8004eb4 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b02      	cmp	r3, #2
 8005854:	d901      	bls.n	800585a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e160      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800585a:	4b0d      	ldr	r3, [pc, #52]	; (8005890 <HAL_RCC_OscConfig+0x26c>)
 800585c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0f0      	beq.n	8005848 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005866:	2001      	movs	r0, #1
 8005868:	f000 fada 	bl	8005e20 <RCC_Delay>
 800586c:	e01c      	b.n	80058a8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800586e:	4b0a      	ldr	r3, [pc, #40]	; (8005898 <HAL_RCC_OscConfig+0x274>)
 8005870:	2200      	movs	r2, #0
 8005872:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005874:	f7ff fb1e 	bl	8004eb4 <HAL_GetTick>
 8005878:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800587a:	e00f      	b.n	800589c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800587c:	f7ff fb1a 	bl	8004eb4 <HAL_GetTick>
 8005880:	4602      	mov	r2, r0
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	1ad3      	subs	r3, r2, r3
 8005886:	2b02      	cmp	r3, #2
 8005888:	d908      	bls.n	800589c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800588a:	2303      	movs	r3, #3
 800588c:	e146      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
 800588e:	bf00      	nop
 8005890:	40021000 	.word	0x40021000
 8005894:	42420000 	.word	0x42420000
 8005898:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800589c:	4b92      	ldr	r3, [pc, #584]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800589e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058a0:	f003 0302 	and.w	r3, r3, #2
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d1e9      	bne.n	800587c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	f003 0304 	and.w	r3, r3, #4
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 80a6 	beq.w	8005a02 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058b6:	2300      	movs	r3, #0
 80058b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058ba:	4b8b      	ldr	r3, [pc, #556]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80058bc:	69db      	ldr	r3, [r3, #28]
 80058be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d10d      	bne.n	80058e2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058c6:	4b88      	ldr	r3, [pc, #544]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80058c8:	69db      	ldr	r3, [r3, #28]
 80058ca:	4a87      	ldr	r2, [pc, #540]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80058cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058d0:	61d3      	str	r3, [r2, #28]
 80058d2:	4b85      	ldr	r3, [pc, #532]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80058d4:	69db      	ldr	r3, [r3, #28]
 80058d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058da:	60bb      	str	r3, [r7, #8]
 80058dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058de:	2301      	movs	r3, #1
 80058e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058e2:	4b82      	ldr	r3, [pc, #520]	; (8005aec <HAL_RCC_OscConfig+0x4c8>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d118      	bne.n	8005920 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80058ee:	4b7f      	ldr	r3, [pc, #508]	; (8005aec <HAL_RCC_OscConfig+0x4c8>)
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a7e      	ldr	r2, [pc, #504]	; (8005aec <HAL_RCC_OscConfig+0x4c8>)
 80058f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80058f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80058fa:	f7ff fadb 	bl	8004eb4 <HAL_GetTick>
 80058fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005900:	e008      	b.n	8005914 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005902:	f7ff fad7 	bl	8004eb4 <HAL_GetTick>
 8005906:	4602      	mov	r2, r0
 8005908:	693b      	ldr	r3, [r7, #16]
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	2b64      	cmp	r3, #100	; 0x64
 800590e:	d901      	bls.n	8005914 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e103      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005914:	4b75      	ldr	r3, [pc, #468]	; (8005aec <HAL_RCC_OscConfig+0x4c8>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0f0      	beq.n	8005902 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	2b01      	cmp	r3, #1
 8005926:	d106      	bne.n	8005936 <HAL_RCC_OscConfig+0x312>
 8005928:	4b6f      	ldr	r3, [pc, #444]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800592a:	6a1b      	ldr	r3, [r3, #32]
 800592c:	4a6e      	ldr	r2, [pc, #440]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800592e:	f043 0301 	orr.w	r3, r3, #1
 8005932:	6213      	str	r3, [r2, #32]
 8005934:	e02d      	b.n	8005992 <HAL_RCC_OscConfig+0x36e>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	68db      	ldr	r3, [r3, #12]
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10c      	bne.n	8005958 <HAL_RCC_OscConfig+0x334>
 800593e:	4b6a      	ldr	r3, [pc, #424]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005940:	6a1b      	ldr	r3, [r3, #32]
 8005942:	4a69      	ldr	r2, [pc, #420]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005944:	f023 0301 	bic.w	r3, r3, #1
 8005948:	6213      	str	r3, [r2, #32]
 800594a:	4b67      	ldr	r3, [pc, #412]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	4a66      	ldr	r2, [pc, #408]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005950:	f023 0304 	bic.w	r3, r3, #4
 8005954:	6213      	str	r3, [r2, #32]
 8005956:	e01c      	b.n	8005992 <HAL_RCC_OscConfig+0x36e>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	2b05      	cmp	r3, #5
 800595e:	d10c      	bne.n	800597a <HAL_RCC_OscConfig+0x356>
 8005960:	4b61      	ldr	r3, [pc, #388]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005962:	6a1b      	ldr	r3, [r3, #32]
 8005964:	4a60      	ldr	r2, [pc, #384]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005966:	f043 0304 	orr.w	r3, r3, #4
 800596a:	6213      	str	r3, [r2, #32]
 800596c:	4b5e      	ldr	r3, [pc, #376]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800596e:	6a1b      	ldr	r3, [r3, #32]
 8005970:	4a5d      	ldr	r2, [pc, #372]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005972:	f043 0301 	orr.w	r3, r3, #1
 8005976:	6213      	str	r3, [r2, #32]
 8005978:	e00b      	b.n	8005992 <HAL_RCC_OscConfig+0x36e>
 800597a:	4b5b      	ldr	r3, [pc, #364]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800597c:	6a1b      	ldr	r3, [r3, #32]
 800597e:	4a5a      	ldr	r2, [pc, #360]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005980:	f023 0301 	bic.w	r3, r3, #1
 8005984:	6213      	str	r3, [r2, #32]
 8005986:	4b58      	ldr	r3, [pc, #352]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005988:	6a1b      	ldr	r3, [r3, #32]
 800598a:	4a57      	ldr	r2, [pc, #348]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 800598c:	f023 0304 	bic.w	r3, r3, #4
 8005990:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	68db      	ldr	r3, [r3, #12]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d015      	beq.n	80059c6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800599a:	f7ff fa8b 	bl	8004eb4 <HAL_GetTick>
 800599e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059a0:	e00a      	b.n	80059b8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059a2:	f7ff fa87 	bl	8004eb4 <HAL_GetTick>
 80059a6:	4602      	mov	r2, r0
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	1ad3      	subs	r3, r2, r3
 80059ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d901      	bls.n	80059b8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	e0b1      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059b8:	4b4b      	ldr	r3, [pc, #300]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80059ba:	6a1b      	ldr	r3, [r3, #32]
 80059bc:	f003 0302 	and.w	r3, r3, #2
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d0ee      	beq.n	80059a2 <HAL_RCC_OscConfig+0x37e>
 80059c4:	e014      	b.n	80059f0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059c6:	f7ff fa75 	bl	8004eb4 <HAL_GetTick>
 80059ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059cc:	e00a      	b.n	80059e4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059ce:	f7ff fa71 	bl	8004eb4 <HAL_GetTick>
 80059d2:	4602      	mov	r2, r0
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	1ad3      	subs	r3, r2, r3
 80059d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80059dc:	4293      	cmp	r3, r2
 80059de:	d901      	bls.n	80059e4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80059e0:	2303      	movs	r3, #3
 80059e2:	e09b      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059e4:	4b40      	ldr	r3, [pc, #256]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f003 0302 	and.w	r3, r3, #2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d1ee      	bne.n	80059ce <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80059f0:	7dfb      	ldrb	r3, [r7, #23]
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d105      	bne.n	8005a02 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059f6:	4b3c      	ldr	r3, [pc, #240]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80059f8:	69db      	ldr	r3, [r3, #28]
 80059fa:	4a3b      	ldr	r2, [pc, #236]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 80059fc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005a00:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f000 8087 	beq.w	8005b1a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005a0c:	4b36      	ldr	r3, [pc, #216]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005a0e:	685b      	ldr	r3, [r3, #4]
 8005a10:	f003 030c 	and.w	r3, r3, #12
 8005a14:	2b08      	cmp	r3, #8
 8005a16:	d061      	beq.n	8005adc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	69db      	ldr	r3, [r3, #28]
 8005a1c:	2b02      	cmp	r3, #2
 8005a1e:	d146      	bne.n	8005aae <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a20:	4b33      	ldr	r3, [pc, #204]	; (8005af0 <HAL_RCC_OscConfig+0x4cc>)
 8005a22:	2200      	movs	r2, #0
 8005a24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a26:	f7ff fa45 	bl	8004eb4 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a2e:	f7ff fa41 	bl	8004eb4 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e06d      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005a40:	4b29      	ldr	r3, [pc, #164]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d1f0      	bne.n	8005a2e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6a1b      	ldr	r3, [r3, #32]
 8005a50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a54:	d108      	bne.n	8005a68 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005a56:	4b24      	ldr	r3, [pc, #144]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005a58:	685b      	ldr	r3, [r3, #4]
 8005a5a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	4921      	ldr	r1, [pc, #132]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005a64:	4313      	orrs	r3, r2
 8005a66:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005a68:	4b1f      	ldr	r3, [pc, #124]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005a6a:	685b      	ldr	r3, [r3, #4]
 8005a6c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6a19      	ldr	r1, [r3, #32]
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a78:	430b      	orrs	r3, r1
 8005a7a:	491b      	ldr	r1, [pc, #108]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a80:	4b1b      	ldr	r3, [pc, #108]	; (8005af0 <HAL_RCC_OscConfig+0x4cc>)
 8005a82:	2201      	movs	r2, #1
 8005a84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a86:	f7ff fa15 	bl	8004eb4 <HAL_GetTick>
 8005a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a8c:	e008      	b.n	8005aa0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a8e:	f7ff fa11 	bl	8004eb4 <HAL_GetTick>
 8005a92:	4602      	mov	r2, r0
 8005a94:	693b      	ldr	r3, [r7, #16]
 8005a96:	1ad3      	subs	r3, r2, r3
 8005a98:	2b02      	cmp	r3, #2
 8005a9a:	d901      	bls.n	8005aa0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e03d      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005aa0:	4b11      	ldr	r3, [pc, #68]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d0f0      	beq.n	8005a8e <HAL_RCC_OscConfig+0x46a>
 8005aac:	e035      	b.n	8005b1a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aae:	4b10      	ldr	r3, [pc, #64]	; (8005af0 <HAL_RCC_OscConfig+0x4cc>)
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab4:	f7ff f9fe 	bl	8004eb4 <HAL_GetTick>
 8005ab8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005aba:	e008      	b.n	8005ace <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005abc:	f7ff f9fa 	bl	8004eb4 <HAL_GetTick>
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	693b      	ldr	r3, [r7, #16]
 8005ac4:	1ad3      	subs	r3, r2, r3
 8005ac6:	2b02      	cmp	r3, #2
 8005ac8:	d901      	bls.n	8005ace <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005aca:	2303      	movs	r3, #3
 8005acc:	e026      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ace:	4b06      	ldr	r3, [pc, #24]	; (8005ae8 <HAL_RCC_OscConfig+0x4c4>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1f0      	bne.n	8005abc <HAL_RCC_OscConfig+0x498>
 8005ada:	e01e      	b.n	8005b1a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	69db      	ldr	r3, [r3, #28]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d107      	bne.n	8005af4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	e019      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
 8005ae8:	40021000 	.word	0x40021000
 8005aec:	40007000 	.word	0x40007000
 8005af0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005af4:	4b0b      	ldr	r3, [pc, #44]	; (8005b24 <HAL_RCC_OscConfig+0x500>)
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a1b      	ldr	r3, [r3, #32]
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d106      	bne.n	8005b16 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d001      	beq.n	8005b1a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e000      	b.n	8005b1c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3718      	adds	r7, #24
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	40021000 	.word	0x40021000

08005b28 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d101      	bne.n	8005b3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e0d0      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b3c:	4b6a      	ldr	r3, [pc, #424]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0307 	and.w	r3, r3, #7
 8005b44:	683a      	ldr	r2, [r7, #0]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d910      	bls.n	8005b6c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b4a:	4b67      	ldr	r3, [pc, #412]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f023 0207 	bic.w	r2, r3, #7
 8005b52:	4965      	ldr	r1, [pc, #404]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b54:	683b      	ldr	r3, [r7, #0]
 8005b56:	4313      	orrs	r3, r2
 8005b58:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b5a:	4b63      	ldr	r3, [pc, #396]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f003 0307 	and.w	r3, r3, #7
 8005b62:	683a      	ldr	r2, [r7, #0]
 8005b64:	429a      	cmp	r2, r3
 8005b66:	d001      	beq.n	8005b6c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e0b8      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0302 	and.w	r3, r3, #2
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d020      	beq.n	8005bba <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f003 0304 	and.w	r3, r3, #4
 8005b80:	2b00      	cmp	r3, #0
 8005b82:	d005      	beq.n	8005b90 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005b84:	4b59      	ldr	r3, [pc, #356]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	4a58      	ldr	r2, [pc, #352]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b8a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005b8e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0308 	and.w	r3, r3, #8
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d005      	beq.n	8005ba8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005b9c:	4b53      	ldr	r3, [pc, #332]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	4a52      	ldr	r2, [pc, #328]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005ba2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005ba6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ba8:	4b50      	ldr	r3, [pc, #320]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	494d      	ldr	r1, [pc, #308]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0301 	and.w	r3, r3, #1
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d040      	beq.n	8005c48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d107      	bne.n	8005bde <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bce:	4b47      	ldr	r3, [pc, #284]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d115      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e07f      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d107      	bne.n	8005bf6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005be6:	4b41      	ldr	r3, [pc, #260]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d109      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e073      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bf6:	4b3d      	ldr	r3, [pc, #244]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f003 0302 	and.w	r3, r3, #2
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d101      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e06b      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c06:	4b39      	ldr	r3, [pc, #228]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	f023 0203 	bic.w	r2, r3, #3
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
 8005c12:	4936      	ldr	r1, [pc, #216]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c14:	4313      	orrs	r3, r2
 8005c16:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c18:	f7ff f94c 	bl	8004eb4 <HAL_GetTick>
 8005c1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c1e:	e00a      	b.n	8005c36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c20:	f7ff f948 	bl	8004eb4 <HAL_GetTick>
 8005c24:	4602      	mov	r2, r0
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	1ad3      	subs	r3, r2, r3
 8005c2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d901      	bls.n	8005c36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c32:	2303      	movs	r3, #3
 8005c34:	e053      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c36:	4b2d      	ldr	r3, [pc, #180]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c38:	685b      	ldr	r3, [r3, #4]
 8005c3a:	f003 020c 	and.w	r2, r3, #12
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d1eb      	bne.n	8005c20 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005c48:	4b27      	ldr	r3, [pc, #156]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0307 	and.w	r3, r3, #7
 8005c50:	683a      	ldr	r2, [r7, #0]
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d210      	bcs.n	8005c78 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c56:	4b24      	ldr	r3, [pc, #144]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f023 0207 	bic.w	r2, r3, #7
 8005c5e:	4922      	ldr	r1, [pc, #136]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c60:	683b      	ldr	r3, [r7, #0]
 8005c62:	4313      	orrs	r3, r2
 8005c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c66:	4b20      	ldr	r3, [pc, #128]	; (8005ce8 <HAL_RCC_ClockConfig+0x1c0>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d001      	beq.n	8005c78 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e032      	b.n	8005cde <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0304 	and.w	r3, r3, #4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d008      	beq.n	8005c96 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005c84:	4b19      	ldr	r3, [pc, #100]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	4916      	ldr	r1, [pc, #88]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005c92:	4313      	orrs	r3, r2
 8005c94:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d009      	beq.n	8005cb6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005ca2:	4b12      	ldr	r3, [pc, #72]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	691b      	ldr	r3, [r3, #16]
 8005cae:	00db      	lsls	r3, r3, #3
 8005cb0:	490e      	ldr	r1, [pc, #56]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005cb6:	f000 f821 	bl	8005cfc <HAL_RCC_GetSysClockFreq>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	4b0b      	ldr	r3, [pc, #44]	; (8005cec <HAL_RCC_ClockConfig+0x1c4>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	091b      	lsrs	r3, r3, #4
 8005cc2:	f003 030f 	and.w	r3, r3, #15
 8005cc6:	490a      	ldr	r1, [pc, #40]	; (8005cf0 <HAL_RCC_ClockConfig+0x1c8>)
 8005cc8:	5ccb      	ldrb	r3, [r1, r3]
 8005cca:	fa22 f303 	lsr.w	r3, r2, r3
 8005cce:	4a09      	ldr	r2, [pc, #36]	; (8005cf4 <HAL_RCC_ClockConfig+0x1cc>)
 8005cd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005cd2:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <HAL_RCC_ClockConfig+0x1d0>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7ff f8aa 	bl	8004e30 <HAL_InitTick>

  return HAL_OK;
 8005cdc:	2300      	movs	r3, #0
}
 8005cde:	4618      	mov	r0, r3
 8005ce0:	3710      	adds	r7, #16
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	40022000 	.word	0x40022000
 8005cec:	40021000 	.word	0x40021000
 8005cf0:	0800f5bc 	.word	0x0800f5bc
 8005cf4:	2000000c 	.word	0x2000000c
 8005cf8:	20000010 	.word	0x20000010

08005cfc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005cfc:	b490      	push	{r4, r7}
 8005cfe:	b08a      	sub	sp, #40	; 0x28
 8005d00:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005d02:	4b29      	ldr	r3, [pc, #164]	; (8005da8 <HAL_RCC_GetSysClockFreq+0xac>)
 8005d04:	1d3c      	adds	r4, r7, #4
 8005d06:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005d08:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005d0c:	f240 2301 	movw	r3, #513	; 0x201
 8005d10:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005d12:	2300      	movs	r3, #0
 8005d14:	61fb      	str	r3, [r7, #28]
 8005d16:	2300      	movs	r3, #0
 8005d18:	61bb      	str	r3, [r7, #24]
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d1e:	2300      	movs	r3, #0
 8005d20:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005d22:	2300      	movs	r3, #0
 8005d24:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005d26:	4b21      	ldr	r3, [pc, #132]	; (8005dac <HAL_RCC_GetSysClockFreq+0xb0>)
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005d2c:	69fb      	ldr	r3, [r7, #28]
 8005d2e:	f003 030c 	and.w	r3, r3, #12
 8005d32:	2b04      	cmp	r3, #4
 8005d34:	d002      	beq.n	8005d3c <HAL_RCC_GetSysClockFreq+0x40>
 8005d36:	2b08      	cmp	r3, #8
 8005d38:	d003      	beq.n	8005d42 <HAL_RCC_GetSysClockFreq+0x46>
 8005d3a:	e02b      	b.n	8005d94 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005d3c:	4b1c      	ldr	r3, [pc, #112]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005d3e:	623b      	str	r3, [r7, #32]
      break;
 8005d40:	e02b      	b.n	8005d9a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005d42:	69fb      	ldr	r3, [r7, #28]
 8005d44:	0c9b      	lsrs	r3, r3, #18
 8005d46:	f003 030f 	and.w	r3, r3, #15
 8005d4a:	3328      	adds	r3, #40	; 0x28
 8005d4c:	443b      	add	r3, r7
 8005d4e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005d52:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d012      	beq.n	8005d84 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005d5e:	4b13      	ldr	r3, [pc, #76]	; (8005dac <HAL_RCC_GetSysClockFreq+0xb0>)
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	0c5b      	lsrs	r3, r3, #17
 8005d64:	f003 0301 	and.w	r3, r3, #1
 8005d68:	3328      	adds	r3, #40	; 0x28
 8005d6a:	443b      	add	r3, r7
 8005d6c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005d70:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	4a0e      	ldr	r2, [pc, #56]	; (8005db0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8005d76:	fb03 f202 	mul.w	r2, r3, r2
 8005d7a:	69bb      	ldr	r3, [r7, #24]
 8005d7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d80:	627b      	str	r3, [r7, #36]	; 0x24
 8005d82:	e004      	b.n	8005d8e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	4a0b      	ldr	r2, [pc, #44]	; (8005db4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005d88:	fb02 f303 	mul.w	r3, r2, r3
 8005d8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d90:	623b      	str	r3, [r7, #32]
      break;
 8005d92:	e002      	b.n	8005d9a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005d94:	4b08      	ldr	r3, [pc, #32]	; (8005db8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005d96:	623b      	str	r3, [r7, #32]
      break;
 8005d98:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	3728      	adds	r7, #40	; 0x28
 8005da0:	46bd      	mov	sp, r7
 8005da2:	bc90      	pop	{r4, r7}
 8005da4:	4770      	bx	lr
 8005da6:	bf00      	nop
 8005da8:	0800b540 	.word	0x0800b540
 8005dac:	40021000 	.word	0x40021000
 8005db0:	00b71b00 	.word	0x00b71b00
 8005db4:	003d0900 	.word	0x003d0900
 8005db8:	007a1200 	.word	0x007a1200

08005dbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dc0:	4b02      	ldr	r3, [pc, #8]	; (8005dcc <HAL_RCC_GetHCLKFreq+0x10>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bc80      	pop	{r7}
 8005dca:	4770      	bx	lr
 8005dcc:	2000000c 	.word	0x2000000c

08005dd0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005dd4:	f7ff fff2 	bl	8005dbc <HAL_RCC_GetHCLKFreq>
 8005dd8:	4602      	mov	r2, r0
 8005dda:	4b05      	ldr	r3, [pc, #20]	; (8005df0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ddc:	685b      	ldr	r3, [r3, #4]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	f003 0307 	and.w	r3, r3, #7
 8005de4:	4903      	ldr	r1, [pc, #12]	; (8005df4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005de6:	5ccb      	ldrb	r3, [r1, r3]
 8005de8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	bd80      	pop	{r7, pc}
 8005df0:	40021000 	.word	0x40021000
 8005df4:	0800f5cc 	.word	0x0800f5cc

08005df8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005dfc:	f7ff ffde 	bl	8005dbc <HAL_RCC_GetHCLKFreq>
 8005e00:	4602      	mov	r2, r0
 8005e02:	4b05      	ldr	r3, [pc, #20]	; (8005e18 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	0adb      	lsrs	r3, r3, #11
 8005e08:	f003 0307 	and.w	r3, r3, #7
 8005e0c:	4903      	ldr	r1, [pc, #12]	; (8005e1c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e0e:	5ccb      	ldrb	r3, [r1, r3]
 8005e10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e14:	4618      	mov	r0, r3
 8005e16:	bd80      	pop	{r7, pc}
 8005e18:	40021000 	.word	0x40021000
 8005e1c:	0800f5cc 	.word	0x0800f5cc

08005e20 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b085      	sub	sp, #20
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005e28:	4b0a      	ldr	r3, [pc, #40]	; (8005e54 <RCC_Delay+0x34>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4a0a      	ldr	r2, [pc, #40]	; (8005e58 <RCC_Delay+0x38>)
 8005e2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e32:	0a5b      	lsrs	r3, r3, #9
 8005e34:	687a      	ldr	r2, [r7, #4]
 8005e36:	fb02 f303 	mul.w	r3, r2, r3
 8005e3a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005e3c:	bf00      	nop
  }
  while (Delay --);
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	1e5a      	subs	r2, r3, #1
 8005e42:	60fa      	str	r2, [r7, #12]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1f9      	bne.n	8005e3c <RCC_Delay+0x1c>
}
 8005e48:	bf00      	nop
 8005e4a:	bf00      	nop
 8005e4c:	3714      	adds	r7, #20
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	bc80      	pop	{r7}
 8005e52:	4770      	bx	lr
 8005e54:	2000000c 	.word	0x2000000c
 8005e58:	10624dd3 	.word	0x10624dd3

08005e5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e076      	b.n	8005f5c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d108      	bne.n	8005e88 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	685b      	ldr	r3, [r3, #4]
 8005e7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e7e:	d009      	beq.n	8005e94 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2200      	movs	r2, #0
 8005e84:	61da      	str	r2, [r3, #28]
 8005e86:	e005      	b.n	8005e94 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	2200      	movs	r2, #0
 8005e92:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d106      	bne.n	8005eb4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005eae:	6878      	ldr	r0, [r7, #4]
 8005eb0:	f7fe fb4a 	bl	8004548 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	681a      	ldr	r2, [r3, #0]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eca:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	685b      	ldr	r3, [r3, #4]
 8005ed0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005edc:	431a      	orrs	r2, r3
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	691b      	ldr	r3, [r3, #16]
 8005eec:	f003 0302 	and.w	r3, r3, #2
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	695b      	ldr	r3, [r3, #20]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	431a      	orrs	r2, r3
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	699b      	ldr	r3, [r3, #24]
 8005f00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f04:	431a      	orrs	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	69db      	ldr	r3, [r3, #28]
 8005f0a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f0e:	431a      	orrs	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a1b      	ldr	r3, [r3, #32]
 8005f14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f18:	ea42 0103 	orr.w	r1, r2, r3
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f20:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	430a      	orrs	r2, r1
 8005f2a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	699b      	ldr	r3, [r3, #24]
 8005f30:	0c1a      	lsrs	r2, r3, #16
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f002 0204 	and.w	r2, r2, #4
 8005f3a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	69da      	ldr	r2, [r3, #28]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f4a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2201      	movs	r2, #1
 8005f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005f5a:	2300      	movs	r3, #0
}
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	3708      	adds	r7, #8
 8005f60:	46bd      	mov	sp, r7
 8005f62:	bd80      	pop	{r7, pc}

08005f64 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005f64:	b580      	push	{r7, lr}
 8005f66:	b08c      	sub	sp, #48	; 0x30
 8005f68:	af00      	add	r7, sp, #0
 8005f6a:	60f8      	str	r0, [r7, #12]
 8005f6c:	60b9      	str	r1, [r7, #8]
 8005f6e:	607a      	str	r2, [r7, #4]
 8005f70:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005f72:	2301      	movs	r3, #1
 8005f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005f76:	2300      	movs	r3, #0
 8005f78:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d101      	bne.n	8005f8a <HAL_SPI_TransmitReceive+0x26>
 8005f86:	2302      	movs	r3, #2
 8005f88:	e18a      	b.n	80062a0 <HAL_SPI_TransmitReceive+0x33c>
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f92:	f7fe ff8f 	bl	8004eb4 <HAL_GetTick>
 8005f96:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005fa8:	887b      	ldrh	r3, [r7, #2]
 8005faa:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005fac:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d00f      	beq.n	8005fd4 <HAL_SPI_TransmitReceive+0x70>
 8005fb4:	69fb      	ldr	r3, [r7, #28]
 8005fb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fba:	d107      	bne.n	8005fcc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	d103      	bne.n	8005fcc <HAL_SPI_TransmitReceive+0x68>
 8005fc4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005fc8:	2b04      	cmp	r3, #4
 8005fca:	d003      	beq.n	8005fd4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005fcc:	2302      	movs	r3, #2
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005fd2:	e15b      	b.n	800628c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d005      	beq.n	8005fe6 <HAL_SPI_TransmitReceive+0x82>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	d002      	beq.n	8005fe6 <HAL_SPI_TransmitReceive+0x82>
 8005fe0:	887b      	ldrh	r3, [r7, #2]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d103      	bne.n	8005fee <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005fec:	e14e      	b.n	800628c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b04      	cmp	r3, #4
 8005ff8:	d003      	beq.n	8006002 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2205      	movs	r2, #5
 8005ffe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	2200      	movs	r2, #0
 8006006:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	687a      	ldr	r2, [r7, #4]
 800600c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	887a      	ldrh	r2, [r7, #2]
 8006012:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	887a      	ldrh	r2, [r7, #2]
 8006018:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	887a      	ldrh	r2, [r7, #2]
 8006024:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	887a      	ldrh	r2, [r7, #2]
 800602a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	2200      	movs	r2, #0
 8006030:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2200      	movs	r2, #0
 8006036:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006042:	2b40      	cmp	r3, #64	; 0x40
 8006044:	d007      	beq.n	8006056 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	681a      	ldr	r2, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006054:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	68db      	ldr	r3, [r3, #12]
 800605a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800605e:	d178      	bne.n	8006152 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d002      	beq.n	800606e <HAL_SPI_TransmitReceive+0x10a>
 8006068:	8b7b      	ldrh	r3, [r7, #26]
 800606a:	2b01      	cmp	r3, #1
 800606c:	d166      	bne.n	800613c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006072:	881a      	ldrh	r2, [r3, #0]
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800607e:	1c9a      	adds	r2, r3, #2
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006088:	b29b      	uxth	r3, r3
 800608a:	3b01      	subs	r3, #1
 800608c:	b29a      	uxth	r2, r3
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006092:	e053      	b.n	800613c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b02      	cmp	r3, #2
 80060a0:	d11b      	bne.n	80060da <HAL_SPI_TransmitReceive+0x176>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d016      	beq.n	80060da <HAL_SPI_TransmitReceive+0x176>
 80060ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d113      	bne.n	80060da <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b6:	881a      	ldrh	r2, [r3, #0]
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c2:	1c9a      	adds	r2, r3, #2
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	3b01      	subs	r3, #1
 80060d0:	b29a      	uxth	r2, r3
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80060d6:	2300      	movs	r3, #0
 80060d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	f003 0301 	and.w	r3, r3, #1
 80060e4:	2b01      	cmp	r3, #1
 80060e6:	d119      	bne.n	800611c <HAL_SPI_TransmitReceive+0x1b8>
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ec:	b29b      	uxth	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d014      	beq.n	800611c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	68da      	ldr	r2, [r3, #12]
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060fc:	b292      	uxth	r2, r2
 80060fe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006104:	1c9a      	adds	r2, r3, #2
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800610e:	b29b      	uxth	r3, r3
 8006110:	3b01      	subs	r3, #1
 8006112:	b29a      	uxth	r2, r3
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006118:	2301      	movs	r3, #1
 800611a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800611c:	f7fe feca 	bl	8004eb4 <HAL_GetTick>
 8006120:	4602      	mov	r2, r0
 8006122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006128:	429a      	cmp	r2, r3
 800612a:	d807      	bhi.n	800613c <HAL_SPI_TransmitReceive+0x1d8>
 800612c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800612e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006132:	d003      	beq.n	800613c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006134:	2303      	movs	r3, #3
 8006136:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800613a:	e0a7      	b.n	800628c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006140:	b29b      	uxth	r3, r3
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1a6      	bne.n	8006094 <HAL_SPI_TransmitReceive+0x130>
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800614a:	b29b      	uxth	r3, r3
 800614c:	2b00      	cmp	r3, #0
 800614e:	d1a1      	bne.n	8006094 <HAL_SPI_TransmitReceive+0x130>
 8006150:	e07c      	b.n	800624c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_SPI_TransmitReceive+0x1fc>
 800615a:	8b7b      	ldrh	r3, [r7, #26]
 800615c:	2b01      	cmp	r3, #1
 800615e:	d16b      	bne.n	8006238 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	330c      	adds	r3, #12
 800616a:	7812      	ldrb	r2, [r2, #0]
 800616c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800617c:	b29b      	uxth	r3, r3
 800617e:	3b01      	subs	r3, #1
 8006180:	b29a      	uxth	r2, r3
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006186:	e057      	b.n	8006238 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f003 0302 	and.w	r3, r3, #2
 8006192:	2b02      	cmp	r3, #2
 8006194:	d11c      	bne.n	80061d0 <HAL_SPI_TransmitReceive+0x26c>
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800619a:	b29b      	uxth	r3, r3
 800619c:	2b00      	cmp	r3, #0
 800619e:	d017      	beq.n	80061d0 <HAL_SPI_TransmitReceive+0x26c>
 80061a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d114      	bne.n	80061d0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	330c      	adds	r3, #12
 80061b0:	7812      	ldrb	r2, [r2, #0]
 80061b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061b8:	1c5a      	adds	r2, r3, #1
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061c2:	b29b      	uxth	r3, r3
 80061c4:	3b01      	subs	r3, #1
 80061c6:	b29a      	uxth	r2, r3
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061cc:	2300      	movs	r3, #0
 80061ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 0301 	and.w	r3, r3, #1
 80061da:	2b01      	cmp	r3, #1
 80061dc:	d119      	bne.n	8006212 <HAL_SPI_TransmitReceive+0x2ae>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d014      	beq.n	8006212 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061f2:	b2d2      	uxtb	r2, r2
 80061f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061fa:	1c5a      	adds	r2, r3, #1
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006204:	b29b      	uxth	r3, r3
 8006206:	3b01      	subs	r3, #1
 8006208:	b29a      	uxth	r2, r3
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800620e:	2301      	movs	r3, #1
 8006210:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006212:	f7fe fe4f 	bl	8004eb4 <HAL_GetTick>
 8006216:	4602      	mov	r2, r0
 8006218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621a:	1ad3      	subs	r3, r2, r3
 800621c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800621e:	429a      	cmp	r2, r3
 8006220:	d803      	bhi.n	800622a <HAL_SPI_TransmitReceive+0x2c6>
 8006222:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006224:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006228:	d102      	bne.n	8006230 <HAL_SPI_TransmitReceive+0x2cc>
 800622a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800622c:	2b00      	cmp	r3, #0
 800622e:	d103      	bne.n	8006238 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006236:	e029      	b.n	800628c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800623c:	b29b      	uxth	r3, r3
 800623e:	2b00      	cmp	r3, #0
 8006240:	d1a2      	bne.n	8006188 <HAL_SPI_TransmitReceive+0x224>
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006246:	b29b      	uxth	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	d19d      	bne.n	8006188 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800624c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800624e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f000 f8b1 	bl	80063b8 <SPI_EndRxTxTransaction>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d006      	beq.n	800626a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2220      	movs	r2, #32
 8006266:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006268:	e010      	b.n	800628c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d10b      	bne.n	800628a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006272:	2300      	movs	r3, #0
 8006274:	617b      	str	r3, [r7, #20]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	617b      	str	r3, [r7, #20]
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	617b      	str	r3, [r7, #20]
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	e000      	b.n	800628c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800628a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	2201      	movs	r2, #1
 8006290:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	2200      	movs	r2, #0
 8006298:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800629c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3730      	adds	r7, #48	; 0x30
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b088      	sub	sp, #32
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	60f8      	str	r0, [r7, #12]
 80062b0:	60b9      	str	r1, [r7, #8]
 80062b2:	603b      	str	r3, [r7, #0]
 80062b4:	4613      	mov	r3, r2
 80062b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80062b8:	f7fe fdfc 	bl	8004eb4 <HAL_GetTick>
 80062bc:	4602      	mov	r2, r0
 80062be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062c0:	1a9b      	subs	r3, r3, r2
 80062c2:	683a      	ldr	r2, [r7, #0]
 80062c4:	4413      	add	r3, r2
 80062c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80062c8:	f7fe fdf4 	bl	8004eb4 <HAL_GetTick>
 80062cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80062ce:	4b39      	ldr	r3, [pc, #228]	; (80063b4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	015b      	lsls	r3, r3, #5
 80062d4:	0d1b      	lsrs	r3, r3, #20
 80062d6:	69fa      	ldr	r2, [r7, #28]
 80062d8:	fb02 f303 	mul.w	r3, r2, r3
 80062dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80062de:	e054      	b.n	800638a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e6:	d050      	beq.n	800638a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80062e8:	f7fe fde4 	bl	8004eb4 <HAL_GetTick>
 80062ec:	4602      	mov	r2, r0
 80062ee:	69bb      	ldr	r3, [r7, #24]
 80062f0:	1ad3      	subs	r3, r2, r3
 80062f2:	69fa      	ldr	r2, [r7, #28]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d902      	bls.n	80062fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d13d      	bne.n	800637a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	685a      	ldr	r2, [r3, #4]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800630c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006316:	d111      	bne.n	800633c <SPI_WaitFlagStateUntilTimeout+0x94>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006320:	d004      	beq.n	800632c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800632a:	d107      	bne.n	800633c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800633a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006340:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006344:	d10f      	bne.n	8006366 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	681a      	ldr	r2, [r3, #0]
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006354:	601a      	str	r2, [r3, #0]
 8006356:	68fb      	ldr	r3, [r7, #12]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006364:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2201      	movs	r2, #1
 800636a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006376:	2303      	movs	r3, #3
 8006378:	e017      	b.n	80063aa <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	2b00      	cmp	r3, #0
 800637e:	d101      	bne.n	8006384 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006380:	2300      	movs	r3, #0
 8006382:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	3b01      	subs	r3, #1
 8006388:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	4013      	ands	r3, r2
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	429a      	cmp	r2, r3
 8006398:	bf0c      	ite	eq
 800639a:	2301      	moveq	r3, #1
 800639c:	2300      	movne	r3, #0
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	461a      	mov	r2, r3
 80063a2:	79fb      	ldrb	r3, [r7, #7]
 80063a4:	429a      	cmp	r2, r3
 80063a6:	d19b      	bne.n	80062e0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3720      	adds	r7, #32
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	2000000c 	.word	0x2000000c

080063b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80063b8:	b580      	push	{r7, lr}
 80063ba:	b086      	sub	sp, #24
 80063bc:	af02      	add	r7, sp, #8
 80063be:	60f8      	str	r0, [r7, #12]
 80063c0:	60b9      	str	r1, [r7, #8]
 80063c2:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	9300      	str	r3, [sp, #0]
 80063c8:	68bb      	ldr	r3, [r7, #8]
 80063ca:	2200      	movs	r2, #0
 80063cc:	2180      	movs	r1, #128	; 0x80
 80063ce:	68f8      	ldr	r0, [r7, #12]
 80063d0:	f7ff ff6a 	bl	80062a8 <SPI_WaitFlagStateUntilTimeout>
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d007      	beq.n	80063ea <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063de:	f043 0220 	orr.w	r2, r3, #32
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80063e6:	2303      	movs	r3, #3
 80063e8:	e000      	b.n	80063ec <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3710      	adds	r7, #16
 80063f0:	46bd      	mov	sp, r7
 80063f2:	bd80      	pop	{r7, pc}

080063f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063f4:	b580      	push	{r7, lr}
 80063f6:	b082      	sub	sp, #8
 80063f8:	af00      	add	r7, sp, #0
 80063fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d101      	bne.n	8006406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006402:	2301      	movs	r3, #1
 8006404:	e041      	b.n	800648a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b00      	cmp	r3, #0
 8006410:	d106      	bne.n	8006420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800641a:	6878      	ldr	r0, [r7, #4]
 800641c:	f7fe fb6c 	bl	8004af8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2202      	movs	r2, #2
 8006424:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681a      	ldr	r2, [r3, #0]
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	3304      	adds	r3, #4
 8006430:	4619      	mov	r1, r3
 8006432:	4610      	mov	r0, r2
 8006434:	f000 fca0 	bl	8006d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2201      	movs	r2, #1
 800643c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2201      	movs	r2, #1
 8006444:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2201      	movs	r2, #1
 800644c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2201      	movs	r2, #1
 8006454:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	2201      	movs	r2, #1
 800645c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2201      	movs	r2, #1
 8006464:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2201      	movs	r2, #1
 800646c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2201      	movs	r2, #1
 800647c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2201      	movs	r2, #1
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006488:	2300      	movs	r3, #0
}
 800648a:	4618      	mov	r0, r3
 800648c:	3708      	adds	r7, #8
 800648e:	46bd      	mov	sp, r7
 8006490:	bd80      	pop	{r7, pc}
	...

08006494 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006494:	b480      	push	{r7}
 8006496:	b085      	sub	sp, #20
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	2b01      	cmp	r3, #1
 80064a6:	d001      	beq.n	80064ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e032      	b.n	8006512 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2202      	movs	r2, #2
 80064b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a18      	ldr	r2, [pc, #96]	; (800651c <HAL_TIM_Base_Start+0x88>)
 80064ba:	4293      	cmp	r3, r2
 80064bc:	d00e      	beq.n	80064dc <HAL_TIM_Base_Start+0x48>
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c6:	d009      	beq.n	80064dc <HAL_TIM_Base_Start+0x48>
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a14      	ldr	r2, [pc, #80]	; (8006520 <HAL_TIM_Base_Start+0x8c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d004      	beq.n	80064dc <HAL_TIM_Base_Start+0x48>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a13      	ldr	r2, [pc, #76]	; (8006524 <HAL_TIM_Base_Start+0x90>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d111      	bne.n	8006500 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	f003 0307 	and.w	r3, r3, #7
 80064e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	2b06      	cmp	r3, #6
 80064ec:	d010      	beq.n	8006510 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f042 0201 	orr.w	r2, r2, #1
 80064fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064fe:	e007      	b.n	8006510 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f042 0201 	orr.w	r2, r2, #1
 800650e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006510:	2300      	movs	r3, #0
}
 8006512:	4618      	mov	r0, r3
 8006514:	3714      	adds	r7, #20
 8006516:	46bd      	mov	sp, r7
 8006518:	bc80      	pop	{r7}
 800651a:	4770      	bx	lr
 800651c:	40012c00 	.word	0x40012c00
 8006520:	40000400 	.word	0x40000400
 8006524:	40000800 	.word	0x40000800

08006528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006528:	b480      	push	{r7}
 800652a:	b085      	sub	sp, #20
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b01      	cmp	r3, #1
 800653a:	d001      	beq.n	8006540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800653c:	2301      	movs	r3, #1
 800653e:	e03a      	b.n	80065b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2202      	movs	r2, #2
 8006544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	68da      	ldr	r2, [r3, #12]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f042 0201 	orr.w	r2, r2, #1
 8006556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	4a18      	ldr	r2, [pc, #96]	; (80065c0 <HAL_TIM_Base_Start_IT+0x98>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d00e      	beq.n	8006580 <HAL_TIM_Base_Start_IT+0x58>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800656a:	d009      	beq.n	8006580 <HAL_TIM_Base_Start_IT+0x58>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	4a14      	ldr	r2, [pc, #80]	; (80065c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8006572:	4293      	cmp	r3, r2
 8006574:	d004      	beq.n	8006580 <HAL_TIM_Base_Start_IT+0x58>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	4a13      	ldr	r2, [pc, #76]	; (80065c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800657c:	4293      	cmp	r3, r2
 800657e:	d111      	bne.n	80065a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	689b      	ldr	r3, [r3, #8]
 8006586:	f003 0307 	and.w	r3, r3, #7
 800658a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	2b06      	cmp	r3, #6
 8006590:	d010      	beq.n	80065b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f042 0201 	orr.w	r2, r2, #1
 80065a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065a2:	e007      	b.n	80065b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f042 0201 	orr.w	r2, r2, #1
 80065b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065b4:	2300      	movs	r3, #0
}
 80065b6:	4618      	mov	r0, r3
 80065b8:	3714      	adds	r7, #20
 80065ba:	46bd      	mov	sp, r7
 80065bc:	bc80      	pop	{r7}
 80065be:	4770      	bx	lr
 80065c0:	40012c00 	.word	0x40012c00
 80065c4:	40000400 	.word	0x40000400
 80065c8:	40000800 	.word	0x40000800

080065cc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	68da      	ldr	r2, [r3, #12]
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	f022 0201 	bic.w	r2, r2, #1
 80065e2:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	6a1a      	ldr	r2, [r3, #32]
 80065ea:	f241 1311 	movw	r3, #4369	; 0x1111
 80065ee:	4013      	ands	r3, r2
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10f      	bne.n	8006614 <HAL_TIM_Base_Stop_IT+0x48>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6a1a      	ldr	r2, [r3, #32]
 80065fa:	f240 4344 	movw	r3, #1092	; 0x444
 80065fe:	4013      	ands	r3, r2
 8006600:	2b00      	cmp	r3, #0
 8006602:	d107      	bne.n	8006614 <HAL_TIM_Base_Stop_IT+0x48>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f022 0201 	bic.w	r2, r2, #1
 8006612:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	370c      	adds	r7, #12
 8006622:	46bd      	mov	sp, r7
 8006624:	bc80      	pop	{r7}
 8006626:	4770      	bx	lr

08006628 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006628:	b580      	push	{r7, lr}
 800662a:	b082      	sub	sp, #8
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d101      	bne.n	800663a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006636:	2301      	movs	r3, #1
 8006638:	e041      	b.n	80066be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006640:	b2db      	uxtb	r3, r3
 8006642:	2b00      	cmp	r3, #0
 8006644:	d106      	bne.n	8006654 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2200      	movs	r2, #0
 800664a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800664e:	6878      	ldr	r0, [r7, #4]
 8006650:	f000 f839 	bl	80066c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2202      	movs	r2, #2
 8006658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681a      	ldr	r2, [r3, #0]
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	3304      	adds	r3, #4
 8006664:	4619      	mov	r1, r3
 8006666:	4610      	mov	r0, r2
 8006668:	f000 fb86 	bl	8006d78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2201      	movs	r2, #1
 80066a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2201      	movs	r2, #1
 80066b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3708      	adds	r7, #8
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}

080066c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80066c6:	b480      	push	{r7}
 80066c8:	b083      	sub	sp, #12
 80066ca:	af00      	add	r7, sp, #0
 80066cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80066ce:	bf00      	nop
 80066d0:	370c      	adds	r7, #12
 80066d2:	46bd      	mov	sp, r7
 80066d4:	bc80      	pop	{r7}
 80066d6:	4770      	bx	lr

080066d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80066d8:	b580      	push	{r7, lr}
 80066da:	b084      	sub	sp, #16
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d109      	bne.n	80066fc <HAL_TIM_PWM_Start+0x24>
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80066ee:	b2db      	uxtb	r3, r3
 80066f0:	2b01      	cmp	r3, #1
 80066f2:	bf14      	ite	ne
 80066f4:	2301      	movne	r3, #1
 80066f6:	2300      	moveq	r3, #0
 80066f8:	b2db      	uxtb	r3, r3
 80066fa:	e022      	b.n	8006742 <HAL_TIM_PWM_Start+0x6a>
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	2b04      	cmp	r3, #4
 8006700:	d109      	bne.n	8006716 <HAL_TIM_PWM_Start+0x3e>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006708:	b2db      	uxtb	r3, r3
 800670a:	2b01      	cmp	r3, #1
 800670c:	bf14      	ite	ne
 800670e:	2301      	movne	r3, #1
 8006710:	2300      	moveq	r3, #0
 8006712:	b2db      	uxtb	r3, r3
 8006714:	e015      	b.n	8006742 <HAL_TIM_PWM_Start+0x6a>
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	2b08      	cmp	r3, #8
 800671a:	d109      	bne.n	8006730 <HAL_TIM_PWM_Start+0x58>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006722:	b2db      	uxtb	r3, r3
 8006724:	2b01      	cmp	r3, #1
 8006726:	bf14      	ite	ne
 8006728:	2301      	movne	r3, #1
 800672a:	2300      	moveq	r3, #0
 800672c:	b2db      	uxtb	r3, r3
 800672e:	e008      	b.n	8006742 <HAL_TIM_PWM_Start+0x6a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006736:	b2db      	uxtb	r3, r3
 8006738:	2b01      	cmp	r3, #1
 800673a:	bf14      	ite	ne
 800673c:	2301      	movne	r3, #1
 800673e:	2300      	moveq	r3, #0
 8006740:	b2db      	uxtb	r3, r3
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006746:	2301      	movs	r3, #1
 8006748:	e05e      	b.n	8006808 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	2b00      	cmp	r3, #0
 800674e:	d104      	bne.n	800675a <HAL_TIM_PWM_Start+0x82>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2202      	movs	r2, #2
 8006754:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006758:	e013      	b.n	8006782 <HAL_TIM_PWM_Start+0xaa>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	2b04      	cmp	r3, #4
 800675e:	d104      	bne.n	800676a <HAL_TIM_PWM_Start+0x92>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2202      	movs	r2, #2
 8006764:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006768:	e00b      	b.n	8006782 <HAL_TIM_PWM_Start+0xaa>
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	2b08      	cmp	r3, #8
 800676e:	d104      	bne.n	800677a <HAL_TIM_PWM_Start+0xa2>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	2202      	movs	r2, #2
 8006774:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006778:	e003      	b.n	8006782 <HAL_TIM_PWM_Start+0xaa>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	2202      	movs	r2, #2
 800677e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	2201      	movs	r2, #1
 8006788:	6839      	ldr	r1, [r7, #0]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fd74 	bl	8007278 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	4a1e      	ldr	r2, [pc, #120]	; (8006810 <HAL_TIM_PWM_Start+0x138>)
 8006796:	4293      	cmp	r3, r2
 8006798:	d107      	bne.n	80067aa <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80067a8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a18      	ldr	r2, [pc, #96]	; (8006810 <HAL_TIM_PWM_Start+0x138>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d00e      	beq.n	80067d2 <HAL_TIM_PWM_Start+0xfa>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067bc:	d009      	beq.n	80067d2 <HAL_TIM_PWM_Start+0xfa>
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	4a14      	ldr	r2, [pc, #80]	; (8006814 <HAL_TIM_PWM_Start+0x13c>)
 80067c4:	4293      	cmp	r3, r2
 80067c6:	d004      	beq.n	80067d2 <HAL_TIM_PWM_Start+0xfa>
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	4a12      	ldr	r2, [pc, #72]	; (8006818 <HAL_TIM_PWM_Start+0x140>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d111      	bne.n	80067f6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	f003 0307 	and.w	r3, r3, #7
 80067dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	2b06      	cmp	r3, #6
 80067e2:	d010      	beq.n	8006806 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067f4:	e007      	b.n	8006806 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f042 0201 	orr.w	r2, r2, #1
 8006804:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006806:	2300      	movs	r3, #0
}
 8006808:	4618      	mov	r0, r3
 800680a:	3710      	adds	r7, #16
 800680c:	46bd      	mov	sp, r7
 800680e:	bd80      	pop	{r7, pc}
 8006810:	40012c00 	.word	0x40012c00
 8006814:	40000400 	.word	0x40000400
 8006818:	40000800 	.word	0x40000800

0800681c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b082      	sub	sp, #8
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	691b      	ldr	r3, [r3, #16]
 800682a:	f003 0302 	and.w	r3, r3, #2
 800682e:	2b02      	cmp	r3, #2
 8006830:	d122      	bne.n	8006878 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	68db      	ldr	r3, [r3, #12]
 8006838:	f003 0302 	and.w	r3, r3, #2
 800683c:	2b02      	cmp	r3, #2
 800683e:	d11b      	bne.n	8006878 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f06f 0202 	mvn.w	r2, #2
 8006848:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2201      	movs	r2, #1
 800684e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	f003 0303 	and.w	r3, r3, #3
 800685a:	2b00      	cmp	r3, #0
 800685c:	d003      	beq.n	8006866 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800685e:	6878      	ldr	r0, [r7, #4]
 8006860:	f000 fa6f 	bl	8006d42 <HAL_TIM_IC_CaptureCallback>
 8006864:	e005      	b.n	8006872 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f000 fa62 	bl	8006d30 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 fa71 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	691b      	ldr	r3, [r3, #16]
 800687e:	f003 0304 	and.w	r3, r3, #4
 8006882:	2b04      	cmp	r3, #4
 8006884:	d122      	bne.n	80068cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	68db      	ldr	r3, [r3, #12]
 800688c:	f003 0304 	and.w	r3, r3, #4
 8006890:	2b04      	cmp	r3, #4
 8006892:	d11b      	bne.n	80068cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f06f 0204 	mvn.w	r2, #4
 800689c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2202      	movs	r2, #2
 80068a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	699b      	ldr	r3, [r3, #24]
 80068aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d003      	beq.n	80068ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 fa45 	bl	8006d42 <HAL_TIM_IC_CaptureCallback>
 80068b8:	e005      	b.n	80068c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 fa38 	bl	8006d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 fa47 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	f003 0308 	and.w	r3, r3, #8
 80068d6:	2b08      	cmp	r3, #8
 80068d8:	d122      	bne.n	8006920 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	68db      	ldr	r3, [r3, #12]
 80068e0:	f003 0308 	and.w	r3, r3, #8
 80068e4:	2b08      	cmp	r3, #8
 80068e6:	d11b      	bne.n	8006920 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f06f 0208 	mvn.w	r2, #8
 80068f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2204      	movs	r2, #4
 80068f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	69db      	ldr	r3, [r3, #28]
 80068fe:	f003 0303 	and.w	r3, r3, #3
 8006902:	2b00      	cmp	r3, #0
 8006904:	d003      	beq.n	800690e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006906:	6878      	ldr	r0, [r7, #4]
 8006908:	f000 fa1b 	bl	8006d42 <HAL_TIM_IC_CaptureCallback>
 800690c:	e005      	b.n	800691a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800690e:	6878      	ldr	r0, [r7, #4]
 8006910:	f000 fa0e 	bl	8006d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006914:	6878      	ldr	r0, [r7, #4]
 8006916:	f000 fa1d 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	691b      	ldr	r3, [r3, #16]
 8006926:	f003 0310 	and.w	r3, r3, #16
 800692a:	2b10      	cmp	r3, #16
 800692c:	d122      	bne.n	8006974 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	f003 0310 	and.w	r3, r3, #16
 8006938:	2b10      	cmp	r3, #16
 800693a:	d11b      	bne.n	8006974 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f06f 0210 	mvn.w	r2, #16
 8006944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2208      	movs	r2, #8
 800694a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	69db      	ldr	r3, [r3, #28]
 8006952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006956:	2b00      	cmp	r3, #0
 8006958:	d003      	beq.n	8006962 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f000 f9f1 	bl	8006d42 <HAL_TIM_IC_CaptureCallback>
 8006960:	e005      	b.n	800696e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f000 f9e4 	bl	8006d30 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 f9f3 	bl	8006d54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	691b      	ldr	r3, [r3, #16]
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	2b01      	cmp	r3, #1
 8006980:	d10e      	bne.n	80069a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68db      	ldr	r3, [r3, #12]
 8006988:	f003 0301 	and.w	r3, r3, #1
 800698c:	2b01      	cmp	r3, #1
 800698e:	d107      	bne.n	80069a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f06f 0201 	mvn.w	r2, #1
 8006998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f7fd fa94 	bl	8003ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	691b      	ldr	r3, [r3, #16]
 80069a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069aa:	2b80      	cmp	r3, #128	; 0x80
 80069ac:	d10e      	bne.n	80069cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069b8:	2b80      	cmp	r3, #128	; 0x80
 80069ba:	d107      	bne.n	80069cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	f000 fd32 	bl	8007430 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	691b      	ldr	r3, [r3, #16]
 80069d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069d6:	2b40      	cmp	r3, #64	; 0x40
 80069d8:	d10e      	bne.n	80069f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68db      	ldr	r3, [r3, #12]
 80069e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069e4:	2b40      	cmp	r3, #64	; 0x40
 80069e6:	d107      	bne.n	80069f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80069f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f000 f9b7 	bl	8006d66 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	f003 0320 	and.w	r3, r3, #32
 8006a02:	2b20      	cmp	r3, #32
 8006a04:	d10e      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	f003 0320 	and.w	r3, r3, #32
 8006a10:	2b20      	cmp	r3, #32
 8006a12:	d107      	bne.n	8006a24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f06f 0220 	mvn.w	r2, #32
 8006a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 fcfd 	bl	800741e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a24:	bf00      	nop
 8006a26:	3708      	adds	r7, #8
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}

08006a2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006a2c:	b580      	push	{r7, lr}
 8006a2e:	b084      	sub	sp, #16
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	60f8      	str	r0, [r7, #12]
 8006a34:	60b9      	str	r1, [r7, #8]
 8006a36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a3e:	2b01      	cmp	r3, #1
 8006a40:	d101      	bne.n	8006a46 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006a42:	2302      	movs	r3, #2
 8006a44:	e0ac      	b.n	8006ba0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	2201      	movs	r2, #1
 8006a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2b0c      	cmp	r3, #12
 8006a52:	f200 809f 	bhi.w	8006b94 <HAL_TIM_PWM_ConfigChannel+0x168>
 8006a56:	a201      	add	r2, pc, #4	; (adr r2, 8006a5c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8006a58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a5c:	08006a91 	.word	0x08006a91
 8006a60:	08006b95 	.word	0x08006b95
 8006a64:	08006b95 	.word	0x08006b95
 8006a68:	08006b95 	.word	0x08006b95
 8006a6c:	08006ad1 	.word	0x08006ad1
 8006a70:	08006b95 	.word	0x08006b95
 8006a74:	08006b95 	.word	0x08006b95
 8006a78:	08006b95 	.word	0x08006b95
 8006a7c:	08006b13 	.word	0x08006b13
 8006a80:	08006b95 	.word	0x08006b95
 8006a84:	08006b95 	.word	0x08006b95
 8006a88:	08006b95 	.word	0x08006b95
 8006a8c:	08006b53 	.word	0x08006b53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	68b9      	ldr	r1, [r7, #8]
 8006a96:	4618      	mov	r0, r3
 8006a98:	f000 f9d0 	bl	8006e3c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	699a      	ldr	r2, [r3, #24]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f042 0208 	orr.w	r2, r2, #8
 8006aaa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	699a      	ldr	r2, [r3, #24]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0204 	bic.w	r2, r2, #4
 8006aba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	6999      	ldr	r1, [r3, #24]
 8006ac2:	68bb      	ldr	r3, [r7, #8]
 8006ac4:	691a      	ldr	r2, [r3, #16]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	430a      	orrs	r2, r1
 8006acc:	619a      	str	r2, [r3, #24]
      break;
 8006ace:	e062      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68b9      	ldr	r1, [r7, #8]
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	f000 fa16 	bl	8006f08 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	699a      	ldr	r2, [r3, #24]
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006aea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	699a      	ldr	r2, [r3, #24]
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006afa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	6999      	ldr	r1, [r3, #24]
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	691b      	ldr	r3, [r3, #16]
 8006b06:	021a      	lsls	r2, r3, #8
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	430a      	orrs	r2, r1
 8006b0e:	619a      	str	r2, [r3, #24]
      break;
 8006b10:	e041      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	68b9      	ldr	r1, [r7, #8]
 8006b18:	4618      	mov	r0, r3
 8006b1a:	f000 fa5f 	bl	8006fdc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	69da      	ldr	r2, [r3, #28]
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f042 0208 	orr.w	r2, r2, #8
 8006b2c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	69da      	ldr	r2, [r3, #28]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f022 0204 	bic.w	r2, r2, #4
 8006b3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	69d9      	ldr	r1, [r3, #28]
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	691a      	ldr	r2, [r3, #16]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	430a      	orrs	r2, r1
 8006b4e:	61da      	str	r2, [r3, #28]
      break;
 8006b50:	e021      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	68b9      	ldr	r1, [r7, #8]
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f000 faa9 	bl	80070b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	69da      	ldr	r2, [r3, #28]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b6c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	69da      	ldr	r2, [r3, #28]
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006b7c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	69d9      	ldr	r1, [r3, #28]
 8006b84:	68bb      	ldr	r3, [r7, #8]
 8006b86:	691b      	ldr	r3, [r3, #16]
 8006b88:	021a      	lsls	r2, r3, #8
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	430a      	orrs	r2, r1
 8006b90:	61da      	str	r2, [r3, #28]
      break;
 8006b92:	e000      	b.n	8006b96 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8006b94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b9e:	2300      	movs	r3, #0
}
 8006ba0:	4618      	mov	r0, r3
 8006ba2:	3710      	adds	r7, #16
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bd80      	pop	{r7, pc}

08006ba8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b084      	sub	sp, #16
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d101      	bne.n	8006bc0 <HAL_TIM_ConfigClockSource+0x18>
 8006bbc:	2302      	movs	r3, #2
 8006bbe:	e0b3      	b.n	8006d28 <HAL_TIM_ConfigClockSource+0x180>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2201      	movs	r2, #1
 8006bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2202      	movs	r2, #2
 8006bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006bde:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006be6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	68fa      	ldr	r2, [r7, #12]
 8006bee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bf8:	d03e      	beq.n	8006c78 <HAL_TIM_ConfigClockSource+0xd0>
 8006bfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006bfe:	f200 8087 	bhi.w	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c06:	f000 8085 	beq.w	8006d14 <HAL_TIM_ConfigClockSource+0x16c>
 8006c0a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c0e:	d87f      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c10:	2b70      	cmp	r3, #112	; 0x70
 8006c12:	d01a      	beq.n	8006c4a <HAL_TIM_ConfigClockSource+0xa2>
 8006c14:	2b70      	cmp	r3, #112	; 0x70
 8006c16:	d87b      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c18:	2b60      	cmp	r3, #96	; 0x60
 8006c1a:	d050      	beq.n	8006cbe <HAL_TIM_ConfigClockSource+0x116>
 8006c1c:	2b60      	cmp	r3, #96	; 0x60
 8006c1e:	d877      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c20:	2b50      	cmp	r3, #80	; 0x50
 8006c22:	d03c      	beq.n	8006c9e <HAL_TIM_ConfigClockSource+0xf6>
 8006c24:	2b50      	cmp	r3, #80	; 0x50
 8006c26:	d873      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c28:	2b40      	cmp	r3, #64	; 0x40
 8006c2a:	d058      	beq.n	8006cde <HAL_TIM_ConfigClockSource+0x136>
 8006c2c:	2b40      	cmp	r3, #64	; 0x40
 8006c2e:	d86f      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c30:	2b30      	cmp	r3, #48	; 0x30
 8006c32:	d064      	beq.n	8006cfe <HAL_TIM_ConfigClockSource+0x156>
 8006c34:	2b30      	cmp	r3, #48	; 0x30
 8006c36:	d86b      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c38:	2b20      	cmp	r3, #32
 8006c3a:	d060      	beq.n	8006cfe <HAL_TIM_ConfigClockSource+0x156>
 8006c3c:	2b20      	cmp	r3, #32
 8006c3e:	d867      	bhi.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d05c      	beq.n	8006cfe <HAL_TIM_ConfigClockSource+0x156>
 8006c44:	2b10      	cmp	r3, #16
 8006c46:	d05a      	beq.n	8006cfe <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8006c48:	e062      	b.n	8006d10 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6818      	ldr	r0, [r3, #0]
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	6899      	ldr	r1, [r3, #8]
 8006c52:	683b      	ldr	r3, [r7, #0]
 8006c54:	685a      	ldr	r2, [r3, #4]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	68db      	ldr	r3, [r3, #12]
 8006c5a:	f000 faee 	bl	800723a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006c6c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68fa      	ldr	r2, [r7, #12]
 8006c74:	609a      	str	r2, [r3, #8]
      break;
 8006c76:	e04e      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	6818      	ldr	r0, [r3, #0]
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	6899      	ldr	r1, [r3, #8]
 8006c80:	683b      	ldr	r3, [r7, #0]
 8006c82:	685a      	ldr	r2, [r3, #4]
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	f000 fad7 	bl	800723a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	689a      	ldr	r2, [r3, #8]
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006c9a:	609a      	str	r2, [r3, #8]
      break;
 8006c9c:	e03b      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6818      	ldr	r0, [r3, #0]
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	6859      	ldr	r1, [r3, #4]
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	68db      	ldr	r3, [r3, #12]
 8006caa:	461a      	mov	r2, r3
 8006cac:	f000 fa4e 	bl	800714c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2150      	movs	r1, #80	; 0x50
 8006cb6:	4618      	mov	r0, r3
 8006cb8:	f000 faa5 	bl	8007206 <TIM_ITRx_SetConfig>
      break;
 8006cbc:	e02b      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	6818      	ldr	r0, [r3, #0]
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	6859      	ldr	r1, [r3, #4]
 8006cc6:	683b      	ldr	r3, [r7, #0]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	461a      	mov	r2, r3
 8006ccc:	f000 fa6c 	bl	80071a8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	2160      	movs	r1, #96	; 0x60
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	f000 fa95 	bl	8007206 <TIM_ITRx_SetConfig>
      break;
 8006cdc:	e01b      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	6818      	ldr	r0, [r3, #0]
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	6859      	ldr	r1, [r3, #4]
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	68db      	ldr	r3, [r3, #12]
 8006cea:	461a      	mov	r2, r3
 8006cec:	f000 fa2e 	bl	800714c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2140      	movs	r1, #64	; 0x40
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f000 fa85 	bl	8007206 <TIM_ITRx_SetConfig>
      break;
 8006cfc:	e00b      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4619      	mov	r1, r3
 8006d08:	4610      	mov	r0, r2
 8006d0a:	f000 fa7c 	bl	8007206 <TIM_ITRx_SetConfig>
        break;
 8006d0e:	e002      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006d10:	bf00      	nop
 8006d12:	e000      	b.n	8006d16 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8006d14:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2200      	movs	r2, #0
 8006d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3710      	adds	r7, #16
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bc80      	pop	{r7}
 8006d40:	4770      	bx	lr

08006d42 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006d42:	b480      	push	{r7}
 8006d44:	b083      	sub	sp, #12
 8006d46:	af00      	add	r7, sp, #0
 8006d48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006d4a:	bf00      	nop
 8006d4c:	370c      	adds	r7, #12
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bc80      	pop	{r7}
 8006d52:	4770      	bx	lr

08006d54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b083      	sub	sp, #12
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006d5c:	bf00      	nop
 8006d5e:	370c      	adds	r7, #12
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bc80      	pop	{r7}
 8006d64:	4770      	bx	lr

08006d66 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006d66:	b480      	push	{r7}
 8006d68:	b083      	sub	sp, #12
 8006d6a:	af00      	add	r7, sp, #0
 8006d6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006d6e:	bf00      	nop
 8006d70:	370c      	adds	r7, #12
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bc80      	pop	{r7}
 8006d76:	4770      	bx	lr

08006d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b085      	sub	sp, #20
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
 8006d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	4a29      	ldr	r2, [pc, #164]	; (8006e30 <TIM_Base_SetConfig+0xb8>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d00b      	beq.n	8006da8 <TIM_Base_SetConfig+0x30>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d96:	d007      	beq.n	8006da8 <TIM_Base_SetConfig+0x30>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	4a26      	ldr	r2, [pc, #152]	; (8006e34 <TIM_Base_SetConfig+0xbc>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d003      	beq.n	8006da8 <TIM_Base_SetConfig+0x30>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4a25      	ldr	r2, [pc, #148]	; (8006e38 <TIM_Base_SetConfig+0xc0>)
 8006da4:	4293      	cmp	r3, r2
 8006da6:	d108      	bne.n	8006dba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006dae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006db0:	683b      	ldr	r3, [r7, #0]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	4313      	orrs	r3, r2
 8006db8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	4a1c      	ldr	r2, [pc, #112]	; (8006e30 <TIM_Base_SetConfig+0xb8>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d00b      	beq.n	8006dda <TIM_Base_SetConfig+0x62>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006dc8:	d007      	beq.n	8006dda <TIM_Base_SetConfig+0x62>
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	4a19      	ldr	r2, [pc, #100]	; (8006e34 <TIM_Base_SetConfig+0xbc>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d003      	beq.n	8006dda <TIM_Base_SetConfig+0x62>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a18      	ldr	r2, [pc, #96]	; (8006e38 <TIM_Base_SetConfig+0xc0>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d108      	bne.n	8006dec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006de0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	68fa      	ldr	r2, [r7, #12]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006df2:	683b      	ldr	r3, [r7, #0]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	4313      	orrs	r3, r2
 8006df8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	68fa      	ldr	r2, [r7, #12]
 8006dfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006e00:	683b      	ldr	r3, [r7, #0]
 8006e02:	689a      	ldr	r2, [r3, #8]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006e08:	683b      	ldr	r3, [r7, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a07      	ldr	r2, [pc, #28]	; (8006e30 <TIM_Base_SetConfig+0xb8>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d103      	bne.n	8006e20 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	691a      	ldr	r2, [r3, #16]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2201      	movs	r2, #1
 8006e24:	615a      	str	r2, [r3, #20]
}
 8006e26:	bf00      	nop
 8006e28:	3714      	adds	r7, #20
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	bc80      	pop	{r7}
 8006e2e:	4770      	bx	lr
 8006e30:	40012c00 	.word	0x40012c00
 8006e34:	40000400 	.word	0x40000400
 8006e38:	40000800 	.word	0x40000800

08006e3c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b087      	sub	sp, #28
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
 8006e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a1b      	ldr	r3, [r3, #32]
 8006e4a:	f023 0201 	bic.w	r2, r3, #1
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	699b      	ldr	r3, [r3, #24]
 8006e62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	f023 0303 	bic.w	r3, r3, #3
 8006e72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	68fa      	ldr	r2, [r7, #12]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 0302 	bic.w	r3, r3, #2
 8006e84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	4a1c      	ldr	r2, [pc, #112]	; (8006f04 <TIM_OC1_SetConfig+0xc8>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d10c      	bne.n	8006eb2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006e98:	697b      	ldr	r3, [r7, #20]
 8006e9a:	f023 0308 	bic.w	r3, r3, #8
 8006e9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	697a      	ldr	r2, [r7, #20]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	f023 0304 	bic.w	r3, r3, #4
 8006eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a13      	ldr	r2, [pc, #76]	; (8006f04 <TIM_OC1_SetConfig+0xc8>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d111      	bne.n	8006ede <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ec0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006ec8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	695b      	ldr	r3, [r3, #20]
 8006ece:	693a      	ldr	r2, [r7, #16]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	699b      	ldr	r3, [r3, #24]
 8006ed8:	693a      	ldr	r2, [r7, #16]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	693a      	ldr	r2, [r7, #16]
 8006ee2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	68fa      	ldr	r2, [r7, #12]
 8006ee8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	685a      	ldr	r2, [r3, #4]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	621a      	str	r2, [r3, #32]
}
 8006ef8:	bf00      	nop
 8006efa:	371c      	adds	r7, #28
 8006efc:	46bd      	mov	sp, r7
 8006efe:	bc80      	pop	{r7}
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	40012c00 	.word	0x40012c00

08006f08 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b087      	sub	sp, #28
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
 8006f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	6a1b      	ldr	r3, [r3, #32]
 8006f16:	f023 0210 	bic.w	r2, r3, #16
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6a1b      	ldr	r3, [r3, #32]
 8006f22:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	685b      	ldr	r3, [r3, #4]
 8006f28:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f36:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f3e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	021b      	lsls	r3, r3, #8
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	f023 0320 	bic.w	r3, r3, #32
 8006f52:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006f54:	683b      	ldr	r3, [r7, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	011b      	lsls	r3, r3, #4
 8006f5a:	697a      	ldr	r2, [r7, #20]
 8006f5c:	4313      	orrs	r3, r2
 8006f5e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	4a1d      	ldr	r2, [pc, #116]	; (8006fd8 <TIM_OC2_SetConfig+0xd0>)
 8006f64:	4293      	cmp	r3, r2
 8006f66:	d10d      	bne.n	8006f84 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006f6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	011b      	lsls	r3, r3, #4
 8006f76:	697a      	ldr	r2, [r7, #20]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006f82:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a14      	ldr	r2, [pc, #80]	; (8006fd8 <TIM_OC2_SetConfig+0xd0>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d113      	bne.n	8006fb4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f92:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006f9a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	695b      	ldr	r3, [r3, #20]
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	693a      	ldr	r2, [r7, #16]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	699b      	ldr	r3, [r3, #24]
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	693a      	ldr	r2, [r7, #16]
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	693a      	ldr	r2, [r7, #16]
 8006fb8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	68fa      	ldr	r2, [r7, #12]
 8006fbe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	621a      	str	r2, [r3, #32]
}
 8006fce:	bf00      	nop
 8006fd0:	371c      	adds	r7, #28
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bc80      	pop	{r7}
 8006fd6:	4770      	bx	lr
 8006fd8:	40012c00 	.word	0x40012c00

08006fdc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006fdc:	b480      	push	{r7}
 8006fde:	b087      	sub	sp, #28
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
 8006fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	6a1b      	ldr	r3, [r3, #32]
 8006fea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	6a1b      	ldr	r3, [r3, #32]
 8006ff6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	685b      	ldr	r3, [r3, #4]
 8006ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f023 0303 	bic.w	r3, r3, #3
 8007012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007014:	683b      	ldr	r3, [r7, #0]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	4313      	orrs	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800701e:	697b      	ldr	r3, [r7, #20]
 8007020:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	689b      	ldr	r3, [r3, #8]
 800702a:	021b      	lsls	r3, r3, #8
 800702c:	697a      	ldr	r2, [r7, #20]
 800702e:	4313      	orrs	r3, r2
 8007030:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a1d      	ldr	r2, [pc, #116]	; (80070ac <TIM_OC3_SetConfig+0xd0>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d10d      	bne.n	8007056 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007040:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	021b      	lsls	r3, r3, #8
 8007048:	697a      	ldr	r2, [r7, #20]
 800704a:	4313      	orrs	r3, r2
 800704c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007054:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	4a14      	ldr	r2, [pc, #80]	; (80070ac <TIM_OC3_SetConfig+0xd0>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d113      	bne.n	8007086 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007064:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007066:	693b      	ldr	r3, [r7, #16]
 8007068:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800706c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	695b      	ldr	r3, [r3, #20]
 8007072:	011b      	lsls	r3, r3, #4
 8007074:	693a      	ldr	r2, [r7, #16]
 8007076:	4313      	orrs	r3, r2
 8007078:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	699b      	ldr	r3, [r3, #24]
 800707e:	011b      	lsls	r3, r3, #4
 8007080:	693a      	ldr	r2, [r7, #16]
 8007082:	4313      	orrs	r3, r2
 8007084:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	693a      	ldr	r2, [r7, #16]
 800708a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	68fa      	ldr	r2, [r7, #12]
 8007090:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	685a      	ldr	r2, [r3, #4]
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	697a      	ldr	r2, [r7, #20]
 800709e:	621a      	str	r2, [r3, #32]
}
 80070a0:	bf00      	nop
 80070a2:	371c      	adds	r7, #28
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bc80      	pop	{r7}
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	40012c00 	.word	0x40012c00

080070b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80070b0:	b480      	push	{r7}
 80070b2:	b087      	sub	sp, #28
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
 80070b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6a1b      	ldr	r3, [r3, #32]
 80070be:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6a1b      	ldr	r3, [r3, #32]
 80070ca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	685b      	ldr	r3, [r3, #4]
 80070d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	69db      	ldr	r3, [r3, #28]
 80070d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	021b      	lsls	r3, r3, #8
 80070ee:	68fa      	ldr	r2, [r7, #12]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80070fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80070fc:	683b      	ldr	r3, [r7, #0]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	031b      	lsls	r3, r3, #12
 8007102:	693a      	ldr	r2, [r7, #16]
 8007104:	4313      	orrs	r3, r2
 8007106:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	4a0f      	ldr	r2, [pc, #60]	; (8007148 <TIM_OC4_SetConfig+0x98>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d109      	bne.n	8007124 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007116:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007118:	683b      	ldr	r3, [r7, #0]
 800711a:	695b      	ldr	r3, [r3, #20]
 800711c:	019b      	lsls	r3, r3, #6
 800711e:	697a      	ldr	r2, [r7, #20]
 8007120:	4313      	orrs	r3, r2
 8007122:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	697a      	ldr	r2, [r7, #20]
 8007128:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	68fa      	ldr	r2, [r7, #12]
 800712e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	685a      	ldr	r2, [r3, #4]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	693a      	ldr	r2, [r7, #16]
 800713c:	621a      	str	r2, [r3, #32]
}
 800713e:	bf00      	nop
 8007140:	371c      	adds	r7, #28
 8007142:	46bd      	mov	sp, r7
 8007144:	bc80      	pop	{r7}
 8007146:	4770      	bx	lr
 8007148:	40012c00 	.word	0x40012c00

0800714c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800714c:	b480      	push	{r7}
 800714e:	b087      	sub	sp, #28
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	6a1b      	ldr	r3, [r3, #32]
 800715c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	6a1b      	ldr	r3, [r3, #32]
 8007162:	f023 0201 	bic.w	r2, r3, #1
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	699b      	ldr	r3, [r3, #24]
 800716e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007170:	693b      	ldr	r3, [r7, #16]
 8007172:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007176:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	011b      	lsls	r3, r3, #4
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	4313      	orrs	r3, r2
 8007180:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007182:	697b      	ldr	r3, [r7, #20]
 8007184:	f023 030a 	bic.w	r3, r3, #10
 8007188:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800718a:	697a      	ldr	r2, [r7, #20]
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	4313      	orrs	r3, r2
 8007190:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	697a      	ldr	r2, [r7, #20]
 800719c:	621a      	str	r2, [r3, #32]
}
 800719e:	bf00      	nop
 80071a0:	371c      	adds	r7, #28
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bc80      	pop	{r7}
 80071a6:	4770      	bx	lr

080071a8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80071a8:	b480      	push	{r7}
 80071aa:	b087      	sub	sp, #28
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	60f8      	str	r0, [r7, #12]
 80071b0:	60b9      	str	r1, [r7, #8]
 80071b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	6a1b      	ldr	r3, [r3, #32]
 80071b8:	f023 0210 	bic.w	r2, r3, #16
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	699b      	ldr	r3, [r3, #24]
 80071c4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	6a1b      	ldr	r3, [r3, #32]
 80071ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80071d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	031b      	lsls	r3, r3, #12
 80071d8:	697a      	ldr	r2, [r7, #20]
 80071da:	4313      	orrs	r3, r2
 80071dc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80071e4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	011b      	lsls	r3, r3, #4
 80071ea:	693a      	ldr	r2, [r7, #16]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	697a      	ldr	r2, [r7, #20]
 80071f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	693a      	ldr	r2, [r7, #16]
 80071fa:	621a      	str	r2, [r3, #32]
}
 80071fc:	bf00      	nop
 80071fe:	371c      	adds	r7, #28
 8007200:	46bd      	mov	sp, r7
 8007202:	bc80      	pop	{r7}
 8007204:	4770      	bx	lr

08007206 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007206:	b480      	push	{r7}
 8007208:	b085      	sub	sp, #20
 800720a:	af00      	add	r7, sp, #0
 800720c:	6078      	str	r0, [r7, #4]
 800720e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800721c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	4313      	orrs	r3, r2
 8007224:	f043 0307 	orr.w	r3, r3, #7
 8007228:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	68fa      	ldr	r2, [r7, #12]
 800722e:	609a      	str	r2, [r3, #8]
}
 8007230:	bf00      	nop
 8007232:	3714      	adds	r7, #20
 8007234:	46bd      	mov	sp, r7
 8007236:	bc80      	pop	{r7}
 8007238:	4770      	bx	lr

0800723a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800723a:	b480      	push	{r7}
 800723c:	b087      	sub	sp, #28
 800723e:	af00      	add	r7, sp, #0
 8007240:	60f8      	str	r0, [r7, #12]
 8007242:	60b9      	str	r1, [r7, #8]
 8007244:	607a      	str	r2, [r7, #4]
 8007246:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007254:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	021a      	lsls	r2, r3, #8
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	431a      	orrs	r2, r3
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	4313      	orrs	r3, r2
 8007262:	697a      	ldr	r2, [r7, #20]
 8007264:	4313      	orrs	r3, r2
 8007266:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	697a      	ldr	r2, [r7, #20]
 800726c:	609a      	str	r2, [r3, #8]
}
 800726e:	bf00      	nop
 8007270:	371c      	adds	r7, #28
 8007272:	46bd      	mov	sp, r7
 8007274:	bc80      	pop	{r7}
 8007276:	4770      	bx	lr

08007278 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007278:	b480      	push	{r7}
 800727a:	b087      	sub	sp, #28
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	f003 031f 	and.w	r3, r3, #31
 800728a:	2201      	movs	r2, #1
 800728c:	fa02 f303 	lsl.w	r3, r2, r3
 8007290:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6a1a      	ldr	r2, [r3, #32]
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	43db      	mvns	r3, r3
 800729a:	401a      	ands	r2, r3
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6a1a      	ldr	r2, [r3, #32]
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	f003 031f 	and.w	r3, r3, #31
 80072aa:	6879      	ldr	r1, [r7, #4]
 80072ac:	fa01 f303 	lsl.w	r3, r1, r3
 80072b0:	431a      	orrs	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	621a      	str	r2, [r3, #32]
}
 80072b6:	bf00      	nop
 80072b8:	371c      	adds	r7, #28
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bc80      	pop	{r7}
 80072be:	4770      	bx	lr

080072c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d101      	bne.n	80072d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80072d4:	2302      	movs	r3, #2
 80072d6:	e046      	b.n	8007366 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2202      	movs	r2, #2
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	689b      	ldr	r3, [r3, #8]
 80072f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80072fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	68fa      	ldr	r2, [r7, #12]
 8007306:	4313      	orrs	r3, r2
 8007308:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	68fa      	ldr	r2, [r7, #12]
 8007310:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a16      	ldr	r2, [pc, #88]	; (8007370 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d00e      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007324:	d009      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a12      	ldr	r2, [pc, #72]	; (8007374 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d004      	beq.n	800733a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a10      	ldr	r2, [pc, #64]	; (8007378 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d10c      	bne.n	8007354 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800733a:	68bb      	ldr	r3, [r7, #8]
 800733c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007340:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	68ba      	ldr	r2, [r7, #8]
 8007348:	4313      	orrs	r3, r2
 800734a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2201      	movs	r2, #1
 8007358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3714      	adds	r7, #20
 800736a:	46bd      	mov	sp, r7
 800736c:	bc80      	pop	{r7}
 800736e:	4770      	bx	lr
 8007370:	40012c00 	.word	0x40012c00
 8007374:	40000400 	.word	0x40000400
 8007378:	40000800 	.word	0x40000800

0800737c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007386:	2300      	movs	r3, #0
 8007388:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007390:	2b01      	cmp	r3, #1
 8007392:	d101      	bne.n	8007398 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007394:	2302      	movs	r3, #2
 8007396:	e03d      	b.n	8007414 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2201      	movs	r2, #1
 800739c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	68db      	ldr	r3, [r3, #12]
 80073aa:	4313      	orrs	r3, r2
 80073ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	689b      	ldr	r3, [r3, #8]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	4313      	orrs	r3, r2
 80073c8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80073d0:	683b      	ldr	r3, [r7, #0]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	4313      	orrs	r3, r2
 80073d6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	695b      	ldr	r3, [r3, #20]
 80073f0:	4313      	orrs	r3, r2
 80073f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	69db      	ldr	r3, [r3, #28]
 80073fe:	4313      	orrs	r3, r2
 8007400:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	68fa      	ldr	r2, [r7, #12]
 8007408:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2200      	movs	r2, #0
 800740e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007412:	2300      	movs	r3, #0
}
 8007414:	4618      	mov	r0, r3
 8007416:	3714      	adds	r7, #20
 8007418:	46bd      	mov	sp, r7
 800741a:	bc80      	pop	{r7}
 800741c:	4770      	bx	lr

0800741e <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800741e:	b480      	push	{r7}
 8007420:	b083      	sub	sp, #12
 8007422:	af00      	add	r7, sp, #0
 8007424:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007426:	bf00      	nop
 8007428:	370c      	adds	r7, #12
 800742a:	46bd      	mov	sp, r7
 800742c:	bc80      	pop	{r7}
 800742e:	4770      	bx	lr

08007430 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007430:	b480      	push	{r7}
 8007432:	b083      	sub	sp, #12
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007438:	bf00      	nop
 800743a:	370c      	adds	r7, #12
 800743c:	46bd      	mov	sp, r7
 800743e:	bc80      	pop	{r7}
 8007440:	4770      	bx	lr

08007442 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b082      	sub	sp, #8
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d101      	bne.n	8007454 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007450:	2301      	movs	r3, #1
 8007452:	e03f      	b.n	80074d4 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800745a:	b2db      	uxtb	r3, r3
 800745c:	2b00      	cmp	r3, #0
 800745e:	d106      	bne.n	800746e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2200      	movs	r2, #0
 8007464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007468:	6878      	ldr	r0, [r7, #4]
 800746a:	f7fd fc19 	bl	8004ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	2224      	movs	r2, #36	; 0x24
 8007472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	68da      	ldr	r2, [r3, #12]
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007484:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f000 fc84 	bl	8007d94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	691a      	ldr	r2, [r3, #16]
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800749a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	695a      	ldr	r2, [r3, #20]
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80074aa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	68da      	ldr	r2, [r3, #12]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80074ba:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2200      	movs	r2, #0
 80074c0:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2220      	movs	r2, #32
 80074c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2220      	movs	r2, #32
 80074ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80074d2:	2300      	movs	r3, #0
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3708      	adds	r7, #8
 80074d8:	46bd      	mov	sp, r7
 80074da:	bd80      	pop	{r7, pc}

080074dc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80074dc:	b580      	push	{r7, lr}
 80074de:	b08a      	sub	sp, #40	; 0x28
 80074e0:	af02      	add	r7, sp, #8
 80074e2:	60f8      	str	r0, [r7, #12]
 80074e4:	60b9      	str	r1, [r7, #8]
 80074e6:	603b      	str	r3, [r7, #0]
 80074e8:	4613      	mov	r3, r2
 80074ea:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80074ec:	2300      	movs	r3, #0
 80074ee:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074f6:	b2db      	uxtb	r3, r3
 80074f8:	2b20      	cmp	r3, #32
 80074fa:	d17c      	bne.n	80075f6 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d002      	beq.n	8007508 <HAL_UART_Transmit+0x2c>
 8007502:	88fb      	ldrh	r3, [r7, #6]
 8007504:	2b00      	cmp	r3, #0
 8007506:	d101      	bne.n	800750c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007508:	2301      	movs	r3, #1
 800750a:	e075      	b.n	80075f8 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007512:	2b01      	cmp	r3, #1
 8007514:	d101      	bne.n	800751a <HAL_UART_Transmit+0x3e>
 8007516:	2302      	movs	r3, #2
 8007518:	e06e      	b.n	80075f8 <HAL_UART_Transmit+0x11c>
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	2201      	movs	r2, #1
 800751e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	2200      	movs	r2, #0
 8007526:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2221      	movs	r2, #33	; 0x21
 800752c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007530:	f7fd fcc0 	bl	8004eb4 <HAL_GetTick>
 8007534:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	88fa      	ldrh	r2, [r7, #6]
 800753a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	88fa      	ldrh	r2, [r7, #6]
 8007540:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800754a:	d108      	bne.n	800755e <HAL_UART_Transmit+0x82>
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	691b      	ldr	r3, [r3, #16]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d104      	bne.n	800755e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007554:	2300      	movs	r3, #0
 8007556:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	61bb      	str	r3, [r7, #24]
 800755c:	e003      	b.n	8007566 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007562:	2300      	movs	r3, #0
 8007564:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800756e:	e02a      	b.n	80075c6 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	9300      	str	r3, [sp, #0]
 8007574:	697b      	ldr	r3, [r7, #20]
 8007576:	2200      	movs	r2, #0
 8007578:	2180      	movs	r1, #128	; 0x80
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f000 fa37 	bl	80079ee <UART_WaitOnFlagUntilTimeout>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d001      	beq.n	800758a <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007586:	2303      	movs	r3, #3
 8007588:	e036      	b.n	80075f8 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800758a:	69fb      	ldr	r3, [r7, #28]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d10b      	bne.n	80075a8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	881b      	ldrh	r3, [r3, #0]
 8007594:	461a      	mov	r2, r3
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800759e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80075a0:	69bb      	ldr	r3, [r7, #24]
 80075a2:	3302      	adds	r3, #2
 80075a4:	61bb      	str	r3, [r7, #24]
 80075a6:	e007      	b.n	80075b8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80075a8:	69fb      	ldr	r3, [r7, #28]
 80075aa:	781a      	ldrb	r2, [r3, #0]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	3301      	adds	r3, #1
 80075b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80075bc:	b29b      	uxth	r3, r3
 80075be:	3b01      	subs	r3, #1
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d1cf      	bne.n	8007570 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	9300      	str	r3, [sp, #0]
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	2200      	movs	r2, #0
 80075d8:	2140      	movs	r1, #64	; 0x40
 80075da:	68f8      	ldr	r0, [r7, #12]
 80075dc:	f000 fa07 	bl	80079ee <UART_WaitOnFlagUntilTimeout>
 80075e0:	4603      	mov	r3, r0
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d001      	beq.n	80075ea <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80075e6:	2303      	movs	r3, #3
 80075e8:	e006      	b.n	80075f8 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	2220      	movs	r2, #32
 80075ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80075f2:	2300      	movs	r3, #0
 80075f4:	e000      	b.n	80075f8 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80075f6:	2302      	movs	r3, #2
  }
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	3720      	adds	r7, #32
 80075fc:	46bd      	mov	sp, r7
 80075fe:	bd80      	pop	{r7, pc}

08007600 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	b084      	sub	sp, #16
 8007604:	af00      	add	r7, sp, #0
 8007606:	60f8      	str	r0, [r7, #12]
 8007608:	60b9      	str	r1, [r7, #8]
 800760a:	4613      	mov	r3, r2
 800760c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007614:	b2db      	uxtb	r3, r3
 8007616:	2b20      	cmp	r3, #32
 8007618:	d11d      	bne.n	8007656 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800761a:	68bb      	ldr	r3, [r7, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d002      	beq.n	8007626 <HAL_UART_Receive_IT+0x26>
 8007620:	88fb      	ldrh	r3, [r7, #6]
 8007622:	2b00      	cmp	r3, #0
 8007624:	d101      	bne.n	800762a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e016      	b.n	8007658 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007630:	2b01      	cmp	r3, #1
 8007632:	d101      	bne.n	8007638 <HAL_UART_Receive_IT+0x38>
 8007634:	2302      	movs	r3, #2
 8007636:	e00f      	b.n	8007658 <HAL_UART_Receive_IT+0x58>
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2201      	movs	r2, #1
 800763c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	2200      	movs	r2, #0
 8007644:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007646:	88fb      	ldrh	r3, [r7, #6]
 8007648:	461a      	mov	r2, r3
 800764a:	68b9      	ldr	r1, [r7, #8]
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fa18 	bl	8007a82 <UART_Start_Receive_IT>
 8007652:	4603      	mov	r3, r0
 8007654:	e000      	b.n	8007658 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007656:	2302      	movs	r3, #2
  }
}
 8007658:	4618      	mov	r0, r3
 800765a:	3710      	adds	r7, #16
 800765c:	46bd      	mov	sp, r7
 800765e:	bd80      	pop	{r7, pc}

08007660 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007660:	b580      	push	{r7, lr}
 8007662:	b08a      	sub	sp, #40	; 0x28
 8007664:	af00      	add	r7, sp, #0
 8007666:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	68db      	ldr	r3, [r3, #12]
 8007676:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	695b      	ldr	r3, [r3, #20]
 800767e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8007680:	2300      	movs	r3, #0
 8007682:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8007684:	2300      	movs	r3, #0
 8007686:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800768a:	f003 030f 	and.w	r3, r3, #15
 800768e:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10d      	bne.n	80076b2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007698:	f003 0320 	and.w	r3, r3, #32
 800769c:	2b00      	cmp	r3, #0
 800769e:	d008      	beq.n	80076b2 <HAL_UART_IRQHandler+0x52>
 80076a0:	6a3b      	ldr	r3, [r7, #32]
 80076a2:	f003 0320 	and.w	r3, r3, #32
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d003      	beq.n	80076b2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	f000 fac9 	bl	8007c42 <UART_Receive_IT>
      return;
 80076b0:	e17b      	b.n	80079aa <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80076b2:	69bb      	ldr	r3, [r7, #24]
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 80b1 	beq.w	800781c <HAL_UART_IRQHandler+0x1bc>
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	f003 0301 	and.w	r3, r3, #1
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d105      	bne.n	80076d0 <HAL_UART_IRQHandler+0x70>
 80076c4:	6a3b      	ldr	r3, [r7, #32]
 80076c6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	f000 80a6 	beq.w	800781c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80076d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d2:	f003 0301 	and.w	r3, r3, #1
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d00a      	beq.n	80076f0 <HAL_UART_IRQHandler+0x90>
 80076da:	6a3b      	ldr	r3, [r7, #32]
 80076dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d005      	beq.n	80076f0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e8:	f043 0201 	orr.w	r2, r3, #1
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80076f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076f2:	f003 0304 	and.w	r3, r3, #4
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d00a      	beq.n	8007710 <HAL_UART_IRQHandler+0xb0>
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d005      	beq.n	8007710 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007708:	f043 0202 	orr.w	r2, r3, #2
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	f003 0302 	and.w	r3, r3, #2
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <HAL_UART_IRQHandler+0xd0>
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	f003 0301 	and.w	r3, r3, #1
 8007720:	2b00      	cmp	r3, #0
 8007722:	d005      	beq.n	8007730 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007728:	f043 0204 	orr.w	r2, r3, #4
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007732:	f003 0308 	and.w	r3, r3, #8
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00f      	beq.n	800775a <HAL_UART_IRQHandler+0xfa>
 800773a:	6a3b      	ldr	r3, [r7, #32]
 800773c:	f003 0320 	and.w	r3, r3, #32
 8007740:	2b00      	cmp	r3, #0
 8007742:	d104      	bne.n	800774e <HAL_UART_IRQHandler+0xee>
 8007744:	69fb      	ldr	r3, [r7, #28]
 8007746:	f003 0301 	and.w	r3, r3, #1
 800774a:	2b00      	cmp	r3, #0
 800774c:	d005      	beq.n	800775a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007752:	f043 0208 	orr.w	r2, r3, #8
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 811e 	beq.w	80079a0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007766:	f003 0320 	and.w	r3, r3, #32
 800776a:	2b00      	cmp	r3, #0
 800776c:	d007      	beq.n	800777e <HAL_UART_IRQHandler+0x11e>
 800776e:	6a3b      	ldr	r3, [r7, #32]
 8007770:	f003 0320 	and.w	r3, r3, #32
 8007774:	2b00      	cmp	r3, #0
 8007776:	d002      	beq.n	800777e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8007778:	6878      	ldr	r0, [r7, #4]
 800777a:	f000 fa62 	bl	8007c42 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	695b      	ldr	r3, [r3, #20]
 8007784:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007788:	2b00      	cmp	r3, #0
 800778a:	bf14      	ite	ne
 800778c:	2301      	movne	r3, #1
 800778e:	2300      	moveq	r3, #0
 8007790:	b2db      	uxtb	r3, r3
 8007792:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007798:	f003 0308 	and.w	r3, r3, #8
 800779c:	2b00      	cmp	r3, #0
 800779e:	d102      	bne.n	80077a6 <HAL_UART_IRQHandler+0x146>
 80077a0:	697b      	ldr	r3, [r7, #20]
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d031      	beq.n	800780a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f000 f9a4 	bl	8007af4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	695b      	ldr	r3, [r3, #20]
 80077b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d023      	beq.n	8007802 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	695a      	ldr	r2, [r3, #20]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80077c8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ce:	2b00      	cmp	r3, #0
 80077d0:	d013      	beq.n	80077fa <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d6:	4a76      	ldr	r2, [pc, #472]	; (80079b0 <HAL_UART_IRQHandler+0x350>)
 80077d8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077de:	4618      	mov	r0, r3
 80077e0:	f7fd fcde 	bl	80051a0 <HAL_DMA_Abort_IT>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d016      	beq.n	8007818 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077f0:	687a      	ldr	r2, [r7, #4]
 80077f2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80077f4:	4610      	mov	r0, r2
 80077f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077f8:	e00e      	b.n	8007818 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f000 f8e3 	bl	80079c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007800:	e00a      	b.n	8007818 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 f8df 	bl	80079c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007808:	e006      	b.n	8007818 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f8db 	bl	80079c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2200      	movs	r2, #0
 8007814:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007816:	e0c3      	b.n	80079a0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007818:	bf00      	nop
    return;
 800781a:	e0c1      	b.n	80079a0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007820:	2b01      	cmp	r3, #1
 8007822:	f040 80a1 	bne.w	8007968 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007826:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007828:	f003 0310 	and.w	r3, r3, #16
 800782c:	2b00      	cmp	r3, #0
 800782e:	f000 809b 	beq.w	8007968 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007832:	6a3b      	ldr	r3, [r7, #32]
 8007834:	f003 0310 	and.w	r3, r3, #16
 8007838:	2b00      	cmp	r3, #0
 800783a:	f000 8095 	beq.w	8007968 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800783e:	2300      	movs	r3, #0
 8007840:	60fb      	str	r3, [r7, #12]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	60fb      	str	r3, [r7, #12]
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	60fb      	str	r3, [r7, #12]
 8007852:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	695b      	ldr	r3, [r3, #20]
 800785a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800785e:	2b00      	cmp	r3, #0
 8007860:	d04e      	beq.n	8007900 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800786c:	8a3b      	ldrh	r3, [r7, #16]
 800786e:	2b00      	cmp	r3, #0
 8007870:	f000 8098 	beq.w	80079a4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007878:	8a3a      	ldrh	r2, [r7, #16]
 800787a:	429a      	cmp	r2, r3
 800787c:	f080 8092 	bcs.w	80079a4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	8a3a      	ldrh	r2, [r7, #16]
 8007884:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800788a:	699b      	ldr	r3, [r3, #24]
 800788c:	2b20      	cmp	r3, #32
 800788e:	d02b      	beq.n	80078e8 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	68da      	ldr	r2, [r3, #12]
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800789e:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	695a      	ldr	r2, [r3, #20]
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	f022 0201 	bic.w	r2, r2, #1
 80078ae:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	695a      	ldr	r2, [r3, #20]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078be:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2200      	movs	r2, #0
 80078cc:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	68da      	ldr	r2, [r3, #12]
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	f022 0210 	bic.w	r2, r2, #16
 80078dc:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7fd fc21 	bl	800512a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80078f0:	b29b      	uxth	r3, r3
 80078f2:	1ad3      	subs	r3, r2, r3
 80078f4:	b29b      	uxth	r3, r3
 80078f6:	4619      	mov	r1, r3
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f86d 	bl	80079d8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80078fe:	e051      	b.n	80079a4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007908:	b29b      	uxth	r3, r3
 800790a:	1ad3      	subs	r3, r2, r3
 800790c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007912:	b29b      	uxth	r3, r3
 8007914:	2b00      	cmp	r3, #0
 8007916:	d047      	beq.n	80079a8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007918:	8a7b      	ldrh	r3, [r7, #18]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d044      	beq.n	80079a8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	68da      	ldr	r2, [r3, #12]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800792c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	695a      	ldr	r2, [r3, #20]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	f022 0201 	bic.w	r2, r2, #1
 800793c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2220      	movs	r2, #32
 8007942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	68da      	ldr	r2, [r3, #12]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f022 0210 	bic.w	r2, r2, #16
 800795a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800795c:	8a7b      	ldrh	r3, [r7, #18]
 800795e:	4619      	mov	r1, r3
 8007960:	6878      	ldr	r0, [r7, #4]
 8007962:	f000 f839 	bl	80079d8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007966:	e01f      	b.n	80079a8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800796a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800796e:	2b00      	cmp	r3, #0
 8007970:	d008      	beq.n	8007984 <HAL_UART_IRQHandler+0x324>
 8007972:	6a3b      	ldr	r3, [r7, #32]
 8007974:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007978:	2b00      	cmp	r3, #0
 800797a:	d003      	beq.n	8007984 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 800797c:	6878      	ldr	r0, [r7, #4]
 800797e:	f000 f8f9 	bl	8007b74 <UART_Transmit_IT>
    return;
 8007982:	e012      	b.n	80079aa <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007986:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800798a:	2b00      	cmp	r3, #0
 800798c:	d00d      	beq.n	80079aa <HAL_UART_IRQHandler+0x34a>
 800798e:	6a3b      	ldr	r3, [r7, #32]
 8007990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007994:	2b00      	cmp	r3, #0
 8007996:	d008      	beq.n	80079aa <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8007998:	6878      	ldr	r0, [r7, #4]
 800799a:	f000 f93a 	bl	8007c12 <UART_EndTransmit_IT>
    return;
 800799e:	e004      	b.n	80079aa <HAL_UART_IRQHandler+0x34a>
    return;
 80079a0:	bf00      	nop
 80079a2:	e002      	b.n	80079aa <HAL_UART_IRQHandler+0x34a>
      return;
 80079a4:	bf00      	nop
 80079a6:	e000      	b.n	80079aa <HAL_UART_IRQHandler+0x34a>
      return;
 80079a8:	bf00      	nop
  }
}
 80079aa:	3728      	adds	r7, #40	; 0x28
 80079ac:	46bd      	mov	sp, r7
 80079ae:	bd80      	pop	{r7, pc}
 80079b0:	08007b4d 	.word	0x08007b4d

080079b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079b4:	b480      	push	{r7}
 80079b6:	b083      	sub	sp, #12
 80079b8:	af00      	add	r7, sp, #0
 80079ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80079bc:	bf00      	nop
 80079be:	370c      	adds	r7, #12
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bc80      	pop	{r7}
 80079c4:	4770      	bx	lr

080079c6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b083      	sub	sp, #12
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80079ce:	bf00      	nop
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bc80      	pop	{r7}
 80079d6:	4770      	bx	lr

080079d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80079d8:	b480      	push	{r7}
 80079da:	b083      	sub	sp, #12
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	460b      	mov	r3, r1
 80079e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80079e4:	bf00      	nop
 80079e6:	370c      	adds	r7, #12
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bc80      	pop	{r7}
 80079ec:	4770      	bx	lr

080079ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80079ee:	b580      	push	{r7, lr}
 80079f0:	b084      	sub	sp, #16
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	60f8      	str	r0, [r7, #12]
 80079f6:	60b9      	str	r1, [r7, #8]
 80079f8:	603b      	str	r3, [r7, #0]
 80079fa:	4613      	mov	r3, r2
 80079fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079fe:	e02c      	b.n	8007a5a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a06:	d028      	beq.n	8007a5a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007a08:	69bb      	ldr	r3, [r7, #24]
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d007      	beq.n	8007a1e <UART_WaitOnFlagUntilTimeout+0x30>
 8007a0e:	f7fd fa51 	bl	8004eb4 <HAL_GetTick>
 8007a12:	4602      	mov	r2, r0
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	1ad3      	subs	r3, r2, r3
 8007a18:	69ba      	ldr	r2, [r7, #24]
 8007a1a:	429a      	cmp	r2, r3
 8007a1c:	d21d      	bcs.n	8007a5a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	68da      	ldr	r2, [r3, #12]
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007a2c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	695a      	ldr	r2, [r3, #20]
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f022 0201 	bic.w	r2, r2, #1
 8007a3c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2220      	movs	r2, #32
 8007a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2220      	movs	r2, #32
 8007a4a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8007a56:	2303      	movs	r3, #3
 8007a58:	e00f      	b.n	8007a7a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681a      	ldr	r2, [r3, #0]
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	4013      	ands	r3, r2
 8007a64:	68ba      	ldr	r2, [r7, #8]
 8007a66:	429a      	cmp	r2, r3
 8007a68:	bf0c      	ite	eq
 8007a6a:	2301      	moveq	r3, #1
 8007a6c:	2300      	movne	r3, #0
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	461a      	mov	r2, r3
 8007a72:	79fb      	ldrb	r3, [r7, #7]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d0c3      	beq.n	8007a00 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007a78:	2300      	movs	r3, #0
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3710      	adds	r7, #16
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	bd80      	pop	{r7, pc}

08007a82 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a82:	b480      	push	{r7}
 8007a84:	b085      	sub	sp, #20
 8007a86:	af00      	add	r7, sp, #0
 8007a88:	60f8      	str	r0, [r7, #12]
 8007a8a:	60b9      	str	r1, [r7, #8]
 8007a8c:	4613      	mov	r3, r2
 8007a8e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	68ba      	ldr	r2, [r7, #8]
 8007a94:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	88fa      	ldrh	r2, [r7, #6]
 8007a9a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	88fa      	ldrh	r2, [r7, #6]
 8007aa0:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2222      	movs	r2, #34	; 0x22
 8007aac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	68da      	ldr	r2, [r3, #12]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ac6:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	695a      	ldr	r2, [r3, #20]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f042 0201 	orr.w	r2, r2, #1
 8007ad6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	68da      	ldr	r2, [r3, #12]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f042 0220 	orr.w	r2, r2, #32
 8007ae6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007ae8:	2300      	movs	r3, #0
}
 8007aea:	4618      	mov	r0, r3
 8007aec:	3714      	adds	r7, #20
 8007aee:	46bd      	mov	sp, r7
 8007af0:	bc80      	pop	{r7}
 8007af2:	4770      	bx	lr

08007af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b083      	sub	sp, #12
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	681b      	ldr	r3, [r3, #0]
 8007b00:	68da      	ldr	r2, [r3, #12]
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007b0a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	695a      	ldr	r2, [r3, #20]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f022 0201 	bic.w	r2, r2, #1
 8007b1a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b20:	2b01      	cmp	r3, #1
 8007b22:	d107      	bne.n	8007b34 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	f022 0210 	bic.w	r2, r2, #16
 8007b32:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2220      	movs	r2, #32
 8007b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007b42:	bf00      	nop
 8007b44:	370c      	adds	r7, #12
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bc80      	pop	{r7}
 8007b4a:	4770      	bx	lr

08007b4c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2200      	movs	r2, #0
 8007b64:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f7ff ff2d 	bl	80079c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b6c:	bf00      	nop
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b82:	b2db      	uxtb	r3, r3
 8007b84:	2b21      	cmp	r3, #33	; 0x21
 8007b86:	d13e      	bne.n	8007c06 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	689b      	ldr	r3, [r3, #8]
 8007b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b90:	d114      	bne.n	8007bbc <UART_Transmit_IT+0x48>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d110      	bne.n	8007bbc <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6a1b      	ldr	r3, [r3, #32]
 8007b9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	881b      	ldrh	r3, [r3, #0]
 8007ba4:	461a      	mov	r2, r3
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	1c9a      	adds	r2, r3, #2
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	621a      	str	r2, [r3, #32]
 8007bba:	e008      	b.n	8007bce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	6a1b      	ldr	r3, [r3, #32]
 8007bc0:	1c59      	adds	r1, r3, #1
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	6211      	str	r1, [r2, #32]
 8007bc6:	781a      	ldrb	r2, [r3, #0]
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	4619      	mov	r1, r3
 8007bdc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d10f      	bne.n	8007c02 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	68da      	ldr	r2, [r3, #12]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007bf0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	68da      	ldr	r2, [r3, #12]
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c00:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007c02:	2300      	movs	r3, #0
 8007c04:	e000      	b.n	8007c08 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007c06:	2302      	movs	r3, #2
  }
}
 8007c08:	4618      	mov	r0, r3
 8007c0a:	3714      	adds	r7, #20
 8007c0c:	46bd      	mov	sp, r7
 8007c0e:	bc80      	pop	{r7}
 8007c10:	4770      	bx	lr

08007c12 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007c12:	b580      	push	{r7, lr}
 8007c14:	b082      	sub	sp, #8
 8007c16:	af00      	add	r7, sp, #0
 8007c18:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	68da      	ldr	r2, [r3, #12]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007c28:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	2220      	movs	r2, #32
 8007c2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007c32:	6878      	ldr	r0, [r7, #4]
 8007c34:	f7ff febe 	bl	80079b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007c38:	2300      	movs	r3, #0
}
 8007c3a:	4618      	mov	r0, r3
 8007c3c:	3708      	adds	r7, #8
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b086      	sub	sp, #24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b22      	cmp	r3, #34	; 0x22
 8007c54:	f040 8099 	bne.w	8007d8a <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c60:	d117      	bne.n	8007c92 <UART_Receive_IT+0x50>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d113      	bne.n	8007c92 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c72:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c80:	b29a      	uxth	r2, r3
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8a:	1c9a      	adds	r2, r3, #2
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	629a      	str	r2, [r3, #40]	; 0x28
 8007c90:	e026      	b.n	8007ce0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c96:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	689b      	ldr	r3, [r3, #8]
 8007ca0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ca4:	d007      	beq.n	8007cb6 <UART_Receive_IT+0x74>
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	689b      	ldr	r3, [r3, #8]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10a      	bne.n	8007cc4 <UART_Receive_IT+0x82>
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	691b      	ldr	r3, [r3, #16]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d106      	bne.n	8007cc4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	685b      	ldr	r3, [r3, #4]
 8007cbc:	b2da      	uxtb	r2, r3
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	701a      	strb	r2, [r3, #0]
 8007cc2:	e008      	b.n	8007cd6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	685b      	ldr	r3, [r3, #4]
 8007cca:	b2db      	uxtb	r3, r3
 8007ccc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cda:	1c5a      	adds	r2, r3, #1
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007ce4:	b29b      	uxth	r3, r3
 8007ce6:	3b01      	subs	r3, #1
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	4619      	mov	r1, r3
 8007cee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d148      	bne.n	8007d86 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68da      	ldr	r2, [r3, #12]
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f022 0220 	bic.w	r2, r2, #32
 8007d02:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68da      	ldr	r2, [r3, #12]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007d12:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	695a      	ldr	r2, [r3, #20]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	f022 0201 	bic.w	r2, r2, #1
 8007d22:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2220      	movs	r2, #32
 8007d28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d30:	2b01      	cmp	r3, #1
 8007d32:	d123      	bne.n	8007d7c <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2200      	movs	r2, #0
 8007d38:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	68da      	ldr	r2, [r3, #12]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f022 0210 	bic.w	r2, r2, #16
 8007d48:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	f003 0310 	and.w	r3, r3, #16
 8007d54:	2b10      	cmp	r3, #16
 8007d56:	d10a      	bne.n	8007d6e <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d58:	2300      	movs	r3, #0
 8007d5a:	60fb      	str	r3, [r7, #12]
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	60fb      	str	r3, [r7, #12]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	685b      	ldr	r3, [r3, #4]
 8007d6a:	60fb      	str	r3, [r7, #12]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d72:	4619      	mov	r1, r3
 8007d74:	6878      	ldr	r0, [r7, #4]
 8007d76:	f7ff fe2f 	bl	80079d8 <HAL_UARTEx_RxEventCallback>
 8007d7a:	e002      	b.n	8007d82 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f7fb ffdf 	bl	8003d40 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d82:	2300      	movs	r3, #0
 8007d84:	e002      	b.n	8007d8c <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007d86:	2300      	movs	r3, #0
 8007d88:	e000      	b.n	8007d8c <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007d8a:	2302      	movs	r3, #2
  }
}
 8007d8c:	4618      	mov	r0, r3
 8007d8e:	3718      	adds	r7, #24
 8007d90:	46bd      	mov	sp, r7
 8007d92:	bd80      	pop	{r7, pc}

08007d94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b084      	sub	sp, #16
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	691b      	ldr	r3, [r3, #16]
 8007da2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	68da      	ldr	r2, [r3, #12]
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	430a      	orrs	r2, r1
 8007db0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	689a      	ldr	r2, [r3, #8]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	691b      	ldr	r3, [r3, #16]
 8007dba:	431a      	orrs	r2, r3
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	695b      	ldr	r3, [r3, #20]
 8007dc0:	4313      	orrs	r3, r2
 8007dc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007dce:	f023 030c 	bic.w	r3, r3, #12
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	6812      	ldr	r2, [r2, #0]
 8007dd6:	68b9      	ldr	r1, [r7, #8]
 8007dd8:	430b      	orrs	r3, r1
 8007dda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	695b      	ldr	r3, [r3, #20]
 8007de2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	699a      	ldr	r2, [r3, #24]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	430a      	orrs	r2, r1
 8007df0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	4a2c      	ldr	r2, [pc, #176]	; (8007ea8 <UART_SetConfig+0x114>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d103      	bne.n	8007e04 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007dfc:	f7fd fffc 	bl	8005df8 <HAL_RCC_GetPCLK2Freq>
 8007e00:	60f8      	str	r0, [r7, #12]
 8007e02:	e002      	b.n	8007e0a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007e04:	f7fd ffe4 	bl	8005dd0 <HAL_RCC_GetPCLK1Freq>
 8007e08:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007e0a:	68fa      	ldr	r2, [r7, #12]
 8007e0c:	4613      	mov	r3, r2
 8007e0e:	009b      	lsls	r3, r3, #2
 8007e10:	4413      	add	r3, r2
 8007e12:	009a      	lsls	r2, r3, #2
 8007e14:	441a      	add	r2, r3
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	009b      	lsls	r3, r3, #2
 8007e1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e20:	4a22      	ldr	r2, [pc, #136]	; (8007eac <UART_SetConfig+0x118>)
 8007e22:	fba2 2303 	umull	r2, r3, r2, r3
 8007e26:	095b      	lsrs	r3, r3, #5
 8007e28:	0119      	lsls	r1, r3, #4
 8007e2a:	68fa      	ldr	r2, [r7, #12]
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	009b      	lsls	r3, r3, #2
 8007e30:	4413      	add	r3, r2
 8007e32:	009a      	lsls	r2, r3, #2
 8007e34:	441a      	add	r2, r3
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	685b      	ldr	r3, [r3, #4]
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e40:	4b1a      	ldr	r3, [pc, #104]	; (8007eac <UART_SetConfig+0x118>)
 8007e42:	fba3 0302 	umull	r0, r3, r3, r2
 8007e46:	095b      	lsrs	r3, r3, #5
 8007e48:	2064      	movs	r0, #100	; 0x64
 8007e4a:	fb00 f303 	mul.w	r3, r0, r3
 8007e4e:	1ad3      	subs	r3, r2, r3
 8007e50:	011b      	lsls	r3, r3, #4
 8007e52:	3332      	adds	r3, #50	; 0x32
 8007e54:	4a15      	ldr	r2, [pc, #84]	; (8007eac <UART_SetConfig+0x118>)
 8007e56:	fba2 2303 	umull	r2, r3, r2, r3
 8007e5a:	095b      	lsrs	r3, r3, #5
 8007e5c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e60:	4419      	add	r1, r3
 8007e62:	68fa      	ldr	r2, [r7, #12]
 8007e64:	4613      	mov	r3, r2
 8007e66:	009b      	lsls	r3, r3, #2
 8007e68:	4413      	add	r3, r2
 8007e6a:	009a      	lsls	r2, r3, #2
 8007e6c:	441a      	add	r2, r3
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	009b      	lsls	r3, r3, #2
 8007e74:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e78:	4b0c      	ldr	r3, [pc, #48]	; (8007eac <UART_SetConfig+0x118>)
 8007e7a:	fba3 0302 	umull	r0, r3, r3, r2
 8007e7e:	095b      	lsrs	r3, r3, #5
 8007e80:	2064      	movs	r0, #100	; 0x64
 8007e82:	fb00 f303 	mul.w	r3, r0, r3
 8007e86:	1ad3      	subs	r3, r2, r3
 8007e88:	011b      	lsls	r3, r3, #4
 8007e8a:	3332      	adds	r3, #50	; 0x32
 8007e8c:	4a07      	ldr	r2, [pc, #28]	; (8007eac <UART_SetConfig+0x118>)
 8007e8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007e92:	095b      	lsrs	r3, r3, #5
 8007e94:	f003 020f 	and.w	r2, r3, #15
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	440a      	add	r2, r1
 8007e9e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007ea0:	bf00      	nop
 8007ea2:	3710      	adds	r7, #16
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}
 8007ea8:	40013800 	.word	0x40013800
 8007eac:	51eb851f 	.word	0x51eb851f

08007eb0 <atoi>:
 8007eb0:	220a      	movs	r2, #10
 8007eb2:	2100      	movs	r1, #0
 8007eb4:	f000 befc 	b.w	8008cb0 <strtol>

08007eb8 <__errno>:
 8007eb8:	4b01      	ldr	r3, [pc, #4]	; (8007ec0 <__errno+0x8>)
 8007eba:	6818      	ldr	r0, [r3, #0]
 8007ebc:	4770      	bx	lr
 8007ebe:	bf00      	nop
 8007ec0:	20000018 	.word	0x20000018

08007ec4 <__libc_init_array>:
 8007ec4:	b570      	push	{r4, r5, r6, lr}
 8007ec6:	2600      	movs	r6, #0
 8007ec8:	4d0c      	ldr	r5, [pc, #48]	; (8007efc <__libc_init_array+0x38>)
 8007eca:	4c0d      	ldr	r4, [pc, #52]	; (8007f00 <__libc_init_array+0x3c>)
 8007ecc:	1b64      	subs	r4, r4, r5
 8007ece:	10a4      	asrs	r4, r4, #2
 8007ed0:	42a6      	cmp	r6, r4
 8007ed2:	d109      	bne.n	8007ee8 <__libc_init_array+0x24>
 8007ed4:	f003 f84e 	bl	800af74 <_init>
 8007ed8:	2600      	movs	r6, #0
 8007eda:	4d0a      	ldr	r5, [pc, #40]	; (8007f04 <__libc_init_array+0x40>)
 8007edc:	4c0a      	ldr	r4, [pc, #40]	; (8007f08 <__libc_init_array+0x44>)
 8007ede:	1b64      	subs	r4, r4, r5
 8007ee0:	10a4      	asrs	r4, r4, #2
 8007ee2:	42a6      	cmp	r6, r4
 8007ee4:	d105      	bne.n	8007ef2 <__libc_init_array+0x2e>
 8007ee6:	bd70      	pop	{r4, r5, r6, pc}
 8007ee8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007eec:	4798      	blx	r3
 8007eee:	3601      	adds	r6, #1
 8007ef0:	e7ee      	b.n	8007ed0 <__libc_init_array+0xc>
 8007ef2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ef6:	4798      	blx	r3
 8007ef8:	3601      	adds	r6, #1
 8007efa:	e7f2      	b.n	8007ee2 <__libc_init_array+0x1e>
 8007efc:	0800f9b4 	.word	0x0800f9b4
 8007f00:	0800f9b4 	.word	0x0800f9b4
 8007f04:	0800f9b4 	.word	0x0800f9b4
 8007f08:	0800f9b8 	.word	0x0800f9b8

08007f0c <malloc>:
 8007f0c:	4b02      	ldr	r3, [pc, #8]	; (8007f18 <malloc+0xc>)
 8007f0e:	4601      	mov	r1, r0
 8007f10:	6818      	ldr	r0, [r3, #0]
 8007f12:	f000 b889 	b.w	8008028 <_malloc_r>
 8007f16:	bf00      	nop
 8007f18:	20000018 	.word	0x20000018

08007f1c <free>:
 8007f1c:	4b02      	ldr	r3, [pc, #8]	; (8007f28 <free+0xc>)
 8007f1e:	4601      	mov	r1, r0
 8007f20:	6818      	ldr	r0, [r3, #0]
 8007f22:	f000 b819 	b.w	8007f58 <_free_r>
 8007f26:	bf00      	nop
 8007f28:	20000018 	.word	0x20000018

08007f2c <memcpy>:
 8007f2c:	440a      	add	r2, r1
 8007f2e:	4291      	cmp	r1, r2
 8007f30:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f34:	d100      	bne.n	8007f38 <memcpy+0xc>
 8007f36:	4770      	bx	lr
 8007f38:	b510      	push	{r4, lr}
 8007f3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f3e:	4291      	cmp	r1, r2
 8007f40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f44:	d1f9      	bne.n	8007f3a <memcpy+0xe>
 8007f46:	bd10      	pop	{r4, pc}

08007f48 <memset>:
 8007f48:	4603      	mov	r3, r0
 8007f4a:	4402      	add	r2, r0
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d100      	bne.n	8007f52 <memset+0xa>
 8007f50:	4770      	bx	lr
 8007f52:	f803 1b01 	strb.w	r1, [r3], #1
 8007f56:	e7f9      	b.n	8007f4c <memset+0x4>

08007f58 <_free_r>:
 8007f58:	b538      	push	{r3, r4, r5, lr}
 8007f5a:	4605      	mov	r5, r0
 8007f5c:	2900      	cmp	r1, #0
 8007f5e:	d040      	beq.n	8007fe2 <_free_r+0x8a>
 8007f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f64:	1f0c      	subs	r4, r1, #4
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	bfb8      	it	lt
 8007f6a:	18e4      	addlt	r4, r4, r3
 8007f6c:	f002 f814 	bl	8009f98 <__malloc_lock>
 8007f70:	4a1c      	ldr	r2, [pc, #112]	; (8007fe4 <_free_r+0x8c>)
 8007f72:	6813      	ldr	r3, [r2, #0]
 8007f74:	b933      	cbnz	r3, 8007f84 <_free_r+0x2c>
 8007f76:	6063      	str	r3, [r4, #4]
 8007f78:	6014      	str	r4, [r2, #0]
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f80:	f002 b810 	b.w	8009fa4 <__malloc_unlock>
 8007f84:	42a3      	cmp	r3, r4
 8007f86:	d908      	bls.n	8007f9a <_free_r+0x42>
 8007f88:	6820      	ldr	r0, [r4, #0]
 8007f8a:	1821      	adds	r1, r4, r0
 8007f8c:	428b      	cmp	r3, r1
 8007f8e:	bf01      	itttt	eq
 8007f90:	6819      	ldreq	r1, [r3, #0]
 8007f92:	685b      	ldreq	r3, [r3, #4]
 8007f94:	1809      	addeq	r1, r1, r0
 8007f96:	6021      	streq	r1, [r4, #0]
 8007f98:	e7ed      	b.n	8007f76 <_free_r+0x1e>
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	b10b      	cbz	r3, 8007fa4 <_free_r+0x4c>
 8007fa0:	42a3      	cmp	r3, r4
 8007fa2:	d9fa      	bls.n	8007f9a <_free_r+0x42>
 8007fa4:	6811      	ldr	r1, [r2, #0]
 8007fa6:	1850      	adds	r0, r2, r1
 8007fa8:	42a0      	cmp	r0, r4
 8007faa:	d10b      	bne.n	8007fc4 <_free_r+0x6c>
 8007fac:	6820      	ldr	r0, [r4, #0]
 8007fae:	4401      	add	r1, r0
 8007fb0:	1850      	adds	r0, r2, r1
 8007fb2:	4283      	cmp	r3, r0
 8007fb4:	6011      	str	r1, [r2, #0]
 8007fb6:	d1e0      	bne.n	8007f7a <_free_r+0x22>
 8007fb8:	6818      	ldr	r0, [r3, #0]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	4401      	add	r1, r0
 8007fbe:	6011      	str	r1, [r2, #0]
 8007fc0:	6053      	str	r3, [r2, #4]
 8007fc2:	e7da      	b.n	8007f7a <_free_r+0x22>
 8007fc4:	d902      	bls.n	8007fcc <_free_r+0x74>
 8007fc6:	230c      	movs	r3, #12
 8007fc8:	602b      	str	r3, [r5, #0]
 8007fca:	e7d6      	b.n	8007f7a <_free_r+0x22>
 8007fcc:	6820      	ldr	r0, [r4, #0]
 8007fce:	1821      	adds	r1, r4, r0
 8007fd0:	428b      	cmp	r3, r1
 8007fd2:	bf01      	itttt	eq
 8007fd4:	6819      	ldreq	r1, [r3, #0]
 8007fd6:	685b      	ldreq	r3, [r3, #4]
 8007fd8:	1809      	addeq	r1, r1, r0
 8007fda:	6021      	streq	r1, [r4, #0]
 8007fdc:	6063      	str	r3, [r4, #4]
 8007fde:	6054      	str	r4, [r2, #4]
 8007fe0:	e7cb      	b.n	8007f7a <_free_r+0x22>
 8007fe2:	bd38      	pop	{r3, r4, r5, pc}
 8007fe4:	200004b0 	.word	0x200004b0

08007fe8 <sbrk_aligned>:
 8007fe8:	b570      	push	{r4, r5, r6, lr}
 8007fea:	4e0e      	ldr	r6, [pc, #56]	; (8008024 <sbrk_aligned+0x3c>)
 8007fec:	460c      	mov	r4, r1
 8007fee:	6831      	ldr	r1, [r6, #0]
 8007ff0:	4605      	mov	r5, r0
 8007ff2:	b911      	cbnz	r1, 8007ffa <sbrk_aligned+0x12>
 8007ff4:	f000 fd7a 	bl	8008aec <_sbrk_r>
 8007ff8:	6030      	str	r0, [r6, #0]
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	4628      	mov	r0, r5
 8007ffe:	f000 fd75 	bl	8008aec <_sbrk_r>
 8008002:	1c43      	adds	r3, r0, #1
 8008004:	d00a      	beq.n	800801c <sbrk_aligned+0x34>
 8008006:	1cc4      	adds	r4, r0, #3
 8008008:	f024 0403 	bic.w	r4, r4, #3
 800800c:	42a0      	cmp	r0, r4
 800800e:	d007      	beq.n	8008020 <sbrk_aligned+0x38>
 8008010:	1a21      	subs	r1, r4, r0
 8008012:	4628      	mov	r0, r5
 8008014:	f000 fd6a 	bl	8008aec <_sbrk_r>
 8008018:	3001      	adds	r0, #1
 800801a:	d101      	bne.n	8008020 <sbrk_aligned+0x38>
 800801c:	f04f 34ff 	mov.w	r4, #4294967295
 8008020:	4620      	mov	r0, r4
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	200004b4 	.word	0x200004b4

08008028 <_malloc_r>:
 8008028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802c:	1ccd      	adds	r5, r1, #3
 800802e:	f025 0503 	bic.w	r5, r5, #3
 8008032:	3508      	adds	r5, #8
 8008034:	2d0c      	cmp	r5, #12
 8008036:	bf38      	it	cc
 8008038:	250c      	movcc	r5, #12
 800803a:	2d00      	cmp	r5, #0
 800803c:	4607      	mov	r7, r0
 800803e:	db01      	blt.n	8008044 <_malloc_r+0x1c>
 8008040:	42a9      	cmp	r1, r5
 8008042:	d905      	bls.n	8008050 <_malloc_r+0x28>
 8008044:	230c      	movs	r3, #12
 8008046:	2600      	movs	r6, #0
 8008048:	603b      	str	r3, [r7, #0]
 800804a:	4630      	mov	r0, r6
 800804c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008050:	4e2e      	ldr	r6, [pc, #184]	; (800810c <_malloc_r+0xe4>)
 8008052:	f001 ffa1 	bl	8009f98 <__malloc_lock>
 8008056:	6833      	ldr	r3, [r6, #0]
 8008058:	461c      	mov	r4, r3
 800805a:	bb34      	cbnz	r4, 80080aa <_malloc_r+0x82>
 800805c:	4629      	mov	r1, r5
 800805e:	4638      	mov	r0, r7
 8008060:	f7ff ffc2 	bl	8007fe8 <sbrk_aligned>
 8008064:	1c43      	adds	r3, r0, #1
 8008066:	4604      	mov	r4, r0
 8008068:	d14d      	bne.n	8008106 <_malloc_r+0xde>
 800806a:	6834      	ldr	r4, [r6, #0]
 800806c:	4626      	mov	r6, r4
 800806e:	2e00      	cmp	r6, #0
 8008070:	d140      	bne.n	80080f4 <_malloc_r+0xcc>
 8008072:	6823      	ldr	r3, [r4, #0]
 8008074:	4631      	mov	r1, r6
 8008076:	4638      	mov	r0, r7
 8008078:	eb04 0803 	add.w	r8, r4, r3
 800807c:	f000 fd36 	bl	8008aec <_sbrk_r>
 8008080:	4580      	cmp	r8, r0
 8008082:	d13a      	bne.n	80080fa <_malloc_r+0xd2>
 8008084:	6821      	ldr	r1, [r4, #0]
 8008086:	3503      	adds	r5, #3
 8008088:	1a6d      	subs	r5, r5, r1
 800808a:	f025 0503 	bic.w	r5, r5, #3
 800808e:	3508      	adds	r5, #8
 8008090:	2d0c      	cmp	r5, #12
 8008092:	bf38      	it	cc
 8008094:	250c      	movcc	r5, #12
 8008096:	4638      	mov	r0, r7
 8008098:	4629      	mov	r1, r5
 800809a:	f7ff ffa5 	bl	8007fe8 <sbrk_aligned>
 800809e:	3001      	adds	r0, #1
 80080a0:	d02b      	beq.n	80080fa <_malloc_r+0xd2>
 80080a2:	6823      	ldr	r3, [r4, #0]
 80080a4:	442b      	add	r3, r5
 80080a6:	6023      	str	r3, [r4, #0]
 80080a8:	e00e      	b.n	80080c8 <_malloc_r+0xa0>
 80080aa:	6822      	ldr	r2, [r4, #0]
 80080ac:	1b52      	subs	r2, r2, r5
 80080ae:	d41e      	bmi.n	80080ee <_malloc_r+0xc6>
 80080b0:	2a0b      	cmp	r2, #11
 80080b2:	d916      	bls.n	80080e2 <_malloc_r+0xba>
 80080b4:	1961      	adds	r1, r4, r5
 80080b6:	42a3      	cmp	r3, r4
 80080b8:	6025      	str	r5, [r4, #0]
 80080ba:	bf18      	it	ne
 80080bc:	6059      	strne	r1, [r3, #4]
 80080be:	6863      	ldr	r3, [r4, #4]
 80080c0:	bf08      	it	eq
 80080c2:	6031      	streq	r1, [r6, #0]
 80080c4:	5162      	str	r2, [r4, r5]
 80080c6:	604b      	str	r3, [r1, #4]
 80080c8:	4638      	mov	r0, r7
 80080ca:	f104 060b 	add.w	r6, r4, #11
 80080ce:	f001 ff69 	bl	8009fa4 <__malloc_unlock>
 80080d2:	f026 0607 	bic.w	r6, r6, #7
 80080d6:	1d23      	adds	r3, r4, #4
 80080d8:	1af2      	subs	r2, r6, r3
 80080da:	d0b6      	beq.n	800804a <_malloc_r+0x22>
 80080dc:	1b9b      	subs	r3, r3, r6
 80080de:	50a3      	str	r3, [r4, r2]
 80080e0:	e7b3      	b.n	800804a <_malloc_r+0x22>
 80080e2:	6862      	ldr	r2, [r4, #4]
 80080e4:	42a3      	cmp	r3, r4
 80080e6:	bf0c      	ite	eq
 80080e8:	6032      	streq	r2, [r6, #0]
 80080ea:	605a      	strne	r2, [r3, #4]
 80080ec:	e7ec      	b.n	80080c8 <_malloc_r+0xa0>
 80080ee:	4623      	mov	r3, r4
 80080f0:	6864      	ldr	r4, [r4, #4]
 80080f2:	e7b2      	b.n	800805a <_malloc_r+0x32>
 80080f4:	4634      	mov	r4, r6
 80080f6:	6876      	ldr	r6, [r6, #4]
 80080f8:	e7b9      	b.n	800806e <_malloc_r+0x46>
 80080fa:	230c      	movs	r3, #12
 80080fc:	4638      	mov	r0, r7
 80080fe:	603b      	str	r3, [r7, #0]
 8008100:	f001 ff50 	bl	8009fa4 <__malloc_unlock>
 8008104:	e7a1      	b.n	800804a <_malloc_r+0x22>
 8008106:	6025      	str	r5, [r4, #0]
 8008108:	e7de      	b.n	80080c8 <_malloc_r+0xa0>
 800810a:	bf00      	nop
 800810c:	200004b0 	.word	0x200004b0

08008110 <__cvt>:
 8008110:	2b00      	cmp	r3, #0
 8008112:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008116:	461f      	mov	r7, r3
 8008118:	bfbb      	ittet	lt
 800811a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800811e:	461f      	movlt	r7, r3
 8008120:	2300      	movge	r3, #0
 8008122:	232d      	movlt	r3, #45	; 0x2d
 8008124:	b088      	sub	sp, #32
 8008126:	4614      	mov	r4, r2
 8008128:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800812a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800812c:	7013      	strb	r3, [r2, #0]
 800812e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008130:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008134:	f023 0820 	bic.w	r8, r3, #32
 8008138:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800813c:	d005      	beq.n	800814a <__cvt+0x3a>
 800813e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008142:	d100      	bne.n	8008146 <__cvt+0x36>
 8008144:	3501      	adds	r5, #1
 8008146:	2302      	movs	r3, #2
 8008148:	e000      	b.n	800814c <__cvt+0x3c>
 800814a:	2303      	movs	r3, #3
 800814c:	aa07      	add	r2, sp, #28
 800814e:	9204      	str	r2, [sp, #16]
 8008150:	aa06      	add	r2, sp, #24
 8008152:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008156:	e9cd 3500 	strd	r3, r5, [sp]
 800815a:	4622      	mov	r2, r4
 800815c:	463b      	mov	r3, r7
 800815e:	f000 feff 	bl	8008f60 <_dtoa_r>
 8008162:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008166:	4606      	mov	r6, r0
 8008168:	d102      	bne.n	8008170 <__cvt+0x60>
 800816a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800816c:	07db      	lsls	r3, r3, #31
 800816e:	d522      	bpl.n	80081b6 <__cvt+0xa6>
 8008170:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008174:	eb06 0905 	add.w	r9, r6, r5
 8008178:	d110      	bne.n	800819c <__cvt+0x8c>
 800817a:	7833      	ldrb	r3, [r6, #0]
 800817c:	2b30      	cmp	r3, #48	; 0x30
 800817e:	d10a      	bne.n	8008196 <__cvt+0x86>
 8008180:	2200      	movs	r2, #0
 8008182:	2300      	movs	r3, #0
 8008184:	4620      	mov	r0, r4
 8008186:	4639      	mov	r1, r7
 8008188:	f7f8 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800818c:	b918      	cbnz	r0, 8008196 <__cvt+0x86>
 800818e:	f1c5 0501 	rsb	r5, r5, #1
 8008192:	f8ca 5000 	str.w	r5, [sl]
 8008196:	f8da 3000 	ldr.w	r3, [sl]
 800819a:	4499      	add	r9, r3
 800819c:	2200      	movs	r2, #0
 800819e:	2300      	movs	r3, #0
 80081a0:	4620      	mov	r0, r4
 80081a2:	4639      	mov	r1, r7
 80081a4:	f7f8 fc00 	bl	80009a8 <__aeabi_dcmpeq>
 80081a8:	b108      	cbz	r0, 80081ae <__cvt+0x9e>
 80081aa:	f8cd 901c 	str.w	r9, [sp, #28]
 80081ae:	2230      	movs	r2, #48	; 0x30
 80081b0:	9b07      	ldr	r3, [sp, #28]
 80081b2:	454b      	cmp	r3, r9
 80081b4:	d307      	bcc.n	80081c6 <__cvt+0xb6>
 80081b6:	4630      	mov	r0, r6
 80081b8:	9b07      	ldr	r3, [sp, #28]
 80081ba:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80081bc:	1b9b      	subs	r3, r3, r6
 80081be:	6013      	str	r3, [r2, #0]
 80081c0:	b008      	add	sp, #32
 80081c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80081c6:	1c59      	adds	r1, r3, #1
 80081c8:	9107      	str	r1, [sp, #28]
 80081ca:	701a      	strb	r2, [r3, #0]
 80081cc:	e7f0      	b.n	80081b0 <__cvt+0xa0>

080081ce <__exponent>:
 80081ce:	4603      	mov	r3, r0
 80081d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081d2:	2900      	cmp	r1, #0
 80081d4:	f803 2b02 	strb.w	r2, [r3], #2
 80081d8:	bfb6      	itet	lt
 80081da:	222d      	movlt	r2, #45	; 0x2d
 80081dc:	222b      	movge	r2, #43	; 0x2b
 80081de:	4249      	neglt	r1, r1
 80081e0:	2909      	cmp	r1, #9
 80081e2:	7042      	strb	r2, [r0, #1]
 80081e4:	dd2b      	ble.n	800823e <__exponent+0x70>
 80081e6:	f10d 0407 	add.w	r4, sp, #7
 80081ea:	46a4      	mov	ip, r4
 80081ec:	270a      	movs	r7, #10
 80081ee:	fb91 f6f7 	sdiv	r6, r1, r7
 80081f2:	460a      	mov	r2, r1
 80081f4:	46a6      	mov	lr, r4
 80081f6:	fb07 1516 	mls	r5, r7, r6, r1
 80081fa:	2a63      	cmp	r2, #99	; 0x63
 80081fc:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8008200:	4631      	mov	r1, r6
 8008202:	f104 34ff 	add.w	r4, r4, #4294967295
 8008206:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800820a:	dcf0      	bgt.n	80081ee <__exponent+0x20>
 800820c:	3130      	adds	r1, #48	; 0x30
 800820e:	f1ae 0502 	sub.w	r5, lr, #2
 8008212:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008216:	4629      	mov	r1, r5
 8008218:	1c44      	adds	r4, r0, #1
 800821a:	4561      	cmp	r1, ip
 800821c:	d30a      	bcc.n	8008234 <__exponent+0x66>
 800821e:	f10d 0209 	add.w	r2, sp, #9
 8008222:	eba2 020e 	sub.w	r2, r2, lr
 8008226:	4565      	cmp	r5, ip
 8008228:	bf88      	it	hi
 800822a:	2200      	movhi	r2, #0
 800822c:	4413      	add	r3, r2
 800822e:	1a18      	subs	r0, r3, r0
 8008230:	b003      	add	sp, #12
 8008232:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008234:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008238:	f804 2f01 	strb.w	r2, [r4, #1]!
 800823c:	e7ed      	b.n	800821a <__exponent+0x4c>
 800823e:	2330      	movs	r3, #48	; 0x30
 8008240:	3130      	adds	r1, #48	; 0x30
 8008242:	7083      	strb	r3, [r0, #2]
 8008244:	70c1      	strb	r1, [r0, #3]
 8008246:	1d03      	adds	r3, r0, #4
 8008248:	e7f1      	b.n	800822e <__exponent+0x60>
	...

0800824c <_printf_float>:
 800824c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008250:	b091      	sub	sp, #68	; 0x44
 8008252:	460c      	mov	r4, r1
 8008254:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008258:	4616      	mov	r6, r2
 800825a:	461f      	mov	r7, r3
 800825c:	4605      	mov	r5, r0
 800825e:	f001 fe21 	bl	8009ea4 <_localeconv_r>
 8008262:	6803      	ldr	r3, [r0, #0]
 8008264:	4618      	mov	r0, r3
 8008266:	9309      	str	r3, [sp, #36]	; 0x24
 8008268:	f7f7 ff72 	bl	8000150 <strlen>
 800826c:	2300      	movs	r3, #0
 800826e:	930e      	str	r3, [sp, #56]	; 0x38
 8008270:	f8d8 3000 	ldr.w	r3, [r8]
 8008274:	900a      	str	r0, [sp, #40]	; 0x28
 8008276:	3307      	adds	r3, #7
 8008278:	f023 0307 	bic.w	r3, r3, #7
 800827c:	f103 0208 	add.w	r2, r3, #8
 8008280:	f894 9018 	ldrb.w	r9, [r4, #24]
 8008284:	f8d4 b000 	ldr.w	fp, [r4]
 8008288:	f8c8 2000 	str.w	r2, [r8]
 800828c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008290:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008294:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8008298:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800829c:	930b      	str	r3, [sp, #44]	; 0x2c
 800829e:	f04f 32ff 	mov.w	r2, #4294967295
 80082a2:	4640      	mov	r0, r8
 80082a4:	4b9c      	ldr	r3, [pc, #624]	; (8008518 <_printf_float+0x2cc>)
 80082a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082a8:	f7f8 fbb0 	bl	8000a0c <__aeabi_dcmpun>
 80082ac:	bb70      	cbnz	r0, 800830c <_printf_float+0xc0>
 80082ae:	f04f 32ff 	mov.w	r2, #4294967295
 80082b2:	4640      	mov	r0, r8
 80082b4:	4b98      	ldr	r3, [pc, #608]	; (8008518 <_printf_float+0x2cc>)
 80082b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082b8:	f7f8 fb8a 	bl	80009d0 <__aeabi_dcmple>
 80082bc:	bb30      	cbnz	r0, 800830c <_printf_float+0xc0>
 80082be:	2200      	movs	r2, #0
 80082c0:	2300      	movs	r3, #0
 80082c2:	4640      	mov	r0, r8
 80082c4:	4651      	mov	r1, sl
 80082c6:	f7f8 fb79 	bl	80009bc <__aeabi_dcmplt>
 80082ca:	b110      	cbz	r0, 80082d2 <_printf_float+0x86>
 80082cc:	232d      	movs	r3, #45	; 0x2d
 80082ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082d2:	4b92      	ldr	r3, [pc, #584]	; (800851c <_printf_float+0x2d0>)
 80082d4:	4892      	ldr	r0, [pc, #584]	; (8008520 <_printf_float+0x2d4>)
 80082d6:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80082da:	bf94      	ite	ls
 80082dc:	4698      	movls	r8, r3
 80082de:	4680      	movhi	r8, r0
 80082e0:	2303      	movs	r3, #3
 80082e2:	f04f 0a00 	mov.w	sl, #0
 80082e6:	6123      	str	r3, [r4, #16]
 80082e8:	f02b 0304 	bic.w	r3, fp, #4
 80082ec:	6023      	str	r3, [r4, #0]
 80082ee:	4633      	mov	r3, r6
 80082f0:	4621      	mov	r1, r4
 80082f2:	4628      	mov	r0, r5
 80082f4:	9700      	str	r7, [sp, #0]
 80082f6:	aa0f      	add	r2, sp, #60	; 0x3c
 80082f8:	f000 f9d4 	bl	80086a4 <_printf_common>
 80082fc:	3001      	adds	r0, #1
 80082fe:	f040 8090 	bne.w	8008422 <_printf_float+0x1d6>
 8008302:	f04f 30ff 	mov.w	r0, #4294967295
 8008306:	b011      	add	sp, #68	; 0x44
 8008308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800830c:	4642      	mov	r2, r8
 800830e:	4653      	mov	r3, sl
 8008310:	4640      	mov	r0, r8
 8008312:	4651      	mov	r1, sl
 8008314:	f7f8 fb7a 	bl	8000a0c <__aeabi_dcmpun>
 8008318:	b148      	cbz	r0, 800832e <_printf_float+0xe2>
 800831a:	f1ba 0f00 	cmp.w	sl, #0
 800831e:	bfb8      	it	lt
 8008320:	232d      	movlt	r3, #45	; 0x2d
 8008322:	4880      	ldr	r0, [pc, #512]	; (8008524 <_printf_float+0x2d8>)
 8008324:	bfb8      	it	lt
 8008326:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800832a:	4b7f      	ldr	r3, [pc, #508]	; (8008528 <_printf_float+0x2dc>)
 800832c:	e7d3      	b.n	80082d6 <_printf_float+0x8a>
 800832e:	6863      	ldr	r3, [r4, #4]
 8008330:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008334:	1c5a      	adds	r2, r3, #1
 8008336:	d142      	bne.n	80083be <_printf_float+0x172>
 8008338:	2306      	movs	r3, #6
 800833a:	6063      	str	r3, [r4, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	9206      	str	r2, [sp, #24]
 8008340:	aa0e      	add	r2, sp, #56	; 0x38
 8008342:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008346:	aa0d      	add	r2, sp, #52	; 0x34
 8008348:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800834c:	9203      	str	r2, [sp, #12]
 800834e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8008352:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008356:	6023      	str	r3, [r4, #0]
 8008358:	6863      	ldr	r3, [r4, #4]
 800835a:	4642      	mov	r2, r8
 800835c:	9300      	str	r3, [sp, #0]
 800835e:	4628      	mov	r0, r5
 8008360:	4653      	mov	r3, sl
 8008362:	910b      	str	r1, [sp, #44]	; 0x2c
 8008364:	f7ff fed4 	bl	8008110 <__cvt>
 8008368:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800836a:	4680      	mov	r8, r0
 800836c:	2947      	cmp	r1, #71	; 0x47
 800836e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008370:	d108      	bne.n	8008384 <_printf_float+0x138>
 8008372:	1cc8      	adds	r0, r1, #3
 8008374:	db02      	blt.n	800837c <_printf_float+0x130>
 8008376:	6863      	ldr	r3, [r4, #4]
 8008378:	4299      	cmp	r1, r3
 800837a:	dd40      	ble.n	80083fe <_printf_float+0x1b2>
 800837c:	f1a9 0902 	sub.w	r9, r9, #2
 8008380:	fa5f f989 	uxtb.w	r9, r9
 8008384:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008388:	d81f      	bhi.n	80083ca <_printf_float+0x17e>
 800838a:	464a      	mov	r2, r9
 800838c:	3901      	subs	r1, #1
 800838e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008392:	910d      	str	r1, [sp, #52]	; 0x34
 8008394:	f7ff ff1b 	bl	80081ce <__exponent>
 8008398:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800839a:	4682      	mov	sl, r0
 800839c:	1813      	adds	r3, r2, r0
 800839e:	2a01      	cmp	r2, #1
 80083a0:	6123      	str	r3, [r4, #16]
 80083a2:	dc02      	bgt.n	80083aa <_printf_float+0x15e>
 80083a4:	6822      	ldr	r2, [r4, #0]
 80083a6:	07d2      	lsls	r2, r2, #31
 80083a8:	d501      	bpl.n	80083ae <_printf_float+0x162>
 80083aa:	3301      	adds	r3, #1
 80083ac:	6123      	str	r3, [r4, #16]
 80083ae:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d09b      	beq.n	80082ee <_printf_float+0xa2>
 80083b6:	232d      	movs	r3, #45	; 0x2d
 80083b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80083bc:	e797      	b.n	80082ee <_printf_float+0xa2>
 80083be:	2947      	cmp	r1, #71	; 0x47
 80083c0:	d1bc      	bne.n	800833c <_printf_float+0xf0>
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1ba      	bne.n	800833c <_printf_float+0xf0>
 80083c6:	2301      	movs	r3, #1
 80083c8:	e7b7      	b.n	800833a <_printf_float+0xee>
 80083ca:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80083ce:	d118      	bne.n	8008402 <_printf_float+0x1b6>
 80083d0:	2900      	cmp	r1, #0
 80083d2:	6863      	ldr	r3, [r4, #4]
 80083d4:	dd0b      	ble.n	80083ee <_printf_float+0x1a2>
 80083d6:	6121      	str	r1, [r4, #16]
 80083d8:	b913      	cbnz	r3, 80083e0 <_printf_float+0x194>
 80083da:	6822      	ldr	r2, [r4, #0]
 80083dc:	07d0      	lsls	r0, r2, #31
 80083de:	d502      	bpl.n	80083e6 <_printf_float+0x19a>
 80083e0:	3301      	adds	r3, #1
 80083e2:	440b      	add	r3, r1
 80083e4:	6123      	str	r3, [r4, #16]
 80083e6:	f04f 0a00 	mov.w	sl, #0
 80083ea:	65a1      	str	r1, [r4, #88]	; 0x58
 80083ec:	e7df      	b.n	80083ae <_printf_float+0x162>
 80083ee:	b913      	cbnz	r3, 80083f6 <_printf_float+0x1aa>
 80083f0:	6822      	ldr	r2, [r4, #0]
 80083f2:	07d2      	lsls	r2, r2, #31
 80083f4:	d501      	bpl.n	80083fa <_printf_float+0x1ae>
 80083f6:	3302      	adds	r3, #2
 80083f8:	e7f4      	b.n	80083e4 <_printf_float+0x198>
 80083fa:	2301      	movs	r3, #1
 80083fc:	e7f2      	b.n	80083e4 <_printf_float+0x198>
 80083fe:	f04f 0967 	mov.w	r9, #103	; 0x67
 8008402:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008404:	4299      	cmp	r1, r3
 8008406:	db05      	blt.n	8008414 <_printf_float+0x1c8>
 8008408:	6823      	ldr	r3, [r4, #0]
 800840a:	6121      	str	r1, [r4, #16]
 800840c:	07d8      	lsls	r0, r3, #31
 800840e:	d5ea      	bpl.n	80083e6 <_printf_float+0x19a>
 8008410:	1c4b      	adds	r3, r1, #1
 8008412:	e7e7      	b.n	80083e4 <_printf_float+0x198>
 8008414:	2900      	cmp	r1, #0
 8008416:	bfcc      	ite	gt
 8008418:	2201      	movgt	r2, #1
 800841a:	f1c1 0202 	rsble	r2, r1, #2
 800841e:	4413      	add	r3, r2
 8008420:	e7e0      	b.n	80083e4 <_printf_float+0x198>
 8008422:	6823      	ldr	r3, [r4, #0]
 8008424:	055a      	lsls	r2, r3, #21
 8008426:	d407      	bmi.n	8008438 <_printf_float+0x1ec>
 8008428:	6923      	ldr	r3, [r4, #16]
 800842a:	4642      	mov	r2, r8
 800842c:	4631      	mov	r1, r6
 800842e:	4628      	mov	r0, r5
 8008430:	47b8      	blx	r7
 8008432:	3001      	adds	r0, #1
 8008434:	d12b      	bne.n	800848e <_printf_float+0x242>
 8008436:	e764      	b.n	8008302 <_printf_float+0xb6>
 8008438:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800843c:	f240 80dd 	bls.w	80085fa <_printf_float+0x3ae>
 8008440:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008444:	2200      	movs	r2, #0
 8008446:	2300      	movs	r3, #0
 8008448:	f7f8 faae 	bl	80009a8 <__aeabi_dcmpeq>
 800844c:	2800      	cmp	r0, #0
 800844e:	d033      	beq.n	80084b8 <_printf_float+0x26c>
 8008450:	2301      	movs	r3, #1
 8008452:	4631      	mov	r1, r6
 8008454:	4628      	mov	r0, r5
 8008456:	4a35      	ldr	r2, [pc, #212]	; (800852c <_printf_float+0x2e0>)
 8008458:	47b8      	blx	r7
 800845a:	3001      	adds	r0, #1
 800845c:	f43f af51 	beq.w	8008302 <_printf_float+0xb6>
 8008460:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008464:	429a      	cmp	r2, r3
 8008466:	db02      	blt.n	800846e <_printf_float+0x222>
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	07d8      	lsls	r0, r3, #31
 800846c:	d50f      	bpl.n	800848e <_printf_float+0x242>
 800846e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008472:	4631      	mov	r1, r6
 8008474:	4628      	mov	r0, r5
 8008476:	47b8      	blx	r7
 8008478:	3001      	adds	r0, #1
 800847a:	f43f af42 	beq.w	8008302 <_printf_float+0xb6>
 800847e:	f04f 0800 	mov.w	r8, #0
 8008482:	f104 091a 	add.w	r9, r4, #26
 8008486:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008488:	3b01      	subs	r3, #1
 800848a:	4543      	cmp	r3, r8
 800848c:	dc09      	bgt.n	80084a2 <_printf_float+0x256>
 800848e:	6823      	ldr	r3, [r4, #0]
 8008490:	079b      	lsls	r3, r3, #30
 8008492:	f100 8102 	bmi.w	800869a <_printf_float+0x44e>
 8008496:	68e0      	ldr	r0, [r4, #12]
 8008498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800849a:	4298      	cmp	r0, r3
 800849c:	bfb8      	it	lt
 800849e:	4618      	movlt	r0, r3
 80084a0:	e731      	b.n	8008306 <_printf_float+0xba>
 80084a2:	2301      	movs	r3, #1
 80084a4:	464a      	mov	r2, r9
 80084a6:	4631      	mov	r1, r6
 80084a8:	4628      	mov	r0, r5
 80084aa:	47b8      	blx	r7
 80084ac:	3001      	adds	r0, #1
 80084ae:	f43f af28 	beq.w	8008302 <_printf_float+0xb6>
 80084b2:	f108 0801 	add.w	r8, r8, #1
 80084b6:	e7e6      	b.n	8008486 <_printf_float+0x23a>
 80084b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	dc38      	bgt.n	8008530 <_printf_float+0x2e4>
 80084be:	2301      	movs	r3, #1
 80084c0:	4631      	mov	r1, r6
 80084c2:	4628      	mov	r0, r5
 80084c4:	4a19      	ldr	r2, [pc, #100]	; (800852c <_printf_float+0x2e0>)
 80084c6:	47b8      	blx	r7
 80084c8:	3001      	adds	r0, #1
 80084ca:	f43f af1a 	beq.w	8008302 <_printf_float+0xb6>
 80084ce:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80084d2:	4313      	orrs	r3, r2
 80084d4:	d102      	bne.n	80084dc <_printf_float+0x290>
 80084d6:	6823      	ldr	r3, [r4, #0]
 80084d8:	07d9      	lsls	r1, r3, #31
 80084da:	d5d8      	bpl.n	800848e <_printf_float+0x242>
 80084dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80084e0:	4631      	mov	r1, r6
 80084e2:	4628      	mov	r0, r5
 80084e4:	47b8      	blx	r7
 80084e6:	3001      	adds	r0, #1
 80084e8:	f43f af0b 	beq.w	8008302 <_printf_float+0xb6>
 80084ec:	f04f 0900 	mov.w	r9, #0
 80084f0:	f104 0a1a 	add.w	sl, r4, #26
 80084f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084f6:	425b      	negs	r3, r3
 80084f8:	454b      	cmp	r3, r9
 80084fa:	dc01      	bgt.n	8008500 <_printf_float+0x2b4>
 80084fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084fe:	e794      	b.n	800842a <_printf_float+0x1de>
 8008500:	2301      	movs	r3, #1
 8008502:	4652      	mov	r2, sl
 8008504:	4631      	mov	r1, r6
 8008506:	4628      	mov	r0, r5
 8008508:	47b8      	blx	r7
 800850a:	3001      	adds	r0, #1
 800850c:	f43f aef9 	beq.w	8008302 <_printf_float+0xb6>
 8008510:	f109 0901 	add.w	r9, r9, #1
 8008514:	e7ee      	b.n	80084f4 <_printf_float+0x2a8>
 8008516:	bf00      	nop
 8008518:	7fefffff 	.word	0x7fefffff
 800851c:	0800f5d8 	.word	0x0800f5d8
 8008520:	0800f5dc 	.word	0x0800f5dc
 8008524:	0800f5e4 	.word	0x0800f5e4
 8008528:	0800f5e0 	.word	0x0800f5e0
 800852c:	0800f5e8 	.word	0x0800f5e8
 8008530:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008532:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008534:	429a      	cmp	r2, r3
 8008536:	bfa8      	it	ge
 8008538:	461a      	movge	r2, r3
 800853a:	2a00      	cmp	r2, #0
 800853c:	4691      	mov	r9, r2
 800853e:	dc37      	bgt.n	80085b0 <_printf_float+0x364>
 8008540:	f04f 0b00 	mov.w	fp, #0
 8008544:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008548:	f104 021a 	add.w	r2, r4, #26
 800854c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8008550:	ebaa 0309 	sub.w	r3, sl, r9
 8008554:	455b      	cmp	r3, fp
 8008556:	dc33      	bgt.n	80085c0 <_printf_float+0x374>
 8008558:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800855c:	429a      	cmp	r2, r3
 800855e:	db3b      	blt.n	80085d8 <_printf_float+0x38c>
 8008560:	6823      	ldr	r3, [r4, #0]
 8008562:	07da      	lsls	r2, r3, #31
 8008564:	d438      	bmi.n	80085d8 <_printf_float+0x38c>
 8008566:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008568:	990d      	ldr	r1, [sp, #52]	; 0x34
 800856a:	eba3 020a 	sub.w	r2, r3, sl
 800856e:	eba3 0901 	sub.w	r9, r3, r1
 8008572:	4591      	cmp	r9, r2
 8008574:	bfa8      	it	ge
 8008576:	4691      	movge	r9, r2
 8008578:	f1b9 0f00 	cmp.w	r9, #0
 800857c:	dc34      	bgt.n	80085e8 <_printf_float+0x39c>
 800857e:	f04f 0800 	mov.w	r8, #0
 8008582:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008586:	f104 0a1a 	add.w	sl, r4, #26
 800858a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800858e:	1a9b      	subs	r3, r3, r2
 8008590:	eba3 0309 	sub.w	r3, r3, r9
 8008594:	4543      	cmp	r3, r8
 8008596:	f77f af7a 	ble.w	800848e <_printf_float+0x242>
 800859a:	2301      	movs	r3, #1
 800859c:	4652      	mov	r2, sl
 800859e:	4631      	mov	r1, r6
 80085a0:	4628      	mov	r0, r5
 80085a2:	47b8      	blx	r7
 80085a4:	3001      	adds	r0, #1
 80085a6:	f43f aeac 	beq.w	8008302 <_printf_float+0xb6>
 80085aa:	f108 0801 	add.w	r8, r8, #1
 80085ae:	e7ec      	b.n	800858a <_printf_float+0x33e>
 80085b0:	4613      	mov	r3, r2
 80085b2:	4631      	mov	r1, r6
 80085b4:	4642      	mov	r2, r8
 80085b6:	4628      	mov	r0, r5
 80085b8:	47b8      	blx	r7
 80085ba:	3001      	adds	r0, #1
 80085bc:	d1c0      	bne.n	8008540 <_printf_float+0x2f4>
 80085be:	e6a0      	b.n	8008302 <_printf_float+0xb6>
 80085c0:	2301      	movs	r3, #1
 80085c2:	4631      	mov	r1, r6
 80085c4:	4628      	mov	r0, r5
 80085c6:	920b      	str	r2, [sp, #44]	; 0x2c
 80085c8:	47b8      	blx	r7
 80085ca:	3001      	adds	r0, #1
 80085cc:	f43f ae99 	beq.w	8008302 <_printf_float+0xb6>
 80085d0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085d2:	f10b 0b01 	add.w	fp, fp, #1
 80085d6:	e7b9      	b.n	800854c <_printf_float+0x300>
 80085d8:	4631      	mov	r1, r6
 80085da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80085de:	4628      	mov	r0, r5
 80085e0:	47b8      	blx	r7
 80085e2:	3001      	adds	r0, #1
 80085e4:	d1bf      	bne.n	8008566 <_printf_float+0x31a>
 80085e6:	e68c      	b.n	8008302 <_printf_float+0xb6>
 80085e8:	464b      	mov	r3, r9
 80085ea:	4631      	mov	r1, r6
 80085ec:	4628      	mov	r0, r5
 80085ee:	eb08 020a 	add.w	r2, r8, sl
 80085f2:	47b8      	blx	r7
 80085f4:	3001      	adds	r0, #1
 80085f6:	d1c2      	bne.n	800857e <_printf_float+0x332>
 80085f8:	e683      	b.n	8008302 <_printf_float+0xb6>
 80085fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80085fc:	2a01      	cmp	r2, #1
 80085fe:	dc01      	bgt.n	8008604 <_printf_float+0x3b8>
 8008600:	07db      	lsls	r3, r3, #31
 8008602:	d537      	bpl.n	8008674 <_printf_float+0x428>
 8008604:	2301      	movs	r3, #1
 8008606:	4642      	mov	r2, r8
 8008608:	4631      	mov	r1, r6
 800860a:	4628      	mov	r0, r5
 800860c:	47b8      	blx	r7
 800860e:	3001      	adds	r0, #1
 8008610:	f43f ae77 	beq.w	8008302 <_printf_float+0xb6>
 8008614:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008618:	4631      	mov	r1, r6
 800861a:	4628      	mov	r0, r5
 800861c:	47b8      	blx	r7
 800861e:	3001      	adds	r0, #1
 8008620:	f43f ae6f 	beq.w	8008302 <_printf_float+0xb6>
 8008624:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008628:	2200      	movs	r2, #0
 800862a:	2300      	movs	r3, #0
 800862c:	f7f8 f9bc 	bl	80009a8 <__aeabi_dcmpeq>
 8008630:	b9d8      	cbnz	r0, 800866a <_printf_float+0x41e>
 8008632:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008634:	f108 0201 	add.w	r2, r8, #1
 8008638:	3b01      	subs	r3, #1
 800863a:	4631      	mov	r1, r6
 800863c:	4628      	mov	r0, r5
 800863e:	47b8      	blx	r7
 8008640:	3001      	adds	r0, #1
 8008642:	d10e      	bne.n	8008662 <_printf_float+0x416>
 8008644:	e65d      	b.n	8008302 <_printf_float+0xb6>
 8008646:	2301      	movs	r3, #1
 8008648:	464a      	mov	r2, r9
 800864a:	4631      	mov	r1, r6
 800864c:	4628      	mov	r0, r5
 800864e:	47b8      	blx	r7
 8008650:	3001      	adds	r0, #1
 8008652:	f43f ae56 	beq.w	8008302 <_printf_float+0xb6>
 8008656:	f108 0801 	add.w	r8, r8, #1
 800865a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800865c:	3b01      	subs	r3, #1
 800865e:	4543      	cmp	r3, r8
 8008660:	dcf1      	bgt.n	8008646 <_printf_float+0x3fa>
 8008662:	4653      	mov	r3, sl
 8008664:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008668:	e6e0      	b.n	800842c <_printf_float+0x1e0>
 800866a:	f04f 0800 	mov.w	r8, #0
 800866e:	f104 091a 	add.w	r9, r4, #26
 8008672:	e7f2      	b.n	800865a <_printf_float+0x40e>
 8008674:	2301      	movs	r3, #1
 8008676:	4642      	mov	r2, r8
 8008678:	e7df      	b.n	800863a <_printf_float+0x3ee>
 800867a:	2301      	movs	r3, #1
 800867c:	464a      	mov	r2, r9
 800867e:	4631      	mov	r1, r6
 8008680:	4628      	mov	r0, r5
 8008682:	47b8      	blx	r7
 8008684:	3001      	adds	r0, #1
 8008686:	f43f ae3c 	beq.w	8008302 <_printf_float+0xb6>
 800868a:	f108 0801 	add.w	r8, r8, #1
 800868e:	68e3      	ldr	r3, [r4, #12]
 8008690:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8008692:	1a5b      	subs	r3, r3, r1
 8008694:	4543      	cmp	r3, r8
 8008696:	dcf0      	bgt.n	800867a <_printf_float+0x42e>
 8008698:	e6fd      	b.n	8008496 <_printf_float+0x24a>
 800869a:	f04f 0800 	mov.w	r8, #0
 800869e:	f104 0919 	add.w	r9, r4, #25
 80086a2:	e7f4      	b.n	800868e <_printf_float+0x442>

080086a4 <_printf_common>:
 80086a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086a8:	4616      	mov	r6, r2
 80086aa:	4699      	mov	r9, r3
 80086ac:	688a      	ldr	r2, [r1, #8]
 80086ae:	690b      	ldr	r3, [r1, #16]
 80086b0:	4607      	mov	r7, r0
 80086b2:	4293      	cmp	r3, r2
 80086b4:	bfb8      	it	lt
 80086b6:	4613      	movlt	r3, r2
 80086b8:	6033      	str	r3, [r6, #0]
 80086ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80086be:	460c      	mov	r4, r1
 80086c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80086c4:	b10a      	cbz	r2, 80086ca <_printf_common+0x26>
 80086c6:	3301      	adds	r3, #1
 80086c8:	6033      	str	r3, [r6, #0]
 80086ca:	6823      	ldr	r3, [r4, #0]
 80086cc:	0699      	lsls	r1, r3, #26
 80086ce:	bf42      	ittt	mi
 80086d0:	6833      	ldrmi	r3, [r6, #0]
 80086d2:	3302      	addmi	r3, #2
 80086d4:	6033      	strmi	r3, [r6, #0]
 80086d6:	6825      	ldr	r5, [r4, #0]
 80086d8:	f015 0506 	ands.w	r5, r5, #6
 80086dc:	d106      	bne.n	80086ec <_printf_common+0x48>
 80086de:	f104 0a19 	add.w	sl, r4, #25
 80086e2:	68e3      	ldr	r3, [r4, #12]
 80086e4:	6832      	ldr	r2, [r6, #0]
 80086e6:	1a9b      	subs	r3, r3, r2
 80086e8:	42ab      	cmp	r3, r5
 80086ea:	dc28      	bgt.n	800873e <_printf_common+0x9a>
 80086ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086f0:	1e13      	subs	r3, r2, #0
 80086f2:	6822      	ldr	r2, [r4, #0]
 80086f4:	bf18      	it	ne
 80086f6:	2301      	movne	r3, #1
 80086f8:	0692      	lsls	r2, r2, #26
 80086fa:	d42d      	bmi.n	8008758 <_printf_common+0xb4>
 80086fc:	4649      	mov	r1, r9
 80086fe:	4638      	mov	r0, r7
 8008700:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008704:	47c0      	blx	r8
 8008706:	3001      	adds	r0, #1
 8008708:	d020      	beq.n	800874c <_printf_common+0xa8>
 800870a:	6823      	ldr	r3, [r4, #0]
 800870c:	68e5      	ldr	r5, [r4, #12]
 800870e:	f003 0306 	and.w	r3, r3, #6
 8008712:	2b04      	cmp	r3, #4
 8008714:	bf18      	it	ne
 8008716:	2500      	movne	r5, #0
 8008718:	6832      	ldr	r2, [r6, #0]
 800871a:	f04f 0600 	mov.w	r6, #0
 800871e:	68a3      	ldr	r3, [r4, #8]
 8008720:	bf08      	it	eq
 8008722:	1aad      	subeq	r5, r5, r2
 8008724:	6922      	ldr	r2, [r4, #16]
 8008726:	bf08      	it	eq
 8008728:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800872c:	4293      	cmp	r3, r2
 800872e:	bfc4      	itt	gt
 8008730:	1a9b      	subgt	r3, r3, r2
 8008732:	18ed      	addgt	r5, r5, r3
 8008734:	341a      	adds	r4, #26
 8008736:	42b5      	cmp	r5, r6
 8008738:	d11a      	bne.n	8008770 <_printf_common+0xcc>
 800873a:	2000      	movs	r0, #0
 800873c:	e008      	b.n	8008750 <_printf_common+0xac>
 800873e:	2301      	movs	r3, #1
 8008740:	4652      	mov	r2, sl
 8008742:	4649      	mov	r1, r9
 8008744:	4638      	mov	r0, r7
 8008746:	47c0      	blx	r8
 8008748:	3001      	adds	r0, #1
 800874a:	d103      	bne.n	8008754 <_printf_common+0xb0>
 800874c:	f04f 30ff 	mov.w	r0, #4294967295
 8008750:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008754:	3501      	adds	r5, #1
 8008756:	e7c4      	b.n	80086e2 <_printf_common+0x3e>
 8008758:	2030      	movs	r0, #48	; 0x30
 800875a:	18e1      	adds	r1, r4, r3
 800875c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008760:	1c5a      	adds	r2, r3, #1
 8008762:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008766:	4422      	add	r2, r4
 8008768:	3302      	adds	r3, #2
 800876a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800876e:	e7c5      	b.n	80086fc <_printf_common+0x58>
 8008770:	2301      	movs	r3, #1
 8008772:	4622      	mov	r2, r4
 8008774:	4649      	mov	r1, r9
 8008776:	4638      	mov	r0, r7
 8008778:	47c0      	blx	r8
 800877a:	3001      	adds	r0, #1
 800877c:	d0e6      	beq.n	800874c <_printf_common+0xa8>
 800877e:	3601      	adds	r6, #1
 8008780:	e7d9      	b.n	8008736 <_printf_common+0x92>
	...

08008784 <_printf_i>:
 8008784:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008788:	7e0f      	ldrb	r7, [r1, #24]
 800878a:	4691      	mov	r9, r2
 800878c:	2f78      	cmp	r7, #120	; 0x78
 800878e:	4680      	mov	r8, r0
 8008790:	460c      	mov	r4, r1
 8008792:	469a      	mov	sl, r3
 8008794:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008796:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800879a:	d807      	bhi.n	80087ac <_printf_i+0x28>
 800879c:	2f62      	cmp	r7, #98	; 0x62
 800879e:	d80a      	bhi.n	80087b6 <_printf_i+0x32>
 80087a0:	2f00      	cmp	r7, #0
 80087a2:	f000 80d9 	beq.w	8008958 <_printf_i+0x1d4>
 80087a6:	2f58      	cmp	r7, #88	; 0x58
 80087a8:	f000 80a4 	beq.w	80088f4 <_printf_i+0x170>
 80087ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087b0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80087b4:	e03a      	b.n	800882c <_printf_i+0xa8>
 80087b6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80087ba:	2b15      	cmp	r3, #21
 80087bc:	d8f6      	bhi.n	80087ac <_printf_i+0x28>
 80087be:	a101      	add	r1, pc, #4	; (adr r1, 80087c4 <_printf_i+0x40>)
 80087c0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80087c4:	0800881d 	.word	0x0800881d
 80087c8:	08008831 	.word	0x08008831
 80087cc:	080087ad 	.word	0x080087ad
 80087d0:	080087ad 	.word	0x080087ad
 80087d4:	080087ad 	.word	0x080087ad
 80087d8:	080087ad 	.word	0x080087ad
 80087dc:	08008831 	.word	0x08008831
 80087e0:	080087ad 	.word	0x080087ad
 80087e4:	080087ad 	.word	0x080087ad
 80087e8:	080087ad 	.word	0x080087ad
 80087ec:	080087ad 	.word	0x080087ad
 80087f0:	0800893f 	.word	0x0800893f
 80087f4:	08008861 	.word	0x08008861
 80087f8:	08008921 	.word	0x08008921
 80087fc:	080087ad 	.word	0x080087ad
 8008800:	080087ad 	.word	0x080087ad
 8008804:	08008961 	.word	0x08008961
 8008808:	080087ad 	.word	0x080087ad
 800880c:	08008861 	.word	0x08008861
 8008810:	080087ad 	.word	0x080087ad
 8008814:	080087ad 	.word	0x080087ad
 8008818:	08008929 	.word	0x08008929
 800881c:	682b      	ldr	r3, [r5, #0]
 800881e:	1d1a      	adds	r2, r3, #4
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	602a      	str	r2, [r5, #0]
 8008824:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008828:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800882c:	2301      	movs	r3, #1
 800882e:	e0a4      	b.n	800897a <_printf_i+0x1f6>
 8008830:	6820      	ldr	r0, [r4, #0]
 8008832:	6829      	ldr	r1, [r5, #0]
 8008834:	0606      	lsls	r6, r0, #24
 8008836:	f101 0304 	add.w	r3, r1, #4
 800883a:	d50a      	bpl.n	8008852 <_printf_i+0xce>
 800883c:	680e      	ldr	r6, [r1, #0]
 800883e:	602b      	str	r3, [r5, #0]
 8008840:	2e00      	cmp	r6, #0
 8008842:	da03      	bge.n	800884c <_printf_i+0xc8>
 8008844:	232d      	movs	r3, #45	; 0x2d
 8008846:	4276      	negs	r6, r6
 8008848:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800884c:	230a      	movs	r3, #10
 800884e:	485e      	ldr	r0, [pc, #376]	; (80089c8 <_printf_i+0x244>)
 8008850:	e019      	b.n	8008886 <_printf_i+0x102>
 8008852:	680e      	ldr	r6, [r1, #0]
 8008854:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008858:	602b      	str	r3, [r5, #0]
 800885a:	bf18      	it	ne
 800885c:	b236      	sxthne	r6, r6
 800885e:	e7ef      	b.n	8008840 <_printf_i+0xbc>
 8008860:	682b      	ldr	r3, [r5, #0]
 8008862:	6820      	ldr	r0, [r4, #0]
 8008864:	1d19      	adds	r1, r3, #4
 8008866:	6029      	str	r1, [r5, #0]
 8008868:	0601      	lsls	r1, r0, #24
 800886a:	d501      	bpl.n	8008870 <_printf_i+0xec>
 800886c:	681e      	ldr	r6, [r3, #0]
 800886e:	e002      	b.n	8008876 <_printf_i+0xf2>
 8008870:	0646      	lsls	r6, r0, #25
 8008872:	d5fb      	bpl.n	800886c <_printf_i+0xe8>
 8008874:	881e      	ldrh	r6, [r3, #0]
 8008876:	2f6f      	cmp	r7, #111	; 0x6f
 8008878:	bf0c      	ite	eq
 800887a:	2308      	moveq	r3, #8
 800887c:	230a      	movne	r3, #10
 800887e:	4852      	ldr	r0, [pc, #328]	; (80089c8 <_printf_i+0x244>)
 8008880:	2100      	movs	r1, #0
 8008882:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008886:	6865      	ldr	r5, [r4, #4]
 8008888:	2d00      	cmp	r5, #0
 800888a:	bfa8      	it	ge
 800888c:	6821      	ldrge	r1, [r4, #0]
 800888e:	60a5      	str	r5, [r4, #8]
 8008890:	bfa4      	itt	ge
 8008892:	f021 0104 	bicge.w	r1, r1, #4
 8008896:	6021      	strge	r1, [r4, #0]
 8008898:	b90e      	cbnz	r6, 800889e <_printf_i+0x11a>
 800889a:	2d00      	cmp	r5, #0
 800889c:	d04d      	beq.n	800893a <_printf_i+0x1b6>
 800889e:	4615      	mov	r5, r2
 80088a0:	fbb6 f1f3 	udiv	r1, r6, r3
 80088a4:	fb03 6711 	mls	r7, r3, r1, r6
 80088a8:	5dc7      	ldrb	r7, [r0, r7]
 80088aa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80088ae:	4637      	mov	r7, r6
 80088b0:	42bb      	cmp	r3, r7
 80088b2:	460e      	mov	r6, r1
 80088b4:	d9f4      	bls.n	80088a0 <_printf_i+0x11c>
 80088b6:	2b08      	cmp	r3, #8
 80088b8:	d10b      	bne.n	80088d2 <_printf_i+0x14e>
 80088ba:	6823      	ldr	r3, [r4, #0]
 80088bc:	07de      	lsls	r6, r3, #31
 80088be:	d508      	bpl.n	80088d2 <_printf_i+0x14e>
 80088c0:	6923      	ldr	r3, [r4, #16]
 80088c2:	6861      	ldr	r1, [r4, #4]
 80088c4:	4299      	cmp	r1, r3
 80088c6:	bfde      	ittt	le
 80088c8:	2330      	movle	r3, #48	; 0x30
 80088ca:	f805 3c01 	strble.w	r3, [r5, #-1]
 80088ce:	f105 35ff 	addle.w	r5, r5, #4294967295
 80088d2:	1b52      	subs	r2, r2, r5
 80088d4:	6122      	str	r2, [r4, #16]
 80088d6:	464b      	mov	r3, r9
 80088d8:	4621      	mov	r1, r4
 80088da:	4640      	mov	r0, r8
 80088dc:	f8cd a000 	str.w	sl, [sp]
 80088e0:	aa03      	add	r2, sp, #12
 80088e2:	f7ff fedf 	bl	80086a4 <_printf_common>
 80088e6:	3001      	adds	r0, #1
 80088e8:	d14c      	bne.n	8008984 <_printf_i+0x200>
 80088ea:	f04f 30ff 	mov.w	r0, #4294967295
 80088ee:	b004      	add	sp, #16
 80088f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088f4:	4834      	ldr	r0, [pc, #208]	; (80089c8 <_printf_i+0x244>)
 80088f6:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80088fa:	6829      	ldr	r1, [r5, #0]
 80088fc:	6823      	ldr	r3, [r4, #0]
 80088fe:	f851 6b04 	ldr.w	r6, [r1], #4
 8008902:	6029      	str	r1, [r5, #0]
 8008904:	061d      	lsls	r5, r3, #24
 8008906:	d514      	bpl.n	8008932 <_printf_i+0x1ae>
 8008908:	07df      	lsls	r7, r3, #31
 800890a:	bf44      	itt	mi
 800890c:	f043 0320 	orrmi.w	r3, r3, #32
 8008910:	6023      	strmi	r3, [r4, #0]
 8008912:	b91e      	cbnz	r6, 800891c <_printf_i+0x198>
 8008914:	6823      	ldr	r3, [r4, #0]
 8008916:	f023 0320 	bic.w	r3, r3, #32
 800891a:	6023      	str	r3, [r4, #0]
 800891c:	2310      	movs	r3, #16
 800891e:	e7af      	b.n	8008880 <_printf_i+0xfc>
 8008920:	6823      	ldr	r3, [r4, #0]
 8008922:	f043 0320 	orr.w	r3, r3, #32
 8008926:	6023      	str	r3, [r4, #0]
 8008928:	2378      	movs	r3, #120	; 0x78
 800892a:	4828      	ldr	r0, [pc, #160]	; (80089cc <_printf_i+0x248>)
 800892c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008930:	e7e3      	b.n	80088fa <_printf_i+0x176>
 8008932:	0659      	lsls	r1, r3, #25
 8008934:	bf48      	it	mi
 8008936:	b2b6      	uxthmi	r6, r6
 8008938:	e7e6      	b.n	8008908 <_printf_i+0x184>
 800893a:	4615      	mov	r5, r2
 800893c:	e7bb      	b.n	80088b6 <_printf_i+0x132>
 800893e:	682b      	ldr	r3, [r5, #0]
 8008940:	6826      	ldr	r6, [r4, #0]
 8008942:	1d18      	adds	r0, r3, #4
 8008944:	6961      	ldr	r1, [r4, #20]
 8008946:	6028      	str	r0, [r5, #0]
 8008948:	0635      	lsls	r5, r6, #24
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	d501      	bpl.n	8008952 <_printf_i+0x1ce>
 800894e:	6019      	str	r1, [r3, #0]
 8008950:	e002      	b.n	8008958 <_printf_i+0x1d4>
 8008952:	0670      	lsls	r0, r6, #25
 8008954:	d5fb      	bpl.n	800894e <_printf_i+0x1ca>
 8008956:	8019      	strh	r1, [r3, #0]
 8008958:	2300      	movs	r3, #0
 800895a:	4615      	mov	r5, r2
 800895c:	6123      	str	r3, [r4, #16]
 800895e:	e7ba      	b.n	80088d6 <_printf_i+0x152>
 8008960:	682b      	ldr	r3, [r5, #0]
 8008962:	2100      	movs	r1, #0
 8008964:	1d1a      	adds	r2, r3, #4
 8008966:	602a      	str	r2, [r5, #0]
 8008968:	681d      	ldr	r5, [r3, #0]
 800896a:	6862      	ldr	r2, [r4, #4]
 800896c:	4628      	mov	r0, r5
 800896e:	f001 fb05 	bl	8009f7c <memchr>
 8008972:	b108      	cbz	r0, 8008978 <_printf_i+0x1f4>
 8008974:	1b40      	subs	r0, r0, r5
 8008976:	6060      	str	r0, [r4, #4]
 8008978:	6863      	ldr	r3, [r4, #4]
 800897a:	6123      	str	r3, [r4, #16]
 800897c:	2300      	movs	r3, #0
 800897e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008982:	e7a8      	b.n	80088d6 <_printf_i+0x152>
 8008984:	462a      	mov	r2, r5
 8008986:	4649      	mov	r1, r9
 8008988:	4640      	mov	r0, r8
 800898a:	6923      	ldr	r3, [r4, #16]
 800898c:	47d0      	blx	sl
 800898e:	3001      	adds	r0, #1
 8008990:	d0ab      	beq.n	80088ea <_printf_i+0x166>
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	079b      	lsls	r3, r3, #30
 8008996:	d413      	bmi.n	80089c0 <_printf_i+0x23c>
 8008998:	68e0      	ldr	r0, [r4, #12]
 800899a:	9b03      	ldr	r3, [sp, #12]
 800899c:	4298      	cmp	r0, r3
 800899e:	bfb8      	it	lt
 80089a0:	4618      	movlt	r0, r3
 80089a2:	e7a4      	b.n	80088ee <_printf_i+0x16a>
 80089a4:	2301      	movs	r3, #1
 80089a6:	4632      	mov	r2, r6
 80089a8:	4649      	mov	r1, r9
 80089aa:	4640      	mov	r0, r8
 80089ac:	47d0      	blx	sl
 80089ae:	3001      	adds	r0, #1
 80089b0:	d09b      	beq.n	80088ea <_printf_i+0x166>
 80089b2:	3501      	adds	r5, #1
 80089b4:	68e3      	ldr	r3, [r4, #12]
 80089b6:	9903      	ldr	r1, [sp, #12]
 80089b8:	1a5b      	subs	r3, r3, r1
 80089ba:	42ab      	cmp	r3, r5
 80089bc:	dcf2      	bgt.n	80089a4 <_printf_i+0x220>
 80089be:	e7eb      	b.n	8008998 <_printf_i+0x214>
 80089c0:	2500      	movs	r5, #0
 80089c2:	f104 0619 	add.w	r6, r4, #25
 80089c6:	e7f5      	b.n	80089b4 <_printf_i+0x230>
 80089c8:	0800f5ea 	.word	0x0800f5ea
 80089cc:	0800f5fb 	.word	0x0800f5fb

080089d0 <iprintf>:
 80089d0:	b40f      	push	{r0, r1, r2, r3}
 80089d2:	4b0a      	ldr	r3, [pc, #40]	; (80089fc <iprintf+0x2c>)
 80089d4:	b513      	push	{r0, r1, r4, lr}
 80089d6:	681c      	ldr	r4, [r3, #0]
 80089d8:	b124      	cbz	r4, 80089e4 <iprintf+0x14>
 80089da:	69a3      	ldr	r3, [r4, #24]
 80089dc:	b913      	cbnz	r3, 80089e4 <iprintf+0x14>
 80089de:	4620      	mov	r0, r4
 80089e0:	f001 f9c2 	bl	8009d68 <__sinit>
 80089e4:	ab05      	add	r3, sp, #20
 80089e6:	4620      	mov	r0, r4
 80089e8:	9a04      	ldr	r2, [sp, #16]
 80089ea:	68a1      	ldr	r1, [r4, #8]
 80089ec:	9301      	str	r3, [sp, #4]
 80089ee:	f001 fff9 	bl	800a9e4 <_vfiprintf_r>
 80089f2:	b002      	add	sp, #8
 80089f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089f8:	b004      	add	sp, #16
 80089fa:	4770      	bx	lr
 80089fc:	20000018 	.word	0x20000018

08008a00 <_puts_r>:
 8008a00:	b570      	push	{r4, r5, r6, lr}
 8008a02:	460e      	mov	r6, r1
 8008a04:	4605      	mov	r5, r0
 8008a06:	b118      	cbz	r0, 8008a10 <_puts_r+0x10>
 8008a08:	6983      	ldr	r3, [r0, #24]
 8008a0a:	b90b      	cbnz	r3, 8008a10 <_puts_r+0x10>
 8008a0c:	f001 f9ac 	bl	8009d68 <__sinit>
 8008a10:	69ab      	ldr	r3, [r5, #24]
 8008a12:	68ac      	ldr	r4, [r5, #8]
 8008a14:	b913      	cbnz	r3, 8008a1c <_puts_r+0x1c>
 8008a16:	4628      	mov	r0, r5
 8008a18:	f001 f9a6 	bl	8009d68 <__sinit>
 8008a1c:	4b2c      	ldr	r3, [pc, #176]	; (8008ad0 <_puts_r+0xd0>)
 8008a1e:	429c      	cmp	r4, r3
 8008a20:	d120      	bne.n	8008a64 <_puts_r+0x64>
 8008a22:	686c      	ldr	r4, [r5, #4]
 8008a24:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a26:	07db      	lsls	r3, r3, #31
 8008a28:	d405      	bmi.n	8008a36 <_puts_r+0x36>
 8008a2a:	89a3      	ldrh	r3, [r4, #12]
 8008a2c:	0598      	lsls	r0, r3, #22
 8008a2e:	d402      	bmi.n	8008a36 <_puts_r+0x36>
 8008a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a32:	f001 fa3c 	bl	8009eae <__retarget_lock_acquire_recursive>
 8008a36:	89a3      	ldrh	r3, [r4, #12]
 8008a38:	0719      	lsls	r1, r3, #28
 8008a3a:	d51d      	bpl.n	8008a78 <_puts_r+0x78>
 8008a3c:	6923      	ldr	r3, [r4, #16]
 8008a3e:	b1db      	cbz	r3, 8008a78 <_puts_r+0x78>
 8008a40:	3e01      	subs	r6, #1
 8008a42:	68a3      	ldr	r3, [r4, #8]
 8008a44:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	60a3      	str	r3, [r4, #8]
 8008a4c:	bb39      	cbnz	r1, 8008a9e <_puts_r+0x9e>
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	da38      	bge.n	8008ac4 <_puts_r+0xc4>
 8008a52:	4622      	mov	r2, r4
 8008a54:	210a      	movs	r1, #10
 8008a56:	4628      	mov	r0, r5
 8008a58:	f000 f934 	bl	8008cc4 <__swbuf_r>
 8008a5c:	3001      	adds	r0, #1
 8008a5e:	d011      	beq.n	8008a84 <_puts_r+0x84>
 8008a60:	250a      	movs	r5, #10
 8008a62:	e011      	b.n	8008a88 <_puts_r+0x88>
 8008a64:	4b1b      	ldr	r3, [pc, #108]	; (8008ad4 <_puts_r+0xd4>)
 8008a66:	429c      	cmp	r4, r3
 8008a68:	d101      	bne.n	8008a6e <_puts_r+0x6e>
 8008a6a:	68ac      	ldr	r4, [r5, #8]
 8008a6c:	e7da      	b.n	8008a24 <_puts_r+0x24>
 8008a6e:	4b1a      	ldr	r3, [pc, #104]	; (8008ad8 <_puts_r+0xd8>)
 8008a70:	429c      	cmp	r4, r3
 8008a72:	bf08      	it	eq
 8008a74:	68ec      	ldreq	r4, [r5, #12]
 8008a76:	e7d5      	b.n	8008a24 <_puts_r+0x24>
 8008a78:	4621      	mov	r1, r4
 8008a7a:	4628      	mov	r0, r5
 8008a7c:	f000 f974 	bl	8008d68 <__swsetup_r>
 8008a80:	2800      	cmp	r0, #0
 8008a82:	d0dd      	beq.n	8008a40 <_puts_r+0x40>
 8008a84:	f04f 35ff 	mov.w	r5, #4294967295
 8008a88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008a8a:	07da      	lsls	r2, r3, #31
 8008a8c:	d405      	bmi.n	8008a9a <_puts_r+0x9a>
 8008a8e:	89a3      	ldrh	r3, [r4, #12]
 8008a90:	059b      	lsls	r3, r3, #22
 8008a92:	d402      	bmi.n	8008a9a <_puts_r+0x9a>
 8008a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a96:	f001 fa0b 	bl	8009eb0 <__retarget_lock_release_recursive>
 8008a9a:	4628      	mov	r0, r5
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	da04      	bge.n	8008aac <_puts_r+0xac>
 8008aa2:	69a2      	ldr	r2, [r4, #24]
 8008aa4:	429a      	cmp	r2, r3
 8008aa6:	dc06      	bgt.n	8008ab6 <_puts_r+0xb6>
 8008aa8:	290a      	cmp	r1, #10
 8008aaa:	d004      	beq.n	8008ab6 <_puts_r+0xb6>
 8008aac:	6823      	ldr	r3, [r4, #0]
 8008aae:	1c5a      	adds	r2, r3, #1
 8008ab0:	6022      	str	r2, [r4, #0]
 8008ab2:	7019      	strb	r1, [r3, #0]
 8008ab4:	e7c5      	b.n	8008a42 <_puts_r+0x42>
 8008ab6:	4622      	mov	r2, r4
 8008ab8:	4628      	mov	r0, r5
 8008aba:	f000 f903 	bl	8008cc4 <__swbuf_r>
 8008abe:	3001      	adds	r0, #1
 8008ac0:	d1bf      	bne.n	8008a42 <_puts_r+0x42>
 8008ac2:	e7df      	b.n	8008a84 <_puts_r+0x84>
 8008ac4:	250a      	movs	r5, #10
 8008ac6:	6823      	ldr	r3, [r4, #0]
 8008ac8:	1c5a      	adds	r2, r3, #1
 8008aca:	6022      	str	r2, [r4, #0]
 8008acc:	701d      	strb	r5, [r3, #0]
 8008ace:	e7db      	b.n	8008a88 <_puts_r+0x88>
 8008ad0:	0800f7c0 	.word	0x0800f7c0
 8008ad4:	0800f7e0 	.word	0x0800f7e0
 8008ad8:	0800f7a0 	.word	0x0800f7a0

08008adc <puts>:
 8008adc:	4b02      	ldr	r3, [pc, #8]	; (8008ae8 <puts+0xc>)
 8008ade:	4601      	mov	r1, r0
 8008ae0:	6818      	ldr	r0, [r3, #0]
 8008ae2:	f7ff bf8d 	b.w	8008a00 <_puts_r>
 8008ae6:	bf00      	nop
 8008ae8:	20000018 	.word	0x20000018

08008aec <_sbrk_r>:
 8008aec:	b538      	push	{r3, r4, r5, lr}
 8008aee:	2300      	movs	r3, #0
 8008af0:	4d05      	ldr	r5, [pc, #20]	; (8008b08 <_sbrk_r+0x1c>)
 8008af2:	4604      	mov	r4, r0
 8008af4:	4608      	mov	r0, r1
 8008af6:	602b      	str	r3, [r5, #0]
 8008af8:	f7fb fe88 	bl	800480c <_sbrk>
 8008afc:	1c43      	adds	r3, r0, #1
 8008afe:	d102      	bne.n	8008b06 <_sbrk_r+0x1a>
 8008b00:	682b      	ldr	r3, [r5, #0]
 8008b02:	b103      	cbz	r3, 8008b06 <_sbrk_r+0x1a>
 8008b04:	6023      	str	r3, [r4, #0]
 8008b06:	bd38      	pop	{r3, r4, r5, pc}
 8008b08:	200004bc 	.word	0x200004bc

08008b0c <siprintf>:
 8008b0c:	b40e      	push	{r1, r2, r3}
 8008b0e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008b12:	b500      	push	{lr}
 8008b14:	b09c      	sub	sp, #112	; 0x70
 8008b16:	ab1d      	add	r3, sp, #116	; 0x74
 8008b18:	9002      	str	r0, [sp, #8]
 8008b1a:	9006      	str	r0, [sp, #24]
 8008b1c:	9107      	str	r1, [sp, #28]
 8008b1e:	9104      	str	r1, [sp, #16]
 8008b20:	4808      	ldr	r0, [pc, #32]	; (8008b44 <siprintf+0x38>)
 8008b22:	4909      	ldr	r1, [pc, #36]	; (8008b48 <siprintf+0x3c>)
 8008b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b28:	9105      	str	r1, [sp, #20]
 8008b2a:	6800      	ldr	r0, [r0, #0]
 8008b2c:	a902      	add	r1, sp, #8
 8008b2e:	9301      	str	r3, [sp, #4]
 8008b30:	f001 fe30 	bl	800a794 <_svfiprintf_r>
 8008b34:	2200      	movs	r2, #0
 8008b36:	9b02      	ldr	r3, [sp, #8]
 8008b38:	701a      	strb	r2, [r3, #0]
 8008b3a:	b01c      	add	sp, #112	; 0x70
 8008b3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b40:	b003      	add	sp, #12
 8008b42:	4770      	bx	lr
 8008b44:	20000018 	.word	0x20000018
 8008b48:	ffff0208 	.word	0xffff0208

08008b4c <strchr>:
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	b2c9      	uxtb	r1, r1
 8008b50:	4618      	mov	r0, r3
 8008b52:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008b56:	b112      	cbz	r2, 8008b5e <strchr+0x12>
 8008b58:	428a      	cmp	r2, r1
 8008b5a:	d1f9      	bne.n	8008b50 <strchr+0x4>
 8008b5c:	4770      	bx	lr
 8008b5e:	2900      	cmp	r1, #0
 8008b60:	bf18      	it	ne
 8008b62:	2000      	movne	r0, #0
 8008b64:	4770      	bx	lr

08008b66 <strncat>:
 8008b66:	b530      	push	{r4, r5, lr}
 8008b68:	4604      	mov	r4, r0
 8008b6a:	7825      	ldrb	r5, [r4, #0]
 8008b6c:	4623      	mov	r3, r4
 8008b6e:	3401      	adds	r4, #1
 8008b70:	2d00      	cmp	r5, #0
 8008b72:	d1fa      	bne.n	8008b6a <strncat+0x4>
 8008b74:	3a01      	subs	r2, #1
 8008b76:	d304      	bcc.n	8008b82 <strncat+0x1c>
 8008b78:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b7c:	f803 4b01 	strb.w	r4, [r3], #1
 8008b80:	b904      	cbnz	r4, 8008b84 <strncat+0x1e>
 8008b82:	bd30      	pop	{r4, r5, pc}
 8008b84:	2a00      	cmp	r2, #0
 8008b86:	d1f5      	bne.n	8008b74 <strncat+0xe>
 8008b88:	701a      	strb	r2, [r3, #0]
 8008b8a:	e7f3      	b.n	8008b74 <strncat+0xe>

08008b8c <strstr>:
 8008b8c:	780a      	ldrb	r2, [r1, #0]
 8008b8e:	b570      	push	{r4, r5, r6, lr}
 8008b90:	b96a      	cbnz	r2, 8008bae <strstr+0x22>
 8008b92:	bd70      	pop	{r4, r5, r6, pc}
 8008b94:	429a      	cmp	r2, r3
 8008b96:	d109      	bne.n	8008bac <strstr+0x20>
 8008b98:	460c      	mov	r4, r1
 8008b9a:	4605      	mov	r5, r0
 8008b9c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d0f6      	beq.n	8008b92 <strstr+0x6>
 8008ba4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8008ba8:	429e      	cmp	r6, r3
 8008baa:	d0f7      	beq.n	8008b9c <strstr+0x10>
 8008bac:	3001      	adds	r0, #1
 8008bae:	7803      	ldrb	r3, [r0, #0]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d1ef      	bne.n	8008b94 <strstr+0x8>
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	e7ec      	b.n	8008b92 <strstr+0x6>

08008bb8 <_strtol_l.constprop.0>:
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bbe:	4680      	mov	r8, r0
 8008bc0:	d001      	beq.n	8008bc6 <_strtol_l.constprop.0+0xe>
 8008bc2:	2b24      	cmp	r3, #36	; 0x24
 8008bc4:	d906      	bls.n	8008bd4 <_strtol_l.constprop.0+0x1c>
 8008bc6:	f7ff f977 	bl	8007eb8 <__errno>
 8008bca:	2316      	movs	r3, #22
 8008bcc:	6003      	str	r3, [r0, #0]
 8008bce:	2000      	movs	r0, #0
 8008bd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008bd4:	460d      	mov	r5, r1
 8008bd6:	4f35      	ldr	r7, [pc, #212]	; (8008cac <_strtol_l.constprop.0+0xf4>)
 8008bd8:	4628      	mov	r0, r5
 8008bda:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008bde:	5de6      	ldrb	r6, [r4, r7]
 8008be0:	f016 0608 	ands.w	r6, r6, #8
 8008be4:	d1f8      	bne.n	8008bd8 <_strtol_l.constprop.0+0x20>
 8008be6:	2c2d      	cmp	r4, #45	; 0x2d
 8008be8:	d12f      	bne.n	8008c4a <_strtol_l.constprop.0+0x92>
 8008bea:	2601      	movs	r6, #1
 8008bec:	782c      	ldrb	r4, [r5, #0]
 8008bee:	1c85      	adds	r5, r0, #2
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d057      	beq.n	8008ca4 <_strtol_l.constprop.0+0xec>
 8008bf4:	2b10      	cmp	r3, #16
 8008bf6:	d109      	bne.n	8008c0c <_strtol_l.constprop.0+0x54>
 8008bf8:	2c30      	cmp	r4, #48	; 0x30
 8008bfa:	d107      	bne.n	8008c0c <_strtol_l.constprop.0+0x54>
 8008bfc:	7828      	ldrb	r0, [r5, #0]
 8008bfe:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008c02:	2858      	cmp	r0, #88	; 0x58
 8008c04:	d149      	bne.n	8008c9a <_strtol_l.constprop.0+0xe2>
 8008c06:	2310      	movs	r3, #16
 8008c08:	786c      	ldrb	r4, [r5, #1]
 8008c0a:	3502      	adds	r5, #2
 8008c0c:	2700      	movs	r7, #0
 8008c0e:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 8008c12:	f10e 3eff 	add.w	lr, lr, #4294967295
 8008c16:	fbbe f9f3 	udiv	r9, lr, r3
 8008c1a:	4638      	mov	r0, r7
 8008c1c:	fb03 ea19 	mls	sl, r3, r9, lr
 8008c20:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008c24:	f1bc 0f09 	cmp.w	ip, #9
 8008c28:	d814      	bhi.n	8008c54 <_strtol_l.constprop.0+0x9c>
 8008c2a:	4664      	mov	r4, ip
 8008c2c:	42a3      	cmp	r3, r4
 8008c2e:	dd22      	ble.n	8008c76 <_strtol_l.constprop.0+0xbe>
 8008c30:	2f00      	cmp	r7, #0
 8008c32:	db1d      	blt.n	8008c70 <_strtol_l.constprop.0+0xb8>
 8008c34:	4581      	cmp	r9, r0
 8008c36:	d31b      	bcc.n	8008c70 <_strtol_l.constprop.0+0xb8>
 8008c38:	d101      	bne.n	8008c3e <_strtol_l.constprop.0+0x86>
 8008c3a:	45a2      	cmp	sl, r4
 8008c3c:	db18      	blt.n	8008c70 <_strtol_l.constprop.0+0xb8>
 8008c3e:	2701      	movs	r7, #1
 8008c40:	fb00 4003 	mla	r0, r0, r3, r4
 8008c44:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c48:	e7ea      	b.n	8008c20 <_strtol_l.constprop.0+0x68>
 8008c4a:	2c2b      	cmp	r4, #43	; 0x2b
 8008c4c:	bf04      	itt	eq
 8008c4e:	782c      	ldrbeq	r4, [r5, #0]
 8008c50:	1c85      	addeq	r5, r0, #2
 8008c52:	e7cd      	b.n	8008bf0 <_strtol_l.constprop.0+0x38>
 8008c54:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008c58:	f1bc 0f19 	cmp.w	ip, #25
 8008c5c:	d801      	bhi.n	8008c62 <_strtol_l.constprop.0+0xaa>
 8008c5e:	3c37      	subs	r4, #55	; 0x37
 8008c60:	e7e4      	b.n	8008c2c <_strtol_l.constprop.0+0x74>
 8008c62:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008c66:	f1bc 0f19 	cmp.w	ip, #25
 8008c6a:	d804      	bhi.n	8008c76 <_strtol_l.constprop.0+0xbe>
 8008c6c:	3c57      	subs	r4, #87	; 0x57
 8008c6e:	e7dd      	b.n	8008c2c <_strtol_l.constprop.0+0x74>
 8008c70:	f04f 37ff 	mov.w	r7, #4294967295
 8008c74:	e7e6      	b.n	8008c44 <_strtol_l.constprop.0+0x8c>
 8008c76:	2f00      	cmp	r7, #0
 8008c78:	da07      	bge.n	8008c8a <_strtol_l.constprop.0+0xd2>
 8008c7a:	2322      	movs	r3, #34	; 0x22
 8008c7c:	4670      	mov	r0, lr
 8008c7e:	f8c8 3000 	str.w	r3, [r8]
 8008c82:	2a00      	cmp	r2, #0
 8008c84:	d0a4      	beq.n	8008bd0 <_strtol_l.constprop.0+0x18>
 8008c86:	1e69      	subs	r1, r5, #1
 8008c88:	e005      	b.n	8008c96 <_strtol_l.constprop.0+0xde>
 8008c8a:	b106      	cbz	r6, 8008c8e <_strtol_l.constprop.0+0xd6>
 8008c8c:	4240      	negs	r0, r0
 8008c8e:	2a00      	cmp	r2, #0
 8008c90:	d09e      	beq.n	8008bd0 <_strtol_l.constprop.0+0x18>
 8008c92:	2f00      	cmp	r7, #0
 8008c94:	d1f7      	bne.n	8008c86 <_strtol_l.constprop.0+0xce>
 8008c96:	6011      	str	r1, [r2, #0]
 8008c98:	e79a      	b.n	8008bd0 <_strtol_l.constprop.0+0x18>
 8008c9a:	2430      	movs	r4, #48	; 0x30
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d1b5      	bne.n	8008c0c <_strtol_l.constprop.0+0x54>
 8008ca0:	2308      	movs	r3, #8
 8008ca2:	e7b3      	b.n	8008c0c <_strtol_l.constprop.0+0x54>
 8008ca4:	2c30      	cmp	r4, #48	; 0x30
 8008ca6:	d0a9      	beq.n	8008bfc <_strtol_l.constprop.0+0x44>
 8008ca8:	230a      	movs	r3, #10
 8008caa:	e7af      	b.n	8008c0c <_strtol_l.constprop.0+0x54>
 8008cac:	0800f60d 	.word	0x0800f60d

08008cb0 <strtol>:
 8008cb0:	4613      	mov	r3, r2
 8008cb2:	460a      	mov	r2, r1
 8008cb4:	4601      	mov	r1, r0
 8008cb6:	4802      	ldr	r0, [pc, #8]	; (8008cc0 <strtol+0x10>)
 8008cb8:	6800      	ldr	r0, [r0, #0]
 8008cba:	f7ff bf7d 	b.w	8008bb8 <_strtol_l.constprop.0>
 8008cbe:	bf00      	nop
 8008cc0:	20000018 	.word	0x20000018

08008cc4 <__swbuf_r>:
 8008cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc6:	460e      	mov	r6, r1
 8008cc8:	4614      	mov	r4, r2
 8008cca:	4605      	mov	r5, r0
 8008ccc:	b118      	cbz	r0, 8008cd6 <__swbuf_r+0x12>
 8008cce:	6983      	ldr	r3, [r0, #24]
 8008cd0:	b90b      	cbnz	r3, 8008cd6 <__swbuf_r+0x12>
 8008cd2:	f001 f849 	bl	8009d68 <__sinit>
 8008cd6:	4b21      	ldr	r3, [pc, #132]	; (8008d5c <__swbuf_r+0x98>)
 8008cd8:	429c      	cmp	r4, r3
 8008cda:	d12b      	bne.n	8008d34 <__swbuf_r+0x70>
 8008cdc:	686c      	ldr	r4, [r5, #4]
 8008cde:	69a3      	ldr	r3, [r4, #24]
 8008ce0:	60a3      	str	r3, [r4, #8]
 8008ce2:	89a3      	ldrh	r3, [r4, #12]
 8008ce4:	071a      	lsls	r2, r3, #28
 8008ce6:	d52f      	bpl.n	8008d48 <__swbuf_r+0x84>
 8008ce8:	6923      	ldr	r3, [r4, #16]
 8008cea:	b36b      	cbz	r3, 8008d48 <__swbuf_r+0x84>
 8008cec:	6923      	ldr	r3, [r4, #16]
 8008cee:	6820      	ldr	r0, [r4, #0]
 8008cf0:	b2f6      	uxtb	r6, r6
 8008cf2:	1ac0      	subs	r0, r0, r3
 8008cf4:	6963      	ldr	r3, [r4, #20]
 8008cf6:	4637      	mov	r7, r6
 8008cf8:	4283      	cmp	r3, r0
 8008cfa:	dc04      	bgt.n	8008d06 <__swbuf_r+0x42>
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	4628      	mov	r0, r5
 8008d00:	f000 ff9e 	bl	8009c40 <_fflush_r>
 8008d04:	bb30      	cbnz	r0, 8008d54 <__swbuf_r+0x90>
 8008d06:	68a3      	ldr	r3, [r4, #8]
 8008d08:	3001      	adds	r0, #1
 8008d0a:	3b01      	subs	r3, #1
 8008d0c:	60a3      	str	r3, [r4, #8]
 8008d0e:	6823      	ldr	r3, [r4, #0]
 8008d10:	1c5a      	adds	r2, r3, #1
 8008d12:	6022      	str	r2, [r4, #0]
 8008d14:	701e      	strb	r6, [r3, #0]
 8008d16:	6963      	ldr	r3, [r4, #20]
 8008d18:	4283      	cmp	r3, r0
 8008d1a:	d004      	beq.n	8008d26 <__swbuf_r+0x62>
 8008d1c:	89a3      	ldrh	r3, [r4, #12]
 8008d1e:	07db      	lsls	r3, r3, #31
 8008d20:	d506      	bpl.n	8008d30 <__swbuf_r+0x6c>
 8008d22:	2e0a      	cmp	r6, #10
 8008d24:	d104      	bne.n	8008d30 <__swbuf_r+0x6c>
 8008d26:	4621      	mov	r1, r4
 8008d28:	4628      	mov	r0, r5
 8008d2a:	f000 ff89 	bl	8009c40 <_fflush_r>
 8008d2e:	b988      	cbnz	r0, 8008d54 <__swbuf_r+0x90>
 8008d30:	4638      	mov	r0, r7
 8008d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008d34:	4b0a      	ldr	r3, [pc, #40]	; (8008d60 <__swbuf_r+0x9c>)
 8008d36:	429c      	cmp	r4, r3
 8008d38:	d101      	bne.n	8008d3e <__swbuf_r+0x7a>
 8008d3a:	68ac      	ldr	r4, [r5, #8]
 8008d3c:	e7cf      	b.n	8008cde <__swbuf_r+0x1a>
 8008d3e:	4b09      	ldr	r3, [pc, #36]	; (8008d64 <__swbuf_r+0xa0>)
 8008d40:	429c      	cmp	r4, r3
 8008d42:	bf08      	it	eq
 8008d44:	68ec      	ldreq	r4, [r5, #12]
 8008d46:	e7ca      	b.n	8008cde <__swbuf_r+0x1a>
 8008d48:	4621      	mov	r1, r4
 8008d4a:	4628      	mov	r0, r5
 8008d4c:	f000 f80c 	bl	8008d68 <__swsetup_r>
 8008d50:	2800      	cmp	r0, #0
 8008d52:	d0cb      	beq.n	8008cec <__swbuf_r+0x28>
 8008d54:	f04f 37ff 	mov.w	r7, #4294967295
 8008d58:	e7ea      	b.n	8008d30 <__swbuf_r+0x6c>
 8008d5a:	bf00      	nop
 8008d5c:	0800f7c0 	.word	0x0800f7c0
 8008d60:	0800f7e0 	.word	0x0800f7e0
 8008d64:	0800f7a0 	.word	0x0800f7a0

08008d68 <__swsetup_r>:
 8008d68:	4b32      	ldr	r3, [pc, #200]	; (8008e34 <__swsetup_r+0xcc>)
 8008d6a:	b570      	push	{r4, r5, r6, lr}
 8008d6c:	681d      	ldr	r5, [r3, #0]
 8008d6e:	4606      	mov	r6, r0
 8008d70:	460c      	mov	r4, r1
 8008d72:	b125      	cbz	r5, 8008d7e <__swsetup_r+0x16>
 8008d74:	69ab      	ldr	r3, [r5, #24]
 8008d76:	b913      	cbnz	r3, 8008d7e <__swsetup_r+0x16>
 8008d78:	4628      	mov	r0, r5
 8008d7a:	f000 fff5 	bl	8009d68 <__sinit>
 8008d7e:	4b2e      	ldr	r3, [pc, #184]	; (8008e38 <__swsetup_r+0xd0>)
 8008d80:	429c      	cmp	r4, r3
 8008d82:	d10f      	bne.n	8008da4 <__swsetup_r+0x3c>
 8008d84:	686c      	ldr	r4, [r5, #4]
 8008d86:	89a3      	ldrh	r3, [r4, #12]
 8008d88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008d8c:	0719      	lsls	r1, r3, #28
 8008d8e:	d42c      	bmi.n	8008dea <__swsetup_r+0x82>
 8008d90:	06dd      	lsls	r5, r3, #27
 8008d92:	d411      	bmi.n	8008db8 <__swsetup_r+0x50>
 8008d94:	2309      	movs	r3, #9
 8008d96:	6033      	str	r3, [r6, #0]
 8008d98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008d9c:	f04f 30ff 	mov.w	r0, #4294967295
 8008da0:	81a3      	strh	r3, [r4, #12]
 8008da2:	e03e      	b.n	8008e22 <__swsetup_r+0xba>
 8008da4:	4b25      	ldr	r3, [pc, #148]	; (8008e3c <__swsetup_r+0xd4>)
 8008da6:	429c      	cmp	r4, r3
 8008da8:	d101      	bne.n	8008dae <__swsetup_r+0x46>
 8008daa:	68ac      	ldr	r4, [r5, #8]
 8008dac:	e7eb      	b.n	8008d86 <__swsetup_r+0x1e>
 8008dae:	4b24      	ldr	r3, [pc, #144]	; (8008e40 <__swsetup_r+0xd8>)
 8008db0:	429c      	cmp	r4, r3
 8008db2:	bf08      	it	eq
 8008db4:	68ec      	ldreq	r4, [r5, #12]
 8008db6:	e7e6      	b.n	8008d86 <__swsetup_r+0x1e>
 8008db8:	0758      	lsls	r0, r3, #29
 8008dba:	d512      	bpl.n	8008de2 <__swsetup_r+0x7a>
 8008dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dbe:	b141      	cbz	r1, 8008dd2 <__swsetup_r+0x6a>
 8008dc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008dc4:	4299      	cmp	r1, r3
 8008dc6:	d002      	beq.n	8008dce <__swsetup_r+0x66>
 8008dc8:	4630      	mov	r0, r6
 8008dca:	f7ff f8c5 	bl	8007f58 <_free_r>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	6363      	str	r3, [r4, #52]	; 0x34
 8008dd2:	89a3      	ldrh	r3, [r4, #12]
 8008dd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008dd8:	81a3      	strh	r3, [r4, #12]
 8008dda:	2300      	movs	r3, #0
 8008ddc:	6063      	str	r3, [r4, #4]
 8008dde:	6923      	ldr	r3, [r4, #16]
 8008de0:	6023      	str	r3, [r4, #0]
 8008de2:	89a3      	ldrh	r3, [r4, #12]
 8008de4:	f043 0308 	orr.w	r3, r3, #8
 8008de8:	81a3      	strh	r3, [r4, #12]
 8008dea:	6923      	ldr	r3, [r4, #16]
 8008dec:	b94b      	cbnz	r3, 8008e02 <__swsetup_r+0x9a>
 8008dee:	89a3      	ldrh	r3, [r4, #12]
 8008df0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008df4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008df8:	d003      	beq.n	8008e02 <__swsetup_r+0x9a>
 8008dfa:	4621      	mov	r1, r4
 8008dfc:	4630      	mov	r0, r6
 8008dfe:	f001 f87d 	bl	8009efc <__smakebuf_r>
 8008e02:	89a0      	ldrh	r0, [r4, #12]
 8008e04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008e08:	f010 0301 	ands.w	r3, r0, #1
 8008e0c:	d00a      	beq.n	8008e24 <__swsetup_r+0xbc>
 8008e0e:	2300      	movs	r3, #0
 8008e10:	60a3      	str	r3, [r4, #8]
 8008e12:	6963      	ldr	r3, [r4, #20]
 8008e14:	425b      	negs	r3, r3
 8008e16:	61a3      	str	r3, [r4, #24]
 8008e18:	6923      	ldr	r3, [r4, #16]
 8008e1a:	b943      	cbnz	r3, 8008e2e <__swsetup_r+0xc6>
 8008e1c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008e20:	d1ba      	bne.n	8008d98 <__swsetup_r+0x30>
 8008e22:	bd70      	pop	{r4, r5, r6, pc}
 8008e24:	0781      	lsls	r1, r0, #30
 8008e26:	bf58      	it	pl
 8008e28:	6963      	ldrpl	r3, [r4, #20]
 8008e2a:	60a3      	str	r3, [r4, #8]
 8008e2c:	e7f4      	b.n	8008e18 <__swsetup_r+0xb0>
 8008e2e:	2000      	movs	r0, #0
 8008e30:	e7f7      	b.n	8008e22 <__swsetup_r+0xba>
 8008e32:	bf00      	nop
 8008e34:	20000018 	.word	0x20000018
 8008e38:	0800f7c0 	.word	0x0800f7c0
 8008e3c:	0800f7e0 	.word	0x0800f7e0
 8008e40:	0800f7a0 	.word	0x0800f7a0

08008e44 <quorem>:
 8008e44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e48:	6903      	ldr	r3, [r0, #16]
 8008e4a:	690c      	ldr	r4, [r1, #16]
 8008e4c:	4607      	mov	r7, r0
 8008e4e:	42a3      	cmp	r3, r4
 8008e50:	f2c0 8082 	blt.w	8008f58 <quorem+0x114>
 8008e54:	3c01      	subs	r4, #1
 8008e56:	f100 0514 	add.w	r5, r0, #20
 8008e5a:	f101 0814 	add.w	r8, r1, #20
 8008e5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008e62:	9301      	str	r3, [sp, #4]
 8008e64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008e68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	429a      	cmp	r2, r3
 8008e70:	fbb2 f6f3 	udiv	r6, r2, r3
 8008e74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008e78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008e7c:	d331      	bcc.n	8008ee2 <quorem+0x9e>
 8008e7e:	f04f 0e00 	mov.w	lr, #0
 8008e82:	4640      	mov	r0, r8
 8008e84:	46ac      	mov	ip, r5
 8008e86:	46f2      	mov	sl, lr
 8008e88:	f850 2b04 	ldr.w	r2, [r0], #4
 8008e8c:	b293      	uxth	r3, r2
 8008e8e:	fb06 e303 	mla	r3, r6, r3, lr
 8008e92:	0c12      	lsrs	r2, r2, #16
 8008e94:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008e98:	b29b      	uxth	r3, r3
 8008e9a:	fb06 e202 	mla	r2, r6, r2, lr
 8008e9e:	ebaa 0303 	sub.w	r3, sl, r3
 8008ea2:	f8dc a000 	ldr.w	sl, [ip]
 8008ea6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008eaa:	fa1f fa8a 	uxth.w	sl, sl
 8008eae:	4453      	add	r3, sl
 8008eb0:	f8dc a000 	ldr.w	sl, [ip]
 8008eb4:	b292      	uxth	r2, r2
 8008eb6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008eba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ebe:	b29b      	uxth	r3, r3
 8008ec0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ec4:	4581      	cmp	r9, r0
 8008ec6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008eca:	f84c 3b04 	str.w	r3, [ip], #4
 8008ece:	d2db      	bcs.n	8008e88 <quorem+0x44>
 8008ed0:	f855 300b 	ldr.w	r3, [r5, fp]
 8008ed4:	b92b      	cbnz	r3, 8008ee2 <quorem+0x9e>
 8008ed6:	9b01      	ldr	r3, [sp, #4]
 8008ed8:	3b04      	subs	r3, #4
 8008eda:	429d      	cmp	r5, r3
 8008edc:	461a      	mov	r2, r3
 8008ede:	d32f      	bcc.n	8008f40 <quorem+0xfc>
 8008ee0:	613c      	str	r4, [r7, #16]
 8008ee2:	4638      	mov	r0, r7
 8008ee4:	f001 fae2 	bl	800a4ac <__mcmp>
 8008ee8:	2800      	cmp	r0, #0
 8008eea:	db25      	blt.n	8008f38 <quorem+0xf4>
 8008eec:	4628      	mov	r0, r5
 8008eee:	f04f 0c00 	mov.w	ip, #0
 8008ef2:	3601      	adds	r6, #1
 8008ef4:	f858 1b04 	ldr.w	r1, [r8], #4
 8008ef8:	f8d0 e000 	ldr.w	lr, [r0]
 8008efc:	b28b      	uxth	r3, r1
 8008efe:	ebac 0303 	sub.w	r3, ip, r3
 8008f02:	fa1f f28e 	uxth.w	r2, lr
 8008f06:	4413      	add	r3, r2
 8008f08:	0c0a      	lsrs	r2, r1, #16
 8008f0a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008f0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f18:	45c1      	cmp	r9, r8
 8008f1a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008f1e:	f840 3b04 	str.w	r3, [r0], #4
 8008f22:	d2e7      	bcs.n	8008ef4 <quorem+0xb0>
 8008f24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f28:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f2c:	b922      	cbnz	r2, 8008f38 <quorem+0xf4>
 8008f2e:	3b04      	subs	r3, #4
 8008f30:	429d      	cmp	r5, r3
 8008f32:	461a      	mov	r2, r3
 8008f34:	d30a      	bcc.n	8008f4c <quorem+0x108>
 8008f36:	613c      	str	r4, [r7, #16]
 8008f38:	4630      	mov	r0, r6
 8008f3a:	b003      	add	sp, #12
 8008f3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f40:	6812      	ldr	r2, [r2, #0]
 8008f42:	3b04      	subs	r3, #4
 8008f44:	2a00      	cmp	r2, #0
 8008f46:	d1cb      	bne.n	8008ee0 <quorem+0x9c>
 8008f48:	3c01      	subs	r4, #1
 8008f4a:	e7c6      	b.n	8008eda <quorem+0x96>
 8008f4c:	6812      	ldr	r2, [r2, #0]
 8008f4e:	3b04      	subs	r3, #4
 8008f50:	2a00      	cmp	r2, #0
 8008f52:	d1f0      	bne.n	8008f36 <quorem+0xf2>
 8008f54:	3c01      	subs	r4, #1
 8008f56:	e7eb      	b.n	8008f30 <quorem+0xec>
 8008f58:	2000      	movs	r0, #0
 8008f5a:	e7ee      	b.n	8008f3a <quorem+0xf6>
 8008f5c:	0000      	movs	r0, r0
	...

08008f60 <_dtoa_r>:
 8008f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f64:	4616      	mov	r6, r2
 8008f66:	461f      	mov	r7, r3
 8008f68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008f6a:	b099      	sub	sp, #100	; 0x64
 8008f6c:	4605      	mov	r5, r0
 8008f6e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f72:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008f76:	b974      	cbnz	r4, 8008f96 <_dtoa_r+0x36>
 8008f78:	2010      	movs	r0, #16
 8008f7a:	f7fe ffc7 	bl	8007f0c <malloc>
 8008f7e:	4602      	mov	r2, r0
 8008f80:	6268      	str	r0, [r5, #36]	; 0x24
 8008f82:	b920      	cbnz	r0, 8008f8e <_dtoa_r+0x2e>
 8008f84:	21ea      	movs	r1, #234	; 0xea
 8008f86:	4ba8      	ldr	r3, [pc, #672]	; (8009228 <_dtoa_r+0x2c8>)
 8008f88:	48a8      	ldr	r0, [pc, #672]	; (800922c <_dtoa_r+0x2cc>)
 8008f8a:	f001 feb1 	bl	800acf0 <__assert_func>
 8008f8e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f92:	6004      	str	r4, [r0, #0]
 8008f94:	60c4      	str	r4, [r0, #12]
 8008f96:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008f98:	6819      	ldr	r1, [r3, #0]
 8008f9a:	b151      	cbz	r1, 8008fb2 <_dtoa_r+0x52>
 8008f9c:	685a      	ldr	r2, [r3, #4]
 8008f9e:	2301      	movs	r3, #1
 8008fa0:	4093      	lsls	r3, r2
 8008fa2:	604a      	str	r2, [r1, #4]
 8008fa4:	608b      	str	r3, [r1, #8]
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	f001 f842 	bl	800a030 <_Bfree>
 8008fac:	2200      	movs	r2, #0
 8008fae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008fb0:	601a      	str	r2, [r3, #0]
 8008fb2:	1e3b      	subs	r3, r7, #0
 8008fb4:	bfaf      	iteee	ge
 8008fb6:	2300      	movge	r3, #0
 8008fb8:	2201      	movlt	r2, #1
 8008fba:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008fbe:	9305      	strlt	r3, [sp, #20]
 8008fc0:	bfa8      	it	ge
 8008fc2:	f8c8 3000 	strge.w	r3, [r8]
 8008fc6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008fca:	4b99      	ldr	r3, [pc, #612]	; (8009230 <_dtoa_r+0x2d0>)
 8008fcc:	bfb8      	it	lt
 8008fce:	f8c8 2000 	strlt.w	r2, [r8]
 8008fd2:	ea33 0309 	bics.w	r3, r3, r9
 8008fd6:	d119      	bne.n	800900c <_dtoa_r+0xac>
 8008fd8:	f242 730f 	movw	r3, #9999	; 0x270f
 8008fdc:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008fde:	6013      	str	r3, [r2, #0]
 8008fe0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008fe4:	4333      	orrs	r3, r6
 8008fe6:	f000 857f 	beq.w	8009ae8 <_dtoa_r+0xb88>
 8008fea:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008fec:	b953      	cbnz	r3, 8009004 <_dtoa_r+0xa4>
 8008fee:	4b91      	ldr	r3, [pc, #580]	; (8009234 <_dtoa_r+0x2d4>)
 8008ff0:	e022      	b.n	8009038 <_dtoa_r+0xd8>
 8008ff2:	4b91      	ldr	r3, [pc, #580]	; (8009238 <_dtoa_r+0x2d8>)
 8008ff4:	9303      	str	r3, [sp, #12]
 8008ff6:	3308      	adds	r3, #8
 8008ff8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008ffa:	6013      	str	r3, [r2, #0]
 8008ffc:	9803      	ldr	r0, [sp, #12]
 8008ffe:	b019      	add	sp, #100	; 0x64
 8009000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009004:	4b8b      	ldr	r3, [pc, #556]	; (8009234 <_dtoa_r+0x2d4>)
 8009006:	9303      	str	r3, [sp, #12]
 8009008:	3303      	adds	r3, #3
 800900a:	e7f5      	b.n	8008ff8 <_dtoa_r+0x98>
 800900c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009010:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8009014:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009018:	2200      	movs	r2, #0
 800901a:	2300      	movs	r3, #0
 800901c:	f7f7 fcc4 	bl	80009a8 <__aeabi_dcmpeq>
 8009020:	4680      	mov	r8, r0
 8009022:	b158      	cbz	r0, 800903c <_dtoa_r+0xdc>
 8009024:	2301      	movs	r3, #1
 8009026:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009028:	6013      	str	r3, [r2, #0]
 800902a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800902c:	2b00      	cmp	r3, #0
 800902e:	f000 8558 	beq.w	8009ae2 <_dtoa_r+0xb82>
 8009032:	4882      	ldr	r0, [pc, #520]	; (800923c <_dtoa_r+0x2dc>)
 8009034:	6018      	str	r0, [r3, #0]
 8009036:	1e43      	subs	r3, r0, #1
 8009038:	9303      	str	r3, [sp, #12]
 800903a:	e7df      	b.n	8008ffc <_dtoa_r+0x9c>
 800903c:	ab16      	add	r3, sp, #88	; 0x58
 800903e:	9301      	str	r3, [sp, #4]
 8009040:	ab17      	add	r3, sp, #92	; 0x5c
 8009042:	9300      	str	r3, [sp, #0]
 8009044:	4628      	mov	r0, r5
 8009046:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800904a:	f001 fad7 	bl	800a5fc <__d2b>
 800904e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8009052:	4683      	mov	fp, r0
 8009054:	2c00      	cmp	r4, #0
 8009056:	d07f      	beq.n	8009158 <_dtoa_r+0x1f8>
 8009058:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800905c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800905e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8009062:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009066:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800906a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800906e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8009072:	2200      	movs	r2, #0
 8009074:	4b72      	ldr	r3, [pc, #456]	; (8009240 <_dtoa_r+0x2e0>)
 8009076:	f7f7 f877 	bl	8000168 <__aeabi_dsub>
 800907a:	a365      	add	r3, pc, #404	; (adr r3, 8009210 <_dtoa_r+0x2b0>)
 800907c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009080:	f7f7 fa2a 	bl	80004d8 <__aeabi_dmul>
 8009084:	a364      	add	r3, pc, #400	; (adr r3, 8009218 <_dtoa_r+0x2b8>)
 8009086:	e9d3 2300 	ldrd	r2, r3, [r3]
 800908a:	f7f7 f86f 	bl	800016c <__adddf3>
 800908e:	4606      	mov	r6, r0
 8009090:	4620      	mov	r0, r4
 8009092:	460f      	mov	r7, r1
 8009094:	f7f7 f9b6 	bl	8000404 <__aeabi_i2d>
 8009098:	a361      	add	r3, pc, #388	; (adr r3, 8009220 <_dtoa_r+0x2c0>)
 800909a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800909e:	f7f7 fa1b 	bl	80004d8 <__aeabi_dmul>
 80090a2:	4602      	mov	r2, r0
 80090a4:	460b      	mov	r3, r1
 80090a6:	4630      	mov	r0, r6
 80090a8:	4639      	mov	r1, r7
 80090aa:	f7f7 f85f 	bl	800016c <__adddf3>
 80090ae:	4606      	mov	r6, r0
 80090b0:	460f      	mov	r7, r1
 80090b2:	f7f7 fcc1 	bl	8000a38 <__aeabi_d2iz>
 80090b6:	2200      	movs	r2, #0
 80090b8:	4682      	mov	sl, r0
 80090ba:	2300      	movs	r3, #0
 80090bc:	4630      	mov	r0, r6
 80090be:	4639      	mov	r1, r7
 80090c0:	f7f7 fc7c 	bl	80009bc <__aeabi_dcmplt>
 80090c4:	b148      	cbz	r0, 80090da <_dtoa_r+0x17a>
 80090c6:	4650      	mov	r0, sl
 80090c8:	f7f7 f99c 	bl	8000404 <__aeabi_i2d>
 80090cc:	4632      	mov	r2, r6
 80090ce:	463b      	mov	r3, r7
 80090d0:	f7f7 fc6a 	bl	80009a8 <__aeabi_dcmpeq>
 80090d4:	b908      	cbnz	r0, 80090da <_dtoa_r+0x17a>
 80090d6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090da:	f1ba 0f16 	cmp.w	sl, #22
 80090de:	d858      	bhi.n	8009192 <_dtoa_r+0x232>
 80090e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80090e4:	4b57      	ldr	r3, [pc, #348]	; (8009244 <_dtoa_r+0x2e4>)
 80090e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80090ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090ee:	f7f7 fc65 	bl	80009bc <__aeabi_dcmplt>
 80090f2:	2800      	cmp	r0, #0
 80090f4:	d04f      	beq.n	8009196 <_dtoa_r+0x236>
 80090f6:	2300      	movs	r3, #0
 80090f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80090fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8009100:	1b1c      	subs	r4, r3, r4
 8009102:	1e63      	subs	r3, r4, #1
 8009104:	9309      	str	r3, [sp, #36]	; 0x24
 8009106:	bf49      	itett	mi
 8009108:	f1c4 0301 	rsbmi	r3, r4, #1
 800910c:	2300      	movpl	r3, #0
 800910e:	9306      	strmi	r3, [sp, #24]
 8009110:	2300      	movmi	r3, #0
 8009112:	bf54      	ite	pl
 8009114:	9306      	strpl	r3, [sp, #24]
 8009116:	9309      	strmi	r3, [sp, #36]	; 0x24
 8009118:	f1ba 0f00 	cmp.w	sl, #0
 800911c:	db3d      	blt.n	800919a <_dtoa_r+0x23a>
 800911e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009120:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009124:	4453      	add	r3, sl
 8009126:	9309      	str	r3, [sp, #36]	; 0x24
 8009128:	2300      	movs	r3, #0
 800912a:	930a      	str	r3, [sp, #40]	; 0x28
 800912c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800912e:	2b09      	cmp	r3, #9
 8009130:	f200 808c 	bhi.w	800924c <_dtoa_r+0x2ec>
 8009134:	2b05      	cmp	r3, #5
 8009136:	bfc4      	itt	gt
 8009138:	3b04      	subgt	r3, #4
 800913a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800913c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800913e:	bfc8      	it	gt
 8009140:	2400      	movgt	r4, #0
 8009142:	f1a3 0302 	sub.w	r3, r3, #2
 8009146:	bfd8      	it	le
 8009148:	2401      	movle	r4, #1
 800914a:	2b03      	cmp	r3, #3
 800914c:	f200 808a 	bhi.w	8009264 <_dtoa_r+0x304>
 8009150:	e8df f003 	tbb	[pc, r3]
 8009154:	5b4d4f2d 	.word	0x5b4d4f2d
 8009158:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800915c:	441c      	add	r4, r3
 800915e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8009162:	2b20      	cmp	r3, #32
 8009164:	bfc3      	ittte	gt
 8009166:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800916a:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800916e:	fa09 f303 	lslgt.w	r3, r9, r3
 8009172:	f1c3 0320 	rsble	r3, r3, #32
 8009176:	bfc6      	itte	gt
 8009178:	fa26 f000 	lsrgt.w	r0, r6, r0
 800917c:	4318      	orrgt	r0, r3
 800917e:	fa06 f003 	lslle.w	r0, r6, r3
 8009182:	f7f7 f92f 	bl	80003e4 <__aeabi_ui2d>
 8009186:	2301      	movs	r3, #1
 8009188:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800918c:	3c01      	subs	r4, #1
 800918e:	9313      	str	r3, [sp, #76]	; 0x4c
 8009190:	e76f      	b.n	8009072 <_dtoa_r+0x112>
 8009192:	2301      	movs	r3, #1
 8009194:	e7b2      	b.n	80090fc <_dtoa_r+0x19c>
 8009196:	900f      	str	r0, [sp, #60]	; 0x3c
 8009198:	e7b1      	b.n	80090fe <_dtoa_r+0x19e>
 800919a:	9b06      	ldr	r3, [sp, #24]
 800919c:	eba3 030a 	sub.w	r3, r3, sl
 80091a0:	9306      	str	r3, [sp, #24]
 80091a2:	f1ca 0300 	rsb	r3, sl, #0
 80091a6:	930a      	str	r3, [sp, #40]	; 0x28
 80091a8:	2300      	movs	r3, #0
 80091aa:	930e      	str	r3, [sp, #56]	; 0x38
 80091ac:	e7be      	b.n	800912c <_dtoa_r+0x1cc>
 80091ae:	2300      	movs	r3, #0
 80091b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80091b2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	dc58      	bgt.n	800926a <_dtoa_r+0x30a>
 80091b8:	f04f 0901 	mov.w	r9, #1
 80091bc:	464b      	mov	r3, r9
 80091be:	f8cd 9020 	str.w	r9, [sp, #32]
 80091c2:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80091c6:	2200      	movs	r2, #0
 80091c8:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80091ca:	6042      	str	r2, [r0, #4]
 80091cc:	2204      	movs	r2, #4
 80091ce:	f102 0614 	add.w	r6, r2, #20
 80091d2:	429e      	cmp	r6, r3
 80091d4:	6841      	ldr	r1, [r0, #4]
 80091d6:	d94e      	bls.n	8009276 <_dtoa_r+0x316>
 80091d8:	4628      	mov	r0, r5
 80091da:	f000 fee9 	bl	8009fb0 <_Balloc>
 80091de:	9003      	str	r0, [sp, #12]
 80091e0:	2800      	cmp	r0, #0
 80091e2:	d14c      	bne.n	800927e <_dtoa_r+0x31e>
 80091e4:	4602      	mov	r2, r0
 80091e6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80091ea:	4b17      	ldr	r3, [pc, #92]	; (8009248 <_dtoa_r+0x2e8>)
 80091ec:	e6cc      	b.n	8008f88 <_dtoa_r+0x28>
 80091ee:	2301      	movs	r3, #1
 80091f0:	e7de      	b.n	80091b0 <_dtoa_r+0x250>
 80091f2:	2300      	movs	r3, #0
 80091f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80091f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80091f8:	eb0a 0903 	add.w	r9, sl, r3
 80091fc:	f109 0301 	add.w	r3, r9, #1
 8009200:	2b01      	cmp	r3, #1
 8009202:	9308      	str	r3, [sp, #32]
 8009204:	bfb8      	it	lt
 8009206:	2301      	movlt	r3, #1
 8009208:	e7dd      	b.n	80091c6 <_dtoa_r+0x266>
 800920a:	2301      	movs	r3, #1
 800920c:	e7f2      	b.n	80091f4 <_dtoa_r+0x294>
 800920e:	bf00      	nop
 8009210:	636f4361 	.word	0x636f4361
 8009214:	3fd287a7 	.word	0x3fd287a7
 8009218:	8b60c8b3 	.word	0x8b60c8b3
 800921c:	3fc68a28 	.word	0x3fc68a28
 8009220:	509f79fb 	.word	0x509f79fb
 8009224:	3fd34413 	.word	0x3fd34413
 8009228:	0800f71a 	.word	0x0800f71a
 800922c:	0800f731 	.word	0x0800f731
 8009230:	7ff00000 	.word	0x7ff00000
 8009234:	0800f716 	.word	0x0800f716
 8009238:	0800f70d 	.word	0x0800f70d
 800923c:	0800f5e9 	.word	0x0800f5e9
 8009240:	3ff80000 	.word	0x3ff80000
 8009244:	0800f888 	.word	0x0800f888
 8009248:	0800f78c 	.word	0x0800f78c
 800924c:	2401      	movs	r4, #1
 800924e:	2300      	movs	r3, #0
 8009250:	940b      	str	r4, [sp, #44]	; 0x2c
 8009252:	9322      	str	r3, [sp, #136]	; 0x88
 8009254:	f04f 39ff 	mov.w	r9, #4294967295
 8009258:	2200      	movs	r2, #0
 800925a:	2312      	movs	r3, #18
 800925c:	f8cd 9020 	str.w	r9, [sp, #32]
 8009260:	9223      	str	r2, [sp, #140]	; 0x8c
 8009262:	e7b0      	b.n	80091c6 <_dtoa_r+0x266>
 8009264:	2301      	movs	r3, #1
 8009266:	930b      	str	r3, [sp, #44]	; 0x2c
 8009268:	e7f4      	b.n	8009254 <_dtoa_r+0x2f4>
 800926a:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800926e:	464b      	mov	r3, r9
 8009270:	f8cd 9020 	str.w	r9, [sp, #32]
 8009274:	e7a7      	b.n	80091c6 <_dtoa_r+0x266>
 8009276:	3101      	adds	r1, #1
 8009278:	6041      	str	r1, [r0, #4]
 800927a:	0052      	lsls	r2, r2, #1
 800927c:	e7a7      	b.n	80091ce <_dtoa_r+0x26e>
 800927e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009280:	9a03      	ldr	r2, [sp, #12]
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	9b08      	ldr	r3, [sp, #32]
 8009286:	2b0e      	cmp	r3, #14
 8009288:	f200 80a8 	bhi.w	80093dc <_dtoa_r+0x47c>
 800928c:	2c00      	cmp	r4, #0
 800928e:	f000 80a5 	beq.w	80093dc <_dtoa_r+0x47c>
 8009292:	f1ba 0f00 	cmp.w	sl, #0
 8009296:	dd34      	ble.n	8009302 <_dtoa_r+0x3a2>
 8009298:	4a9a      	ldr	r2, [pc, #616]	; (8009504 <_dtoa_r+0x5a4>)
 800929a:	f00a 030f 	and.w	r3, sl, #15
 800929e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80092a2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80092a6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80092aa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80092ae:	ea4f 142a 	mov.w	r4, sl, asr #4
 80092b2:	d016      	beq.n	80092e2 <_dtoa_r+0x382>
 80092b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80092b8:	4b93      	ldr	r3, [pc, #588]	; (8009508 <_dtoa_r+0x5a8>)
 80092ba:	2703      	movs	r7, #3
 80092bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80092c0:	f7f7 fa34 	bl	800072c <__aeabi_ddiv>
 80092c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092c8:	f004 040f 	and.w	r4, r4, #15
 80092cc:	4e8e      	ldr	r6, [pc, #568]	; (8009508 <_dtoa_r+0x5a8>)
 80092ce:	b954      	cbnz	r4, 80092e6 <_dtoa_r+0x386>
 80092d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80092d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092d8:	f7f7 fa28 	bl	800072c <__aeabi_ddiv>
 80092dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80092e0:	e029      	b.n	8009336 <_dtoa_r+0x3d6>
 80092e2:	2702      	movs	r7, #2
 80092e4:	e7f2      	b.n	80092cc <_dtoa_r+0x36c>
 80092e6:	07e1      	lsls	r1, r4, #31
 80092e8:	d508      	bpl.n	80092fc <_dtoa_r+0x39c>
 80092ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80092ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092f2:	f7f7 f8f1 	bl	80004d8 <__aeabi_dmul>
 80092f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80092fa:	3701      	adds	r7, #1
 80092fc:	1064      	asrs	r4, r4, #1
 80092fe:	3608      	adds	r6, #8
 8009300:	e7e5      	b.n	80092ce <_dtoa_r+0x36e>
 8009302:	f000 80a5 	beq.w	8009450 <_dtoa_r+0x4f0>
 8009306:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800930a:	f1ca 0400 	rsb	r4, sl, #0
 800930e:	4b7d      	ldr	r3, [pc, #500]	; (8009504 <_dtoa_r+0x5a4>)
 8009310:	f004 020f 	and.w	r2, r4, #15
 8009314:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009318:	e9d3 2300 	ldrd	r2, r3, [r3]
 800931c:	f7f7 f8dc 	bl	80004d8 <__aeabi_dmul>
 8009320:	2702      	movs	r7, #2
 8009322:	2300      	movs	r3, #0
 8009324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009328:	4e77      	ldr	r6, [pc, #476]	; (8009508 <_dtoa_r+0x5a8>)
 800932a:	1124      	asrs	r4, r4, #4
 800932c:	2c00      	cmp	r4, #0
 800932e:	f040 8084 	bne.w	800943a <_dtoa_r+0x4da>
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1d2      	bne.n	80092dc <_dtoa_r+0x37c>
 8009336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009338:	2b00      	cmp	r3, #0
 800933a:	f000 808b 	beq.w	8009454 <_dtoa_r+0x4f4>
 800933e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009342:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009346:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800934a:	2200      	movs	r2, #0
 800934c:	4b6f      	ldr	r3, [pc, #444]	; (800950c <_dtoa_r+0x5ac>)
 800934e:	f7f7 fb35 	bl	80009bc <__aeabi_dcmplt>
 8009352:	2800      	cmp	r0, #0
 8009354:	d07e      	beq.n	8009454 <_dtoa_r+0x4f4>
 8009356:	9b08      	ldr	r3, [sp, #32]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d07b      	beq.n	8009454 <_dtoa_r+0x4f4>
 800935c:	f1b9 0f00 	cmp.w	r9, #0
 8009360:	dd38      	ble.n	80093d4 <_dtoa_r+0x474>
 8009362:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009366:	2200      	movs	r2, #0
 8009368:	4b69      	ldr	r3, [pc, #420]	; (8009510 <_dtoa_r+0x5b0>)
 800936a:	f7f7 f8b5 	bl	80004d8 <__aeabi_dmul>
 800936e:	464c      	mov	r4, r9
 8009370:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009374:	f10a 38ff 	add.w	r8, sl, #4294967295
 8009378:	3701      	adds	r7, #1
 800937a:	4638      	mov	r0, r7
 800937c:	f7f7 f842 	bl	8000404 <__aeabi_i2d>
 8009380:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009384:	f7f7 f8a8 	bl	80004d8 <__aeabi_dmul>
 8009388:	2200      	movs	r2, #0
 800938a:	4b62      	ldr	r3, [pc, #392]	; (8009514 <_dtoa_r+0x5b4>)
 800938c:	f7f6 feee 	bl	800016c <__adddf3>
 8009390:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009394:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009398:	9611      	str	r6, [sp, #68]	; 0x44
 800939a:	2c00      	cmp	r4, #0
 800939c:	d15d      	bne.n	800945a <_dtoa_r+0x4fa>
 800939e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093a2:	2200      	movs	r2, #0
 80093a4:	4b5c      	ldr	r3, [pc, #368]	; (8009518 <_dtoa_r+0x5b8>)
 80093a6:	f7f6 fedf 	bl	8000168 <__aeabi_dsub>
 80093aa:	4602      	mov	r2, r0
 80093ac:	460b      	mov	r3, r1
 80093ae:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093b2:	4633      	mov	r3, r6
 80093b4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093b6:	f7f7 fb1f 	bl	80009f8 <__aeabi_dcmpgt>
 80093ba:	2800      	cmp	r0, #0
 80093bc:	f040 829c 	bne.w	80098f8 <_dtoa_r+0x998>
 80093c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80093c6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80093ca:	f7f7 faf7 	bl	80009bc <__aeabi_dcmplt>
 80093ce:	2800      	cmp	r0, #0
 80093d0:	f040 8290 	bne.w	80098f4 <_dtoa_r+0x994>
 80093d4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80093d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80093dc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80093de:	2b00      	cmp	r3, #0
 80093e0:	f2c0 8152 	blt.w	8009688 <_dtoa_r+0x728>
 80093e4:	f1ba 0f0e 	cmp.w	sl, #14
 80093e8:	f300 814e 	bgt.w	8009688 <_dtoa_r+0x728>
 80093ec:	4b45      	ldr	r3, [pc, #276]	; (8009504 <_dtoa_r+0x5a4>)
 80093ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80093f2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80093f6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80093fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	f280 80db 	bge.w	80095b8 <_dtoa_r+0x658>
 8009402:	9b08      	ldr	r3, [sp, #32]
 8009404:	2b00      	cmp	r3, #0
 8009406:	f300 80d7 	bgt.w	80095b8 <_dtoa_r+0x658>
 800940a:	f040 8272 	bne.w	80098f2 <_dtoa_r+0x992>
 800940e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009412:	2200      	movs	r2, #0
 8009414:	4b40      	ldr	r3, [pc, #256]	; (8009518 <_dtoa_r+0x5b8>)
 8009416:	f7f7 f85f 	bl	80004d8 <__aeabi_dmul>
 800941a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800941e:	f7f7 fae1 	bl	80009e4 <__aeabi_dcmpge>
 8009422:	9c08      	ldr	r4, [sp, #32]
 8009424:	4626      	mov	r6, r4
 8009426:	2800      	cmp	r0, #0
 8009428:	f040 8248 	bne.w	80098bc <_dtoa_r+0x95c>
 800942c:	2331      	movs	r3, #49	; 0x31
 800942e:	9f03      	ldr	r7, [sp, #12]
 8009430:	f10a 0a01 	add.w	sl, sl, #1
 8009434:	f807 3b01 	strb.w	r3, [r7], #1
 8009438:	e244      	b.n	80098c4 <_dtoa_r+0x964>
 800943a:	07e2      	lsls	r2, r4, #31
 800943c:	d505      	bpl.n	800944a <_dtoa_r+0x4ea>
 800943e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009442:	f7f7 f849 	bl	80004d8 <__aeabi_dmul>
 8009446:	2301      	movs	r3, #1
 8009448:	3701      	adds	r7, #1
 800944a:	1064      	asrs	r4, r4, #1
 800944c:	3608      	adds	r6, #8
 800944e:	e76d      	b.n	800932c <_dtoa_r+0x3cc>
 8009450:	2702      	movs	r7, #2
 8009452:	e770      	b.n	8009336 <_dtoa_r+0x3d6>
 8009454:	46d0      	mov	r8, sl
 8009456:	9c08      	ldr	r4, [sp, #32]
 8009458:	e78f      	b.n	800937a <_dtoa_r+0x41a>
 800945a:	9903      	ldr	r1, [sp, #12]
 800945c:	4b29      	ldr	r3, [pc, #164]	; (8009504 <_dtoa_r+0x5a4>)
 800945e:	4421      	add	r1, r4
 8009460:	9112      	str	r1, [sp, #72]	; 0x48
 8009462:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009464:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009468:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800946c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009470:	2900      	cmp	r1, #0
 8009472:	d055      	beq.n	8009520 <_dtoa_r+0x5c0>
 8009474:	2000      	movs	r0, #0
 8009476:	4929      	ldr	r1, [pc, #164]	; (800951c <_dtoa_r+0x5bc>)
 8009478:	f7f7 f958 	bl	800072c <__aeabi_ddiv>
 800947c:	463b      	mov	r3, r7
 800947e:	4632      	mov	r2, r6
 8009480:	f7f6 fe72 	bl	8000168 <__aeabi_dsub>
 8009484:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009488:	9f03      	ldr	r7, [sp, #12]
 800948a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800948e:	f7f7 fad3 	bl	8000a38 <__aeabi_d2iz>
 8009492:	4604      	mov	r4, r0
 8009494:	f7f6 ffb6 	bl	8000404 <__aeabi_i2d>
 8009498:	4602      	mov	r2, r0
 800949a:	460b      	mov	r3, r1
 800949c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094a0:	f7f6 fe62 	bl	8000168 <__aeabi_dsub>
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	3430      	adds	r4, #48	; 0x30
 80094aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80094ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094b2:	f807 4b01 	strb.w	r4, [r7], #1
 80094b6:	f7f7 fa81 	bl	80009bc <__aeabi_dcmplt>
 80094ba:	2800      	cmp	r0, #0
 80094bc:	d174      	bne.n	80095a8 <_dtoa_r+0x648>
 80094be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094c2:	2000      	movs	r0, #0
 80094c4:	4911      	ldr	r1, [pc, #68]	; (800950c <_dtoa_r+0x5ac>)
 80094c6:	f7f6 fe4f 	bl	8000168 <__aeabi_dsub>
 80094ca:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80094ce:	f7f7 fa75 	bl	80009bc <__aeabi_dcmplt>
 80094d2:	2800      	cmp	r0, #0
 80094d4:	f040 80b7 	bne.w	8009646 <_dtoa_r+0x6e6>
 80094d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094da:	429f      	cmp	r7, r3
 80094dc:	f43f af7a 	beq.w	80093d4 <_dtoa_r+0x474>
 80094e0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80094e4:	2200      	movs	r2, #0
 80094e6:	4b0a      	ldr	r3, [pc, #40]	; (8009510 <_dtoa_r+0x5b0>)
 80094e8:	f7f6 fff6 	bl	80004d8 <__aeabi_dmul>
 80094ec:	2200      	movs	r2, #0
 80094ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80094f2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80094f6:	4b06      	ldr	r3, [pc, #24]	; (8009510 <_dtoa_r+0x5b0>)
 80094f8:	f7f6 ffee 	bl	80004d8 <__aeabi_dmul>
 80094fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009500:	e7c3      	b.n	800948a <_dtoa_r+0x52a>
 8009502:	bf00      	nop
 8009504:	0800f888 	.word	0x0800f888
 8009508:	0800f860 	.word	0x0800f860
 800950c:	3ff00000 	.word	0x3ff00000
 8009510:	40240000 	.word	0x40240000
 8009514:	401c0000 	.word	0x401c0000
 8009518:	40140000 	.word	0x40140000
 800951c:	3fe00000 	.word	0x3fe00000
 8009520:	4630      	mov	r0, r6
 8009522:	4639      	mov	r1, r7
 8009524:	f7f6 ffd8 	bl	80004d8 <__aeabi_dmul>
 8009528:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800952a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800952e:	9c03      	ldr	r4, [sp, #12]
 8009530:	9314      	str	r3, [sp, #80]	; 0x50
 8009532:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009536:	f7f7 fa7f 	bl	8000a38 <__aeabi_d2iz>
 800953a:	9015      	str	r0, [sp, #84]	; 0x54
 800953c:	f7f6 ff62 	bl	8000404 <__aeabi_i2d>
 8009540:	4602      	mov	r2, r0
 8009542:	460b      	mov	r3, r1
 8009544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009548:	f7f6 fe0e 	bl	8000168 <__aeabi_dsub>
 800954c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800954e:	4606      	mov	r6, r0
 8009550:	3330      	adds	r3, #48	; 0x30
 8009552:	f804 3b01 	strb.w	r3, [r4], #1
 8009556:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009558:	460f      	mov	r7, r1
 800955a:	429c      	cmp	r4, r3
 800955c:	f04f 0200 	mov.w	r2, #0
 8009560:	d124      	bne.n	80095ac <_dtoa_r+0x64c>
 8009562:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009566:	4bb0      	ldr	r3, [pc, #704]	; (8009828 <_dtoa_r+0x8c8>)
 8009568:	f7f6 fe00 	bl	800016c <__adddf3>
 800956c:	4602      	mov	r2, r0
 800956e:	460b      	mov	r3, r1
 8009570:	4630      	mov	r0, r6
 8009572:	4639      	mov	r1, r7
 8009574:	f7f7 fa40 	bl	80009f8 <__aeabi_dcmpgt>
 8009578:	2800      	cmp	r0, #0
 800957a:	d163      	bne.n	8009644 <_dtoa_r+0x6e4>
 800957c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009580:	2000      	movs	r0, #0
 8009582:	49a9      	ldr	r1, [pc, #676]	; (8009828 <_dtoa_r+0x8c8>)
 8009584:	f7f6 fdf0 	bl	8000168 <__aeabi_dsub>
 8009588:	4602      	mov	r2, r0
 800958a:	460b      	mov	r3, r1
 800958c:	4630      	mov	r0, r6
 800958e:	4639      	mov	r1, r7
 8009590:	f7f7 fa14 	bl	80009bc <__aeabi_dcmplt>
 8009594:	2800      	cmp	r0, #0
 8009596:	f43f af1d 	beq.w	80093d4 <_dtoa_r+0x474>
 800959a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800959c:	1e7b      	subs	r3, r7, #1
 800959e:	9314      	str	r3, [sp, #80]	; 0x50
 80095a0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80095a4:	2b30      	cmp	r3, #48	; 0x30
 80095a6:	d0f8      	beq.n	800959a <_dtoa_r+0x63a>
 80095a8:	46c2      	mov	sl, r8
 80095aa:	e03b      	b.n	8009624 <_dtoa_r+0x6c4>
 80095ac:	4b9f      	ldr	r3, [pc, #636]	; (800982c <_dtoa_r+0x8cc>)
 80095ae:	f7f6 ff93 	bl	80004d8 <__aeabi_dmul>
 80095b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80095b6:	e7bc      	b.n	8009532 <_dtoa_r+0x5d2>
 80095b8:	9f03      	ldr	r7, [sp, #12]
 80095ba:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80095be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095c2:	4640      	mov	r0, r8
 80095c4:	4649      	mov	r1, r9
 80095c6:	f7f7 f8b1 	bl	800072c <__aeabi_ddiv>
 80095ca:	f7f7 fa35 	bl	8000a38 <__aeabi_d2iz>
 80095ce:	4604      	mov	r4, r0
 80095d0:	f7f6 ff18 	bl	8000404 <__aeabi_i2d>
 80095d4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095d8:	f7f6 ff7e 	bl	80004d8 <__aeabi_dmul>
 80095dc:	4602      	mov	r2, r0
 80095de:	460b      	mov	r3, r1
 80095e0:	4640      	mov	r0, r8
 80095e2:	4649      	mov	r1, r9
 80095e4:	f7f6 fdc0 	bl	8000168 <__aeabi_dsub>
 80095e8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80095ec:	f807 6b01 	strb.w	r6, [r7], #1
 80095f0:	9e03      	ldr	r6, [sp, #12]
 80095f2:	f8dd c020 	ldr.w	ip, [sp, #32]
 80095f6:	1bbe      	subs	r6, r7, r6
 80095f8:	45b4      	cmp	ip, r6
 80095fa:	4602      	mov	r2, r0
 80095fc:	460b      	mov	r3, r1
 80095fe:	d136      	bne.n	800966e <_dtoa_r+0x70e>
 8009600:	f7f6 fdb4 	bl	800016c <__adddf3>
 8009604:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009608:	4680      	mov	r8, r0
 800960a:	4689      	mov	r9, r1
 800960c:	f7f7 f9f4 	bl	80009f8 <__aeabi_dcmpgt>
 8009610:	bb58      	cbnz	r0, 800966a <_dtoa_r+0x70a>
 8009612:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009616:	4640      	mov	r0, r8
 8009618:	4649      	mov	r1, r9
 800961a:	f7f7 f9c5 	bl	80009a8 <__aeabi_dcmpeq>
 800961e:	b108      	cbz	r0, 8009624 <_dtoa_r+0x6c4>
 8009620:	07e1      	lsls	r1, r4, #31
 8009622:	d422      	bmi.n	800966a <_dtoa_r+0x70a>
 8009624:	4628      	mov	r0, r5
 8009626:	4659      	mov	r1, fp
 8009628:	f000 fd02 	bl	800a030 <_Bfree>
 800962c:	2300      	movs	r3, #0
 800962e:	703b      	strb	r3, [r7, #0]
 8009630:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009632:	f10a 0001 	add.w	r0, sl, #1
 8009636:	6018      	str	r0, [r3, #0]
 8009638:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800963a:	2b00      	cmp	r3, #0
 800963c:	f43f acde 	beq.w	8008ffc <_dtoa_r+0x9c>
 8009640:	601f      	str	r7, [r3, #0]
 8009642:	e4db      	b.n	8008ffc <_dtoa_r+0x9c>
 8009644:	4627      	mov	r7, r4
 8009646:	463b      	mov	r3, r7
 8009648:	461f      	mov	r7, r3
 800964a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800964e:	2a39      	cmp	r2, #57	; 0x39
 8009650:	d107      	bne.n	8009662 <_dtoa_r+0x702>
 8009652:	9a03      	ldr	r2, [sp, #12]
 8009654:	429a      	cmp	r2, r3
 8009656:	d1f7      	bne.n	8009648 <_dtoa_r+0x6e8>
 8009658:	2230      	movs	r2, #48	; 0x30
 800965a:	9903      	ldr	r1, [sp, #12]
 800965c:	f108 0801 	add.w	r8, r8, #1
 8009660:	700a      	strb	r2, [r1, #0]
 8009662:	781a      	ldrb	r2, [r3, #0]
 8009664:	3201      	adds	r2, #1
 8009666:	701a      	strb	r2, [r3, #0]
 8009668:	e79e      	b.n	80095a8 <_dtoa_r+0x648>
 800966a:	46d0      	mov	r8, sl
 800966c:	e7eb      	b.n	8009646 <_dtoa_r+0x6e6>
 800966e:	2200      	movs	r2, #0
 8009670:	4b6e      	ldr	r3, [pc, #440]	; (800982c <_dtoa_r+0x8cc>)
 8009672:	f7f6 ff31 	bl	80004d8 <__aeabi_dmul>
 8009676:	2200      	movs	r2, #0
 8009678:	2300      	movs	r3, #0
 800967a:	4680      	mov	r8, r0
 800967c:	4689      	mov	r9, r1
 800967e:	f7f7 f993 	bl	80009a8 <__aeabi_dcmpeq>
 8009682:	2800      	cmp	r0, #0
 8009684:	d09b      	beq.n	80095be <_dtoa_r+0x65e>
 8009686:	e7cd      	b.n	8009624 <_dtoa_r+0x6c4>
 8009688:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800968a:	2a00      	cmp	r2, #0
 800968c:	f000 80d0 	beq.w	8009830 <_dtoa_r+0x8d0>
 8009690:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009692:	2a01      	cmp	r2, #1
 8009694:	f300 80ae 	bgt.w	80097f4 <_dtoa_r+0x894>
 8009698:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800969a:	2a00      	cmp	r2, #0
 800969c:	f000 80a6 	beq.w	80097ec <_dtoa_r+0x88c>
 80096a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80096a4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096a6:	9f06      	ldr	r7, [sp, #24]
 80096a8:	9a06      	ldr	r2, [sp, #24]
 80096aa:	2101      	movs	r1, #1
 80096ac:	441a      	add	r2, r3
 80096ae:	9206      	str	r2, [sp, #24]
 80096b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096b2:	4628      	mov	r0, r5
 80096b4:	441a      	add	r2, r3
 80096b6:	9209      	str	r2, [sp, #36]	; 0x24
 80096b8:	f000 fd70 	bl	800a19c <__i2b>
 80096bc:	4606      	mov	r6, r0
 80096be:	2f00      	cmp	r7, #0
 80096c0:	dd0c      	ble.n	80096dc <_dtoa_r+0x77c>
 80096c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	dd09      	ble.n	80096dc <_dtoa_r+0x77c>
 80096c8:	42bb      	cmp	r3, r7
 80096ca:	bfa8      	it	ge
 80096cc:	463b      	movge	r3, r7
 80096ce:	9a06      	ldr	r2, [sp, #24]
 80096d0:	1aff      	subs	r7, r7, r3
 80096d2:	1ad2      	subs	r2, r2, r3
 80096d4:	9206      	str	r2, [sp, #24]
 80096d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096d8:	1ad3      	subs	r3, r2, r3
 80096da:	9309      	str	r3, [sp, #36]	; 0x24
 80096dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096de:	b1f3      	cbz	r3, 800971e <_dtoa_r+0x7be>
 80096e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f000 80a8 	beq.w	8009838 <_dtoa_r+0x8d8>
 80096e8:	2c00      	cmp	r4, #0
 80096ea:	dd10      	ble.n	800970e <_dtoa_r+0x7ae>
 80096ec:	4631      	mov	r1, r6
 80096ee:	4622      	mov	r2, r4
 80096f0:	4628      	mov	r0, r5
 80096f2:	f000 fe11 	bl	800a318 <__pow5mult>
 80096f6:	465a      	mov	r2, fp
 80096f8:	4601      	mov	r1, r0
 80096fa:	4606      	mov	r6, r0
 80096fc:	4628      	mov	r0, r5
 80096fe:	f000 fd63 	bl	800a1c8 <__multiply>
 8009702:	4680      	mov	r8, r0
 8009704:	4659      	mov	r1, fp
 8009706:	4628      	mov	r0, r5
 8009708:	f000 fc92 	bl	800a030 <_Bfree>
 800970c:	46c3      	mov	fp, r8
 800970e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009710:	1b1a      	subs	r2, r3, r4
 8009712:	d004      	beq.n	800971e <_dtoa_r+0x7be>
 8009714:	4659      	mov	r1, fp
 8009716:	4628      	mov	r0, r5
 8009718:	f000 fdfe 	bl	800a318 <__pow5mult>
 800971c:	4683      	mov	fp, r0
 800971e:	2101      	movs	r1, #1
 8009720:	4628      	mov	r0, r5
 8009722:	f000 fd3b 	bl	800a19c <__i2b>
 8009726:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009728:	4604      	mov	r4, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	f340 8086 	ble.w	800983c <_dtoa_r+0x8dc>
 8009730:	461a      	mov	r2, r3
 8009732:	4601      	mov	r1, r0
 8009734:	4628      	mov	r0, r5
 8009736:	f000 fdef 	bl	800a318 <__pow5mult>
 800973a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800973c:	4604      	mov	r4, r0
 800973e:	2b01      	cmp	r3, #1
 8009740:	dd7f      	ble.n	8009842 <_dtoa_r+0x8e2>
 8009742:	f04f 0800 	mov.w	r8, #0
 8009746:	6923      	ldr	r3, [r4, #16]
 8009748:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800974c:	6918      	ldr	r0, [r3, #16]
 800974e:	f000 fcd7 	bl	800a100 <__hi0bits>
 8009752:	f1c0 0020 	rsb	r0, r0, #32
 8009756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009758:	4418      	add	r0, r3
 800975a:	f010 001f 	ands.w	r0, r0, #31
 800975e:	f000 8092 	beq.w	8009886 <_dtoa_r+0x926>
 8009762:	f1c0 0320 	rsb	r3, r0, #32
 8009766:	2b04      	cmp	r3, #4
 8009768:	f340 808a 	ble.w	8009880 <_dtoa_r+0x920>
 800976c:	f1c0 001c 	rsb	r0, r0, #28
 8009770:	9b06      	ldr	r3, [sp, #24]
 8009772:	4407      	add	r7, r0
 8009774:	4403      	add	r3, r0
 8009776:	9306      	str	r3, [sp, #24]
 8009778:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800977a:	4403      	add	r3, r0
 800977c:	9309      	str	r3, [sp, #36]	; 0x24
 800977e:	9b06      	ldr	r3, [sp, #24]
 8009780:	2b00      	cmp	r3, #0
 8009782:	dd05      	ble.n	8009790 <_dtoa_r+0x830>
 8009784:	4659      	mov	r1, fp
 8009786:	461a      	mov	r2, r3
 8009788:	4628      	mov	r0, r5
 800978a:	f000 fe1f 	bl	800a3cc <__lshift>
 800978e:	4683      	mov	fp, r0
 8009790:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009792:	2b00      	cmp	r3, #0
 8009794:	dd05      	ble.n	80097a2 <_dtoa_r+0x842>
 8009796:	4621      	mov	r1, r4
 8009798:	461a      	mov	r2, r3
 800979a:	4628      	mov	r0, r5
 800979c:	f000 fe16 	bl	800a3cc <__lshift>
 80097a0:	4604      	mov	r4, r0
 80097a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d070      	beq.n	800988a <_dtoa_r+0x92a>
 80097a8:	4621      	mov	r1, r4
 80097aa:	4658      	mov	r0, fp
 80097ac:	f000 fe7e 	bl	800a4ac <__mcmp>
 80097b0:	2800      	cmp	r0, #0
 80097b2:	da6a      	bge.n	800988a <_dtoa_r+0x92a>
 80097b4:	2300      	movs	r3, #0
 80097b6:	4659      	mov	r1, fp
 80097b8:	220a      	movs	r2, #10
 80097ba:	4628      	mov	r0, r5
 80097bc:	f000 fc5a 	bl	800a074 <__multadd>
 80097c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097c2:	4683      	mov	fp, r0
 80097c4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f000 8194 	beq.w	8009af6 <_dtoa_r+0xb96>
 80097ce:	4631      	mov	r1, r6
 80097d0:	2300      	movs	r3, #0
 80097d2:	220a      	movs	r2, #10
 80097d4:	4628      	mov	r0, r5
 80097d6:	f000 fc4d 	bl	800a074 <__multadd>
 80097da:	f1b9 0f00 	cmp.w	r9, #0
 80097de:	4606      	mov	r6, r0
 80097e0:	f300 8093 	bgt.w	800990a <_dtoa_r+0x9aa>
 80097e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80097e6:	2b02      	cmp	r3, #2
 80097e8:	dc57      	bgt.n	800989a <_dtoa_r+0x93a>
 80097ea:	e08e      	b.n	800990a <_dtoa_r+0x9aa>
 80097ec:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80097ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80097f2:	e757      	b.n	80096a4 <_dtoa_r+0x744>
 80097f4:	9b08      	ldr	r3, [sp, #32]
 80097f6:	1e5c      	subs	r4, r3, #1
 80097f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80097fa:	42a3      	cmp	r3, r4
 80097fc:	bfb7      	itett	lt
 80097fe:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009800:	1b1c      	subge	r4, r3, r4
 8009802:	1ae2      	sublt	r2, r4, r3
 8009804:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009806:	bfbe      	ittt	lt
 8009808:	940a      	strlt	r4, [sp, #40]	; 0x28
 800980a:	189b      	addlt	r3, r3, r2
 800980c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800980e:	9b08      	ldr	r3, [sp, #32]
 8009810:	bfb8      	it	lt
 8009812:	2400      	movlt	r4, #0
 8009814:	2b00      	cmp	r3, #0
 8009816:	bfbb      	ittet	lt
 8009818:	9b06      	ldrlt	r3, [sp, #24]
 800981a:	9a08      	ldrlt	r2, [sp, #32]
 800981c:	9f06      	ldrge	r7, [sp, #24]
 800981e:	1a9f      	sublt	r7, r3, r2
 8009820:	bfac      	ite	ge
 8009822:	9b08      	ldrge	r3, [sp, #32]
 8009824:	2300      	movlt	r3, #0
 8009826:	e73f      	b.n	80096a8 <_dtoa_r+0x748>
 8009828:	3fe00000 	.word	0x3fe00000
 800982c:	40240000 	.word	0x40240000
 8009830:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009832:	9f06      	ldr	r7, [sp, #24]
 8009834:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009836:	e742      	b.n	80096be <_dtoa_r+0x75e>
 8009838:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800983a:	e76b      	b.n	8009714 <_dtoa_r+0x7b4>
 800983c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800983e:	2b01      	cmp	r3, #1
 8009840:	dc19      	bgt.n	8009876 <_dtoa_r+0x916>
 8009842:	9b04      	ldr	r3, [sp, #16]
 8009844:	b9bb      	cbnz	r3, 8009876 <_dtoa_r+0x916>
 8009846:	9b05      	ldr	r3, [sp, #20]
 8009848:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800984c:	b99b      	cbnz	r3, 8009876 <_dtoa_r+0x916>
 800984e:	9b05      	ldr	r3, [sp, #20]
 8009850:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009854:	0d1b      	lsrs	r3, r3, #20
 8009856:	051b      	lsls	r3, r3, #20
 8009858:	b183      	cbz	r3, 800987c <_dtoa_r+0x91c>
 800985a:	f04f 0801 	mov.w	r8, #1
 800985e:	9b06      	ldr	r3, [sp, #24]
 8009860:	3301      	adds	r3, #1
 8009862:	9306      	str	r3, [sp, #24]
 8009864:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009866:	3301      	adds	r3, #1
 8009868:	9309      	str	r3, [sp, #36]	; 0x24
 800986a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800986c:	2b00      	cmp	r3, #0
 800986e:	f47f af6a 	bne.w	8009746 <_dtoa_r+0x7e6>
 8009872:	2001      	movs	r0, #1
 8009874:	e76f      	b.n	8009756 <_dtoa_r+0x7f6>
 8009876:	f04f 0800 	mov.w	r8, #0
 800987a:	e7f6      	b.n	800986a <_dtoa_r+0x90a>
 800987c:	4698      	mov	r8, r3
 800987e:	e7f4      	b.n	800986a <_dtoa_r+0x90a>
 8009880:	f43f af7d 	beq.w	800977e <_dtoa_r+0x81e>
 8009884:	4618      	mov	r0, r3
 8009886:	301c      	adds	r0, #28
 8009888:	e772      	b.n	8009770 <_dtoa_r+0x810>
 800988a:	9b08      	ldr	r3, [sp, #32]
 800988c:	2b00      	cmp	r3, #0
 800988e:	dc36      	bgt.n	80098fe <_dtoa_r+0x99e>
 8009890:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009892:	2b02      	cmp	r3, #2
 8009894:	dd33      	ble.n	80098fe <_dtoa_r+0x99e>
 8009896:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800989a:	f1b9 0f00 	cmp.w	r9, #0
 800989e:	d10d      	bne.n	80098bc <_dtoa_r+0x95c>
 80098a0:	4621      	mov	r1, r4
 80098a2:	464b      	mov	r3, r9
 80098a4:	2205      	movs	r2, #5
 80098a6:	4628      	mov	r0, r5
 80098a8:	f000 fbe4 	bl	800a074 <__multadd>
 80098ac:	4601      	mov	r1, r0
 80098ae:	4604      	mov	r4, r0
 80098b0:	4658      	mov	r0, fp
 80098b2:	f000 fdfb 	bl	800a4ac <__mcmp>
 80098b6:	2800      	cmp	r0, #0
 80098b8:	f73f adb8 	bgt.w	800942c <_dtoa_r+0x4cc>
 80098bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80098be:	9f03      	ldr	r7, [sp, #12]
 80098c0:	ea6f 0a03 	mvn.w	sl, r3
 80098c4:	f04f 0800 	mov.w	r8, #0
 80098c8:	4621      	mov	r1, r4
 80098ca:	4628      	mov	r0, r5
 80098cc:	f000 fbb0 	bl	800a030 <_Bfree>
 80098d0:	2e00      	cmp	r6, #0
 80098d2:	f43f aea7 	beq.w	8009624 <_dtoa_r+0x6c4>
 80098d6:	f1b8 0f00 	cmp.w	r8, #0
 80098da:	d005      	beq.n	80098e8 <_dtoa_r+0x988>
 80098dc:	45b0      	cmp	r8, r6
 80098de:	d003      	beq.n	80098e8 <_dtoa_r+0x988>
 80098e0:	4641      	mov	r1, r8
 80098e2:	4628      	mov	r0, r5
 80098e4:	f000 fba4 	bl	800a030 <_Bfree>
 80098e8:	4631      	mov	r1, r6
 80098ea:	4628      	mov	r0, r5
 80098ec:	f000 fba0 	bl	800a030 <_Bfree>
 80098f0:	e698      	b.n	8009624 <_dtoa_r+0x6c4>
 80098f2:	2400      	movs	r4, #0
 80098f4:	4626      	mov	r6, r4
 80098f6:	e7e1      	b.n	80098bc <_dtoa_r+0x95c>
 80098f8:	46c2      	mov	sl, r8
 80098fa:	4626      	mov	r6, r4
 80098fc:	e596      	b.n	800942c <_dtoa_r+0x4cc>
 80098fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009900:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009904:	2b00      	cmp	r3, #0
 8009906:	f000 80fd 	beq.w	8009b04 <_dtoa_r+0xba4>
 800990a:	2f00      	cmp	r7, #0
 800990c:	dd05      	ble.n	800991a <_dtoa_r+0x9ba>
 800990e:	4631      	mov	r1, r6
 8009910:	463a      	mov	r2, r7
 8009912:	4628      	mov	r0, r5
 8009914:	f000 fd5a 	bl	800a3cc <__lshift>
 8009918:	4606      	mov	r6, r0
 800991a:	f1b8 0f00 	cmp.w	r8, #0
 800991e:	d05c      	beq.n	80099da <_dtoa_r+0xa7a>
 8009920:	4628      	mov	r0, r5
 8009922:	6871      	ldr	r1, [r6, #4]
 8009924:	f000 fb44 	bl	8009fb0 <_Balloc>
 8009928:	4607      	mov	r7, r0
 800992a:	b928      	cbnz	r0, 8009938 <_dtoa_r+0x9d8>
 800992c:	4602      	mov	r2, r0
 800992e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009932:	4b7f      	ldr	r3, [pc, #508]	; (8009b30 <_dtoa_r+0xbd0>)
 8009934:	f7ff bb28 	b.w	8008f88 <_dtoa_r+0x28>
 8009938:	6932      	ldr	r2, [r6, #16]
 800993a:	f106 010c 	add.w	r1, r6, #12
 800993e:	3202      	adds	r2, #2
 8009940:	0092      	lsls	r2, r2, #2
 8009942:	300c      	adds	r0, #12
 8009944:	f7fe faf2 	bl	8007f2c <memcpy>
 8009948:	2201      	movs	r2, #1
 800994a:	4639      	mov	r1, r7
 800994c:	4628      	mov	r0, r5
 800994e:	f000 fd3d 	bl	800a3cc <__lshift>
 8009952:	46b0      	mov	r8, r6
 8009954:	4606      	mov	r6, r0
 8009956:	9b03      	ldr	r3, [sp, #12]
 8009958:	3301      	adds	r3, #1
 800995a:	9308      	str	r3, [sp, #32]
 800995c:	9b03      	ldr	r3, [sp, #12]
 800995e:	444b      	add	r3, r9
 8009960:	930a      	str	r3, [sp, #40]	; 0x28
 8009962:	9b04      	ldr	r3, [sp, #16]
 8009964:	f003 0301 	and.w	r3, r3, #1
 8009968:	9309      	str	r3, [sp, #36]	; 0x24
 800996a:	9b08      	ldr	r3, [sp, #32]
 800996c:	4621      	mov	r1, r4
 800996e:	3b01      	subs	r3, #1
 8009970:	4658      	mov	r0, fp
 8009972:	9304      	str	r3, [sp, #16]
 8009974:	f7ff fa66 	bl	8008e44 <quorem>
 8009978:	4603      	mov	r3, r0
 800997a:	4641      	mov	r1, r8
 800997c:	3330      	adds	r3, #48	; 0x30
 800997e:	9006      	str	r0, [sp, #24]
 8009980:	4658      	mov	r0, fp
 8009982:	930b      	str	r3, [sp, #44]	; 0x2c
 8009984:	f000 fd92 	bl	800a4ac <__mcmp>
 8009988:	4632      	mov	r2, r6
 800998a:	4681      	mov	r9, r0
 800998c:	4621      	mov	r1, r4
 800998e:	4628      	mov	r0, r5
 8009990:	f000 fda8 	bl	800a4e4 <__mdiff>
 8009994:	68c2      	ldr	r2, [r0, #12]
 8009996:	4607      	mov	r7, r0
 8009998:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800999a:	bb02      	cbnz	r2, 80099de <_dtoa_r+0xa7e>
 800999c:	4601      	mov	r1, r0
 800999e:	4658      	mov	r0, fp
 80099a0:	f000 fd84 	bl	800a4ac <__mcmp>
 80099a4:	4602      	mov	r2, r0
 80099a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099a8:	4639      	mov	r1, r7
 80099aa:	4628      	mov	r0, r5
 80099ac:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80099b0:	f000 fb3e 	bl	800a030 <_Bfree>
 80099b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80099b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80099b8:	9f08      	ldr	r7, [sp, #32]
 80099ba:	ea43 0102 	orr.w	r1, r3, r2
 80099be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80099c0:	430b      	orrs	r3, r1
 80099c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099c4:	d10d      	bne.n	80099e2 <_dtoa_r+0xa82>
 80099c6:	2b39      	cmp	r3, #57	; 0x39
 80099c8:	d029      	beq.n	8009a1e <_dtoa_r+0xabe>
 80099ca:	f1b9 0f00 	cmp.w	r9, #0
 80099ce:	dd01      	ble.n	80099d4 <_dtoa_r+0xa74>
 80099d0:	9b06      	ldr	r3, [sp, #24]
 80099d2:	3331      	adds	r3, #49	; 0x31
 80099d4:	9a04      	ldr	r2, [sp, #16]
 80099d6:	7013      	strb	r3, [r2, #0]
 80099d8:	e776      	b.n	80098c8 <_dtoa_r+0x968>
 80099da:	4630      	mov	r0, r6
 80099dc:	e7b9      	b.n	8009952 <_dtoa_r+0x9f2>
 80099de:	2201      	movs	r2, #1
 80099e0:	e7e2      	b.n	80099a8 <_dtoa_r+0xa48>
 80099e2:	f1b9 0f00 	cmp.w	r9, #0
 80099e6:	db06      	blt.n	80099f6 <_dtoa_r+0xa96>
 80099e8:	9922      	ldr	r1, [sp, #136]	; 0x88
 80099ea:	ea41 0909 	orr.w	r9, r1, r9
 80099ee:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099f0:	ea59 0101 	orrs.w	r1, r9, r1
 80099f4:	d120      	bne.n	8009a38 <_dtoa_r+0xad8>
 80099f6:	2a00      	cmp	r2, #0
 80099f8:	ddec      	ble.n	80099d4 <_dtoa_r+0xa74>
 80099fa:	4659      	mov	r1, fp
 80099fc:	2201      	movs	r2, #1
 80099fe:	4628      	mov	r0, r5
 8009a00:	9308      	str	r3, [sp, #32]
 8009a02:	f000 fce3 	bl	800a3cc <__lshift>
 8009a06:	4621      	mov	r1, r4
 8009a08:	4683      	mov	fp, r0
 8009a0a:	f000 fd4f 	bl	800a4ac <__mcmp>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	9b08      	ldr	r3, [sp, #32]
 8009a12:	dc02      	bgt.n	8009a1a <_dtoa_r+0xaba>
 8009a14:	d1de      	bne.n	80099d4 <_dtoa_r+0xa74>
 8009a16:	07da      	lsls	r2, r3, #31
 8009a18:	d5dc      	bpl.n	80099d4 <_dtoa_r+0xa74>
 8009a1a:	2b39      	cmp	r3, #57	; 0x39
 8009a1c:	d1d8      	bne.n	80099d0 <_dtoa_r+0xa70>
 8009a1e:	2339      	movs	r3, #57	; 0x39
 8009a20:	9a04      	ldr	r2, [sp, #16]
 8009a22:	7013      	strb	r3, [r2, #0]
 8009a24:	463b      	mov	r3, r7
 8009a26:	461f      	mov	r7, r3
 8009a28:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8009a2c:	3b01      	subs	r3, #1
 8009a2e:	2a39      	cmp	r2, #57	; 0x39
 8009a30:	d050      	beq.n	8009ad4 <_dtoa_r+0xb74>
 8009a32:	3201      	adds	r2, #1
 8009a34:	701a      	strb	r2, [r3, #0]
 8009a36:	e747      	b.n	80098c8 <_dtoa_r+0x968>
 8009a38:	2a00      	cmp	r2, #0
 8009a3a:	dd03      	ble.n	8009a44 <_dtoa_r+0xae4>
 8009a3c:	2b39      	cmp	r3, #57	; 0x39
 8009a3e:	d0ee      	beq.n	8009a1e <_dtoa_r+0xabe>
 8009a40:	3301      	adds	r3, #1
 8009a42:	e7c7      	b.n	80099d4 <_dtoa_r+0xa74>
 8009a44:	9a08      	ldr	r2, [sp, #32]
 8009a46:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009a48:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009a4c:	428a      	cmp	r2, r1
 8009a4e:	d02a      	beq.n	8009aa6 <_dtoa_r+0xb46>
 8009a50:	4659      	mov	r1, fp
 8009a52:	2300      	movs	r3, #0
 8009a54:	220a      	movs	r2, #10
 8009a56:	4628      	mov	r0, r5
 8009a58:	f000 fb0c 	bl	800a074 <__multadd>
 8009a5c:	45b0      	cmp	r8, r6
 8009a5e:	4683      	mov	fp, r0
 8009a60:	f04f 0300 	mov.w	r3, #0
 8009a64:	f04f 020a 	mov.w	r2, #10
 8009a68:	4641      	mov	r1, r8
 8009a6a:	4628      	mov	r0, r5
 8009a6c:	d107      	bne.n	8009a7e <_dtoa_r+0xb1e>
 8009a6e:	f000 fb01 	bl	800a074 <__multadd>
 8009a72:	4680      	mov	r8, r0
 8009a74:	4606      	mov	r6, r0
 8009a76:	9b08      	ldr	r3, [sp, #32]
 8009a78:	3301      	adds	r3, #1
 8009a7a:	9308      	str	r3, [sp, #32]
 8009a7c:	e775      	b.n	800996a <_dtoa_r+0xa0a>
 8009a7e:	f000 faf9 	bl	800a074 <__multadd>
 8009a82:	4631      	mov	r1, r6
 8009a84:	4680      	mov	r8, r0
 8009a86:	2300      	movs	r3, #0
 8009a88:	220a      	movs	r2, #10
 8009a8a:	4628      	mov	r0, r5
 8009a8c:	f000 faf2 	bl	800a074 <__multadd>
 8009a90:	4606      	mov	r6, r0
 8009a92:	e7f0      	b.n	8009a76 <_dtoa_r+0xb16>
 8009a94:	f1b9 0f00 	cmp.w	r9, #0
 8009a98:	bfcc      	ite	gt
 8009a9a:	464f      	movgt	r7, r9
 8009a9c:	2701      	movle	r7, #1
 8009a9e:	f04f 0800 	mov.w	r8, #0
 8009aa2:	9a03      	ldr	r2, [sp, #12]
 8009aa4:	4417      	add	r7, r2
 8009aa6:	4659      	mov	r1, fp
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	4628      	mov	r0, r5
 8009aac:	9308      	str	r3, [sp, #32]
 8009aae:	f000 fc8d 	bl	800a3cc <__lshift>
 8009ab2:	4621      	mov	r1, r4
 8009ab4:	4683      	mov	fp, r0
 8009ab6:	f000 fcf9 	bl	800a4ac <__mcmp>
 8009aba:	2800      	cmp	r0, #0
 8009abc:	dcb2      	bgt.n	8009a24 <_dtoa_r+0xac4>
 8009abe:	d102      	bne.n	8009ac6 <_dtoa_r+0xb66>
 8009ac0:	9b08      	ldr	r3, [sp, #32]
 8009ac2:	07db      	lsls	r3, r3, #31
 8009ac4:	d4ae      	bmi.n	8009a24 <_dtoa_r+0xac4>
 8009ac6:	463b      	mov	r3, r7
 8009ac8:	461f      	mov	r7, r3
 8009aca:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009ace:	2a30      	cmp	r2, #48	; 0x30
 8009ad0:	d0fa      	beq.n	8009ac8 <_dtoa_r+0xb68>
 8009ad2:	e6f9      	b.n	80098c8 <_dtoa_r+0x968>
 8009ad4:	9a03      	ldr	r2, [sp, #12]
 8009ad6:	429a      	cmp	r2, r3
 8009ad8:	d1a5      	bne.n	8009a26 <_dtoa_r+0xac6>
 8009ada:	2331      	movs	r3, #49	; 0x31
 8009adc:	f10a 0a01 	add.w	sl, sl, #1
 8009ae0:	e779      	b.n	80099d6 <_dtoa_r+0xa76>
 8009ae2:	4b14      	ldr	r3, [pc, #80]	; (8009b34 <_dtoa_r+0xbd4>)
 8009ae4:	f7ff baa8 	b.w	8009038 <_dtoa_r+0xd8>
 8009ae8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	f47f aa81 	bne.w	8008ff2 <_dtoa_r+0x92>
 8009af0:	4b11      	ldr	r3, [pc, #68]	; (8009b38 <_dtoa_r+0xbd8>)
 8009af2:	f7ff baa1 	b.w	8009038 <_dtoa_r+0xd8>
 8009af6:	f1b9 0f00 	cmp.w	r9, #0
 8009afa:	dc03      	bgt.n	8009b04 <_dtoa_r+0xba4>
 8009afc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009afe:	2b02      	cmp	r3, #2
 8009b00:	f73f aecb 	bgt.w	800989a <_dtoa_r+0x93a>
 8009b04:	9f03      	ldr	r7, [sp, #12]
 8009b06:	4621      	mov	r1, r4
 8009b08:	4658      	mov	r0, fp
 8009b0a:	f7ff f99b 	bl	8008e44 <quorem>
 8009b0e:	9a03      	ldr	r2, [sp, #12]
 8009b10:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8009b14:	f807 3b01 	strb.w	r3, [r7], #1
 8009b18:	1aba      	subs	r2, r7, r2
 8009b1a:	4591      	cmp	r9, r2
 8009b1c:	ddba      	ble.n	8009a94 <_dtoa_r+0xb34>
 8009b1e:	4659      	mov	r1, fp
 8009b20:	2300      	movs	r3, #0
 8009b22:	220a      	movs	r2, #10
 8009b24:	4628      	mov	r0, r5
 8009b26:	f000 faa5 	bl	800a074 <__multadd>
 8009b2a:	4683      	mov	fp, r0
 8009b2c:	e7eb      	b.n	8009b06 <_dtoa_r+0xba6>
 8009b2e:	bf00      	nop
 8009b30:	0800f78c 	.word	0x0800f78c
 8009b34:	0800f5e8 	.word	0x0800f5e8
 8009b38:	0800f70d 	.word	0x0800f70d

08009b3c <__sflush_r>:
 8009b3c:	898a      	ldrh	r2, [r1, #12]
 8009b3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b40:	4605      	mov	r5, r0
 8009b42:	0710      	lsls	r0, r2, #28
 8009b44:	460c      	mov	r4, r1
 8009b46:	d457      	bmi.n	8009bf8 <__sflush_r+0xbc>
 8009b48:	684b      	ldr	r3, [r1, #4]
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	dc04      	bgt.n	8009b58 <__sflush_r+0x1c>
 8009b4e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	dc01      	bgt.n	8009b58 <__sflush_r+0x1c>
 8009b54:	2000      	movs	r0, #0
 8009b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b5a:	2e00      	cmp	r6, #0
 8009b5c:	d0fa      	beq.n	8009b54 <__sflush_r+0x18>
 8009b5e:	2300      	movs	r3, #0
 8009b60:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009b64:	682f      	ldr	r7, [r5, #0]
 8009b66:	602b      	str	r3, [r5, #0]
 8009b68:	d032      	beq.n	8009bd0 <__sflush_r+0x94>
 8009b6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b6c:	89a3      	ldrh	r3, [r4, #12]
 8009b6e:	075a      	lsls	r2, r3, #29
 8009b70:	d505      	bpl.n	8009b7e <__sflush_r+0x42>
 8009b72:	6863      	ldr	r3, [r4, #4]
 8009b74:	1ac0      	subs	r0, r0, r3
 8009b76:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b78:	b10b      	cbz	r3, 8009b7e <__sflush_r+0x42>
 8009b7a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b7c:	1ac0      	subs	r0, r0, r3
 8009b7e:	2300      	movs	r3, #0
 8009b80:	4602      	mov	r2, r0
 8009b82:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b84:	4628      	mov	r0, r5
 8009b86:	6a21      	ldr	r1, [r4, #32]
 8009b88:	47b0      	blx	r6
 8009b8a:	1c43      	adds	r3, r0, #1
 8009b8c:	89a3      	ldrh	r3, [r4, #12]
 8009b8e:	d106      	bne.n	8009b9e <__sflush_r+0x62>
 8009b90:	6829      	ldr	r1, [r5, #0]
 8009b92:	291d      	cmp	r1, #29
 8009b94:	d82c      	bhi.n	8009bf0 <__sflush_r+0xb4>
 8009b96:	4a29      	ldr	r2, [pc, #164]	; (8009c3c <__sflush_r+0x100>)
 8009b98:	40ca      	lsrs	r2, r1
 8009b9a:	07d6      	lsls	r6, r2, #31
 8009b9c:	d528      	bpl.n	8009bf0 <__sflush_r+0xb4>
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	6062      	str	r2, [r4, #4]
 8009ba2:	6922      	ldr	r2, [r4, #16]
 8009ba4:	04d9      	lsls	r1, r3, #19
 8009ba6:	6022      	str	r2, [r4, #0]
 8009ba8:	d504      	bpl.n	8009bb4 <__sflush_r+0x78>
 8009baa:	1c42      	adds	r2, r0, #1
 8009bac:	d101      	bne.n	8009bb2 <__sflush_r+0x76>
 8009bae:	682b      	ldr	r3, [r5, #0]
 8009bb0:	b903      	cbnz	r3, 8009bb4 <__sflush_r+0x78>
 8009bb2:	6560      	str	r0, [r4, #84]	; 0x54
 8009bb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009bb6:	602f      	str	r7, [r5, #0]
 8009bb8:	2900      	cmp	r1, #0
 8009bba:	d0cb      	beq.n	8009b54 <__sflush_r+0x18>
 8009bbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009bc0:	4299      	cmp	r1, r3
 8009bc2:	d002      	beq.n	8009bca <__sflush_r+0x8e>
 8009bc4:	4628      	mov	r0, r5
 8009bc6:	f7fe f9c7 	bl	8007f58 <_free_r>
 8009bca:	2000      	movs	r0, #0
 8009bcc:	6360      	str	r0, [r4, #52]	; 0x34
 8009bce:	e7c2      	b.n	8009b56 <__sflush_r+0x1a>
 8009bd0:	6a21      	ldr	r1, [r4, #32]
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	4628      	mov	r0, r5
 8009bd6:	47b0      	blx	r6
 8009bd8:	1c41      	adds	r1, r0, #1
 8009bda:	d1c7      	bne.n	8009b6c <__sflush_r+0x30>
 8009bdc:	682b      	ldr	r3, [r5, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d0c4      	beq.n	8009b6c <__sflush_r+0x30>
 8009be2:	2b1d      	cmp	r3, #29
 8009be4:	d001      	beq.n	8009bea <__sflush_r+0xae>
 8009be6:	2b16      	cmp	r3, #22
 8009be8:	d101      	bne.n	8009bee <__sflush_r+0xb2>
 8009bea:	602f      	str	r7, [r5, #0]
 8009bec:	e7b2      	b.n	8009b54 <__sflush_r+0x18>
 8009bee:	89a3      	ldrh	r3, [r4, #12]
 8009bf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bf4:	81a3      	strh	r3, [r4, #12]
 8009bf6:	e7ae      	b.n	8009b56 <__sflush_r+0x1a>
 8009bf8:	690f      	ldr	r7, [r1, #16]
 8009bfa:	2f00      	cmp	r7, #0
 8009bfc:	d0aa      	beq.n	8009b54 <__sflush_r+0x18>
 8009bfe:	0793      	lsls	r3, r2, #30
 8009c00:	bf18      	it	ne
 8009c02:	2300      	movne	r3, #0
 8009c04:	680e      	ldr	r6, [r1, #0]
 8009c06:	bf08      	it	eq
 8009c08:	694b      	ldreq	r3, [r1, #20]
 8009c0a:	1bf6      	subs	r6, r6, r7
 8009c0c:	600f      	str	r7, [r1, #0]
 8009c0e:	608b      	str	r3, [r1, #8]
 8009c10:	2e00      	cmp	r6, #0
 8009c12:	dd9f      	ble.n	8009b54 <__sflush_r+0x18>
 8009c14:	4633      	mov	r3, r6
 8009c16:	463a      	mov	r2, r7
 8009c18:	4628      	mov	r0, r5
 8009c1a:	6a21      	ldr	r1, [r4, #32]
 8009c1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009c20:	47e0      	blx	ip
 8009c22:	2800      	cmp	r0, #0
 8009c24:	dc06      	bgt.n	8009c34 <__sflush_r+0xf8>
 8009c26:	89a3      	ldrh	r3, [r4, #12]
 8009c28:	f04f 30ff 	mov.w	r0, #4294967295
 8009c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c30:	81a3      	strh	r3, [r4, #12]
 8009c32:	e790      	b.n	8009b56 <__sflush_r+0x1a>
 8009c34:	4407      	add	r7, r0
 8009c36:	1a36      	subs	r6, r6, r0
 8009c38:	e7ea      	b.n	8009c10 <__sflush_r+0xd4>
 8009c3a:	bf00      	nop
 8009c3c:	20400001 	.word	0x20400001

08009c40 <_fflush_r>:
 8009c40:	b538      	push	{r3, r4, r5, lr}
 8009c42:	690b      	ldr	r3, [r1, #16]
 8009c44:	4605      	mov	r5, r0
 8009c46:	460c      	mov	r4, r1
 8009c48:	b913      	cbnz	r3, 8009c50 <_fflush_r+0x10>
 8009c4a:	2500      	movs	r5, #0
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	bd38      	pop	{r3, r4, r5, pc}
 8009c50:	b118      	cbz	r0, 8009c5a <_fflush_r+0x1a>
 8009c52:	6983      	ldr	r3, [r0, #24]
 8009c54:	b90b      	cbnz	r3, 8009c5a <_fflush_r+0x1a>
 8009c56:	f000 f887 	bl	8009d68 <__sinit>
 8009c5a:	4b14      	ldr	r3, [pc, #80]	; (8009cac <_fflush_r+0x6c>)
 8009c5c:	429c      	cmp	r4, r3
 8009c5e:	d11b      	bne.n	8009c98 <_fflush_r+0x58>
 8009c60:	686c      	ldr	r4, [r5, #4]
 8009c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d0ef      	beq.n	8009c4a <_fflush_r+0xa>
 8009c6a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c6c:	07d0      	lsls	r0, r2, #31
 8009c6e:	d404      	bmi.n	8009c7a <_fflush_r+0x3a>
 8009c70:	0599      	lsls	r1, r3, #22
 8009c72:	d402      	bmi.n	8009c7a <_fflush_r+0x3a>
 8009c74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c76:	f000 f91a 	bl	8009eae <__retarget_lock_acquire_recursive>
 8009c7a:	4628      	mov	r0, r5
 8009c7c:	4621      	mov	r1, r4
 8009c7e:	f7ff ff5d 	bl	8009b3c <__sflush_r>
 8009c82:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c84:	4605      	mov	r5, r0
 8009c86:	07da      	lsls	r2, r3, #31
 8009c88:	d4e0      	bmi.n	8009c4c <_fflush_r+0xc>
 8009c8a:	89a3      	ldrh	r3, [r4, #12]
 8009c8c:	059b      	lsls	r3, r3, #22
 8009c8e:	d4dd      	bmi.n	8009c4c <_fflush_r+0xc>
 8009c90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c92:	f000 f90d 	bl	8009eb0 <__retarget_lock_release_recursive>
 8009c96:	e7d9      	b.n	8009c4c <_fflush_r+0xc>
 8009c98:	4b05      	ldr	r3, [pc, #20]	; (8009cb0 <_fflush_r+0x70>)
 8009c9a:	429c      	cmp	r4, r3
 8009c9c:	d101      	bne.n	8009ca2 <_fflush_r+0x62>
 8009c9e:	68ac      	ldr	r4, [r5, #8]
 8009ca0:	e7df      	b.n	8009c62 <_fflush_r+0x22>
 8009ca2:	4b04      	ldr	r3, [pc, #16]	; (8009cb4 <_fflush_r+0x74>)
 8009ca4:	429c      	cmp	r4, r3
 8009ca6:	bf08      	it	eq
 8009ca8:	68ec      	ldreq	r4, [r5, #12]
 8009caa:	e7da      	b.n	8009c62 <_fflush_r+0x22>
 8009cac:	0800f7c0 	.word	0x0800f7c0
 8009cb0:	0800f7e0 	.word	0x0800f7e0
 8009cb4:	0800f7a0 	.word	0x0800f7a0

08009cb8 <std>:
 8009cb8:	2300      	movs	r3, #0
 8009cba:	b510      	push	{r4, lr}
 8009cbc:	4604      	mov	r4, r0
 8009cbe:	e9c0 3300 	strd	r3, r3, [r0]
 8009cc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009cc6:	6083      	str	r3, [r0, #8]
 8009cc8:	8181      	strh	r1, [r0, #12]
 8009cca:	6643      	str	r3, [r0, #100]	; 0x64
 8009ccc:	81c2      	strh	r2, [r0, #14]
 8009cce:	6183      	str	r3, [r0, #24]
 8009cd0:	4619      	mov	r1, r3
 8009cd2:	2208      	movs	r2, #8
 8009cd4:	305c      	adds	r0, #92	; 0x5c
 8009cd6:	f7fe f937 	bl	8007f48 <memset>
 8009cda:	4b05      	ldr	r3, [pc, #20]	; (8009cf0 <std+0x38>)
 8009cdc:	6224      	str	r4, [r4, #32]
 8009cde:	6263      	str	r3, [r4, #36]	; 0x24
 8009ce0:	4b04      	ldr	r3, [pc, #16]	; (8009cf4 <std+0x3c>)
 8009ce2:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ce4:	4b04      	ldr	r3, [pc, #16]	; (8009cf8 <std+0x40>)
 8009ce6:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ce8:	4b04      	ldr	r3, [pc, #16]	; (8009cfc <std+0x44>)
 8009cea:	6323      	str	r3, [r4, #48]	; 0x30
 8009cec:	bd10      	pop	{r4, pc}
 8009cee:	bf00      	nop
 8009cf0:	0800ac45 	.word	0x0800ac45
 8009cf4:	0800ac67 	.word	0x0800ac67
 8009cf8:	0800ac9f 	.word	0x0800ac9f
 8009cfc:	0800acc3 	.word	0x0800acc3

08009d00 <_cleanup_r>:
 8009d00:	4901      	ldr	r1, [pc, #4]	; (8009d08 <_cleanup_r+0x8>)
 8009d02:	f000 b8af 	b.w	8009e64 <_fwalk_reent>
 8009d06:	bf00      	nop
 8009d08:	08009c41 	.word	0x08009c41

08009d0c <__sfmoreglue>:
 8009d0c:	2268      	movs	r2, #104	; 0x68
 8009d0e:	b570      	push	{r4, r5, r6, lr}
 8009d10:	1e4d      	subs	r5, r1, #1
 8009d12:	4355      	muls	r5, r2
 8009d14:	460e      	mov	r6, r1
 8009d16:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009d1a:	f7fe f985 	bl	8008028 <_malloc_r>
 8009d1e:	4604      	mov	r4, r0
 8009d20:	b140      	cbz	r0, 8009d34 <__sfmoreglue+0x28>
 8009d22:	2100      	movs	r1, #0
 8009d24:	e9c0 1600 	strd	r1, r6, [r0]
 8009d28:	300c      	adds	r0, #12
 8009d2a:	60a0      	str	r0, [r4, #8]
 8009d2c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009d30:	f7fe f90a 	bl	8007f48 <memset>
 8009d34:	4620      	mov	r0, r4
 8009d36:	bd70      	pop	{r4, r5, r6, pc}

08009d38 <__sfp_lock_acquire>:
 8009d38:	4801      	ldr	r0, [pc, #4]	; (8009d40 <__sfp_lock_acquire+0x8>)
 8009d3a:	f000 b8b8 	b.w	8009eae <__retarget_lock_acquire_recursive>
 8009d3e:	bf00      	nop
 8009d40:	200004b9 	.word	0x200004b9

08009d44 <__sfp_lock_release>:
 8009d44:	4801      	ldr	r0, [pc, #4]	; (8009d4c <__sfp_lock_release+0x8>)
 8009d46:	f000 b8b3 	b.w	8009eb0 <__retarget_lock_release_recursive>
 8009d4a:	bf00      	nop
 8009d4c:	200004b9 	.word	0x200004b9

08009d50 <__sinit_lock_acquire>:
 8009d50:	4801      	ldr	r0, [pc, #4]	; (8009d58 <__sinit_lock_acquire+0x8>)
 8009d52:	f000 b8ac 	b.w	8009eae <__retarget_lock_acquire_recursive>
 8009d56:	bf00      	nop
 8009d58:	200004ba 	.word	0x200004ba

08009d5c <__sinit_lock_release>:
 8009d5c:	4801      	ldr	r0, [pc, #4]	; (8009d64 <__sinit_lock_release+0x8>)
 8009d5e:	f000 b8a7 	b.w	8009eb0 <__retarget_lock_release_recursive>
 8009d62:	bf00      	nop
 8009d64:	200004ba 	.word	0x200004ba

08009d68 <__sinit>:
 8009d68:	b510      	push	{r4, lr}
 8009d6a:	4604      	mov	r4, r0
 8009d6c:	f7ff fff0 	bl	8009d50 <__sinit_lock_acquire>
 8009d70:	69a3      	ldr	r3, [r4, #24]
 8009d72:	b11b      	cbz	r3, 8009d7c <__sinit+0x14>
 8009d74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d78:	f7ff bff0 	b.w	8009d5c <__sinit_lock_release>
 8009d7c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009d80:	6523      	str	r3, [r4, #80]	; 0x50
 8009d82:	4b13      	ldr	r3, [pc, #76]	; (8009dd0 <__sinit+0x68>)
 8009d84:	4a13      	ldr	r2, [pc, #76]	; (8009dd4 <__sinit+0x6c>)
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	62a2      	str	r2, [r4, #40]	; 0x28
 8009d8a:	42a3      	cmp	r3, r4
 8009d8c:	bf08      	it	eq
 8009d8e:	2301      	moveq	r3, #1
 8009d90:	4620      	mov	r0, r4
 8009d92:	bf08      	it	eq
 8009d94:	61a3      	streq	r3, [r4, #24]
 8009d96:	f000 f81f 	bl	8009dd8 <__sfp>
 8009d9a:	6060      	str	r0, [r4, #4]
 8009d9c:	4620      	mov	r0, r4
 8009d9e:	f000 f81b 	bl	8009dd8 <__sfp>
 8009da2:	60a0      	str	r0, [r4, #8]
 8009da4:	4620      	mov	r0, r4
 8009da6:	f000 f817 	bl	8009dd8 <__sfp>
 8009daa:	2200      	movs	r2, #0
 8009dac:	2104      	movs	r1, #4
 8009dae:	60e0      	str	r0, [r4, #12]
 8009db0:	6860      	ldr	r0, [r4, #4]
 8009db2:	f7ff ff81 	bl	8009cb8 <std>
 8009db6:	2201      	movs	r2, #1
 8009db8:	2109      	movs	r1, #9
 8009dba:	68a0      	ldr	r0, [r4, #8]
 8009dbc:	f7ff ff7c 	bl	8009cb8 <std>
 8009dc0:	2202      	movs	r2, #2
 8009dc2:	2112      	movs	r1, #18
 8009dc4:	68e0      	ldr	r0, [r4, #12]
 8009dc6:	f7ff ff77 	bl	8009cb8 <std>
 8009dca:	2301      	movs	r3, #1
 8009dcc:	61a3      	str	r3, [r4, #24]
 8009dce:	e7d1      	b.n	8009d74 <__sinit+0xc>
 8009dd0:	0800f5d4 	.word	0x0800f5d4
 8009dd4:	08009d01 	.word	0x08009d01

08009dd8 <__sfp>:
 8009dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dda:	4607      	mov	r7, r0
 8009ddc:	f7ff ffac 	bl	8009d38 <__sfp_lock_acquire>
 8009de0:	4b1e      	ldr	r3, [pc, #120]	; (8009e5c <__sfp+0x84>)
 8009de2:	681e      	ldr	r6, [r3, #0]
 8009de4:	69b3      	ldr	r3, [r6, #24]
 8009de6:	b913      	cbnz	r3, 8009dee <__sfp+0x16>
 8009de8:	4630      	mov	r0, r6
 8009dea:	f7ff ffbd 	bl	8009d68 <__sinit>
 8009dee:	3648      	adds	r6, #72	; 0x48
 8009df0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009df4:	3b01      	subs	r3, #1
 8009df6:	d503      	bpl.n	8009e00 <__sfp+0x28>
 8009df8:	6833      	ldr	r3, [r6, #0]
 8009dfa:	b30b      	cbz	r3, 8009e40 <__sfp+0x68>
 8009dfc:	6836      	ldr	r6, [r6, #0]
 8009dfe:	e7f7      	b.n	8009df0 <__sfp+0x18>
 8009e00:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009e04:	b9d5      	cbnz	r5, 8009e3c <__sfp+0x64>
 8009e06:	4b16      	ldr	r3, [pc, #88]	; (8009e60 <__sfp+0x88>)
 8009e08:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009e0c:	60e3      	str	r3, [r4, #12]
 8009e0e:	6665      	str	r5, [r4, #100]	; 0x64
 8009e10:	f000 f84c 	bl	8009eac <__retarget_lock_init_recursive>
 8009e14:	f7ff ff96 	bl	8009d44 <__sfp_lock_release>
 8009e18:	2208      	movs	r2, #8
 8009e1a:	4629      	mov	r1, r5
 8009e1c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009e20:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009e24:	6025      	str	r5, [r4, #0]
 8009e26:	61a5      	str	r5, [r4, #24]
 8009e28:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009e2c:	f7fe f88c 	bl	8007f48 <memset>
 8009e30:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009e34:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009e38:	4620      	mov	r0, r4
 8009e3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e3c:	3468      	adds	r4, #104	; 0x68
 8009e3e:	e7d9      	b.n	8009df4 <__sfp+0x1c>
 8009e40:	2104      	movs	r1, #4
 8009e42:	4638      	mov	r0, r7
 8009e44:	f7ff ff62 	bl	8009d0c <__sfmoreglue>
 8009e48:	4604      	mov	r4, r0
 8009e4a:	6030      	str	r0, [r6, #0]
 8009e4c:	2800      	cmp	r0, #0
 8009e4e:	d1d5      	bne.n	8009dfc <__sfp+0x24>
 8009e50:	f7ff ff78 	bl	8009d44 <__sfp_lock_release>
 8009e54:	230c      	movs	r3, #12
 8009e56:	603b      	str	r3, [r7, #0]
 8009e58:	e7ee      	b.n	8009e38 <__sfp+0x60>
 8009e5a:	bf00      	nop
 8009e5c:	0800f5d4 	.word	0x0800f5d4
 8009e60:	ffff0001 	.word	0xffff0001

08009e64 <_fwalk_reent>:
 8009e64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e68:	4606      	mov	r6, r0
 8009e6a:	4688      	mov	r8, r1
 8009e6c:	2700      	movs	r7, #0
 8009e6e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e72:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e76:	f1b9 0901 	subs.w	r9, r9, #1
 8009e7a:	d505      	bpl.n	8009e88 <_fwalk_reent+0x24>
 8009e7c:	6824      	ldr	r4, [r4, #0]
 8009e7e:	2c00      	cmp	r4, #0
 8009e80:	d1f7      	bne.n	8009e72 <_fwalk_reent+0xe>
 8009e82:	4638      	mov	r0, r7
 8009e84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e88:	89ab      	ldrh	r3, [r5, #12]
 8009e8a:	2b01      	cmp	r3, #1
 8009e8c:	d907      	bls.n	8009e9e <_fwalk_reent+0x3a>
 8009e8e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e92:	3301      	adds	r3, #1
 8009e94:	d003      	beq.n	8009e9e <_fwalk_reent+0x3a>
 8009e96:	4629      	mov	r1, r5
 8009e98:	4630      	mov	r0, r6
 8009e9a:	47c0      	blx	r8
 8009e9c:	4307      	orrs	r7, r0
 8009e9e:	3568      	adds	r5, #104	; 0x68
 8009ea0:	e7e9      	b.n	8009e76 <_fwalk_reent+0x12>
	...

08009ea4 <_localeconv_r>:
 8009ea4:	4800      	ldr	r0, [pc, #0]	; (8009ea8 <_localeconv_r+0x4>)
 8009ea6:	4770      	bx	lr
 8009ea8:	2000016c 	.word	0x2000016c

08009eac <__retarget_lock_init_recursive>:
 8009eac:	4770      	bx	lr

08009eae <__retarget_lock_acquire_recursive>:
 8009eae:	4770      	bx	lr

08009eb0 <__retarget_lock_release_recursive>:
 8009eb0:	4770      	bx	lr

08009eb2 <__swhatbuf_r>:
 8009eb2:	b570      	push	{r4, r5, r6, lr}
 8009eb4:	460e      	mov	r6, r1
 8009eb6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eba:	4614      	mov	r4, r2
 8009ebc:	2900      	cmp	r1, #0
 8009ebe:	461d      	mov	r5, r3
 8009ec0:	b096      	sub	sp, #88	; 0x58
 8009ec2:	da08      	bge.n	8009ed6 <__swhatbuf_r+0x24>
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009eca:	602a      	str	r2, [r5, #0]
 8009ecc:	061a      	lsls	r2, r3, #24
 8009ece:	d410      	bmi.n	8009ef2 <__swhatbuf_r+0x40>
 8009ed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ed4:	e00e      	b.n	8009ef4 <__swhatbuf_r+0x42>
 8009ed6:	466a      	mov	r2, sp
 8009ed8:	f000 ff4a 	bl	800ad70 <_fstat_r>
 8009edc:	2800      	cmp	r0, #0
 8009ede:	dbf1      	blt.n	8009ec4 <__swhatbuf_r+0x12>
 8009ee0:	9a01      	ldr	r2, [sp, #4]
 8009ee2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009ee6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009eea:	425a      	negs	r2, r3
 8009eec:	415a      	adcs	r2, r3
 8009eee:	602a      	str	r2, [r5, #0]
 8009ef0:	e7ee      	b.n	8009ed0 <__swhatbuf_r+0x1e>
 8009ef2:	2340      	movs	r3, #64	; 0x40
 8009ef4:	2000      	movs	r0, #0
 8009ef6:	6023      	str	r3, [r4, #0]
 8009ef8:	b016      	add	sp, #88	; 0x58
 8009efa:	bd70      	pop	{r4, r5, r6, pc}

08009efc <__smakebuf_r>:
 8009efc:	898b      	ldrh	r3, [r1, #12]
 8009efe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f00:	079d      	lsls	r5, r3, #30
 8009f02:	4606      	mov	r6, r0
 8009f04:	460c      	mov	r4, r1
 8009f06:	d507      	bpl.n	8009f18 <__smakebuf_r+0x1c>
 8009f08:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f0c:	6023      	str	r3, [r4, #0]
 8009f0e:	6123      	str	r3, [r4, #16]
 8009f10:	2301      	movs	r3, #1
 8009f12:	6163      	str	r3, [r4, #20]
 8009f14:	b002      	add	sp, #8
 8009f16:	bd70      	pop	{r4, r5, r6, pc}
 8009f18:	466a      	mov	r2, sp
 8009f1a:	ab01      	add	r3, sp, #4
 8009f1c:	f7ff ffc9 	bl	8009eb2 <__swhatbuf_r>
 8009f20:	9900      	ldr	r1, [sp, #0]
 8009f22:	4605      	mov	r5, r0
 8009f24:	4630      	mov	r0, r6
 8009f26:	f7fe f87f 	bl	8008028 <_malloc_r>
 8009f2a:	b948      	cbnz	r0, 8009f40 <__smakebuf_r+0x44>
 8009f2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f30:	059a      	lsls	r2, r3, #22
 8009f32:	d4ef      	bmi.n	8009f14 <__smakebuf_r+0x18>
 8009f34:	f023 0303 	bic.w	r3, r3, #3
 8009f38:	f043 0302 	orr.w	r3, r3, #2
 8009f3c:	81a3      	strh	r3, [r4, #12]
 8009f3e:	e7e3      	b.n	8009f08 <__smakebuf_r+0xc>
 8009f40:	4b0d      	ldr	r3, [pc, #52]	; (8009f78 <__smakebuf_r+0x7c>)
 8009f42:	62b3      	str	r3, [r6, #40]	; 0x28
 8009f44:	89a3      	ldrh	r3, [r4, #12]
 8009f46:	6020      	str	r0, [r4, #0]
 8009f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009f4c:	81a3      	strh	r3, [r4, #12]
 8009f4e:	9b00      	ldr	r3, [sp, #0]
 8009f50:	6120      	str	r0, [r4, #16]
 8009f52:	6163      	str	r3, [r4, #20]
 8009f54:	9b01      	ldr	r3, [sp, #4]
 8009f56:	b15b      	cbz	r3, 8009f70 <__smakebuf_r+0x74>
 8009f58:	4630      	mov	r0, r6
 8009f5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009f5e:	f000 ff19 	bl	800ad94 <_isatty_r>
 8009f62:	b128      	cbz	r0, 8009f70 <__smakebuf_r+0x74>
 8009f64:	89a3      	ldrh	r3, [r4, #12]
 8009f66:	f023 0303 	bic.w	r3, r3, #3
 8009f6a:	f043 0301 	orr.w	r3, r3, #1
 8009f6e:	81a3      	strh	r3, [r4, #12]
 8009f70:	89a0      	ldrh	r0, [r4, #12]
 8009f72:	4305      	orrs	r5, r0
 8009f74:	81a5      	strh	r5, [r4, #12]
 8009f76:	e7cd      	b.n	8009f14 <__smakebuf_r+0x18>
 8009f78:	08009d01 	.word	0x08009d01

08009f7c <memchr>:
 8009f7c:	4603      	mov	r3, r0
 8009f7e:	b510      	push	{r4, lr}
 8009f80:	b2c9      	uxtb	r1, r1
 8009f82:	4402      	add	r2, r0
 8009f84:	4293      	cmp	r3, r2
 8009f86:	4618      	mov	r0, r3
 8009f88:	d101      	bne.n	8009f8e <memchr+0x12>
 8009f8a:	2000      	movs	r0, #0
 8009f8c:	e003      	b.n	8009f96 <memchr+0x1a>
 8009f8e:	7804      	ldrb	r4, [r0, #0]
 8009f90:	3301      	adds	r3, #1
 8009f92:	428c      	cmp	r4, r1
 8009f94:	d1f6      	bne.n	8009f84 <memchr+0x8>
 8009f96:	bd10      	pop	{r4, pc}

08009f98 <__malloc_lock>:
 8009f98:	4801      	ldr	r0, [pc, #4]	; (8009fa0 <__malloc_lock+0x8>)
 8009f9a:	f7ff bf88 	b.w	8009eae <__retarget_lock_acquire_recursive>
 8009f9e:	bf00      	nop
 8009fa0:	200004b8 	.word	0x200004b8

08009fa4 <__malloc_unlock>:
 8009fa4:	4801      	ldr	r0, [pc, #4]	; (8009fac <__malloc_unlock+0x8>)
 8009fa6:	f7ff bf83 	b.w	8009eb0 <__retarget_lock_release_recursive>
 8009faa:	bf00      	nop
 8009fac:	200004b8 	.word	0x200004b8

08009fb0 <_Balloc>:
 8009fb0:	b570      	push	{r4, r5, r6, lr}
 8009fb2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009fb4:	4604      	mov	r4, r0
 8009fb6:	460d      	mov	r5, r1
 8009fb8:	b976      	cbnz	r6, 8009fd8 <_Balloc+0x28>
 8009fba:	2010      	movs	r0, #16
 8009fbc:	f7fd ffa6 	bl	8007f0c <malloc>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	6260      	str	r0, [r4, #36]	; 0x24
 8009fc4:	b920      	cbnz	r0, 8009fd0 <_Balloc+0x20>
 8009fc6:	2166      	movs	r1, #102	; 0x66
 8009fc8:	4b17      	ldr	r3, [pc, #92]	; (800a028 <_Balloc+0x78>)
 8009fca:	4818      	ldr	r0, [pc, #96]	; (800a02c <_Balloc+0x7c>)
 8009fcc:	f000 fe90 	bl	800acf0 <__assert_func>
 8009fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fd4:	6006      	str	r6, [r0, #0]
 8009fd6:	60c6      	str	r6, [r0, #12]
 8009fd8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009fda:	68f3      	ldr	r3, [r6, #12]
 8009fdc:	b183      	cbz	r3, 800a000 <_Balloc+0x50>
 8009fde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009fe0:	68db      	ldr	r3, [r3, #12]
 8009fe2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009fe6:	b9b8      	cbnz	r0, 800a018 <_Balloc+0x68>
 8009fe8:	2101      	movs	r1, #1
 8009fea:	fa01 f605 	lsl.w	r6, r1, r5
 8009fee:	1d72      	adds	r2, r6, #5
 8009ff0:	4620      	mov	r0, r4
 8009ff2:	0092      	lsls	r2, r2, #2
 8009ff4:	f000 fb5e 	bl	800a6b4 <_calloc_r>
 8009ff8:	b160      	cbz	r0, 800a014 <_Balloc+0x64>
 8009ffa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ffe:	e00e      	b.n	800a01e <_Balloc+0x6e>
 800a000:	2221      	movs	r2, #33	; 0x21
 800a002:	2104      	movs	r1, #4
 800a004:	4620      	mov	r0, r4
 800a006:	f000 fb55 	bl	800a6b4 <_calloc_r>
 800a00a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a00c:	60f0      	str	r0, [r6, #12]
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d1e4      	bne.n	8009fde <_Balloc+0x2e>
 800a014:	2000      	movs	r0, #0
 800a016:	bd70      	pop	{r4, r5, r6, pc}
 800a018:	6802      	ldr	r2, [r0, #0]
 800a01a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a01e:	2300      	movs	r3, #0
 800a020:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a024:	e7f7      	b.n	800a016 <_Balloc+0x66>
 800a026:	bf00      	nop
 800a028:	0800f71a 	.word	0x0800f71a
 800a02c:	0800f800 	.word	0x0800f800

0800a030 <_Bfree>:
 800a030:	b570      	push	{r4, r5, r6, lr}
 800a032:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a034:	4605      	mov	r5, r0
 800a036:	460c      	mov	r4, r1
 800a038:	b976      	cbnz	r6, 800a058 <_Bfree+0x28>
 800a03a:	2010      	movs	r0, #16
 800a03c:	f7fd ff66 	bl	8007f0c <malloc>
 800a040:	4602      	mov	r2, r0
 800a042:	6268      	str	r0, [r5, #36]	; 0x24
 800a044:	b920      	cbnz	r0, 800a050 <_Bfree+0x20>
 800a046:	218a      	movs	r1, #138	; 0x8a
 800a048:	4b08      	ldr	r3, [pc, #32]	; (800a06c <_Bfree+0x3c>)
 800a04a:	4809      	ldr	r0, [pc, #36]	; (800a070 <_Bfree+0x40>)
 800a04c:	f000 fe50 	bl	800acf0 <__assert_func>
 800a050:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a054:	6006      	str	r6, [r0, #0]
 800a056:	60c6      	str	r6, [r0, #12]
 800a058:	b13c      	cbz	r4, 800a06a <_Bfree+0x3a>
 800a05a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a05c:	6862      	ldr	r2, [r4, #4]
 800a05e:	68db      	ldr	r3, [r3, #12]
 800a060:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a064:	6021      	str	r1, [r4, #0]
 800a066:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a06a:	bd70      	pop	{r4, r5, r6, pc}
 800a06c:	0800f71a 	.word	0x0800f71a
 800a070:	0800f800 	.word	0x0800f800

0800a074 <__multadd>:
 800a074:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a078:	4607      	mov	r7, r0
 800a07a:	460c      	mov	r4, r1
 800a07c:	461e      	mov	r6, r3
 800a07e:	2000      	movs	r0, #0
 800a080:	690d      	ldr	r5, [r1, #16]
 800a082:	f101 0c14 	add.w	ip, r1, #20
 800a086:	f8dc 3000 	ldr.w	r3, [ip]
 800a08a:	3001      	adds	r0, #1
 800a08c:	b299      	uxth	r1, r3
 800a08e:	fb02 6101 	mla	r1, r2, r1, r6
 800a092:	0c1e      	lsrs	r6, r3, #16
 800a094:	0c0b      	lsrs	r3, r1, #16
 800a096:	fb02 3306 	mla	r3, r2, r6, r3
 800a09a:	b289      	uxth	r1, r1
 800a09c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a0a0:	4285      	cmp	r5, r0
 800a0a2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a0a6:	f84c 1b04 	str.w	r1, [ip], #4
 800a0aa:	dcec      	bgt.n	800a086 <__multadd+0x12>
 800a0ac:	b30e      	cbz	r6, 800a0f2 <__multadd+0x7e>
 800a0ae:	68a3      	ldr	r3, [r4, #8]
 800a0b0:	42ab      	cmp	r3, r5
 800a0b2:	dc19      	bgt.n	800a0e8 <__multadd+0x74>
 800a0b4:	6861      	ldr	r1, [r4, #4]
 800a0b6:	4638      	mov	r0, r7
 800a0b8:	3101      	adds	r1, #1
 800a0ba:	f7ff ff79 	bl	8009fb0 <_Balloc>
 800a0be:	4680      	mov	r8, r0
 800a0c0:	b928      	cbnz	r0, 800a0ce <__multadd+0x5a>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	21b5      	movs	r1, #181	; 0xb5
 800a0c6:	4b0c      	ldr	r3, [pc, #48]	; (800a0f8 <__multadd+0x84>)
 800a0c8:	480c      	ldr	r0, [pc, #48]	; (800a0fc <__multadd+0x88>)
 800a0ca:	f000 fe11 	bl	800acf0 <__assert_func>
 800a0ce:	6922      	ldr	r2, [r4, #16]
 800a0d0:	f104 010c 	add.w	r1, r4, #12
 800a0d4:	3202      	adds	r2, #2
 800a0d6:	0092      	lsls	r2, r2, #2
 800a0d8:	300c      	adds	r0, #12
 800a0da:	f7fd ff27 	bl	8007f2c <memcpy>
 800a0de:	4621      	mov	r1, r4
 800a0e0:	4638      	mov	r0, r7
 800a0e2:	f7ff ffa5 	bl	800a030 <_Bfree>
 800a0e6:	4644      	mov	r4, r8
 800a0e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a0ec:	3501      	adds	r5, #1
 800a0ee:	615e      	str	r6, [r3, #20]
 800a0f0:	6125      	str	r5, [r4, #16]
 800a0f2:	4620      	mov	r0, r4
 800a0f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0f8:	0800f78c 	.word	0x0800f78c
 800a0fc:	0800f800 	.word	0x0800f800

0800a100 <__hi0bits>:
 800a100:	0c02      	lsrs	r2, r0, #16
 800a102:	0412      	lsls	r2, r2, #16
 800a104:	4603      	mov	r3, r0
 800a106:	b9ca      	cbnz	r2, 800a13c <__hi0bits+0x3c>
 800a108:	0403      	lsls	r3, r0, #16
 800a10a:	2010      	movs	r0, #16
 800a10c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a110:	bf04      	itt	eq
 800a112:	021b      	lsleq	r3, r3, #8
 800a114:	3008      	addeq	r0, #8
 800a116:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a11a:	bf04      	itt	eq
 800a11c:	011b      	lsleq	r3, r3, #4
 800a11e:	3004      	addeq	r0, #4
 800a120:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a124:	bf04      	itt	eq
 800a126:	009b      	lsleq	r3, r3, #2
 800a128:	3002      	addeq	r0, #2
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	db05      	blt.n	800a13a <__hi0bits+0x3a>
 800a12e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a132:	f100 0001 	add.w	r0, r0, #1
 800a136:	bf08      	it	eq
 800a138:	2020      	moveq	r0, #32
 800a13a:	4770      	bx	lr
 800a13c:	2000      	movs	r0, #0
 800a13e:	e7e5      	b.n	800a10c <__hi0bits+0xc>

0800a140 <__lo0bits>:
 800a140:	6803      	ldr	r3, [r0, #0]
 800a142:	4602      	mov	r2, r0
 800a144:	f013 0007 	ands.w	r0, r3, #7
 800a148:	d00b      	beq.n	800a162 <__lo0bits+0x22>
 800a14a:	07d9      	lsls	r1, r3, #31
 800a14c:	d421      	bmi.n	800a192 <__lo0bits+0x52>
 800a14e:	0798      	lsls	r0, r3, #30
 800a150:	bf49      	itett	mi
 800a152:	085b      	lsrmi	r3, r3, #1
 800a154:	089b      	lsrpl	r3, r3, #2
 800a156:	2001      	movmi	r0, #1
 800a158:	6013      	strmi	r3, [r2, #0]
 800a15a:	bf5c      	itt	pl
 800a15c:	2002      	movpl	r0, #2
 800a15e:	6013      	strpl	r3, [r2, #0]
 800a160:	4770      	bx	lr
 800a162:	b299      	uxth	r1, r3
 800a164:	b909      	cbnz	r1, 800a16a <__lo0bits+0x2a>
 800a166:	2010      	movs	r0, #16
 800a168:	0c1b      	lsrs	r3, r3, #16
 800a16a:	b2d9      	uxtb	r1, r3
 800a16c:	b909      	cbnz	r1, 800a172 <__lo0bits+0x32>
 800a16e:	3008      	adds	r0, #8
 800a170:	0a1b      	lsrs	r3, r3, #8
 800a172:	0719      	lsls	r1, r3, #28
 800a174:	bf04      	itt	eq
 800a176:	091b      	lsreq	r3, r3, #4
 800a178:	3004      	addeq	r0, #4
 800a17a:	0799      	lsls	r1, r3, #30
 800a17c:	bf04      	itt	eq
 800a17e:	089b      	lsreq	r3, r3, #2
 800a180:	3002      	addeq	r0, #2
 800a182:	07d9      	lsls	r1, r3, #31
 800a184:	d403      	bmi.n	800a18e <__lo0bits+0x4e>
 800a186:	085b      	lsrs	r3, r3, #1
 800a188:	f100 0001 	add.w	r0, r0, #1
 800a18c:	d003      	beq.n	800a196 <__lo0bits+0x56>
 800a18e:	6013      	str	r3, [r2, #0]
 800a190:	4770      	bx	lr
 800a192:	2000      	movs	r0, #0
 800a194:	4770      	bx	lr
 800a196:	2020      	movs	r0, #32
 800a198:	4770      	bx	lr
	...

0800a19c <__i2b>:
 800a19c:	b510      	push	{r4, lr}
 800a19e:	460c      	mov	r4, r1
 800a1a0:	2101      	movs	r1, #1
 800a1a2:	f7ff ff05 	bl	8009fb0 <_Balloc>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	b928      	cbnz	r0, 800a1b6 <__i2b+0x1a>
 800a1aa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a1ae:	4b04      	ldr	r3, [pc, #16]	; (800a1c0 <__i2b+0x24>)
 800a1b0:	4804      	ldr	r0, [pc, #16]	; (800a1c4 <__i2b+0x28>)
 800a1b2:	f000 fd9d 	bl	800acf0 <__assert_func>
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	6144      	str	r4, [r0, #20]
 800a1ba:	6103      	str	r3, [r0, #16]
 800a1bc:	bd10      	pop	{r4, pc}
 800a1be:	bf00      	nop
 800a1c0:	0800f78c 	.word	0x0800f78c
 800a1c4:	0800f800 	.word	0x0800f800

0800a1c8 <__multiply>:
 800a1c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1cc:	4691      	mov	r9, r2
 800a1ce:	690a      	ldr	r2, [r1, #16]
 800a1d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a1d4:	460c      	mov	r4, r1
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	bfbe      	ittt	lt
 800a1da:	460b      	movlt	r3, r1
 800a1dc:	464c      	movlt	r4, r9
 800a1de:	4699      	movlt	r9, r3
 800a1e0:	6927      	ldr	r7, [r4, #16]
 800a1e2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a1e6:	68a3      	ldr	r3, [r4, #8]
 800a1e8:	6861      	ldr	r1, [r4, #4]
 800a1ea:	eb07 060a 	add.w	r6, r7, sl
 800a1ee:	42b3      	cmp	r3, r6
 800a1f0:	b085      	sub	sp, #20
 800a1f2:	bfb8      	it	lt
 800a1f4:	3101      	addlt	r1, #1
 800a1f6:	f7ff fedb 	bl	8009fb0 <_Balloc>
 800a1fa:	b930      	cbnz	r0, 800a20a <__multiply+0x42>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	f240 115d 	movw	r1, #349	; 0x15d
 800a202:	4b43      	ldr	r3, [pc, #268]	; (800a310 <__multiply+0x148>)
 800a204:	4843      	ldr	r0, [pc, #268]	; (800a314 <__multiply+0x14c>)
 800a206:	f000 fd73 	bl	800acf0 <__assert_func>
 800a20a:	f100 0514 	add.w	r5, r0, #20
 800a20e:	462b      	mov	r3, r5
 800a210:	2200      	movs	r2, #0
 800a212:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a216:	4543      	cmp	r3, r8
 800a218:	d321      	bcc.n	800a25e <__multiply+0x96>
 800a21a:	f104 0314 	add.w	r3, r4, #20
 800a21e:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a222:	f109 0314 	add.w	r3, r9, #20
 800a226:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a22a:	9202      	str	r2, [sp, #8]
 800a22c:	1b3a      	subs	r2, r7, r4
 800a22e:	3a15      	subs	r2, #21
 800a230:	f022 0203 	bic.w	r2, r2, #3
 800a234:	3204      	adds	r2, #4
 800a236:	f104 0115 	add.w	r1, r4, #21
 800a23a:	428f      	cmp	r7, r1
 800a23c:	bf38      	it	cc
 800a23e:	2204      	movcc	r2, #4
 800a240:	9201      	str	r2, [sp, #4]
 800a242:	9a02      	ldr	r2, [sp, #8]
 800a244:	9303      	str	r3, [sp, #12]
 800a246:	429a      	cmp	r2, r3
 800a248:	d80c      	bhi.n	800a264 <__multiply+0x9c>
 800a24a:	2e00      	cmp	r6, #0
 800a24c:	dd03      	ble.n	800a256 <__multiply+0x8e>
 800a24e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a252:	2b00      	cmp	r3, #0
 800a254:	d059      	beq.n	800a30a <__multiply+0x142>
 800a256:	6106      	str	r6, [r0, #16]
 800a258:	b005      	add	sp, #20
 800a25a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a25e:	f843 2b04 	str.w	r2, [r3], #4
 800a262:	e7d8      	b.n	800a216 <__multiply+0x4e>
 800a264:	f8b3 a000 	ldrh.w	sl, [r3]
 800a268:	f1ba 0f00 	cmp.w	sl, #0
 800a26c:	d023      	beq.n	800a2b6 <__multiply+0xee>
 800a26e:	46a9      	mov	r9, r5
 800a270:	f04f 0c00 	mov.w	ip, #0
 800a274:	f104 0e14 	add.w	lr, r4, #20
 800a278:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a27c:	f8d9 1000 	ldr.w	r1, [r9]
 800a280:	fa1f fb82 	uxth.w	fp, r2
 800a284:	b289      	uxth	r1, r1
 800a286:	fb0a 110b 	mla	r1, sl, fp, r1
 800a28a:	4461      	add	r1, ip
 800a28c:	f8d9 c000 	ldr.w	ip, [r9]
 800a290:	0c12      	lsrs	r2, r2, #16
 800a292:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a296:	fb0a c202 	mla	r2, sl, r2, ip
 800a29a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a29e:	b289      	uxth	r1, r1
 800a2a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a2a4:	4577      	cmp	r7, lr
 800a2a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a2aa:	f849 1b04 	str.w	r1, [r9], #4
 800a2ae:	d8e3      	bhi.n	800a278 <__multiply+0xb0>
 800a2b0:	9a01      	ldr	r2, [sp, #4]
 800a2b2:	f845 c002 	str.w	ip, [r5, r2]
 800a2b6:	9a03      	ldr	r2, [sp, #12]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a2be:	f1b9 0f00 	cmp.w	r9, #0
 800a2c2:	d020      	beq.n	800a306 <__multiply+0x13e>
 800a2c4:	46ae      	mov	lr, r5
 800a2c6:	f04f 0a00 	mov.w	sl, #0
 800a2ca:	6829      	ldr	r1, [r5, #0]
 800a2cc:	f104 0c14 	add.w	ip, r4, #20
 800a2d0:	f8bc b000 	ldrh.w	fp, [ip]
 800a2d4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a2d8:	b289      	uxth	r1, r1
 800a2da:	fb09 220b 	mla	r2, r9, fp, r2
 800a2de:	4492      	add	sl, r2
 800a2e0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a2e4:	f84e 1b04 	str.w	r1, [lr], #4
 800a2e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a2ec:	f8be 1000 	ldrh.w	r1, [lr]
 800a2f0:	0c12      	lsrs	r2, r2, #16
 800a2f2:	fb09 1102 	mla	r1, r9, r2, r1
 800a2f6:	4567      	cmp	r7, ip
 800a2f8:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a2fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a300:	d8e6      	bhi.n	800a2d0 <__multiply+0x108>
 800a302:	9a01      	ldr	r2, [sp, #4]
 800a304:	50a9      	str	r1, [r5, r2]
 800a306:	3504      	adds	r5, #4
 800a308:	e79b      	b.n	800a242 <__multiply+0x7a>
 800a30a:	3e01      	subs	r6, #1
 800a30c:	e79d      	b.n	800a24a <__multiply+0x82>
 800a30e:	bf00      	nop
 800a310:	0800f78c 	.word	0x0800f78c
 800a314:	0800f800 	.word	0x0800f800

0800a318 <__pow5mult>:
 800a318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a31c:	4615      	mov	r5, r2
 800a31e:	f012 0203 	ands.w	r2, r2, #3
 800a322:	4606      	mov	r6, r0
 800a324:	460f      	mov	r7, r1
 800a326:	d007      	beq.n	800a338 <__pow5mult+0x20>
 800a328:	4c25      	ldr	r4, [pc, #148]	; (800a3c0 <__pow5mult+0xa8>)
 800a32a:	3a01      	subs	r2, #1
 800a32c:	2300      	movs	r3, #0
 800a32e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a332:	f7ff fe9f 	bl	800a074 <__multadd>
 800a336:	4607      	mov	r7, r0
 800a338:	10ad      	asrs	r5, r5, #2
 800a33a:	d03d      	beq.n	800a3b8 <__pow5mult+0xa0>
 800a33c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a33e:	b97c      	cbnz	r4, 800a360 <__pow5mult+0x48>
 800a340:	2010      	movs	r0, #16
 800a342:	f7fd fde3 	bl	8007f0c <malloc>
 800a346:	4602      	mov	r2, r0
 800a348:	6270      	str	r0, [r6, #36]	; 0x24
 800a34a:	b928      	cbnz	r0, 800a358 <__pow5mult+0x40>
 800a34c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a350:	4b1c      	ldr	r3, [pc, #112]	; (800a3c4 <__pow5mult+0xac>)
 800a352:	481d      	ldr	r0, [pc, #116]	; (800a3c8 <__pow5mult+0xb0>)
 800a354:	f000 fccc 	bl	800acf0 <__assert_func>
 800a358:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a35c:	6004      	str	r4, [r0, #0]
 800a35e:	60c4      	str	r4, [r0, #12]
 800a360:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a364:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a368:	b94c      	cbnz	r4, 800a37e <__pow5mult+0x66>
 800a36a:	f240 2171 	movw	r1, #625	; 0x271
 800a36e:	4630      	mov	r0, r6
 800a370:	f7ff ff14 	bl	800a19c <__i2b>
 800a374:	2300      	movs	r3, #0
 800a376:	4604      	mov	r4, r0
 800a378:	f8c8 0008 	str.w	r0, [r8, #8]
 800a37c:	6003      	str	r3, [r0, #0]
 800a37e:	f04f 0900 	mov.w	r9, #0
 800a382:	07eb      	lsls	r3, r5, #31
 800a384:	d50a      	bpl.n	800a39c <__pow5mult+0x84>
 800a386:	4639      	mov	r1, r7
 800a388:	4622      	mov	r2, r4
 800a38a:	4630      	mov	r0, r6
 800a38c:	f7ff ff1c 	bl	800a1c8 <__multiply>
 800a390:	4680      	mov	r8, r0
 800a392:	4639      	mov	r1, r7
 800a394:	4630      	mov	r0, r6
 800a396:	f7ff fe4b 	bl	800a030 <_Bfree>
 800a39a:	4647      	mov	r7, r8
 800a39c:	106d      	asrs	r5, r5, #1
 800a39e:	d00b      	beq.n	800a3b8 <__pow5mult+0xa0>
 800a3a0:	6820      	ldr	r0, [r4, #0]
 800a3a2:	b938      	cbnz	r0, 800a3b4 <__pow5mult+0x9c>
 800a3a4:	4622      	mov	r2, r4
 800a3a6:	4621      	mov	r1, r4
 800a3a8:	4630      	mov	r0, r6
 800a3aa:	f7ff ff0d 	bl	800a1c8 <__multiply>
 800a3ae:	6020      	str	r0, [r4, #0]
 800a3b0:	f8c0 9000 	str.w	r9, [r0]
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	e7e4      	b.n	800a382 <__pow5mult+0x6a>
 800a3b8:	4638      	mov	r0, r7
 800a3ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3be:	bf00      	nop
 800a3c0:	0800f950 	.word	0x0800f950
 800a3c4:	0800f71a 	.word	0x0800f71a
 800a3c8:	0800f800 	.word	0x0800f800

0800a3cc <__lshift>:
 800a3cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3d0:	460c      	mov	r4, r1
 800a3d2:	4607      	mov	r7, r0
 800a3d4:	4691      	mov	r9, r2
 800a3d6:	6923      	ldr	r3, [r4, #16]
 800a3d8:	6849      	ldr	r1, [r1, #4]
 800a3da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3de:	68a3      	ldr	r3, [r4, #8]
 800a3e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3e4:	f108 0601 	add.w	r6, r8, #1
 800a3e8:	42b3      	cmp	r3, r6
 800a3ea:	db0b      	blt.n	800a404 <__lshift+0x38>
 800a3ec:	4638      	mov	r0, r7
 800a3ee:	f7ff fddf 	bl	8009fb0 <_Balloc>
 800a3f2:	4605      	mov	r5, r0
 800a3f4:	b948      	cbnz	r0, 800a40a <__lshift+0x3e>
 800a3f6:	4602      	mov	r2, r0
 800a3f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a3fc:	4b29      	ldr	r3, [pc, #164]	; (800a4a4 <__lshift+0xd8>)
 800a3fe:	482a      	ldr	r0, [pc, #168]	; (800a4a8 <__lshift+0xdc>)
 800a400:	f000 fc76 	bl	800acf0 <__assert_func>
 800a404:	3101      	adds	r1, #1
 800a406:	005b      	lsls	r3, r3, #1
 800a408:	e7ee      	b.n	800a3e8 <__lshift+0x1c>
 800a40a:	2300      	movs	r3, #0
 800a40c:	f100 0114 	add.w	r1, r0, #20
 800a410:	f100 0210 	add.w	r2, r0, #16
 800a414:	4618      	mov	r0, r3
 800a416:	4553      	cmp	r3, sl
 800a418:	db37      	blt.n	800a48a <__lshift+0xbe>
 800a41a:	6920      	ldr	r0, [r4, #16]
 800a41c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a420:	f104 0314 	add.w	r3, r4, #20
 800a424:	f019 091f 	ands.w	r9, r9, #31
 800a428:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a42c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a430:	d02f      	beq.n	800a492 <__lshift+0xc6>
 800a432:	468a      	mov	sl, r1
 800a434:	f04f 0c00 	mov.w	ip, #0
 800a438:	f1c9 0e20 	rsb	lr, r9, #32
 800a43c:	681a      	ldr	r2, [r3, #0]
 800a43e:	fa02 f209 	lsl.w	r2, r2, r9
 800a442:	ea42 020c 	orr.w	r2, r2, ip
 800a446:	f84a 2b04 	str.w	r2, [sl], #4
 800a44a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a44e:	4298      	cmp	r0, r3
 800a450:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a454:	d8f2      	bhi.n	800a43c <__lshift+0x70>
 800a456:	1b03      	subs	r3, r0, r4
 800a458:	3b15      	subs	r3, #21
 800a45a:	f023 0303 	bic.w	r3, r3, #3
 800a45e:	3304      	adds	r3, #4
 800a460:	f104 0215 	add.w	r2, r4, #21
 800a464:	4290      	cmp	r0, r2
 800a466:	bf38      	it	cc
 800a468:	2304      	movcc	r3, #4
 800a46a:	f841 c003 	str.w	ip, [r1, r3]
 800a46e:	f1bc 0f00 	cmp.w	ip, #0
 800a472:	d001      	beq.n	800a478 <__lshift+0xac>
 800a474:	f108 0602 	add.w	r6, r8, #2
 800a478:	3e01      	subs	r6, #1
 800a47a:	4638      	mov	r0, r7
 800a47c:	4621      	mov	r1, r4
 800a47e:	612e      	str	r6, [r5, #16]
 800a480:	f7ff fdd6 	bl	800a030 <_Bfree>
 800a484:	4628      	mov	r0, r5
 800a486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a48a:	f842 0f04 	str.w	r0, [r2, #4]!
 800a48e:	3301      	adds	r3, #1
 800a490:	e7c1      	b.n	800a416 <__lshift+0x4a>
 800a492:	3904      	subs	r1, #4
 800a494:	f853 2b04 	ldr.w	r2, [r3], #4
 800a498:	4298      	cmp	r0, r3
 800a49a:	f841 2f04 	str.w	r2, [r1, #4]!
 800a49e:	d8f9      	bhi.n	800a494 <__lshift+0xc8>
 800a4a0:	e7ea      	b.n	800a478 <__lshift+0xac>
 800a4a2:	bf00      	nop
 800a4a4:	0800f78c 	.word	0x0800f78c
 800a4a8:	0800f800 	.word	0x0800f800

0800a4ac <__mcmp>:
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	690a      	ldr	r2, [r1, #16]
 800a4b0:	6900      	ldr	r0, [r0, #16]
 800a4b2:	b530      	push	{r4, r5, lr}
 800a4b4:	1a80      	subs	r0, r0, r2
 800a4b6:	d10d      	bne.n	800a4d4 <__mcmp+0x28>
 800a4b8:	3314      	adds	r3, #20
 800a4ba:	3114      	adds	r1, #20
 800a4bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a4c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a4c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a4c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a4cc:	4295      	cmp	r5, r2
 800a4ce:	d002      	beq.n	800a4d6 <__mcmp+0x2a>
 800a4d0:	d304      	bcc.n	800a4dc <__mcmp+0x30>
 800a4d2:	2001      	movs	r0, #1
 800a4d4:	bd30      	pop	{r4, r5, pc}
 800a4d6:	42a3      	cmp	r3, r4
 800a4d8:	d3f4      	bcc.n	800a4c4 <__mcmp+0x18>
 800a4da:	e7fb      	b.n	800a4d4 <__mcmp+0x28>
 800a4dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a4e0:	e7f8      	b.n	800a4d4 <__mcmp+0x28>
	...

0800a4e4 <__mdiff>:
 800a4e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4e8:	460d      	mov	r5, r1
 800a4ea:	4607      	mov	r7, r0
 800a4ec:	4611      	mov	r1, r2
 800a4ee:	4628      	mov	r0, r5
 800a4f0:	4614      	mov	r4, r2
 800a4f2:	f7ff ffdb 	bl	800a4ac <__mcmp>
 800a4f6:	1e06      	subs	r6, r0, #0
 800a4f8:	d111      	bne.n	800a51e <__mdiff+0x3a>
 800a4fa:	4631      	mov	r1, r6
 800a4fc:	4638      	mov	r0, r7
 800a4fe:	f7ff fd57 	bl	8009fb0 <_Balloc>
 800a502:	4602      	mov	r2, r0
 800a504:	b928      	cbnz	r0, 800a512 <__mdiff+0x2e>
 800a506:	f240 2132 	movw	r1, #562	; 0x232
 800a50a:	4b3a      	ldr	r3, [pc, #232]	; (800a5f4 <__mdiff+0x110>)
 800a50c:	483a      	ldr	r0, [pc, #232]	; (800a5f8 <__mdiff+0x114>)
 800a50e:	f000 fbef 	bl	800acf0 <__assert_func>
 800a512:	2301      	movs	r3, #1
 800a514:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a518:	4610      	mov	r0, r2
 800a51a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a51e:	bfa4      	itt	ge
 800a520:	4623      	movge	r3, r4
 800a522:	462c      	movge	r4, r5
 800a524:	4638      	mov	r0, r7
 800a526:	6861      	ldr	r1, [r4, #4]
 800a528:	bfa6      	itte	ge
 800a52a:	461d      	movge	r5, r3
 800a52c:	2600      	movge	r6, #0
 800a52e:	2601      	movlt	r6, #1
 800a530:	f7ff fd3e 	bl	8009fb0 <_Balloc>
 800a534:	4602      	mov	r2, r0
 800a536:	b918      	cbnz	r0, 800a540 <__mdiff+0x5c>
 800a538:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a53c:	4b2d      	ldr	r3, [pc, #180]	; (800a5f4 <__mdiff+0x110>)
 800a53e:	e7e5      	b.n	800a50c <__mdiff+0x28>
 800a540:	f102 0814 	add.w	r8, r2, #20
 800a544:	46c2      	mov	sl, r8
 800a546:	f04f 0c00 	mov.w	ip, #0
 800a54a:	6927      	ldr	r7, [r4, #16]
 800a54c:	60c6      	str	r6, [r0, #12]
 800a54e:	692e      	ldr	r6, [r5, #16]
 800a550:	f104 0014 	add.w	r0, r4, #20
 800a554:	f105 0914 	add.w	r9, r5, #20
 800a558:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a55c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a560:	3410      	adds	r4, #16
 800a562:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a566:	f859 3b04 	ldr.w	r3, [r9], #4
 800a56a:	fa1f f18b 	uxth.w	r1, fp
 800a56e:	448c      	add	ip, r1
 800a570:	b299      	uxth	r1, r3
 800a572:	0c1b      	lsrs	r3, r3, #16
 800a574:	ebac 0101 	sub.w	r1, ip, r1
 800a578:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a57c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a580:	b289      	uxth	r1, r1
 800a582:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a586:	454e      	cmp	r6, r9
 800a588:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a58c:	f84a 3b04 	str.w	r3, [sl], #4
 800a590:	d8e7      	bhi.n	800a562 <__mdiff+0x7e>
 800a592:	1b73      	subs	r3, r6, r5
 800a594:	3b15      	subs	r3, #21
 800a596:	f023 0303 	bic.w	r3, r3, #3
 800a59a:	3515      	adds	r5, #21
 800a59c:	3304      	adds	r3, #4
 800a59e:	42ae      	cmp	r6, r5
 800a5a0:	bf38      	it	cc
 800a5a2:	2304      	movcc	r3, #4
 800a5a4:	4418      	add	r0, r3
 800a5a6:	4443      	add	r3, r8
 800a5a8:	461e      	mov	r6, r3
 800a5aa:	4605      	mov	r5, r0
 800a5ac:	4575      	cmp	r5, lr
 800a5ae:	d30e      	bcc.n	800a5ce <__mdiff+0xea>
 800a5b0:	f10e 0103 	add.w	r1, lr, #3
 800a5b4:	1a09      	subs	r1, r1, r0
 800a5b6:	f021 0103 	bic.w	r1, r1, #3
 800a5ba:	3803      	subs	r0, #3
 800a5bc:	4586      	cmp	lr, r0
 800a5be:	bf38      	it	cc
 800a5c0:	2100      	movcc	r1, #0
 800a5c2:	4419      	add	r1, r3
 800a5c4:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a5c8:	b18b      	cbz	r3, 800a5ee <__mdiff+0x10a>
 800a5ca:	6117      	str	r7, [r2, #16]
 800a5cc:	e7a4      	b.n	800a518 <__mdiff+0x34>
 800a5ce:	f855 8b04 	ldr.w	r8, [r5], #4
 800a5d2:	fa1f f188 	uxth.w	r1, r8
 800a5d6:	4461      	add	r1, ip
 800a5d8:	140c      	asrs	r4, r1, #16
 800a5da:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a5de:	b289      	uxth	r1, r1
 800a5e0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a5e4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a5e8:	f846 1b04 	str.w	r1, [r6], #4
 800a5ec:	e7de      	b.n	800a5ac <__mdiff+0xc8>
 800a5ee:	3f01      	subs	r7, #1
 800a5f0:	e7e8      	b.n	800a5c4 <__mdiff+0xe0>
 800a5f2:	bf00      	nop
 800a5f4:	0800f78c 	.word	0x0800f78c
 800a5f8:	0800f800 	.word	0x0800f800

0800a5fc <__d2b>:
 800a5fc:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a600:	2101      	movs	r1, #1
 800a602:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a606:	4690      	mov	r8, r2
 800a608:	461d      	mov	r5, r3
 800a60a:	f7ff fcd1 	bl	8009fb0 <_Balloc>
 800a60e:	4604      	mov	r4, r0
 800a610:	b930      	cbnz	r0, 800a620 <__d2b+0x24>
 800a612:	4602      	mov	r2, r0
 800a614:	f240 310a 	movw	r1, #778	; 0x30a
 800a618:	4b24      	ldr	r3, [pc, #144]	; (800a6ac <__d2b+0xb0>)
 800a61a:	4825      	ldr	r0, [pc, #148]	; (800a6b0 <__d2b+0xb4>)
 800a61c:	f000 fb68 	bl	800acf0 <__assert_func>
 800a620:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a624:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a628:	bb2d      	cbnz	r5, 800a676 <__d2b+0x7a>
 800a62a:	9301      	str	r3, [sp, #4]
 800a62c:	f1b8 0300 	subs.w	r3, r8, #0
 800a630:	d026      	beq.n	800a680 <__d2b+0x84>
 800a632:	4668      	mov	r0, sp
 800a634:	9300      	str	r3, [sp, #0]
 800a636:	f7ff fd83 	bl	800a140 <__lo0bits>
 800a63a:	9900      	ldr	r1, [sp, #0]
 800a63c:	b1f0      	cbz	r0, 800a67c <__d2b+0x80>
 800a63e:	9a01      	ldr	r2, [sp, #4]
 800a640:	f1c0 0320 	rsb	r3, r0, #32
 800a644:	fa02 f303 	lsl.w	r3, r2, r3
 800a648:	430b      	orrs	r3, r1
 800a64a:	40c2      	lsrs	r2, r0
 800a64c:	6163      	str	r3, [r4, #20]
 800a64e:	9201      	str	r2, [sp, #4]
 800a650:	9b01      	ldr	r3, [sp, #4]
 800a652:	2b00      	cmp	r3, #0
 800a654:	bf14      	ite	ne
 800a656:	2102      	movne	r1, #2
 800a658:	2101      	moveq	r1, #1
 800a65a:	61a3      	str	r3, [r4, #24]
 800a65c:	6121      	str	r1, [r4, #16]
 800a65e:	b1c5      	cbz	r5, 800a692 <__d2b+0x96>
 800a660:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a664:	4405      	add	r5, r0
 800a666:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a66a:	603d      	str	r5, [r7, #0]
 800a66c:	6030      	str	r0, [r6, #0]
 800a66e:	4620      	mov	r0, r4
 800a670:	b002      	add	sp, #8
 800a672:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a676:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a67a:	e7d6      	b.n	800a62a <__d2b+0x2e>
 800a67c:	6161      	str	r1, [r4, #20]
 800a67e:	e7e7      	b.n	800a650 <__d2b+0x54>
 800a680:	a801      	add	r0, sp, #4
 800a682:	f7ff fd5d 	bl	800a140 <__lo0bits>
 800a686:	2101      	movs	r1, #1
 800a688:	9b01      	ldr	r3, [sp, #4]
 800a68a:	6121      	str	r1, [r4, #16]
 800a68c:	6163      	str	r3, [r4, #20]
 800a68e:	3020      	adds	r0, #32
 800a690:	e7e5      	b.n	800a65e <__d2b+0x62>
 800a692:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a696:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a69a:	6038      	str	r0, [r7, #0]
 800a69c:	6918      	ldr	r0, [r3, #16]
 800a69e:	f7ff fd2f 	bl	800a100 <__hi0bits>
 800a6a2:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a6a6:	6031      	str	r1, [r6, #0]
 800a6a8:	e7e1      	b.n	800a66e <__d2b+0x72>
 800a6aa:	bf00      	nop
 800a6ac:	0800f78c 	.word	0x0800f78c
 800a6b0:	0800f800 	.word	0x0800f800

0800a6b4 <_calloc_r>:
 800a6b4:	b570      	push	{r4, r5, r6, lr}
 800a6b6:	fba1 5402 	umull	r5, r4, r1, r2
 800a6ba:	b934      	cbnz	r4, 800a6ca <_calloc_r+0x16>
 800a6bc:	4629      	mov	r1, r5
 800a6be:	f7fd fcb3 	bl	8008028 <_malloc_r>
 800a6c2:	4606      	mov	r6, r0
 800a6c4:	b928      	cbnz	r0, 800a6d2 <_calloc_r+0x1e>
 800a6c6:	4630      	mov	r0, r6
 800a6c8:	bd70      	pop	{r4, r5, r6, pc}
 800a6ca:	220c      	movs	r2, #12
 800a6cc:	2600      	movs	r6, #0
 800a6ce:	6002      	str	r2, [r0, #0]
 800a6d0:	e7f9      	b.n	800a6c6 <_calloc_r+0x12>
 800a6d2:	462a      	mov	r2, r5
 800a6d4:	4621      	mov	r1, r4
 800a6d6:	f7fd fc37 	bl	8007f48 <memset>
 800a6da:	e7f4      	b.n	800a6c6 <_calloc_r+0x12>

0800a6dc <__ssputs_r>:
 800a6dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6e0:	688e      	ldr	r6, [r1, #8]
 800a6e2:	4682      	mov	sl, r0
 800a6e4:	429e      	cmp	r6, r3
 800a6e6:	460c      	mov	r4, r1
 800a6e8:	4690      	mov	r8, r2
 800a6ea:	461f      	mov	r7, r3
 800a6ec:	d838      	bhi.n	800a760 <__ssputs_r+0x84>
 800a6ee:	898a      	ldrh	r2, [r1, #12]
 800a6f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a6f4:	d032      	beq.n	800a75c <__ssputs_r+0x80>
 800a6f6:	6825      	ldr	r5, [r4, #0]
 800a6f8:	6909      	ldr	r1, [r1, #16]
 800a6fa:	3301      	adds	r3, #1
 800a6fc:	eba5 0901 	sub.w	r9, r5, r1
 800a700:	6965      	ldr	r5, [r4, #20]
 800a702:	444b      	add	r3, r9
 800a704:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a708:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a70c:	106d      	asrs	r5, r5, #1
 800a70e:	429d      	cmp	r5, r3
 800a710:	bf38      	it	cc
 800a712:	461d      	movcc	r5, r3
 800a714:	0553      	lsls	r3, r2, #21
 800a716:	d531      	bpl.n	800a77c <__ssputs_r+0xa0>
 800a718:	4629      	mov	r1, r5
 800a71a:	f7fd fc85 	bl	8008028 <_malloc_r>
 800a71e:	4606      	mov	r6, r0
 800a720:	b950      	cbnz	r0, 800a738 <__ssputs_r+0x5c>
 800a722:	230c      	movs	r3, #12
 800a724:	f04f 30ff 	mov.w	r0, #4294967295
 800a728:	f8ca 3000 	str.w	r3, [sl]
 800a72c:	89a3      	ldrh	r3, [r4, #12]
 800a72e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a732:	81a3      	strh	r3, [r4, #12]
 800a734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a738:	464a      	mov	r2, r9
 800a73a:	6921      	ldr	r1, [r4, #16]
 800a73c:	f7fd fbf6 	bl	8007f2c <memcpy>
 800a740:	89a3      	ldrh	r3, [r4, #12]
 800a742:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a74a:	81a3      	strh	r3, [r4, #12]
 800a74c:	6126      	str	r6, [r4, #16]
 800a74e:	444e      	add	r6, r9
 800a750:	6026      	str	r6, [r4, #0]
 800a752:	463e      	mov	r6, r7
 800a754:	6165      	str	r5, [r4, #20]
 800a756:	eba5 0509 	sub.w	r5, r5, r9
 800a75a:	60a5      	str	r5, [r4, #8]
 800a75c:	42be      	cmp	r6, r7
 800a75e:	d900      	bls.n	800a762 <__ssputs_r+0x86>
 800a760:	463e      	mov	r6, r7
 800a762:	4632      	mov	r2, r6
 800a764:	4641      	mov	r1, r8
 800a766:	6820      	ldr	r0, [r4, #0]
 800a768:	f000 fb48 	bl	800adfc <memmove>
 800a76c:	68a3      	ldr	r3, [r4, #8]
 800a76e:	2000      	movs	r0, #0
 800a770:	1b9b      	subs	r3, r3, r6
 800a772:	60a3      	str	r3, [r4, #8]
 800a774:	6823      	ldr	r3, [r4, #0]
 800a776:	4433      	add	r3, r6
 800a778:	6023      	str	r3, [r4, #0]
 800a77a:	e7db      	b.n	800a734 <__ssputs_r+0x58>
 800a77c:	462a      	mov	r2, r5
 800a77e:	f000 fb57 	bl	800ae30 <_realloc_r>
 800a782:	4606      	mov	r6, r0
 800a784:	2800      	cmp	r0, #0
 800a786:	d1e1      	bne.n	800a74c <__ssputs_r+0x70>
 800a788:	4650      	mov	r0, sl
 800a78a:	6921      	ldr	r1, [r4, #16]
 800a78c:	f7fd fbe4 	bl	8007f58 <_free_r>
 800a790:	e7c7      	b.n	800a722 <__ssputs_r+0x46>
	...

0800a794 <_svfiprintf_r>:
 800a794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a798:	4698      	mov	r8, r3
 800a79a:	898b      	ldrh	r3, [r1, #12]
 800a79c:	4607      	mov	r7, r0
 800a79e:	061b      	lsls	r3, r3, #24
 800a7a0:	460d      	mov	r5, r1
 800a7a2:	4614      	mov	r4, r2
 800a7a4:	b09d      	sub	sp, #116	; 0x74
 800a7a6:	d50e      	bpl.n	800a7c6 <_svfiprintf_r+0x32>
 800a7a8:	690b      	ldr	r3, [r1, #16]
 800a7aa:	b963      	cbnz	r3, 800a7c6 <_svfiprintf_r+0x32>
 800a7ac:	2140      	movs	r1, #64	; 0x40
 800a7ae:	f7fd fc3b 	bl	8008028 <_malloc_r>
 800a7b2:	6028      	str	r0, [r5, #0]
 800a7b4:	6128      	str	r0, [r5, #16]
 800a7b6:	b920      	cbnz	r0, 800a7c2 <_svfiprintf_r+0x2e>
 800a7b8:	230c      	movs	r3, #12
 800a7ba:	603b      	str	r3, [r7, #0]
 800a7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c0:	e0d1      	b.n	800a966 <_svfiprintf_r+0x1d2>
 800a7c2:	2340      	movs	r3, #64	; 0x40
 800a7c4:	616b      	str	r3, [r5, #20]
 800a7c6:	2300      	movs	r3, #0
 800a7c8:	9309      	str	r3, [sp, #36]	; 0x24
 800a7ca:	2320      	movs	r3, #32
 800a7cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7d0:	2330      	movs	r3, #48	; 0x30
 800a7d2:	f04f 0901 	mov.w	r9, #1
 800a7d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7da:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a980 <_svfiprintf_r+0x1ec>
 800a7de:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7e2:	4623      	mov	r3, r4
 800a7e4:	469a      	mov	sl, r3
 800a7e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7ea:	b10a      	cbz	r2, 800a7f0 <_svfiprintf_r+0x5c>
 800a7ec:	2a25      	cmp	r2, #37	; 0x25
 800a7ee:	d1f9      	bne.n	800a7e4 <_svfiprintf_r+0x50>
 800a7f0:	ebba 0b04 	subs.w	fp, sl, r4
 800a7f4:	d00b      	beq.n	800a80e <_svfiprintf_r+0x7a>
 800a7f6:	465b      	mov	r3, fp
 800a7f8:	4622      	mov	r2, r4
 800a7fa:	4629      	mov	r1, r5
 800a7fc:	4638      	mov	r0, r7
 800a7fe:	f7ff ff6d 	bl	800a6dc <__ssputs_r>
 800a802:	3001      	adds	r0, #1
 800a804:	f000 80aa 	beq.w	800a95c <_svfiprintf_r+0x1c8>
 800a808:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a80a:	445a      	add	r2, fp
 800a80c:	9209      	str	r2, [sp, #36]	; 0x24
 800a80e:	f89a 3000 	ldrb.w	r3, [sl]
 800a812:	2b00      	cmp	r3, #0
 800a814:	f000 80a2 	beq.w	800a95c <_svfiprintf_r+0x1c8>
 800a818:	2300      	movs	r3, #0
 800a81a:	f04f 32ff 	mov.w	r2, #4294967295
 800a81e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a822:	f10a 0a01 	add.w	sl, sl, #1
 800a826:	9304      	str	r3, [sp, #16]
 800a828:	9307      	str	r3, [sp, #28]
 800a82a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a82e:	931a      	str	r3, [sp, #104]	; 0x68
 800a830:	4654      	mov	r4, sl
 800a832:	2205      	movs	r2, #5
 800a834:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a838:	4851      	ldr	r0, [pc, #324]	; (800a980 <_svfiprintf_r+0x1ec>)
 800a83a:	f7ff fb9f 	bl	8009f7c <memchr>
 800a83e:	9a04      	ldr	r2, [sp, #16]
 800a840:	b9d8      	cbnz	r0, 800a87a <_svfiprintf_r+0xe6>
 800a842:	06d0      	lsls	r0, r2, #27
 800a844:	bf44      	itt	mi
 800a846:	2320      	movmi	r3, #32
 800a848:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a84c:	0711      	lsls	r1, r2, #28
 800a84e:	bf44      	itt	mi
 800a850:	232b      	movmi	r3, #43	; 0x2b
 800a852:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a856:	f89a 3000 	ldrb.w	r3, [sl]
 800a85a:	2b2a      	cmp	r3, #42	; 0x2a
 800a85c:	d015      	beq.n	800a88a <_svfiprintf_r+0xf6>
 800a85e:	4654      	mov	r4, sl
 800a860:	2000      	movs	r0, #0
 800a862:	f04f 0c0a 	mov.w	ip, #10
 800a866:	9a07      	ldr	r2, [sp, #28]
 800a868:	4621      	mov	r1, r4
 800a86a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a86e:	3b30      	subs	r3, #48	; 0x30
 800a870:	2b09      	cmp	r3, #9
 800a872:	d94e      	bls.n	800a912 <_svfiprintf_r+0x17e>
 800a874:	b1b0      	cbz	r0, 800a8a4 <_svfiprintf_r+0x110>
 800a876:	9207      	str	r2, [sp, #28]
 800a878:	e014      	b.n	800a8a4 <_svfiprintf_r+0x110>
 800a87a:	eba0 0308 	sub.w	r3, r0, r8
 800a87e:	fa09 f303 	lsl.w	r3, r9, r3
 800a882:	4313      	orrs	r3, r2
 800a884:	46a2      	mov	sl, r4
 800a886:	9304      	str	r3, [sp, #16]
 800a888:	e7d2      	b.n	800a830 <_svfiprintf_r+0x9c>
 800a88a:	9b03      	ldr	r3, [sp, #12]
 800a88c:	1d19      	adds	r1, r3, #4
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	9103      	str	r1, [sp, #12]
 800a892:	2b00      	cmp	r3, #0
 800a894:	bfbb      	ittet	lt
 800a896:	425b      	neglt	r3, r3
 800a898:	f042 0202 	orrlt.w	r2, r2, #2
 800a89c:	9307      	strge	r3, [sp, #28]
 800a89e:	9307      	strlt	r3, [sp, #28]
 800a8a0:	bfb8      	it	lt
 800a8a2:	9204      	strlt	r2, [sp, #16]
 800a8a4:	7823      	ldrb	r3, [r4, #0]
 800a8a6:	2b2e      	cmp	r3, #46	; 0x2e
 800a8a8:	d10c      	bne.n	800a8c4 <_svfiprintf_r+0x130>
 800a8aa:	7863      	ldrb	r3, [r4, #1]
 800a8ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a8ae:	d135      	bne.n	800a91c <_svfiprintf_r+0x188>
 800a8b0:	9b03      	ldr	r3, [sp, #12]
 800a8b2:	3402      	adds	r4, #2
 800a8b4:	1d1a      	adds	r2, r3, #4
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	9203      	str	r2, [sp, #12]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	bfb8      	it	lt
 800a8be:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8c2:	9305      	str	r3, [sp, #20]
 800a8c4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a984 <_svfiprintf_r+0x1f0>
 800a8c8:	2203      	movs	r2, #3
 800a8ca:	4650      	mov	r0, sl
 800a8cc:	7821      	ldrb	r1, [r4, #0]
 800a8ce:	f7ff fb55 	bl	8009f7c <memchr>
 800a8d2:	b140      	cbz	r0, 800a8e6 <_svfiprintf_r+0x152>
 800a8d4:	2340      	movs	r3, #64	; 0x40
 800a8d6:	eba0 000a 	sub.w	r0, r0, sl
 800a8da:	fa03 f000 	lsl.w	r0, r3, r0
 800a8de:	9b04      	ldr	r3, [sp, #16]
 800a8e0:	3401      	adds	r4, #1
 800a8e2:	4303      	orrs	r3, r0
 800a8e4:	9304      	str	r3, [sp, #16]
 800a8e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8ea:	2206      	movs	r2, #6
 800a8ec:	4826      	ldr	r0, [pc, #152]	; (800a988 <_svfiprintf_r+0x1f4>)
 800a8ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a8f2:	f7ff fb43 	bl	8009f7c <memchr>
 800a8f6:	2800      	cmp	r0, #0
 800a8f8:	d038      	beq.n	800a96c <_svfiprintf_r+0x1d8>
 800a8fa:	4b24      	ldr	r3, [pc, #144]	; (800a98c <_svfiprintf_r+0x1f8>)
 800a8fc:	bb1b      	cbnz	r3, 800a946 <_svfiprintf_r+0x1b2>
 800a8fe:	9b03      	ldr	r3, [sp, #12]
 800a900:	3307      	adds	r3, #7
 800a902:	f023 0307 	bic.w	r3, r3, #7
 800a906:	3308      	adds	r3, #8
 800a908:	9303      	str	r3, [sp, #12]
 800a90a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a90c:	4433      	add	r3, r6
 800a90e:	9309      	str	r3, [sp, #36]	; 0x24
 800a910:	e767      	b.n	800a7e2 <_svfiprintf_r+0x4e>
 800a912:	460c      	mov	r4, r1
 800a914:	2001      	movs	r0, #1
 800a916:	fb0c 3202 	mla	r2, ip, r2, r3
 800a91a:	e7a5      	b.n	800a868 <_svfiprintf_r+0xd4>
 800a91c:	2300      	movs	r3, #0
 800a91e:	f04f 0c0a 	mov.w	ip, #10
 800a922:	4619      	mov	r1, r3
 800a924:	3401      	adds	r4, #1
 800a926:	9305      	str	r3, [sp, #20]
 800a928:	4620      	mov	r0, r4
 800a92a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a92e:	3a30      	subs	r2, #48	; 0x30
 800a930:	2a09      	cmp	r2, #9
 800a932:	d903      	bls.n	800a93c <_svfiprintf_r+0x1a8>
 800a934:	2b00      	cmp	r3, #0
 800a936:	d0c5      	beq.n	800a8c4 <_svfiprintf_r+0x130>
 800a938:	9105      	str	r1, [sp, #20]
 800a93a:	e7c3      	b.n	800a8c4 <_svfiprintf_r+0x130>
 800a93c:	4604      	mov	r4, r0
 800a93e:	2301      	movs	r3, #1
 800a940:	fb0c 2101 	mla	r1, ip, r1, r2
 800a944:	e7f0      	b.n	800a928 <_svfiprintf_r+0x194>
 800a946:	ab03      	add	r3, sp, #12
 800a948:	9300      	str	r3, [sp, #0]
 800a94a:	462a      	mov	r2, r5
 800a94c:	4638      	mov	r0, r7
 800a94e:	4b10      	ldr	r3, [pc, #64]	; (800a990 <_svfiprintf_r+0x1fc>)
 800a950:	a904      	add	r1, sp, #16
 800a952:	f7fd fc7b 	bl	800824c <_printf_float>
 800a956:	1c42      	adds	r2, r0, #1
 800a958:	4606      	mov	r6, r0
 800a95a:	d1d6      	bne.n	800a90a <_svfiprintf_r+0x176>
 800a95c:	89ab      	ldrh	r3, [r5, #12]
 800a95e:	065b      	lsls	r3, r3, #25
 800a960:	f53f af2c 	bmi.w	800a7bc <_svfiprintf_r+0x28>
 800a964:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a966:	b01d      	add	sp, #116	; 0x74
 800a968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a96c:	ab03      	add	r3, sp, #12
 800a96e:	9300      	str	r3, [sp, #0]
 800a970:	462a      	mov	r2, r5
 800a972:	4638      	mov	r0, r7
 800a974:	4b06      	ldr	r3, [pc, #24]	; (800a990 <_svfiprintf_r+0x1fc>)
 800a976:	a904      	add	r1, sp, #16
 800a978:	f7fd ff04 	bl	8008784 <_printf_i>
 800a97c:	e7eb      	b.n	800a956 <_svfiprintf_r+0x1c2>
 800a97e:	bf00      	nop
 800a980:	0800f95c 	.word	0x0800f95c
 800a984:	0800f962 	.word	0x0800f962
 800a988:	0800f966 	.word	0x0800f966
 800a98c:	0800824d 	.word	0x0800824d
 800a990:	0800a6dd 	.word	0x0800a6dd

0800a994 <__sfputc_r>:
 800a994:	6893      	ldr	r3, [r2, #8]
 800a996:	b410      	push	{r4}
 800a998:	3b01      	subs	r3, #1
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	6093      	str	r3, [r2, #8]
 800a99e:	da07      	bge.n	800a9b0 <__sfputc_r+0x1c>
 800a9a0:	6994      	ldr	r4, [r2, #24]
 800a9a2:	42a3      	cmp	r3, r4
 800a9a4:	db01      	blt.n	800a9aa <__sfputc_r+0x16>
 800a9a6:	290a      	cmp	r1, #10
 800a9a8:	d102      	bne.n	800a9b0 <__sfputc_r+0x1c>
 800a9aa:	bc10      	pop	{r4}
 800a9ac:	f7fe b98a 	b.w	8008cc4 <__swbuf_r>
 800a9b0:	6813      	ldr	r3, [r2, #0]
 800a9b2:	1c58      	adds	r0, r3, #1
 800a9b4:	6010      	str	r0, [r2, #0]
 800a9b6:	7019      	strb	r1, [r3, #0]
 800a9b8:	4608      	mov	r0, r1
 800a9ba:	bc10      	pop	{r4}
 800a9bc:	4770      	bx	lr

0800a9be <__sfputs_r>:
 800a9be:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9c0:	4606      	mov	r6, r0
 800a9c2:	460f      	mov	r7, r1
 800a9c4:	4614      	mov	r4, r2
 800a9c6:	18d5      	adds	r5, r2, r3
 800a9c8:	42ac      	cmp	r4, r5
 800a9ca:	d101      	bne.n	800a9d0 <__sfputs_r+0x12>
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	e007      	b.n	800a9e0 <__sfputs_r+0x22>
 800a9d0:	463a      	mov	r2, r7
 800a9d2:	4630      	mov	r0, r6
 800a9d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9d8:	f7ff ffdc 	bl	800a994 <__sfputc_r>
 800a9dc:	1c43      	adds	r3, r0, #1
 800a9de:	d1f3      	bne.n	800a9c8 <__sfputs_r+0xa>
 800a9e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a9e4 <_vfiprintf_r>:
 800a9e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9e8:	460d      	mov	r5, r1
 800a9ea:	4614      	mov	r4, r2
 800a9ec:	4698      	mov	r8, r3
 800a9ee:	4606      	mov	r6, r0
 800a9f0:	b09d      	sub	sp, #116	; 0x74
 800a9f2:	b118      	cbz	r0, 800a9fc <_vfiprintf_r+0x18>
 800a9f4:	6983      	ldr	r3, [r0, #24]
 800a9f6:	b90b      	cbnz	r3, 800a9fc <_vfiprintf_r+0x18>
 800a9f8:	f7ff f9b6 	bl	8009d68 <__sinit>
 800a9fc:	4b89      	ldr	r3, [pc, #548]	; (800ac24 <_vfiprintf_r+0x240>)
 800a9fe:	429d      	cmp	r5, r3
 800aa00:	d11b      	bne.n	800aa3a <_vfiprintf_r+0x56>
 800aa02:	6875      	ldr	r5, [r6, #4]
 800aa04:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa06:	07d9      	lsls	r1, r3, #31
 800aa08:	d405      	bmi.n	800aa16 <_vfiprintf_r+0x32>
 800aa0a:	89ab      	ldrh	r3, [r5, #12]
 800aa0c:	059a      	lsls	r2, r3, #22
 800aa0e:	d402      	bmi.n	800aa16 <_vfiprintf_r+0x32>
 800aa10:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa12:	f7ff fa4c 	bl	8009eae <__retarget_lock_acquire_recursive>
 800aa16:	89ab      	ldrh	r3, [r5, #12]
 800aa18:	071b      	lsls	r3, r3, #28
 800aa1a:	d501      	bpl.n	800aa20 <_vfiprintf_r+0x3c>
 800aa1c:	692b      	ldr	r3, [r5, #16]
 800aa1e:	b9eb      	cbnz	r3, 800aa5c <_vfiprintf_r+0x78>
 800aa20:	4629      	mov	r1, r5
 800aa22:	4630      	mov	r0, r6
 800aa24:	f7fe f9a0 	bl	8008d68 <__swsetup_r>
 800aa28:	b1c0      	cbz	r0, 800aa5c <_vfiprintf_r+0x78>
 800aa2a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800aa2c:	07dc      	lsls	r4, r3, #31
 800aa2e:	d50e      	bpl.n	800aa4e <_vfiprintf_r+0x6a>
 800aa30:	f04f 30ff 	mov.w	r0, #4294967295
 800aa34:	b01d      	add	sp, #116	; 0x74
 800aa36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa3a:	4b7b      	ldr	r3, [pc, #492]	; (800ac28 <_vfiprintf_r+0x244>)
 800aa3c:	429d      	cmp	r5, r3
 800aa3e:	d101      	bne.n	800aa44 <_vfiprintf_r+0x60>
 800aa40:	68b5      	ldr	r5, [r6, #8]
 800aa42:	e7df      	b.n	800aa04 <_vfiprintf_r+0x20>
 800aa44:	4b79      	ldr	r3, [pc, #484]	; (800ac2c <_vfiprintf_r+0x248>)
 800aa46:	429d      	cmp	r5, r3
 800aa48:	bf08      	it	eq
 800aa4a:	68f5      	ldreq	r5, [r6, #12]
 800aa4c:	e7da      	b.n	800aa04 <_vfiprintf_r+0x20>
 800aa4e:	89ab      	ldrh	r3, [r5, #12]
 800aa50:	0598      	lsls	r0, r3, #22
 800aa52:	d4ed      	bmi.n	800aa30 <_vfiprintf_r+0x4c>
 800aa54:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800aa56:	f7ff fa2b 	bl	8009eb0 <__retarget_lock_release_recursive>
 800aa5a:	e7e9      	b.n	800aa30 <_vfiprintf_r+0x4c>
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	9309      	str	r3, [sp, #36]	; 0x24
 800aa60:	2320      	movs	r3, #32
 800aa62:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800aa66:	2330      	movs	r3, #48	; 0x30
 800aa68:	f04f 0901 	mov.w	r9, #1
 800aa6c:	f8cd 800c 	str.w	r8, [sp, #12]
 800aa70:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800ac30 <_vfiprintf_r+0x24c>
 800aa74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800aa78:	4623      	mov	r3, r4
 800aa7a:	469a      	mov	sl, r3
 800aa7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800aa80:	b10a      	cbz	r2, 800aa86 <_vfiprintf_r+0xa2>
 800aa82:	2a25      	cmp	r2, #37	; 0x25
 800aa84:	d1f9      	bne.n	800aa7a <_vfiprintf_r+0x96>
 800aa86:	ebba 0b04 	subs.w	fp, sl, r4
 800aa8a:	d00b      	beq.n	800aaa4 <_vfiprintf_r+0xc0>
 800aa8c:	465b      	mov	r3, fp
 800aa8e:	4622      	mov	r2, r4
 800aa90:	4629      	mov	r1, r5
 800aa92:	4630      	mov	r0, r6
 800aa94:	f7ff ff93 	bl	800a9be <__sfputs_r>
 800aa98:	3001      	adds	r0, #1
 800aa9a:	f000 80aa 	beq.w	800abf2 <_vfiprintf_r+0x20e>
 800aa9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aaa0:	445a      	add	r2, fp
 800aaa2:	9209      	str	r2, [sp, #36]	; 0x24
 800aaa4:	f89a 3000 	ldrb.w	r3, [sl]
 800aaa8:	2b00      	cmp	r3, #0
 800aaaa:	f000 80a2 	beq.w	800abf2 <_vfiprintf_r+0x20e>
 800aaae:	2300      	movs	r3, #0
 800aab0:	f04f 32ff 	mov.w	r2, #4294967295
 800aab4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aab8:	f10a 0a01 	add.w	sl, sl, #1
 800aabc:	9304      	str	r3, [sp, #16]
 800aabe:	9307      	str	r3, [sp, #28]
 800aac0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800aac4:	931a      	str	r3, [sp, #104]	; 0x68
 800aac6:	4654      	mov	r4, sl
 800aac8:	2205      	movs	r2, #5
 800aaca:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aace:	4858      	ldr	r0, [pc, #352]	; (800ac30 <_vfiprintf_r+0x24c>)
 800aad0:	f7ff fa54 	bl	8009f7c <memchr>
 800aad4:	9a04      	ldr	r2, [sp, #16]
 800aad6:	b9d8      	cbnz	r0, 800ab10 <_vfiprintf_r+0x12c>
 800aad8:	06d1      	lsls	r1, r2, #27
 800aada:	bf44      	itt	mi
 800aadc:	2320      	movmi	r3, #32
 800aade:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aae2:	0713      	lsls	r3, r2, #28
 800aae4:	bf44      	itt	mi
 800aae6:	232b      	movmi	r3, #43	; 0x2b
 800aae8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800aaec:	f89a 3000 	ldrb.w	r3, [sl]
 800aaf0:	2b2a      	cmp	r3, #42	; 0x2a
 800aaf2:	d015      	beq.n	800ab20 <_vfiprintf_r+0x13c>
 800aaf4:	4654      	mov	r4, sl
 800aaf6:	2000      	movs	r0, #0
 800aaf8:	f04f 0c0a 	mov.w	ip, #10
 800aafc:	9a07      	ldr	r2, [sp, #28]
 800aafe:	4621      	mov	r1, r4
 800ab00:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ab04:	3b30      	subs	r3, #48	; 0x30
 800ab06:	2b09      	cmp	r3, #9
 800ab08:	d94e      	bls.n	800aba8 <_vfiprintf_r+0x1c4>
 800ab0a:	b1b0      	cbz	r0, 800ab3a <_vfiprintf_r+0x156>
 800ab0c:	9207      	str	r2, [sp, #28]
 800ab0e:	e014      	b.n	800ab3a <_vfiprintf_r+0x156>
 800ab10:	eba0 0308 	sub.w	r3, r0, r8
 800ab14:	fa09 f303 	lsl.w	r3, r9, r3
 800ab18:	4313      	orrs	r3, r2
 800ab1a:	46a2      	mov	sl, r4
 800ab1c:	9304      	str	r3, [sp, #16]
 800ab1e:	e7d2      	b.n	800aac6 <_vfiprintf_r+0xe2>
 800ab20:	9b03      	ldr	r3, [sp, #12]
 800ab22:	1d19      	adds	r1, r3, #4
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	9103      	str	r1, [sp, #12]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	bfbb      	ittet	lt
 800ab2c:	425b      	neglt	r3, r3
 800ab2e:	f042 0202 	orrlt.w	r2, r2, #2
 800ab32:	9307      	strge	r3, [sp, #28]
 800ab34:	9307      	strlt	r3, [sp, #28]
 800ab36:	bfb8      	it	lt
 800ab38:	9204      	strlt	r2, [sp, #16]
 800ab3a:	7823      	ldrb	r3, [r4, #0]
 800ab3c:	2b2e      	cmp	r3, #46	; 0x2e
 800ab3e:	d10c      	bne.n	800ab5a <_vfiprintf_r+0x176>
 800ab40:	7863      	ldrb	r3, [r4, #1]
 800ab42:	2b2a      	cmp	r3, #42	; 0x2a
 800ab44:	d135      	bne.n	800abb2 <_vfiprintf_r+0x1ce>
 800ab46:	9b03      	ldr	r3, [sp, #12]
 800ab48:	3402      	adds	r4, #2
 800ab4a:	1d1a      	adds	r2, r3, #4
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	9203      	str	r2, [sp, #12]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	bfb8      	it	lt
 800ab54:	f04f 33ff 	movlt.w	r3, #4294967295
 800ab58:	9305      	str	r3, [sp, #20]
 800ab5a:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800ac34 <_vfiprintf_r+0x250>
 800ab5e:	2203      	movs	r2, #3
 800ab60:	4650      	mov	r0, sl
 800ab62:	7821      	ldrb	r1, [r4, #0]
 800ab64:	f7ff fa0a 	bl	8009f7c <memchr>
 800ab68:	b140      	cbz	r0, 800ab7c <_vfiprintf_r+0x198>
 800ab6a:	2340      	movs	r3, #64	; 0x40
 800ab6c:	eba0 000a 	sub.w	r0, r0, sl
 800ab70:	fa03 f000 	lsl.w	r0, r3, r0
 800ab74:	9b04      	ldr	r3, [sp, #16]
 800ab76:	3401      	adds	r4, #1
 800ab78:	4303      	orrs	r3, r0
 800ab7a:	9304      	str	r3, [sp, #16]
 800ab7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ab80:	2206      	movs	r2, #6
 800ab82:	482d      	ldr	r0, [pc, #180]	; (800ac38 <_vfiprintf_r+0x254>)
 800ab84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ab88:	f7ff f9f8 	bl	8009f7c <memchr>
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d03f      	beq.n	800ac10 <_vfiprintf_r+0x22c>
 800ab90:	4b2a      	ldr	r3, [pc, #168]	; (800ac3c <_vfiprintf_r+0x258>)
 800ab92:	bb1b      	cbnz	r3, 800abdc <_vfiprintf_r+0x1f8>
 800ab94:	9b03      	ldr	r3, [sp, #12]
 800ab96:	3307      	adds	r3, #7
 800ab98:	f023 0307 	bic.w	r3, r3, #7
 800ab9c:	3308      	adds	r3, #8
 800ab9e:	9303      	str	r3, [sp, #12]
 800aba0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aba2:	443b      	add	r3, r7
 800aba4:	9309      	str	r3, [sp, #36]	; 0x24
 800aba6:	e767      	b.n	800aa78 <_vfiprintf_r+0x94>
 800aba8:	460c      	mov	r4, r1
 800abaa:	2001      	movs	r0, #1
 800abac:	fb0c 3202 	mla	r2, ip, r2, r3
 800abb0:	e7a5      	b.n	800aafe <_vfiprintf_r+0x11a>
 800abb2:	2300      	movs	r3, #0
 800abb4:	f04f 0c0a 	mov.w	ip, #10
 800abb8:	4619      	mov	r1, r3
 800abba:	3401      	adds	r4, #1
 800abbc:	9305      	str	r3, [sp, #20]
 800abbe:	4620      	mov	r0, r4
 800abc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800abc4:	3a30      	subs	r2, #48	; 0x30
 800abc6:	2a09      	cmp	r2, #9
 800abc8:	d903      	bls.n	800abd2 <_vfiprintf_r+0x1ee>
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d0c5      	beq.n	800ab5a <_vfiprintf_r+0x176>
 800abce:	9105      	str	r1, [sp, #20]
 800abd0:	e7c3      	b.n	800ab5a <_vfiprintf_r+0x176>
 800abd2:	4604      	mov	r4, r0
 800abd4:	2301      	movs	r3, #1
 800abd6:	fb0c 2101 	mla	r1, ip, r1, r2
 800abda:	e7f0      	b.n	800abbe <_vfiprintf_r+0x1da>
 800abdc:	ab03      	add	r3, sp, #12
 800abde:	9300      	str	r3, [sp, #0]
 800abe0:	462a      	mov	r2, r5
 800abe2:	4630      	mov	r0, r6
 800abe4:	4b16      	ldr	r3, [pc, #88]	; (800ac40 <_vfiprintf_r+0x25c>)
 800abe6:	a904      	add	r1, sp, #16
 800abe8:	f7fd fb30 	bl	800824c <_printf_float>
 800abec:	4607      	mov	r7, r0
 800abee:	1c78      	adds	r0, r7, #1
 800abf0:	d1d6      	bne.n	800aba0 <_vfiprintf_r+0x1bc>
 800abf2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800abf4:	07d9      	lsls	r1, r3, #31
 800abf6:	d405      	bmi.n	800ac04 <_vfiprintf_r+0x220>
 800abf8:	89ab      	ldrh	r3, [r5, #12]
 800abfa:	059a      	lsls	r2, r3, #22
 800abfc:	d402      	bmi.n	800ac04 <_vfiprintf_r+0x220>
 800abfe:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ac00:	f7ff f956 	bl	8009eb0 <__retarget_lock_release_recursive>
 800ac04:	89ab      	ldrh	r3, [r5, #12]
 800ac06:	065b      	lsls	r3, r3, #25
 800ac08:	f53f af12 	bmi.w	800aa30 <_vfiprintf_r+0x4c>
 800ac0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ac0e:	e711      	b.n	800aa34 <_vfiprintf_r+0x50>
 800ac10:	ab03      	add	r3, sp, #12
 800ac12:	9300      	str	r3, [sp, #0]
 800ac14:	462a      	mov	r2, r5
 800ac16:	4630      	mov	r0, r6
 800ac18:	4b09      	ldr	r3, [pc, #36]	; (800ac40 <_vfiprintf_r+0x25c>)
 800ac1a:	a904      	add	r1, sp, #16
 800ac1c:	f7fd fdb2 	bl	8008784 <_printf_i>
 800ac20:	e7e4      	b.n	800abec <_vfiprintf_r+0x208>
 800ac22:	bf00      	nop
 800ac24:	0800f7c0 	.word	0x0800f7c0
 800ac28:	0800f7e0 	.word	0x0800f7e0
 800ac2c:	0800f7a0 	.word	0x0800f7a0
 800ac30:	0800f95c 	.word	0x0800f95c
 800ac34:	0800f962 	.word	0x0800f962
 800ac38:	0800f966 	.word	0x0800f966
 800ac3c:	0800824d 	.word	0x0800824d
 800ac40:	0800a9bf 	.word	0x0800a9bf

0800ac44 <__sread>:
 800ac44:	b510      	push	{r4, lr}
 800ac46:	460c      	mov	r4, r1
 800ac48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac4c:	f000 f920 	bl	800ae90 <_read_r>
 800ac50:	2800      	cmp	r0, #0
 800ac52:	bfab      	itete	ge
 800ac54:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ac56:	89a3      	ldrhlt	r3, [r4, #12]
 800ac58:	181b      	addge	r3, r3, r0
 800ac5a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ac5e:	bfac      	ite	ge
 800ac60:	6563      	strge	r3, [r4, #84]	; 0x54
 800ac62:	81a3      	strhlt	r3, [r4, #12]
 800ac64:	bd10      	pop	{r4, pc}

0800ac66 <__swrite>:
 800ac66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac6a:	461f      	mov	r7, r3
 800ac6c:	898b      	ldrh	r3, [r1, #12]
 800ac6e:	4605      	mov	r5, r0
 800ac70:	05db      	lsls	r3, r3, #23
 800ac72:	460c      	mov	r4, r1
 800ac74:	4616      	mov	r6, r2
 800ac76:	d505      	bpl.n	800ac84 <__swrite+0x1e>
 800ac78:	2302      	movs	r3, #2
 800ac7a:	2200      	movs	r2, #0
 800ac7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac80:	f000 f898 	bl	800adb4 <_lseek_r>
 800ac84:	89a3      	ldrh	r3, [r4, #12]
 800ac86:	4632      	mov	r2, r6
 800ac88:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ac8c:	81a3      	strh	r3, [r4, #12]
 800ac8e:	4628      	mov	r0, r5
 800ac90:	463b      	mov	r3, r7
 800ac92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ac9a:	f000 b817 	b.w	800accc <_write_r>

0800ac9e <__sseek>:
 800ac9e:	b510      	push	{r4, lr}
 800aca0:	460c      	mov	r4, r1
 800aca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aca6:	f000 f885 	bl	800adb4 <_lseek_r>
 800acaa:	1c43      	adds	r3, r0, #1
 800acac:	89a3      	ldrh	r3, [r4, #12]
 800acae:	bf15      	itete	ne
 800acb0:	6560      	strne	r0, [r4, #84]	; 0x54
 800acb2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800acb6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800acba:	81a3      	strheq	r3, [r4, #12]
 800acbc:	bf18      	it	ne
 800acbe:	81a3      	strhne	r3, [r4, #12]
 800acc0:	bd10      	pop	{r4, pc}

0800acc2 <__sclose>:
 800acc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acc6:	f000 b831 	b.w	800ad2c <_close_r>
	...

0800accc <_write_r>:
 800accc:	b538      	push	{r3, r4, r5, lr}
 800acce:	4604      	mov	r4, r0
 800acd0:	4608      	mov	r0, r1
 800acd2:	4611      	mov	r1, r2
 800acd4:	2200      	movs	r2, #0
 800acd6:	4d05      	ldr	r5, [pc, #20]	; (800acec <_write_r+0x20>)
 800acd8:	602a      	str	r2, [r5, #0]
 800acda:	461a      	mov	r2, r3
 800acdc:	f7f9 fd49 	bl	8004772 <_write>
 800ace0:	1c43      	adds	r3, r0, #1
 800ace2:	d102      	bne.n	800acea <_write_r+0x1e>
 800ace4:	682b      	ldr	r3, [r5, #0]
 800ace6:	b103      	cbz	r3, 800acea <_write_r+0x1e>
 800ace8:	6023      	str	r3, [r4, #0]
 800acea:	bd38      	pop	{r3, r4, r5, pc}
 800acec:	200004bc 	.word	0x200004bc

0800acf0 <__assert_func>:
 800acf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800acf2:	4614      	mov	r4, r2
 800acf4:	461a      	mov	r2, r3
 800acf6:	4b09      	ldr	r3, [pc, #36]	; (800ad1c <__assert_func+0x2c>)
 800acf8:	4605      	mov	r5, r0
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	68d8      	ldr	r0, [r3, #12]
 800acfe:	b14c      	cbz	r4, 800ad14 <__assert_func+0x24>
 800ad00:	4b07      	ldr	r3, [pc, #28]	; (800ad20 <__assert_func+0x30>)
 800ad02:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ad06:	9100      	str	r1, [sp, #0]
 800ad08:	462b      	mov	r3, r5
 800ad0a:	4906      	ldr	r1, [pc, #24]	; (800ad24 <__assert_func+0x34>)
 800ad0c:	f000 f81e 	bl	800ad4c <fiprintf>
 800ad10:	f000 f8dd 	bl	800aece <abort>
 800ad14:	4b04      	ldr	r3, [pc, #16]	; (800ad28 <__assert_func+0x38>)
 800ad16:	461c      	mov	r4, r3
 800ad18:	e7f3      	b.n	800ad02 <__assert_func+0x12>
 800ad1a:	bf00      	nop
 800ad1c:	20000018 	.word	0x20000018
 800ad20:	0800f96d 	.word	0x0800f96d
 800ad24:	0800f97a 	.word	0x0800f97a
 800ad28:	0800f9a8 	.word	0x0800f9a8

0800ad2c <_close_r>:
 800ad2c:	b538      	push	{r3, r4, r5, lr}
 800ad2e:	2300      	movs	r3, #0
 800ad30:	4d05      	ldr	r5, [pc, #20]	; (800ad48 <_close_r+0x1c>)
 800ad32:	4604      	mov	r4, r0
 800ad34:	4608      	mov	r0, r1
 800ad36:	602b      	str	r3, [r5, #0]
 800ad38:	f7f9 fd37 	bl	80047aa <_close>
 800ad3c:	1c43      	adds	r3, r0, #1
 800ad3e:	d102      	bne.n	800ad46 <_close_r+0x1a>
 800ad40:	682b      	ldr	r3, [r5, #0]
 800ad42:	b103      	cbz	r3, 800ad46 <_close_r+0x1a>
 800ad44:	6023      	str	r3, [r4, #0]
 800ad46:	bd38      	pop	{r3, r4, r5, pc}
 800ad48:	200004bc 	.word	0x200004bc

0800ad4c <fiprintf>:
 800ad4c:	b40e      	push	{r1, r2, r3}
 800ad4e:	b503      	push	{r0, r1, lr}
 800ad50:	4601      	mov	r1, r0
 800ad52:	ab03      	add	r3, sp, #12
 800ad54:	4805      	ldr	r0, [pc, #20]	; (800ad6c <fiprintf+0x20>)
 800ad56:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad5a:	6800      	ldr	r0, [r0, #0]
 800ad5c:	9301      	str	r3, [sp, #4]
 800ad5e:	f7ff fe41 	bl	800a9e4 <_vfiprintf_r>
 800ad62:	b002      	add	sp, #8
 800ad64:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad68:	b003      	add	sp, #12
 800ad6a:	4770      	bx	lr
 800ad6c:	20000018 	.word	0x20000018

0800ad70 <_fstat_r>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	2300      	movs	r3, #0
 800ad74:	4d06      	ldr	r5, [pc, #24]	; (800ad90 <_fstat_r+0x20>)
 800ad76:	4604      	mov	r4, r0
 800ad78:	4608      	mov	r0, r1
 800ad7a:	4611      	mov	r1, r2
 800ad7c:	602b      	str	r3, [r5, #0]
 800ad7e:	f7f9 fd1f 	bl	80047c0 <_fstat>
 800ad82:	1c43      	adds	r3, r0, #1
 800ad84:	d102      	bne.n	800ad8c <_fstat_r+0x1c>
 800ad86:	682b      	ldr	r3, [r5, #0]
 800ad88:	b103      	cbz	r3, 800ad8c <_fstat_r+0x1c>
 800ad8a:	6023      	str	r3, [r4, #0]
 800ad8c:	bd38      	pop	{r3, r4, r5, pc}
 800ad8e:	bf00      	nop
 800ad90:	200004bc 	.word	0x200004bc

0800ad94 <_isatty_r>:
 800ad94:	b538      	push	{r3, r4, r5, lr}
 800ad96:	2300      	movs	r3, #0
 800ad98:	4d05      	ldr	r5, [pc, #20]	; (800adb0 <_isatty_r+0x1c>)
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	602b      	str	r3, [r5, #0]
 800ada0:	f7f9 fd1d 	bl	80047de <_isatty>
 800ada4:	1c43      	adds	r3, r0, #1
 800ada6:	d102      	bne.n	800adae <_isatty_r+0x1a>
 800ada8:	682b      	ldr	r3, [r5, #0]
 800adaa:	b103      	cbz	r3, 800adae <_isatty_r+0x1a>
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	bd38      	pop	{r3, r4, r5, pc}
 800adb0:	200004bc 	.word	0x200004bc

0800adb4 <_lseek_r>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	4604      	mov	r4, r0
 800adb8:	4608      	mov	r0, r1
 800adba:	4611      	mov	r1, r2
 800adbc:	2200      	movs	r2, #0
 800adbe:	4d05      	ldr	r5, [pc, #20]	; (800add4 <_lseek_r+0x20>)
 800adc0:	602a      	str	r2, [r5, #0]
 800adc2:	461a      	mov	r2, r3
 800adc4:	f7f9 fd15 	bl	80047f2 <_lseek>
 800adc8:	1c43      	adds	r3, r0, #1
 800adca:	d102      	bne.n	800add2 <_lseek_r+0x1e>
 800adcc:	682b      	ldr	r3, [r5, #0]
 800adce:	b103      	cbz	r3, 800add2 <_lseek_r+0x1e>
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	bd38      	pop	{r3, r4, r5, pc}
 800add4:	200004bc 	.word	0x200004bc

0800add8 <__ascii_mbtowc>:
 800add8:	b082      	sub	sp, #8
 800adda:	b901      	cbnz	r1, 800adde <__ascii_mbtowc+0x6>
 800addc:	a901      	add	r1, sp, #4
 800adde:	b142      	cbz	r2, 800adf2 <__ascii_mbtowc+0x1a>
 800ade0:	b14b      	cbz	r3, 800adf6 <__ascii_mbtowc+0x1e>
 800ade2:	7813      	ldrb	r3, [r2, #0]
 800ade4:	600b      	str	r3, [r1, #0]
 800ade6:	7812      	ldrb	r2, [r2, #0]
 800ade8:	1e10      	subs	r0, r2, #0
 800adea:	bf18      	it	ne
 800adec:	2001      	movne	r0, #1
 800adee:	b002      	add	sp, #8
 800adf0:	4770      	bx	lr
 800adf2:	4610      	mov	r0, r2
 800adf4:	e7fb      	b.n	800adee <__ascii_mbtowc+0x16>
 800adf6:	f06f 0001 	mvn.w	r0, #1
 800adfa:	e7f8      	b.n	800adee <__ascii_mbtowc+0x16>

0800adfc <memmove>:
 800adfc:	4288      	cmp	r0, r1
 800adfe:	b510      	push	{r4, lr}
 800ae00:	eb01 0402 	add.w	r4, r1, r2
 800ae04:	d902      	bls.n	800ae0c <memmove+0x10>
 800ae06:	4284      	cmp	r4, r0
 800ae08:	4623      	mov	r3, r4
 800ae0a:	d807      	bhi.n	800ae1c <memmove+0x20>
 800ae0c:	1e43      	subs	r3, r0, #1
 800ae0e:	42a1      	cmp	r1, r4
 800ae10:	d008      	beq.n	800ae24 <memmove+0x28>
 800ae12:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae16:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae1a:	e7f8      	b.n	800ae0e <memmove+0x12>
 800ae1c:	4601      	mov	r1, r0
 800ae1e:	4402      	add	r2, r0
 800ae20:	428a      	cmp	r2, r1
 800ae22:	d100      	bne.n	800ae26 <memmove+0x2a>
 800ae24:	bd10      	pop	{r4, pc}
 800ae26:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae2a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae2e:	e7f7      	b.n	800ae20 <memmove+0x24>

0800ae30 <_realloc_r>:
 800ae30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae34:	4680      	mov	r8, r0
 800ae36:	4614      	mov	r4, r2
 800ae38:	460e      	mov	r6, r1
 800ae3a:	b921      	cbnz	r1, 800ae46 <_realloc_r+0x16>
 800ae3c:	4611      	mov	r1, r2
 800ae3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae42:	f7fd b8f1 	b.w	8008028 <_malloc_r>
 800ae46:	b92a      	cbnz	r2, 800ae54 <_realloc_r+0x24>
 800ae48:	f7fd f886 	bl	8007f58 <_free_r>
 800ae4c:	4625      	mov	r5, r4
 800ae4e:	4628      	mov	r0, r5
 800ae50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae54:	f000 f842 	bl	800aedc <_malloc_usable_size_r>
 800ae58:	4284      	cmp	r4, r0
 800ae5a:	4607      	mov	r7, r0
 800ae5c:	d802      	bhi.n	800ae64 <_realloc_r+0x34>
 800ae5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ae62:	d812      	bhi.n	800ae8a <_realloc_r+0x5a>
 800ae64:	4621      	mov	r1, r4
 800ae66:	4640      	mov	r0, r8
 800ae68:	f7fd f8de 	bl	8008028 <_malloc_r>
 800ae6c:	4605      	mov	r5, r0
 800ae6e:	2800      	cmp	r0, #0
 800ae70:	d0ed      	beq.n	800ae4e <_realloc_r+0x1e>
 800ae72:	42bc      	cmp	r4, r7
 800ae74:	4622      	mov	r2, r4
 800ae76:	4631      	mov	r1, r6
 800ae78:	bf28      	it	cs
 800ae7a:	463a      	movcs	r2, r7
 800ae7c:	f7fd f856 	bl	8007f2c <memcpy>
 800ae80:	4631      	mov	r1, r6
 800ae82:	4640      	mov	r0, r8
 800ae84:	f7fd f868 	bl	8007f58 <_free_r>
 800ae88:	e7e1      	b.n	800ae4e <_realloc_r+0x1e>
 800ae8a:	4635      	mov	r5, r6
 800ae8c:	e7df      	b.n	800ae4e <_realloc_r+0x1e>
	...

0800ae90 <_read_r>:
 800ae90:	b538      	push	{r3, r4, r5, lr}
 800ae92:	4604      	mov	r4, r0
 800ae94:	4608      	mov	r0, r1
 800ae96:	4611      	mov	r1, r2
 800ae98:	2200      	movs	r2, #0
 800ae9a:	4d05      	ldr	r5, [pc, #20]	; (800aeb0 <_read_r+0x20>)
 800ae9c:	602a      	str	r2, [r5, #0]
 800ae9e:	461a      	mov	r2, r3
 800aea0:	f7f9 fc4a 	bl	8004738 <_read>
 800aea4:	1c43      	adds	r3, r0, #1
 800aea6:	d102      	bne.n	800aeae <_read_r+0x1e>
 800aea8:	682b      	ldr	r3, [r5, #0]
 800aeaa:	b103      	cbz	r3, 800aeae <_read_r+0x1e>
 800aeac:	6023      	str	r3, [r4, #0]
 800aeae:	bd38      	pop	{r3, r4, r5, pc}
 800aeb0:	200004bc 	.word	0x200004bc

0800aeb4 <__ascii_wctomb>:
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	4608      	mov	r0, r1
 800aeb8:	b141      	cbz	r1, 800aecc <__ascii_wctomb+0x18>
 800aeba:	2aff      	cmp	r2, #255	; 0xff
 800aebc:	d904      	bls.n	800aec8 <__ascii_wctomb+0x14>
 800aebe:	228a      	movs	r2, #138	; 0x8a
 800aec0:	f04f 30ff 	mov.w	r0, #4294967295
 800aec4:	601a      	str	r2, [r3, #0]
 800aec6:	4770      	bx	lr
 800aec8:	2001      	movs	r0, #1
 800aeca:	700a      	strb	r2, [r1, #0]
 800aecc:	4770      	bx	lr

0800aece <abort>:
 800aece:	2006      	movs	r0, #6
 800aed0:	b508      	push	{r3, lr}
 800aed2:	f000 f833 	bl	800af3c <raise>
 800aed6:	2001      	movs	r0, #1
 800aed8:	f7f9 fc24 	bl	8004724 <_exit>

0800aedc <_malloc_usable_size_r>:
 800aedc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aee0:	1f18      	subs	r0, r3, #4
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	bfbc      	itt	lt
 800aee6:	580b      	ldrlt	r3, [r1, r0]
 800aee8:	18c0      	addlt	r0, r0, r3
 800aeea:	4770      	bx	lr

0800aeec <_raise_r>:
 800aeec:	291f      	cmp	r1, #31
 800aeee:	b538      	push	{r3, r4, r5, lr}
 800aef0:	4604      	mov	r4, r0
 800aef2:	460d      	mov	r5, r1
 800aef4:	d904      	bls.n	800af00 <_raise_r+0x14>
 800aef6:	2316      	movs	r3, #22
 800aef8:	6003      	str	r3, [r0, #0]
 800aefa:	f04f 30ff 	mov.w	r0, #4294967295
 800aefe:	bd38      	pop	{r3, r4, r5, pc}
 800af00:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800af02:	b112      	cbz	r2, 800af0a <_raise_r+0x1e>
 800af04:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800af08:	b94b      	cbnz	r3, 800af1e <_raise_r+0x32>
 800af0a:	4620      	mov	r0, r4
 800af0c:	f000 f830 	bl	800af70 <_getpid_r>
 800af10:	462a      	mov	r2, r5
 800af12:	4601      	mov	r1, r0
 800af14:	4620      	mov	r0, r4
 800af16:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af1a:	f000 b817 	b.w	800af4c <_kill_r>
 800af1e:	2b01      	cmp	r3, #1
 800af20:	d00a      	beq.n	800af38 <_raise_r+0x4c>
 800af22:	1c59      	adds	r1, r3, #1
 800af24:	d103      	bne.n	800af2e <_raise_r+0x42>
 800af26:	2316      	movs	r3, #22
 800af28:	6003      	str	r3, [r0, #0]
 800af2a:	2001      	movs	r0, #1
 800af2c:	e7e7      	b.n	800aefe <_raise_r+0x12>
 800af2e:	2400      	movs	r4, #0
 800af30:	4628      	mov	r0, r5
 800af32:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800af36:	4798      	blx	r3
 800af38:	2000      	movs	r0, #0
 800af3a:	e7e0      	b.n	800aefe <_raise_r+0x12>

0800af3c <raise>:
 800af3c:	4b02      	ldr	r3, [pc, #8]	; (800af48 <raise+0xc>)
 800af3e:	4601      	mov	r1, r0
 800af40:	6818      	ldr	r0, [r3, #0]
 800af42:	f7ff bfd3 	b.w	800aeec <_raise_r>
 800af46:	bf00      	nop
 800af48:	20000018 	.word	0x20000018

0800af4c <_kill_r>:
 800af4c:	b538      	push	{r3, r4, r5, lr}
 800af4e:	2300      	movs	r3, #0
 800af50:	4d06      	ldr	r5, [pc, #24]	; (800af6c <_kill_r+0x20>)
 800af52:	4604      	mov	r4, r0
 800af54:	4608      	mov	r0, r1
 800af56:	4611      	mov	r1, r2
 800af58:	602b      	str	r3, [r5, #0]
 800af5a:	f7f9 fbd3 	bl	8004704 <_kill>
 800af5e:	1c43      	adds	r3, r0, #1
 800af60:	d102      	bne.n	800af68 <_kill_r+0x1c>
 800af62:	682b      	ldr	r3, [r5, #0]
 800af64:	b103      	cbz	r3, 800af68 <_kill_r+0x1c>
 800af66:	6023      	str	r3, [r4, #0]
 800af68:	bd38      	pop	{r3, r4, r5, pc}
 800af6a:	bf00      	nop
 800af6c:	200004bc 	.word	0x200004bc

0800af70 <_getpid_r>:
 800af70:	f7f9 bbc1 	b.w	80046f6 <_getpid>

0800af74 <_init>:
 800af74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af76:	bf00      	nop
 800af78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af7a:	bc08      	pop	{r3}
 800af7c:	469e      	mov	lr, r3
 800af7e:	4770      	bx	lr

0800af80 <_fini>:
 800af80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af82:	bf00      	nop
 800af84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af86:	bc08      	pop	{r3}
 800af88:	469e      	mov	lr, r3
 800af8a:	4770      	bx	lr
