# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.gates.InvSmall i8 11400 15600 @N 1001 5.0E-9
hades.models.rtlib.io.MergeBits i7 22800 15600 @N 1001 4 1.0E-8
hades.models.gates.And2 i6 18600 10200 @N 1001 1.0E-8
hades.models.gates.And2 i5 12600 7200 @N 1001 1.0E-8
hades.models.gates.Or2 i4 13800 15600 @N 1001 1.0E-8
hades.models.gates.Or2 i3 13800 12000 @N 1001 1.0E-8
hades.models.gates.Or2 i2 15000 4200 @N 1001 1.0E-8
hades.models.rtlib.io.Expander i1 9000 3000 @N 1001 2 1.0E-8
hades.models.rtlib.io.OpinVector OPULA 24000 18600 @N 1001 4 1.0E-9 0
hades.models.rtlib.io.ExpanderVertical i12 7800 9000 @N 1001 6 1.0E-8
hades.models.rtlib.io.SelectBit i11 4200 16200 @N 1001 1 0 1.0E-8
hades.models.rtlib.io.Constant i10 2400 13200 @N 1001 1 0_B 1.0E-8
hades.models.rtlib.io.IpinVector 5-0 8400 7800 @N 1001 6 000001_B 1.0E-9 0
hades.models.rtlib.io.IpinVector ULAOP 8400 2400 @N 1001 2 01_B 1.0E-9 0
hades.models.gates.InvSmall i9 11400 16800 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i6 Y i7 A0 2 2 22200 11400 25200 11400 2 25200 11400 25200 15600 0 
hades.signals.SignalStdLogic1164 n8 2 i3 Y i6 B 3 2 17400 13200 18000 13200 2 18000 13200 18000 12000 2 18000 12000 18600 12000 0 
hades.signals.SignalStdLogic1164 n7 2 i11 Y i7 A3 5 2 4200 16800 4200 18600 2 4200 18600 21600 18600 2 21600 18600 21600 15000 2 21600 15000 23400 15000 2 23400 15000 23400 15600 0 
hades.signals.SignalStdLogicVector n6 1 2 i10 Y i11 A 1 2 4200 15000 4200 16200 0 
hades.signals.SignalStdLogic1164 n5 2 i4 Y i7 A1 4 2 17400 16800 19800 16800 2 19800 16800 19800 14400 2 19800 14400 24600 14400 2 24600 14400 24600 15600 0 
hades.signals.SignalStdLogic1164 n4 2 i8 Y i4 A 1 2 13200 16200 13800 16200 0 
hades.signals.SignalStdLogicVector n17 4 2 i7 Y OPULA A 2 2 23400 16800 23400 18600 2 23400 18600 24000 18600 0 
hades.signals.SignalStdLogic1164 n3 2 i9 Y i4 B 1 2 13200 17400 13800 17400 0 
hades.signals.SignalStdLogic1164 n2 2 i1 Y0 i2 A 2 2 10200 4200 10200 4800 2 10200 4800 15000 4800 0 
hades.signals.SignalStdLogic1164 n16 2 i12 Y2 i8 A 5 2 9000 11400 9600 11400 2 9600 11400 9600 13800 2 9600 13800 9000 13800 2 9000 13800 9000 16200 2 9000 16200 11400 16200 0 
hades.signals.SignalStdLogicVector n1 2 2 ULAOP Y i1 A 2 2 8400 2400 9600 2400 2 9600 2400 9600 3000 0 
hades.signals.SignalStdLogic1164 n15 2 i12 Y1 i5 B 2 2 9000 12000 12600 12000 2 12600 12000 12600 9000 0 
hades.signals.SignalStdLogicVector n0 6 2 5-0 Y i12 A 1 2 8400 7800 8400 9000 0 
hades.signals.SignalStdLogic1164 n14 2 i12 Y0 i3 A 1 2 9000 12600 13800 12600 0 
hades.signals.SignalStdLogic1164 n13 2 i12 Y3 i3 B 3 2 9000 10800 10200 10800 2 10200 10800 10200 13800 2 10200 13800 13800 13800 0 
hades.signals.SignalStdLogic1164 n12 4 i1 Y1 i5 A i6 A i9 A 10 2 9600 4200 9600 7200 2 9600 7200 11400 7200 2 11400 7200 11400 7800 2 11400 7800 12600 7800 2 11400 7800 11400 10800 2 11400 10800 18600 10800 2 11400 10800 11400 14400 2 11400 14400 9600 14400 2 9600 14400 9600 17400 2 9600 17400 11400 17400 2 11400 10800 11400 7800 
hades.signals.SignalStdLogic1164 n11 2 i5 Y i2 B 5 2 16200 8400 16800 8400 2 16800 8400 16800 7200 2 16800 7200 14400 7200 2 14400 7200 14400 6000 2 14400 6000 15000 6000 0 
hades.signals.SignalStdLogic1164 n10 2 i2 Y i7 A2 2 2 18600 5400 24000 5400 2 24000 5400 24000 15600 0 
[end signals]
[end]
