Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  9 12:03:24 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
SYNTH-10   Warning   Wide multiplier                             3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.682        0.000                      0                 1548        0.048        0.000                      0                 1548       54.305        0.000                       0                   574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.682        0.000                      0                 1544        0.048        0.000                      0                 1544       54.305        0.000                       0                   574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  105.147        0.000                      0                    4        1.010        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.280ns  (logic 60.392ns (57.363%)  route 44.887ns (42.636%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.892   108.439    sm/M_alum_out[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.152   108.591 r  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.600   109.191    sm/D_states_q[2]_i_15_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.326   109.517 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.309   109.827    sm/D_states_q[1]_i_5_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124   109.951 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.529   110.480    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.081   116.163    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        116.163    
                         arrival time                        -110.481    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.111ns  (logic 60.162ns (57.236%)  route 44.949ns (42.763%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=28 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 116.023 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.670   108.217    sm/M_alum_out[0]
    SLICE_X58Y29         LUT3 (Prop_lut3_I2_O)        0.124   108.341 f  sm/D_states_q[3]_i_21/O
                         net (fo=2, routed)           0.511   108.851    sm/D_states_q[3]_i_21_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I2_O)        0.124   108.975 r  sm/D_states_q[3]_i_6/O
                         net (fo=3, routed)           0.669   109.644    sm/D_states_q[3]_i_6_n_0
    SLICE_X61Y30         LUT6 (Prop_lut6_I4_O)        0.124   109.768 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.544   110.312    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X60Y30         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.507   116.023    sm/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.259   116.282    
                         clock uncertainty           -0.035   116.247    
    SLICE_X60Y30         FDRE (Setup_fdre_C_D)       -0.031   116.216    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        116.216    
                         arrival time                        -110.313    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.905ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.091ns  (logic 60.392ns (57.466%)  route 44.698ns (42.533%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.892   108.439    sm/M_alum_out[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.152   108.591 r  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.600   109.191    sm/D_states_q[2]_i_15_n_0
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.326   109.517 r  sm/D_states_q[1]_i_5/O
                         net (fo=3, routed)           0.312   109.830    sm/D_states_q[1]_i_5_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I4_O)        0.124   109.954 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.338   110.291    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   116.020    sm/clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X58Y27         FDRE (Setup_fdre_C_D)       -0.047   116.197    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        116.197    
                         arrival time                        -110.292    
  -------------------------------------------------------------------
                         slack                                  5.905    

Slack (MET) :             6.023ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.240ns  (logic 60.263ns (57.812%)  route 43.976ns (42.188%))
  Logic Levels:           323  (CARRY4=287 LUT1=1 LUT3=27 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          0.806   107.353    sm/M_alum_out[0]
    SLICE_X45Y10         LUT5 (Prop_lut5_I4_O)        0.118   107.471 r  sm/ram_reg_i_31/O
                         net (fo=2, routed)           0.882   108.353    sm/brams/override_address[0]
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.355   108.708 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.733   109.441    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y1          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y1          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.465    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.465    
                         arrival time                        -109.441    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.642ns  (logic 60.384ns (57.706%)  route 44.257ns (42.294%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.239   107.786    sm/M_alum_out[0]
    SLICE_X62Y24         LUT5 (Prop_lut5_I1_O)        0.118   107.904 f  sm/D_states_q[4]_i_11/O
                         net (fo=1, routed)           0.471   108.374    sm/D_states_q[4]_i_11_n_0
    SLICE_X61Y25         LUT6 (Prop_lut6_I4_O)        0.326   108.700 f  sm/D_states_q[4]_i_3/O
                         net (fo=3, routed)           0.609   109.310    sm/D_states_q[4]_i_3_n_0
    SLICE_X61Y24         LUT5 (Prop_lut5_I3_O)        0.150   109.460 r  sm/D_states_q[4]_rep_i_1/O
                         net (fo=1, routed)           0.383   109.842    sm/D_states_q[4]_rep_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.295   116.312    
                         clock uncertainty           -0.035   116.277    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)       -0.238   116.039    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        116.039    
                         arrival time                        -109.843    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.842ns  (logic 60.392ns (57.603%)  route 44.450ns (42.397%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.892   108.439    sm/M_alum_out[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.152   108.591 f  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.452   109.043    sm/D_states_q[2]_i_15_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.326   109.369 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.550   109.919    sm/D_states_q[2]_i_5_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.124   110.043 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   110.043    sm/D_states_d__0[2]
    SLICE_X56Y27         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.077   116.256    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.256    
                         arrival time                        -110.044    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.839ns  (logic 60.392ns (57.604%)  route 44.447ns (42.395%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 115.955 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.892   108.439    sm/M_alum_out[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.152   108.591 f  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.452   109.043    sm/D_states_q[2]_i_15_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.326   109.369 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.547   109.916    sm/D_states_q[2]_i_5_n_0
    SLICE_X56Y27         LUT6 (Prop_lut6_I3_O)        0.124   110.040 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000   110.040    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.439   115.955    sm/clk_IBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.259   116.214    
                         clock uncertainty           -0.035   116.179    
    SLICE_X56Y27         FDRE (Setup_fdre_C_D)        0.081   116.260    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        116.260    
                         arrival time                        -110.041    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.825ns  (logic 60.162ns (57.393%)  route 44.662ns (42.607%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 116.017 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 f  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 f  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.895   106.564    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.688 r  sm/D_states_q[0]_i_34/O
                         net (fo=1, routed)           1.012   107.699    sm/D_states_q[0]_i_34_n_0
    SLICE_X58Y22         LUT6 (Prop_lut6_I3_O)        0.124   107.823 f  sm/D_states_q[0]_i_23/O
                         net (fo=1, routed)           0.717   108.541    sm/D_states_q[0]_i_23_n_0
    SLICE_X59Y25         LUT6 (Prop_lut6_I5_O)        0.124   108.665 r  sm/D_states_q[0]_i_5/O
                         net (fo=3, routed)           0.650   109.314    sm/D_states_q[0]_i_5_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124   109.438 r  sm/D_states_q[0]_rep__0_i_1/O
                         net (fo=1, routed)           0.587   110.026    sm/D_states_q[0]_rep__0_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.501   116.017    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
                         clock pessimism              0.295   116.312    
                         clock uncertainty           -0.035   116.277    
    SLICE_X60Y24         FDSE (Setup_fdse_C_D)       -0.031   116.246    sm/D_states_q_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                        116.246    
                         arrival time                        -110.026    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.837ns  (logic 60.392ns (57.606%)  route 44.444ns (42.394%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.892   108.439    sm/M_alum_out[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.152   108.591 f  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.452   109.043    sm/D_states_q[2]_i_15_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.326   109.369 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.544   109.913    sm/D_states_q[2]_i_5_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124   110.037 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.000   110.037    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.081   116.262    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        116.262    
                         arrival time                        -110.038    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.826ns  (logic 60.392ns (57.612%)  route 44.433ns (42.388%))
  Logic Levels:           324  (CARRY4=287 LUT1=1 LUT3=27 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 115.957 - 111.111 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.617     5.201    sm/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.478     5.679 r  sm/D_states_q_reg[4]_rep/Q
                         net (fo=107, routed)         1.724     7.404    sm/D_states_q_reg[4]_rep_n_0
    SLICE_X48Y21         LUT4 (Prop_lut4_I0_O)        0.329     7.733 r  sm/temp_out0_i_139/O
                         net (fo=1, routed)           1.017     8.750    sm/temp_out0_i_139_n_0
    SLICE_X45Y21         LUT6 (Prop_lut6_I1_O)        0.326     9.076 r  sm/temp_out0_i_104/O
                         net (fo=1, routed)           0.815     9.891    sm/temp_out0_i_104_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I1_O)        0.124    10.015 r  sm/temp_out0_i_67/O
                         net (fo=32, routed)          1.948    11.963    sm/M_sm_bsel[0]
    SLICE_X58Y4          LUT5 (Prop_lut5_I2_O)        0.124    12.087 f  sm/temp_out0_i_30/O
                         net (fo=38, routed)          1.828    13.915    alum/M_alum_b[2]
    SLICE_X36Y21         LUT1 (Prop_lut1_I0_O)        0.124    14.039 r  alum/D_registers_q[7][31]_i_138/O
                         net (fo=1, routed)           0.000    14.039    alum/D_registers_q[7][31]_i_138_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.437 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    14.437    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.551 r  alum/D_registers_q_reg[7][31]_i_126/CO[3]
                         net (fo=1, routed)           0.000    14.551    alum/D_registers_q_reg[7][31]_i_126_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.665 r  alum/D_registers_q_reg[7][31]_i_121/CO[3]
                         net (fo=1, routed)           0.000    14.665    alum/D_registers_q_reg[7][31]_i_121_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.779 r  alum/D_registers_q_reg[7][31]_i_116/CO[3]
                         net (fo=1, routed)           0.009    14.788    alum/D_registers_q_reg[7][31]_i_116_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.902 r  alum/D_registers_q_reg[7][31]_i_111/CO[3]
                         net (fo=1, routed)           0.000    14.902    alum/D_registers_q_reg[7][31]_i_111_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.016 r  alum/D_registers_q_reg[7][31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    15.016    alum/D_registers_q_reg[7][31]_i_106_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.130 r  alum/D_registers_q_reg[7][31]_i_97/CO[3]
                         net (fo=1, routed)           0.000    15.130    alum/D_registers_q_reg[7][31]_i_97_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.244 r  alum/D_registers_q_reg[7][31]_i_75/CO[3]
                         net (fo=1, routed)           0.000    15.244    alum/D_registers_q_reg[7][31]_i_75_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    15.515 r  alum/D_registers_q_reg[7][31]_i_36/CO[0]
                         net (fo=36, routed)          1.012    16.527    alum/data2[31]
    SLICE_X37Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    17.356 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    17.356    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X37Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.470 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.470    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.584 r  alum/D_registers_q_reg[7][30]_i_28/CO[3]
                         net (fo=1, routed)           0.000    17.584    alum/D_registers_q_reg[7][30]_i_28_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.698 r  alum/D_registers_q_reg[7][30]_i_23/CO[3]
                         net (fo=1, routed)           0.000    17.698    alum/D_registers_q_reg[7][30]_i_23_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.812 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.009    17.821    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.935 r  alum/D_registers_q_reg[7][30]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q_reg[7][30]_i_13_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.049 r  alum/D_registers_q_reg[7][30]_i_8/CO[3]
                         net (fo=1, routed)           0.000    18.049    alum/D_registers_q_reg[7][30]_i_8_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.163 r  alum/D_registers_q_reg[7][30]_i_5/CO[3]
                         net (fo=1, routed)           0.000    18.163    alum/D_registers_q_reg[7][30]_i_5_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.320 r  alum/D_registers_q_reg[7][30]_i_4/CO[1]
                         net (fo=36, routed)          0.961    19.281    alum/data2[30]
    SLICE_X38Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.610 r  alum/D_registers_q[7][29]_i_46/O
                         net (fo=1, routed)           0.000    19.610    alum/D_registers_q[7][29]_i_46_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    20.143 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    20.143    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.260 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.260    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.377 r  alum/D_registers_q_reg[7][29]_i_29/CO[3]
                         net (fo=1, routed)           0.000    20.377    alum/D_registers_q_reg[7][29]_i_29_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.494 r  alum/D_registers_q_reg[7][29]_i_24/CO[3]
                         net (fo=1, routed)           0.000    20.494    alum/D_registers_q_reg[7][29]_i_24_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.611 r  alum/D_registers_q_reg[7][29]_i_19/CO[3]
                         net (fo=1, routed)           0.009    20.620    alum/D_registers_q_reg[7][29]_i_19_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.737 r  alum/D_registers_q_reg[7][29]_i_14/CO[3]
                         net (fo=1, routed)           0.000    20.737    alum/D_registers_q_reg[7][29]_i_14_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.854 r  alum/D_registers_q_reg[7][29]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.854    alum/D_registers_q_reg[7][29]_i_9_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.971 r  alum/D_registers_q_reg[7][29]_i_6/CO[3]
                         net (fo=1, routed)           0.000    20.971    alum/D_registers_q_reg[7][29]_i_6_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.128 r  alum/D_registers_q_reg[7][29]_i_4/CO[1]
                         net (fo=36, routed)          0.976    22.104    alum/data2[29]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.332    22.436 r  alum/D_registers_q[7][28]_i_45/O
                         net (fo=1, routed)           0.000    22.436    alum/D_registers_q[7][28]_i_45_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.986 r  alum/D_registers_q_reg[7][28]_i_38/CO[3]
                         net (fo=1, routed)           0.000    22.986    alum/D_registers_q_reg[7][28]_i_38_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.100 r  alum/D_registers_q_reg[7][28]_i_33/CO[3]
                         net (fo=1, routed)           0.000    23.100    alum/D_registers_q_reg[7][28]_i_33_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.214 r  alum/D_registers_q_reg[7][28]_i_28/CO[3]
                         net (fo=1, routed)           0.009    23.223    alum/D_registers_q_reg[7][28]_i_28_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.337 r  alum/D_registers_q_reg[7][28]_i_23/CO[3]
                         net (fo=1, routed)           0.000    23.337    alum/D_registers_q_reg[7][28]_i_23_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.451 r  alum/D_registers_q_reg[7][28]_i_18/CO[3]
                         net (fo=1, routed)           0.000    23.451    alum/D_registers_q_reg[7][28]_i_18_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.565 r  alum/D_registers_q_reg[7][28]_i_13/CO[3]
                         net (fo=1, routed)           0.000    23.565    alum/D_registers_q_reg[7][28]_i_13_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.679 r  alum/D_registers_q_reg[7][28]_i_8/CO[3]
                         net (fo=1, routed)           0.000    23.679    alum/D_registers_q_reg[7][28]_i_8_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.793 r  alum/D_registers_q_reg[7][28]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.793    alum/D_registers_q_reg[7][28]_i_5_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.950 r  alum/D_registers_q_reg[7][28]_i_4/CO[1]
                         net (fo=36, routed)          1.053    25.002    alum/data2[28]
    SLICE_X39Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    25.787 r  alum/D_registers_q_reg[7][27]_i_44/CO[3]
                         net (fo=1, routed)           0.000    25.787    alum/D_registers_q_reg[7][27]_i_44_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.901 r  alum/D_registers_q_reg[7][27]_i_39/CO[3]
                         net (fo=1, routed)           0.000    25.901    alum/D_registers_q_reg[7][27]_i_39_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.015 r  alum/D_registers_q_reg[7][27]_i_34/CO[3]
                         net (fo=1, routed)           0.009    26.024    alum/D_registers_q_reg[7][27]_i_34_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.138 r  alum/D_registers_q_reg[7][27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    26.138    alum/D_registers_q_reg[7][27]_i_29_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.252 r  alum/D_registers_q_reg[7][27]_i_24/CO[3]
                         net (fo=1, routed)           0.000    26.252    alum/D_registers_q_reg[7][27]_i_24_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.366 r  alum/D_registers_q_reg[7][27]_i_19/CO[3]
                         net (fo=1, routed)           0.000    26.366    alum/D_registers_q_reg[7][27]_i_19_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.480 r  alum/D_registers_q_reg[7][27]_i_14/CO[3]
                         net (fo=1, routed)           0.000    26.480    alum/D_registers_q_reg[7][27]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.594 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.594    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.751 r  alum/D_registers_q_reg[7][27]_i_5/CO[1]
                         net (fo=36, routed)          0.934    27.685    alum/data2[27]
    SLICE_X41Y22         LUT3 (Prop_lut3_I0_O)        0.329    28.014 r  alum/D_registers_q[7][26]_i_45/O
                         net (fo=1, routed)           0.000    28.014    alum/D_registers_q[7][26]_i_45_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.564 r  alum/D_registers_q_reg[7][26]_i_38/CO[3]
                         net (fo=1, routed)           0.000    28.564    alum/D_registers_q_reg[7][26]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.678 r  alum/D_registers_q_reg[7][26]_i_33/CO[3]
                         net (fo=1, routed)           0.000    28.678    alum/D_registers_q_reg[7][26]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.792 r  alum/D_registers_q_reg[7][26]_i_28/CO[3]
                         net (fo=1, routed)           0.009    28.801    alum/D_registers_q_reg[7][26]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.915 r  alum/D_registers_q_reg[7][26]_i_23/CO[3]
                         net (fo=1, routed)           0.000    28.915    alum/D_registers_q_reg[7][26]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.029 r  alum/D_registers_q_reg[7][26]_i_18/CO[3]
                         net (fo=1, routed)           0.000    29.029    alum/D_registers_q_reg[7][26]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.143 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.143    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.257 r  alum/D_registers_q_reg[7][26]_i_8/CO[3]
                         net (fo=1, routed)           0.000    29.257    alum/D_registers_q_reg[7][26]_i_8_n_0
    SLICE_X41Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.371 r  alum/D_registers_q_reg[7][26]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.371    alum/D_registers_q_reg[7][26]_i_5_n_0
    SLICE_X41Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.528 r  alum/D_registers_q_reg[7][26]_i_4/CO[1]
                         net (fo=36, routed)          1.053    30.581    alum/data2[26]
    SLICE_X42Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    31.381 r  alum/D_registers_q_reg[7][25]_i_39/CO[3]
                         net (fo=1, routed)           0.000    31.381    alum/D_registers_q_reg[7][25]_i_39_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.498 r  alum/D_registers_q_reg[7][25]_i_34/CO[3]
                         net (fo=1, routed)           0.000    31.498    alum/D_registers_q_reg[7][25]_i_34_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.615 r  alum/D_registers_q_reg[7][25]_i_29/CO[3]
                         net (fo=1, routed)           0.009    31.624    alum/D_registers_q_reg[7][25]_i_29_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.741 r  alum/D_registers_q_reg[7][25]_i_24/CO[3]
                         net (fo=1, routed)           0.000    31.741    alum/D_registers_q_reg[7][25]_i_24_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.858 r  alum/D_registers_q_reg[7][25]_i_19/CO[3]
                         net (fo=1, routed)           0.000    31.858    alum/D_registers_q_reg[7][25]_i_19_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.975 r  alum/D_registers_q_reg[7][25]_i_14/CO[3]
                         net (fo=1, routed)           0.000    31.975    alum/D_registers_q_reg[7][25]_i_14_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.092 r  alum/D_registers_q_reg[7][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    32.092    alum/D_registers_q_reg[7][25]_i_9_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.209 r  alum/D_registers_q_reg[7][25]_i_6/CO[3]
                         net (fo=1, routed)           0.000    32.209    alum/D_registers_q_reg[7][25]_i_6_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.366 r  alum/D_registers_q_reg[7][25]_i_4/CO[1]
                         net (fo=36, routed)          1.112    33.478    alum/data2[25]
    SLICE_X48Y22         LUT3 (Prop_lut3_I0_O)        0.332    33.810 r  alum/D_registers_q[7][24]_i_45/O
                         net (fo=1, routed)           0.000    33.810    alum/D_registers_q[7][24]_i_45_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.360 r  alum/D_registers_q_reg[7][24]_i_38/CO[3]
                         net (fo=1, routed)           0.000    34.360    alum/D_registers_q_reg[7][24]_i_38_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.474 r  alum/D_registers_q_reg[7][24]_i_33/CO[3]
                         net (fo=1, routed)           0.000    34.474    alum/D_registers_q_reg[7][24]_i_33_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.588 r  alum/D_registers_q_reg[7][24]_i_28/CO[3]
                         net (fo=1, routed)           0.009    34.597    alum/D_registers_q_reg[7][24]_i_28_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.711 r  alum/D_registers_q_reg[7][24]_i_23/CO[3]
                         net (fo=1, routed)           0.000    34.711    alum/D_registers_q_reg[7][24]_i_23_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.825 r  alum/D_registers_q_reg[7][24]_i_18/CO[3]
                         net (fo=1, routed)           0.000    34.825    alum/D_registers_q_reg[7][24]_i_18_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.939 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.939    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.053 r  alum/D_registers_q_reg[7][24]_i_8/CO[3]
                         net (fo=1, routed)           0.000    35.053    alum/D_registers_q_reg[7][24]_i_8_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.167 r  alum/D_registers_q_reg[7][24]_i_5/CO[3]
                         net (fo=1, routed)           0.000    35.167    alum/D_registers_q_reg[7][24]_i_5_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.324 r  alum/D_registers_q_reg[7][24]_i_4/CO[1]
                         net (fo=36, routed)          1.061    36.385    alum/data2[24]
    SLICE_X53Y22         LUT3 (Prop_lut3_I0_O)        0.329    36.714 r  alum/D_registers_q[7][23]_i_51/O
                         net (fo=1, routed)           0.000    36.714    alum/D_registers_q[7][23]_i_51_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.264 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.264    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.378 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.378    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.492 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.009    37.501    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.615 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.615    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.729 r  alum/D_registers_q_reg[7][23]_i_24/CO[3]
                         net (fo=1, routed)           0.000    37.729    alum/D_registers_q_reg[7][23]_i_24_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.843 r  alum/D_registers_q_reg[7][23]_i_19/CO[3]
                         net (fo=1, routed)           0.000    37.843    alum/D_registers_q_reg[7][23]_i_19_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.957 r  alum/D_registers_q_reg[7][23]_i_14/CO[3]
                         net (fo=1, routed)           0.000    37.957    alum/D_registers_q_reg[7][23]_i_14_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.071 r  alum/D_registers_q_reg[7][23]_i_11/CO[3]
                         net (fo=1, routed)           0.000    38.071    alum/D_registers_q_reg[7][23]_i_11_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    38.228 r  alum/D_registers_q_reg[7][23]_i_5/CO[1]
                         net (fo=36, routed)          0.975    39.203    alum/data2[23]
    SLICE_X52Y21         LUT3 (Prop_lut3_I0_O)        0.329    39.532 r  alum/D_registers_q[7][22]_i_45/O
                         net (fo=1, routed)           0.000    39.532    alum/D_registers_q[7][22]_i_45_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    40.065 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    40.065    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.182 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    40.182    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.299 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.299    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.416 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.009    40.425    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.542 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.542    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.659 r  alum/D_registers_q_reg[7][22]_i_13/CO[3]
                         net (fo=1, routed)           0.000    40.659    alum/D_registers_q_reg[7][22]_i_13_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.776 r  alum/D_registers_q_reg[7][22]_i_8/CO[3]
                         net (fo=1, routed)           0.000    40.776    alum/D_registers_q_reg[7][22]_i_8_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.893 r  alum/D_registers_q_reg[7][22]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.893    alum/D_registers_q_reg[7][22]_i_5_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.050 r  alum/D_registers_q_reg[7][22]_i_4/CO[1]
                         net (fo=36, routed)          0.999    42.049    alum/data2[22]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.332    42.381 r  alum/D_registers_q[7][21]_i_46/O
                         net (fo=1, routed)           0.000    42.381    alum/D_registers_q[7][21]_i_46_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.931 r  alum/D_registers_q_reg[7][21]_i_39/CO[3]
                         net (fo=1, routed)           0.000    42.931    alum/D_registers_q_reg[7][21]_i_39_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.045 r  alum/D_registers_q_reg[7][21]_i_34/CO[3]
                         net (fo=1, routed)           0.000    43.045    alum/D_registers_q_reg[7][21]_i_34_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.159 r  alum/D_registers_q_reg[7][21]_i_29/CO[3]
                         net (fo=1, routed)           0.000    43.159    alum/D_registers_q_reg[7][21]_i_29_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.273 r  alum/D_registers_q_reg[7][21]_i_24/CO[3]
                         net (fo=1, routed)           0.000    43.273    alum/D_registers_q_reg[7][21]_i_24_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.387 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.009    43.396    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.510 r  alum/D_registers_q_reg[7][21]_i_14/CO[3]
                         net (fo=1, routed)           0.000    43.510    alum/D_registers_q_reg[7][21]_i_14_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.624 r  alum/D_registers_q_reg[7][21]_i_9/CO[3]
                         net (fo=1, routed)           0.000    43.624    alum/D_registers_q_reg[7][21]_i_9_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.738 r  alum/D_registers_q_reg[7][21]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.738    alum/D_registers_q_reg[7][21]_i_6_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.895 r  alum/D_registers_q_reg[7][21]_i_4/CO[1]
                         net (fo=36, routed)          1.202    45.097    alum/data2[21]
    SLICE_X50Y18         LUT3 (Prop_lut3_I0_O)        0.329    45.426 r  alum/D_registers_q[7][20]_i_45/O
                         net (fo=1, routed)           0.000    45.426    alum/D_registers_q[7][20]_i_45_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.959 r  alum/D_registers_q_reg[7][20]_i_38/CO[3]
                         net (fo=1, routed)           0.000    45.959    alum/D_registers_q_reg[7][20]_i_38_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.076 r  alum/D_registers_q_reg[7][20]_i_33/CO[3]
                         net (fo=1, routed)           0.000    46.076    alum/D_registers_q_reg[7][20]_i_33_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.193 r  alum/D_registers_q_reg[7][20]_i_28/CO[3]
                         net (fo=1, routed)           0.000    46.193    alum/D_registers_q_reg[7][20]_i_28_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.310 r  alum/D_registers_q_reg[7][20]_i_23/CO[3]
                         net (fo=1, routed)           0.000    46.310    alum/D_registers_q_reg[7][20]_i_23_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.427 r  alum/D_registers_q_reg[7][20]_i_18/CO[3]
                         net (fo=1, routed)           0.000    46.427    alum/D_registers_q_reg[7][20]_i_18_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.544 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    46.544    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.661 r  alum/D_registers_q_reg[7][20]_i_8/CO[3]
                         net (fo=1, routed)           0.009    46.670    alum/D_registers_q_reg[7][20]_i_8_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.787 r  alum/D_registers_q_reg[7][20]_i_5/CO[3]
                         net (fo=1, routed)           0.000    46.787    alum/D_registers_q_reg[7][20]_i_5_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.944 r  alum/D_registers_q_reg[7][20]_i_4/CO[1]
                         net (fo=36, routed)          1.207    48.151    alum/data2[20]
    SLICE_X43Y15         LUT3 (Prop_lut3_I0_O)        0.332    48.483 r  alum/D_registers_q[7][19]_i_50/O
                         net (fo=1, routed)           0.000    48.483    alum/D_registers_q[7][19]_i_50_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.033 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    49.033    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.147 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.147    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.261 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    49.261    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X43Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.375 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    49.375    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.489 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    49.489    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.603 r  alum/D_registers_q_reg[7][19]_i_18/CO[3]
                         net (fo=1, routed)           0.000    49.603    alum/D_registers_q_reg[7][19]_i_18_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.717 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    49.717    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.831 r  alum/D_registers_q_reg[7][19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    49.831    alum/D_registers_q_reg[7][19]_i_10_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    49.988 r  alum/D_registers_q_reg[7][19]_i_5/CO[1]
                         net (fo=36, routed)          1.150    51.138    alum/data2[19]
    SLICE_X40Y13         LUT3 (Prop_lut3_I0_O)        0.329    51.467 r  alum/D_registers_q[7][18]_i_45/O
                         net (fo=1, routed)           0.000    51.467    alum/D_registers_q[7][18]_i_45_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.017 r  alum/D_registers_q_reg[7][18]_i_38/CO[3]
                         net (fo=1, routed)           0.000    52.017    alum/D_registers_q_reg[7][18]_i_38_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.131 r  alum/D_registers_q_reg[7][18]_i_33/CO[3]
                         net (fo=1, routed)           0.000    52.131    alum/D_registers_q_reg[7][18]_i_33_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.245 r  alum/D_registers_q_reg[7][18]_i_28/CO[3]
                         net (fo=1, routed)           0.000    52.245    alum/D_registers_q_reg[7][18]_i_28_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.359 r  alum/D_registers_q_reg[7][18]_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.359    alum/D_registers_q_reg[7][18]_i_23_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.473 r  alum/D_registers_q_reg[7][18]_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.473    alum/D_registers_q_reg[7][18]_i_18_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  alum/D_registers_q_reg[7][18]_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.587    alum/D_registers_q_reg[7][18]_i_13_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  alum/D_registers_q_reg[7][18]_i_8/CO[3]
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q_reg[7][18]_i_8_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  alum/D_registers_q_reg[7][18]_i_5/CO[3]
                         net (fo=1, routed)           0.000    52.815    alum/D_registers_q_reg[7][18]_i_5_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.972 r  alum/D_registers_q_reg[7][18]_i_4/CO[1]
                         net (fo=36, routed)          0.898    53.870    alum/data2[18]
    SLICE_X41Y13         LUT3 (Prop_lut3_I0_O)        0.329    54.199 r  alum/D_registers_q[7][17]_i_46/O
                         net (fo=1, routed)           0.000    54.199    alum/D_registers_q[7][17]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.749 r  alum/D_registers_q_reg[7][17]_i_39/CO[3]
                         net (fo=1, routed)           0.000    54.749    alum/D_registers_q_reg[7][17]_i_39_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.863 r  alum/D_registers_q_reg[7][17]_i_34/CO[3]
                         net (fo=1, routed)           0.000    54.863    alum/D_registers_q_reg[7][17]_i_34_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.977 r  alum/D_registers_q_reg[7][17]_i_29/CO[3]
                         net (fo=1, routed)           0.000    54.977    alum/D_registers_q_reg[7][17]_i_29_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.091 r  alum/D_registers_q_reg[7][17]_i_24/CO[3]
                         net (fo=1, routed)           0.000    55.091    alum/D_registers_q_reg[7][17]_i_24_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.205 r  alum/D_registers_q_reg[7][17]_i_19/CO[3]
                         net (fo=1, routed)           0.000    55.205    alum/D_registers_q_reg[7][17]_i_19_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.319 r  alum/D_registers_q_reg[7][17]_i_14/CO[3]
                         net (fo=1, routed)           0.000    55.319    alum/D_registers_q_reg[7][17]_i_14_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.433 r  alum/D_registers_q_reg[7][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    55.433    alum/D_registers_q_reg[7][17]_i_9_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.547 r  alum/D_registers_q_reg[7][17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.547    alum/D_registers_q_reg[7][17]_i_6_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    55.704 r  alum/D_registers_q_reg[7][17]_i_4/CO[1]
                         net (fo=36, routed)          1.044    56.748    alum/data2[17]
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.329    57.077 r  alum/D_registers_q[7][16]_i_45/O
                         net (fo=1, routed)           0.000    57.077    alum/D_registers_q[7][16]_i_45_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    57.610 r  alum/D_registers_q_reg[7][16]_i_38/CO[3]
                         net (fo=1, routed)           0.000    57.610    alum/D_registers_q_reg[7][16]_i_38_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.727 r  alum/D_registers_q_reg[7][16]_i_33/CO[3]
                         net (fo=1, routed)           0.000    57.727    alum/D_registers_q_reg[7][16]_i_33_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.844 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    57.844    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.961 r  alum/D_registers_q_reg[7][16]_i_23/CO[3]
                         net (fo=1, routed)           0.000    57.961    alum/D_registers_q_reg[7][16]_i_23_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.078 r  alum/D_registers_q_reg[7][16]_i_18/CO[3]
                         net (fo=1, routed)           0.000    58.078    alum/D_registers_q_reg[7][16]_i_18_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.195 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    58.195    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.312 r  alum/D_registers_q_reg[7][16]_i_8/CO[3]
                         net (fo=1, routed)           0.000    58.312    alum/D_registers_q_reg[7][16]_i_8_n_0
    SLICE_X42Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.429 r  alum/D_registers_q_reg[7][16]_i_5/CO[3]
                         net (fo=1, routed)           0.000    58.429    alum/D_registers_q_reg[7][16]_i_5_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    58.586 r  alum/D_registers_q_reg[7][16]_i_4/CO[1]
                         net (fo=36, routed)          1.048    59.634    alum/data2[16]
    SLICE_X44Y12         LUT3 (Prop_lut3_I0_O)        0.332    59.966 r  alum/D_registers_q[7][15]_i_46/O
                         net (fo=1, routed)           0.000    59.966    alum/D_registers_q[7][15]_i_46_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.516 r  alum/D_registers_q_reg[7][15]_i_39/CO[3]
                         net (fo=1, routed)           0.000    60.516    alum/D_registers_q_reg[7][15]_i_39_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.630 r  alum/D_registers_q_reg[7][15]_i_34/CO[3]
                         net (fo=1, routed)           0.000    60.630    alum/D_registers_q_reg[7][15]_i_34_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.744 r  alum/D_registers_q_reg[7][15]_i_29/CO[3]
                         net (fo=1, routed)           0.000    60.744    alum/D_registers_q_reg[7][15]_i_29_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.858 r  alum/D_registers_q_reg[7][15]_i_24/CO[3]
                         net (fo=1, routed)           0.000    60.858    alum/D_registers_q_reg[7][15]_i_24_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.972 r  alum/D_registers_q_reg[7][15]_i_19/CO[3]
                         net (fo=1, routed)           0.000    60.972    alum/D_registers_q_reg[7][15]_i_19_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.086 r  alum/D_registers_q_reg[7][15]_i_14/CO[3]
                         net (fo=1, routed)           0.000    61.086    alum/D_registers_q_reg[7][15]_i_14_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.200 r  alum/D_registers_q_reg[7][15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    61.200    alum/D_registers_q_reg[7][15]_i_9_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.314 r  alum/D_registers_q_reg[7][15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    61.314    alum/D_registers_q_reg[7][15]_i_6_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    61.471 r  alum/D_registers_q_reg[7][15]_i_4/CO[1]
                         net (fo=36, routed)          1.251    62.722    alum/data2[15]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    63.051 r  alum/D_registers_q[7][14]_i_40/O
                         net (fo=1, routed)           0.000    63.051    alum/D_registers_q[7][14]_i_40_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    63.449 r  alum/D_registers_q_reg[7][14]_i_33/CO[3]
                         net (fo=1, routed)           0.000    63.449    alum/D_registers_q_reg[7][14]_i_33_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.563 r  alum/D_registers_q_reg[7][14]_i_28/CO[3]
                         net (fo=1, routed)           0.000    63.563    alum/D_registers_q_reg[7][14]_i_28_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.677 r  alum/D_registers_q_reg[7][14]_i_23/CO[3]
                         net (fo=1, routed)           0.000    63.677    alum/D_registers_q_reg[7][14]_i_23_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.791 r  alum/D_registers_q_reg[7][14]_i_18/CO[3]
                         net (fo=1, routed)           0.000    63.791    alum/D_registers_q_reg[7][14]_i_18_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.905 r  alum/D_registers_q_reg[7][14]_i_13/CO[3]
                         net (fo=1, routed)           0.000    63.905    alum/D_registers_q_reg[7][14]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.019 r  alum/D_registers_q_reg[7][14]_i_8/CO[3]
                         net (fo=1, routed)           0.000    64.019    alum/D_registers_q_reg[7][14]_i_8_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.133 r  alum/D_registers_q_reg[7][14]_i_5/CO[3]
                         net (fo=1, routed)           0.000    64.133    alum/D_registers_q_reg[7][14]_i_5_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    64.290 r  alum/D_registers_q_reg[7][14]_i_4/CO[1]
                         net (fo=36, routed)          0.903    65.192    alum/data2[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.329    65.521 r  alum/D_registers_q[7][13]_i_46/O
                         net (fo=1, routed)           0.000    65.521    alum/D_registers_q[7][13]_i_46_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.071 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    66.071    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.185 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    66.185    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.299 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    66.299    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.413 r  alum/D_registers_q_reg[7][13]_i_24/CO[3]
                         net (fo=1, routed)           0.000    66.413    alum/D_registers_q_reg[7][13]_i_24_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.527 r  alum/D_registers_q_reg[7][13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    66.527    alum/D_registers_q_reg[7][13]_i_19_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.641 r  alum/D_registers_q_reg[7][13]_i_14/CO[3]
                         net (fo=1, routed)           0.000    66.641    alum/D_registers_q_reg[7][13]_i_14_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.755 r  alum/D_registers_q_reg[7][13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    66.755    alum/D_registers_q_reg[7][13]_i_9_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.869 r  alum/D_registers_q_reg[7][13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.869    alum/D_registers_q_reg[7][13]_i_6_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.026 r  alum/D_registers_q_reg[7][13]_i_4/CO[1]
                         net (fo=36, routed)          0.812    67.838    alum/data2[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    68.167 r  alum/D_registers_q[7][12]_i_45/O
                         net (fo=1, routed)           0.000    68.167    alum/D_registers_q[7][12]_i_45_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    68.700 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.700    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.817 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.817    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    68.934 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.934    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.051 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    69.051    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.168 r  alum/D_registers_q_reg[7][12]_i_18/CO[3]
                         net (fo=1, routed)           0.000    69.168    alum/D_registers_q_reg[7][12]_i_18_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.285 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    69.285    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.402 r  alum/D_registers_q_reg[7][12]_i_8/CO[3]
                         net (fo=1, routed)           0.000    69.402    alum/D_registers_q_reg[7][12]_i_8_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.519 r  alum/D_registers_q_reg[7][12]_i_5/CO[3]
                         net (fo=1, routed)           0.000    69.519    alum/D_registers_q_reg[7][12]_i_5_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    69.676 r  alum/D_registers_q_reg[7][12]_i_4/CO[1]
                         net (fo=36, routed)          0.956    70.632    alum/data2[12]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    70.964 r  alum/D_registers_q[7][11]_i_46/O
                         net (fo=1, routed)           0.000    70.964    alum/D_registers_q[7][11]_i_46_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    71.497 r  alum/D_registers_q_reg[7][11]_i_39/CO[3]
                         net (fo=1, routed)           0.000    71.497    alum/D_registers_q_reg[7][11]_i_39_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.614 r  alum/D_registers_q_reg[7][11]_i_34/CO[3]
                         net (fo=1, routed)           0.000    71.614    alum/D_registers_q_reg[7][11]_i_34_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.731 r  alum/D_registers_q_reg[7][11]_i_29/CO[3]
                         net (fo=1, routed)           0.000    71.731    alum/D_registers_q_reg[7][11]_i_29_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.848 r  alum/D_registers_q_reg[7][11]_i_24/CO[3]
                         net (fo=1, routed)           0.000    71.848    alum/D_registers_q_reg[7][11]_i_24_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    71.965 r  alum/D_registers_q_reg[7][11]_i_19/CO[3]
                         net (fo=1, routed)           0.000    71.965    alum/D_registers_q_reg[7][11]_i_19_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.082 r  alum/D_registers_q_reg[7][11]_i_14/CO[3]
                         net (fo=1, routed)           0.000    72.082    alum/D_registers_q_reg[7][11]_i_14_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.199 r  alum/D_registers_q_reg[7][11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    72.199    alum/D_registers_q_reg[7][11]_i_9_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.316 r  alum/D_registers_q_reg[7][11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    72.316    alum/D_registers_q_reg[7][11]_i_6_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    72.473 r  alum/D_registers_q_reg[7][11]_i_4/CO[1]
                         net (fo=36, routed)          1.274    73.747    alum/data2[11]
    SLICE_X59Y12         LUT3 (Prop_lut3_I0_O)        0.332    74.079 r  alum/D_registers_q[7][10]_i_45/O
                         net (fo=1, routed)           0.000    74.079    alum/D_registers_q[7][10]_i_45_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    74.629 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.629    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.743 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.743    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.857 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.857    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    74.971 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.971    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.085 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    75.085    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.199 r  alum/D_registers_q_reg[7][10]_i_13/CO[3]
                         net (fo=1, routed)           0.000    75.199    alum/D_registers_q_reg[7][10]_i_13_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.313 r  alum/D_registers_q_reg[7][10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    75.313    alum/D_registers_q_reg[7][10]_i_8_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.427 r  alum/D_registers_q_reg[7][10]_i_5/CO[3]
                         net (fo=1, routed)           0.000    75.427    alum/D_registers_q_reg[7][10]_i_5_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    75.584 r  alum/D_registers_q_reg[7][10]_i_4/CO[1]
                         net (fo=36, routed)          1.057    76.641    alum/data2[10]
    SLICE_X53Y11         LUT3 (Prop_lut3_I0_O)        0.329    76.970 r  alum/D_registers_q[7][9]_i_46/O
                         net (fo=1, routed)           0.000    76.970    alum/D_registers_q[7][9]_i_46_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    77.520 r  alum/D_registers_q_reg[7][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    77.520    alum/D_registers_q_reg[7][9]_i_39_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.634 r  alum/D_registers_q_reg[7][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000    77.634    alum/D_registers_q_reg[7][9]_i_34_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.748 r  alum/D_registers_q_reg[7][9]_i_29/CO[3]
                         net (fo=1, routed)           0.000    77.748    alum/D_registers_q_reg[7][9]_i_29_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.862 r  alum/D_registers_q_reg[7][9]_i_24/CO[3]
                         net (fo=1, routed)           0.000    77.862    alum/D_registers_q_reg[7][9]_i_24_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.976 r  alum/D_registers_q_reg[7][9]_i_19/CO[3]
                         net (fo=1, routed)           0.000    77.976    alum/D_registers_q_reg[7][9]_i_19_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.090 r  alum/D_registers_q_reg[7][9]_i_14/CO[3]
                         net (fo=1, routed)           0.000    78.090    alum/D_registers_q_reg[7][9]_i_14_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.204 r  alum/D_registers_q_reg[7][9]_i_9/CO[3]
                         net (fo=1, routed)           0.000    78.204    alum/D_registers_q_reg[7][9]_i_9_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.318 r  alum/D_registers_q_reg[7][9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    78.318    alum/D_registers_q_reg[7][9]_i_6_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    78.475 r  alum/D_registers_q_reg[7][9]_i_4/CO[1]
                         net (fo=36, routed)          0.993    79.467    alum/data2[9]
    SLICE_X46Y10         LUT3 (Prop_lut3_I0_O)        0.329    79.796 r  alum/D_registers_q[7][8]_i_45/O
                         net (fo=1, routed)           0.000    79.796    alum/D_registers_q[7][8]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    80.329 r  alum/D_registers_q_reg[7][8]_i_38/CO[3]
                         net (fo=1, routed)           0.000    80.329    alum/D_registers_q_reg[7][8]_i_38_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.446 r  alum/D_registers_q_reg[7][8]_i_33/CO[3]
                         net (fo=1, routed)           0.000    80.446    alum/D_registers_q_reg[7][8]_i_33_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.563 r  alum/D_registers_q_reg[7][8]_i_28/CO[3]
                         net (fo=1, routed)           0.000    80.563    alum/D_registers_q_reg[7][8]_i_28_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.680 r  alum/D_registers_q_reg[7][8]_i_23/CO[3]
                         net (fo=1, routed)           0.000    80.680    alum/D_registers_q_reg[7][8]_i_23_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.797 r  alum/D_registers_q_reg[7][8]_i_18/CO[3]
                         net (fo=1, routed)           0.000    80.797    alum/D_registers_q_reg[7][8]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.914 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.914    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.031 r  alum/D_registers_q_reg[7][8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    81.031    alum/D_registers_q_reg[7][8]_i_8_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.148 r  alum/D_registers_q_reg[7][8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    81.148    alum/D_registers_q_reg[7][8]_i_5_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.305 r  alum/D_registers_q_reg[7][8]_i_4/CO[1]
                         net (fo=36, routed)          1.176    82.482    alum/data2[8]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    83.270 r  alum/D_registers_q_reg[7][7]_i_39/CO[3]
                         net (fo=1, routed)           0.000    83.270    alum/D_registers_q_reg[7][7]_i_39_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.384 r  alum/D_registers_q_reg[7][7]_i_34/CO[3]
                         net (fo=1, routed)           0.000    83.384    alum/D_registers_q_reg[7][7]_i_34_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.498 r  alum/D_registers_q_reg[7][7]_i_29/CO[3]
                         net (fo=1, routed)           0.000    83.498    alum/D_registers_q_reg[7][7]_i_29_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.612 r  alum/D_registers_q_reg[7][7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    83.612    alum/D_registers_q_reg[7][7]_i_24_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.726 r  alum/D_registers_q_reg[7][7]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.726    alum/D_registers_q_reg[7][7]_i_19_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.840 r  alum/D_registers_q_reg[7][7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    83.840    alum/D_registers_q_reg[7][7]_i_14_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.954 r  alum/D_registers_q_reg[7][7]_i_9/CO[3]
                         net (fo=1, routed)           0.000    83.954    alum/D_registers_q_reg[7][7]_i_9_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.068 r  alum/D_registers_q_reg[7][7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    84.068    alum/D_registers_q_reg[7][7]_i_6_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.225 r  alum/D_registers_q_reg[7][7]_i_4/CO[1]
                         net (fo=36, routed)          1.089    85.313    alum/data2[7]
    SLICE_X50Y9          LUT3 (Prop_lut3_I0_O)        0.329    85.642 r  alum/D_registers_q[7][6]_i_45/O
                         net (fo=1, routed)           0.000    85.642    alum/D_registers_q[7][6]_i_45_n_0
    SLICE_X50Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.175 r  alum/D_registers_q_reg[7][6]_i_38/CO[3]
                         net (fo=1, routed)           0.000    86.175    alum/D_registers_q_reg[7][6]_i_38_n_0
    SLICE_X50Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.292 r  alum/D_registers_q_reg[7][6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    86.292    alum/D_registers_q_reg[7][6]_i_33_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.409 r  alum/D_registers_q_reg[7][6]_i_28/CO[3]
                         net (fo=1, routed)           0.000    86.409    alum/D_registers_q_reg[7][6]_i_28_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.526 r  alum/D_registers_q_reg[7][6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    86.526    alum/D_registers_q_reg[7][6]_i_23_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.643 r  alum/D_registers_q_reg[7][6]_i_18/CO[3]
                         net (fo=1, routed)           0.000    86.643    alum/D_registers_q_reg[7][6]_i_18_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.760 r  alum/D_registers_q_reg[7][6]_i_13/CO[3]
                         net (fo=1, routed)           0.000    86.760    alum/D_registers_q_reg[7][6]_i_13_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.877 r  alum/D_registers_q_reg[7][6]_i_8/CO[3]
                         net (fo=1, routed)           0.000    86.877    alum/D_registers_q_reg[7][6]_i_8_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.994 r  alum/D_registers_q_reg[7][6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    86.994    alum/D_registers_q_reg[7][6]_i_5_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.151 r  alum/D_registers_q_reg[7][6]_i_4/CO[1]
                         net (fo=36, routed)          0.881    88.032    alum/data2[6]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    88.364 r  alum/D_registers_q[7][5]_i_46/O
                         net (fo=1, routed)           0.000    88.364    alum/D_registers_q[7][5]_i_46_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.914 r  alum/D_registers_q_reg[7][5]_i_39/CO[3]
                         net (fo=1, routed)           0.000    88.914    alum/D_registers_q_reg[7][5]_i_39_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.028 r  alum/D_registers_q_reg[7][5]_i_34/CO[3]
                         net (fo=1, routed)           0.000    89.028    alum/D_registers_q_reg[7][5]_i_34_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.142 r  alum/D_registers_q_reg[7][5]_i_29/CO[3]
                         net (fo=1, routed)           0.000    89.142    alum/D_registers_q_reg[7][5]_i_29_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.256 r  alum/D_registers_q_reg[7][5]_i_24/CO[3]
                         net (fo=1, routed)           0.000    89.256    alum/D_registers_q_reg[7][5]_i_24_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.370 r  alum/D_registers_q_reg[7][5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    89.370    alum/D_registers_q_reg[7][5]_i_19_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.484 r  alum/D_registers_q_reg[7][5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    89.484    alum/D_registers_q_reg[7][5]_i_14_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.598 r  alum/D_registers_q_reg[7][5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.598    alum/D_registers_q_reg[7][5]_i_9_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.712 r  alum/D_registers_q_reg[7][5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    89.712    alum/D_registers_q_reg[7][5]_i_6_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    89.869 r  alum/D_registers_q_reg[7][5]_i_4/CO[1]
                         net (fo=36, routed)          0.982    90.851    alum/data2[5]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    91.180 r  alum/D_registers_q[7][4]_i_45/O
                         net (fo=1, routed)           0.000    91.180    alum/D_registers_q[7][4]_i_45_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.713 r  alum/D_registers_q_reg[7][4]_i_38/CO[3]
                         net (fo=1, routed)           0.000    91.713    alum/D_registers_q_reg[7][4]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.830 r  alum/D_registers_q_reg[7][4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    91.830    alum/D_registers_q_reg[7][4]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.947 r  alum/D_registers_q_reg[7][4]_i_28/CO[3]
                         net (fo=1, routed)           0.000    91.947    alum/D_registers_q_reg[7][4]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.064 r  alum/D_registers_q_reg[7][4]_i_23/CO[3]
                         net (fo=1, routed)           0.000    92.064    alum/D_registers_q_reg[7][4]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.181 r  alum/D_registers_q_reg[7][4]_i_18/CO[3]
                         net (fo=1, routed)           0.000    92.181    alum/D_registers_q_reg[7][4]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.298 r  alum/D_registers_q_reg[7][4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    92.298    alum/D_registers_q_reg[7][4]_i_13_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.415 r  alum/D_registers_q_reg[7][4]_i_8/CO[3]
                         net (fo=1, routed)           0.000    92.415    alum/D_registers_q_reg[7][4]_i_8_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.532 r  alum/D_registers_q_reg[7][4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    92.532    alum/D_registers_q_reg[7][4]_i_5_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    92.689 r  alum/D_registers_q_reg[7][4]_i_4/CO[1]
                         net (fo=36, routed)          1.363    94.052    alum/data2[4]
    SLICE_X47Y6          LUT3 (Prop_lut3_I0_O)        0.332    94.384 r  alum/D_registers_q[7][3]_i_46/O
                         net (fo=1, routed)           0.000    94.384    alum/D_registers_q[7][3]_i_46_n_0
    SLICE_X47Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    94.934 r  alum/D_registers_q_reg[7][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    94.934    alum/D_registers_q_reg[7][3]_i_39_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.048 r  alum/D_registers_q_reg[7][3]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.048    alum/D_registers_q_reg[7][3]_i_34_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.162 r  alum/D_registers_q_reg[7][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.162    alum/D_registers_q_reg[7][3]_i_29_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.276 r  alum/D_registers_q_reg[7][3]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.276    alum/D_registers_q_reg[7][3]_i_24_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.390 r  alum/D_registers_q_reg[7][3]_i_19/CO[3]
                         net (fo=1, routed)           0.000    95.390    alum/D_registers_q_reg[7][3]_i_19_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.504 r  alum/D_registers_q_reg[7][3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    95.504    alum/D_registers_q_reg[7][3]_i_14_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.618 r  alum/D_registers_q_reg[7][3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    95.618    alum/D_registers_q_reg[7][3]_i_9_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.732 r  alum/D_registers_q_reg[7][3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    95.732    alum/D_registers_q_reg[7][3]_i_6_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    95.889 r  alum/D_registers_q_reg[7][3]_i_4/CO[1]
                         net (fo=36, routed)          1.262    97.150    alum/data2[3]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.329    97.479 r  alum/D_registers_q[7][2]_i_45/O
                         net (fo=1, routed)           0.000    97.479    alum/D_registers_q[7][2]_i_45_n_0
    SLICE_X56Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.012 r  alum/D_registers_q_reg[7][2]_i_38/CO[3]
                         net (fo=1, routed)           0.000    98.012    alum/D_registers_q_reg[7][2]_i_38_n_0
    SLICE_X56Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.129 r  alum/D_registers_q_reg[7][2]_i_33/CO[3]
                         net (fo=1, routed)           0.000    98.129    alum/D_registers_q_reg[7][2]_i_33_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.246 r  alum/D_registers_q_reg[7][2]_i_28/CO[3]
                         net (fo=1, routed)           0.000    98.246    alum/D_registers_q_reg[7][2]_i_28_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.363 r  alum/D_registers_q_reg[7][2]_i_23/CO[3]
                         net (fo=1, routed)           0.000    98.363    alum/D_registers_q_reg[7][2]_i_23_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.480 r  alum/D_registers_q_reg[7][2]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.480    alum/D_registers_q_reg[7][2]_i_18_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.597 r  alum/D_registers_q_reg[7][2]_i_13/CO[3]
                         net (fo=1, routed)           0.000    98.597    alum/D_registers_q_reg[7][2]_i_13_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.714 r  alum/D_registers_q_reg[7][2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    98.714    alum/D_registers_q_reg[7][2]_i_8_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.831 r  alum/D_registers_q_reg[7][2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    98.831    alum/D_registers_q_reg[7][2]_i_5_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.988 r  alum/D_registers_q_reg[7][2]_i_4/CO[1]
                         net (fo=36, routed)          1.061   100.049    alum/data2[2]
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.332   100.381 r  alum/D_registers_q[7][1]_i_46/O
                         net (fo=1, routed)           0.000   100.381    alum/D_registers_q[7][1]_i_46_n_0
    SLICE_X57Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   100.931 r  alum/D_registers_q_reg[7][1]_i_39/CO[3]
                         net (fo=1, routed)           0.000   100.931    alum/D_registers_q_reg[7][1]_i_39_n_0
    SLICE_X57Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.045 r  alum/D_registers_q_reg[7][1]_i_34/CO[3]
                         net (fo=1, routed)           0.000   101.045    alum/D_registers_q_reg[7][1]_i_34_n_0
    SLICE_X57Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.159 r  alum/D_registers_q_reg[7][1]_i_29/CO[3]
                         net (fo=1, routed)           0.000   101.159    alum/D_registers_q_reg[7][1]_i_29_n_0
    SLICE_X57Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.273 r  alum/D_registers_q_reg[7][1]_i_24/CO[3]
                         net (fo=1, routed)           0.000   101.273    alum/D_registers_q_reg[7][1]_i_24_n_0
    SLICE_X57Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.387 r  alum/D_registers_q_reg[7][1]_i_19/CO[3]
                         net (fo=1, routed)           0.000   101.387    alum/D_registers_q_reg[7][1]_i_19_n_0
    SLICE_X57Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.501 r  alum/D_registers_q_reg[7][1]_i_14/CO[3]
                         net (fo=1, routed)           0.000   101.501    alum/D_registers_q_reg[7][1]_i_14_n_0
    SLICE_X57Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.615 r  alum/D_registers_q_reg[7][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000   101.615    alum/D_registers_q_reg[7][1]_i_9_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.729 r  alum/D_registers_q_reg[7][1]_i_6/CO[3]
                         net (fo=1, routed)           0.000   101.729    alum/D_registers_q_reg[7][1]_i_6_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.886 r  alum/D_registers_q_reg[7][1]_i_5/CO[1]
                         net (fo=36, routed)          1.095   102.982    alum/data2[1]
    SLICE_X58Y8          LUT3 (Prop_lut3_I0_O)        0.329   103.311 r  alum/D_registers_q[7][0]_i_78/O
                         net (fo=1, routed)           0.000   103.311    alum/D_registers_q[7][0]_i_78_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   103.861 r  alum/D_registers_q_reg[7][0]_i_71/CO[3]
                         net (fo=1, routed)           0.000   103.861    alum/D_registers_q_reg[7][0]_i_71_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   103.975 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   103.975    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X58Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.089 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.089    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.203 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.203    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.317 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.317    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.431 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.431    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.545 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.545    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.659 r  alum/D_registers_q_reg[7][0]_i_22/CO[3]
                         net (fo=1, routed)           0.000   104.659    alum/D_registers_q_reg[7][0]_i_22_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.816 r  alum/D_registers_q_reg[7][0]_i_11/CO[1]
                         net (fo=1, routed)           0.524   105.339    sm/data2[0]
    SLICE_X57Y17         LUT6 (Prop_lut6_I4_O)        0.329   105.668 r  sm/D_registers_q[7][0]_i_4/O
                         net (fo=3, routed)           0.754   106.423    sm/D_registers_q[7][0]_i_4_n_0
    SLICE_X47Y17         LUT6 (Prop_lut6_I0_O)        0.124   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=22, routed)          1.892   108.439    sm/M_alum_out[0]
    SLICE_X59Y27         LUT5 (Prop_lut5_I4_O)        0.152   108.591 f  sm/D_states_q[2]_i_15/O
                         net (fo=2, routed)           0.452   109.043    sm/D_states_q[2]_i_15_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I2_O)        0.326   109.369 r  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.533   109.902    sm/D_states_q[2]_i_5_n_0
    SLICE_X56Y28         LUT6 (Prop_lut6_I3_O)        0.124   110.026 r  sm/D_states_q[2]_rep__1_i_1/O
                         net (fo=1, routed)           0.000   110.026    sm/D_states_q[2]_rep__1_i_1_n_0
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.441   115.957    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.259   116.216    
                         clock uncertainty           -0.035   116.181    
    SLICE_X56Y28         FDRE (Setup_fdre_C_D)        0.077   116.258    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        116.258    
                         arrival time                        -110.027    
  -------------------------------------------------------------------
                         slack                                  6.231    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.899    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.899    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.899    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.053%)  route 0.230ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.230     1.899    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.852    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.879    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.879    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.879    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.576%)  route 0.222ns (63.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.585     1.529    sr1/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.128     1.657 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.222     1.879    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.853     2.043    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y29         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.542    
    SLICE_X60Y29         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.797    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.010%)  route 0.274ns (65.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.914    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y30         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.824     2.014    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y30         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X46Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.010%)  route 0.274ns (65.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.556     1.500    sr2/clk_IBUF_BUFG
    SLICE_X45Y30         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y30         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.274     1.914    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X46Y30         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.824     2.014    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X46Y30         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X46Y30         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.824    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y1    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y16   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y12   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y13   L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y14   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X61Y14   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y7    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X46Y8    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y30   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X46Y30   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X60Y29   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y30   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X46Y30   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      105.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             105.147ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.994ns (17.760%)  route 4.603ns (82.240%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          2.583     8.243    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.150     8.393 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.255     9.648    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.326     9.974 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764    10.738    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   116.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X62Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.885    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.885    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                105.147    

Slack (MET) :             105.147ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.994ns (17.760%)  route 4.603ns (82.240%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          2.583     8.243    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.150     8.393 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.255     9.648    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.326     9.974 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764    10.738    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   116.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X62Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.885    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.885    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                105.147    

Slack (MET) :             105.147ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.994ns (17.760%)  route 4.603ns (82.240%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          2.583     8.243    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.150     8.393 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.255     9.648    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.326     9.974 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764    10.738    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   116.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X62Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.885    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.885    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                105.147    

Slack (MET) :             105.147ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.597ns  (logic 0.994ns (17.760%)  route 4.603ns (82.240%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 116.020 - 111.111 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.557     5.141    sm/clk_IBUF_BUFG
    SLICE_X56Y28         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y28         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=87, routed)          2.583     8.243    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.150     8.393 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           1.255     9.648    sm/D_stage_q[3]_i_2_n_0
    SLICE_X54Y26         LUT6 (Prop_lut6_I0_O)        0.326     9.974 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764    10.738    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.504   116.020    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.259   116.279    
                         clock uncertainty           -0.035   116.244    
    SLICE_X62Y26         FDPE (Recov_fdpe_C_PRE)     -0.359   115.885    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.885    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                105.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.060%)  route 0.790ns (80.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X57Y23         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.462     2.102    sm/D_states_q[7]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.147 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.328     2.476    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X62Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.060%)  route 0.790ns (80.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X57Y23         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.462     2.102    sm/D_states_q[7]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.147 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.328     2.476    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X62Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.060%)  route 0.790ns (80.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X57Y23         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.462     2.102    sm/D_states_q[7]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.147 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.328     2.476    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X62Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.186ns (19.060%)  route 0.790ns (80.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.556     1.500    sm/clk_IBUF_BUFG
    SLICE_X57Y23         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y23         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  sm/D_states_q_reg[7]/Q
                         net (fo=124, routed)         0.462     2.102    sm/D_states_q[7]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045     2.147 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.328     2.476    fifo_reset_cond/AS[0]
    SLICE_X62Y26         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.851     2.041    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X62Y26         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  1.010    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.691ns  (logic 12.091ns (33.876%)  route 23.600ns (66.124%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.160     6.833    L_reg/M_sm_timer[13]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.152     6.985 f  L_reg/L_14a9e4b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.110     8.096    L_reg/L_14a9e4b5_remainder0_carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.422 f  L_reg/L_14a9e4b5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.038     9.460    L_reg/L_14a9e4b5_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.612 f  L_reg/L_14a9e4b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.295    L_reg/L_14a9e4b5_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.655 r  L_reg/L_14a9e4b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.526    L_reg/L_14a9e4b5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.326    11.852 r  L_reg/L_14a9e4b5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.624 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.162    13.786    L_reg/L_14a9e4b5_remainder0_3[4]
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.325    14.111 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.842    14.953    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326    15.279 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    15.723    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.150    15.873 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    16.855    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.352    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.956    18.163    L_reg/i__carry_i_19__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.350    18.513 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.883    19.396    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.328    19.724 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.191    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.698 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.698    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.812 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.812    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.051 f  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    21.879    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.302    22.181 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.614    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X65Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.984    23.723    L_reg/i__carry_i_14__1_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.124    23.847 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.527    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.651 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.471    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.827    26.422    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.146    26.568 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.576    27.145    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.328    27.473 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.473    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.023 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.023    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.137 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.137    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.251 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.251    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.473 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.224    29.697    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.996 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    30.872    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.124    30.996 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.580    31.576    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I5_O)        0.124    31.700 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.966    32.666    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.152    32.818 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.330    37.148    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    40.908 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.908    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.684ns  (logic 12.087ns (33.872%)  route 23.598ns (66.128%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.160     6.833    L_reg/M_sm_timer[13]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.152     6.985 f  L_reg/L_14a9e4b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.110     8.096    L_reg/L_14a9e4b5_remainder0_carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.422 f  L_reg/L_14a9e4b5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.038     9.460    L_reg/L_14a9e4b5_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.612 f  L_reg/L_14a9e4b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.295    L_reg/L_14a9e4b5_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.655 r  L_reg/L_14a9e4b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.526    L_reg/L_14a9e4b5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.326    11.852 r  L_reg/L_14a9e4b5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.624 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.162    13.786    L_reg/L_14a9e4b5_remainder0_3[4]
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.325    14.111 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.842    14.953    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326    15.279 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    15.723    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.150    15.873 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    16.855    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.352    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.956    18.163    L_reg/i__carry_i_19__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.350    18.513 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.883    19.396    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.328    19.724 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.191    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.698 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.698    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.812 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.812    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.051 f  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    21.879    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.302    22.181 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.614    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X65Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.984    23.723    L_reg/i__carry_i_14__1_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.124    23.847 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.527    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.651 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.471    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.827    26.422    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.146    26.568 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.576    27.145    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.328    27.473 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.473    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.023 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.023    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.137 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.137    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.251 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.251    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.473 f  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.224    29.697    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.996 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.278 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    30.872    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.124    30.996 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.580    31.576    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I5_O)        0.124    31.700 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.965    32.665    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.152    32.817 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.328    37.145    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.902 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.902    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.656ns  (logic 11.858ns (33.255%)  route 23.799ns (66.745%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.160     6.833    L_reg/M_sm_timer[13]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.152     6.985 f  L_reg/L_14a9e4b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.110     8.096    L_reg/L_14a9e4b5_remainder0_carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.422 f  L_reg/L_14a9e4b5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.038     9.460    L_reg/L_14a9e4b5_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.612 f  L_reg/L_14a9e4b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.295    L_reg/L_14a9e4b5_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.655 r  L_reg/L_14a9e4b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.526    L_reg/L_14a9e4b5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.326    11.852 r  L_reg/L_14a9e4b5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.624 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.162    13.786    L_reg/L_14a9e4b5_remainder0_3[4]
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.325    14.111 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.842    14.953    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326    15.279 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    15.723    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.150    15.873 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    16.855    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.352    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.956    18.163    L_reg/i__carry_i_19__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.350    18.513 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.883    19.396    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.328    19.724 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.191    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.698 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.698    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.812 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.812    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.051 f  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    21.879    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.302    22.181 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.614    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X65Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.984    23.723    L_reg/i__carry_i_14__1_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.124    23.847 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.527    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.651 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.471    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.827    26.422    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.146    26.568 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.576    27.145    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.328    27.473 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.473    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.023 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.023    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.137 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.137    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.251 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.251    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.473 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.224    29.697    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.996 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    30.872    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.124    30.996 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.580    31.576    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I5_O)        0.124    31.700 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.976    32.676    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I0_O)        0.124    32.800 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.518    37.318    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    40.874 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.874    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.500ns  (logic 11.502ns (32.399%)  route 23.999ns (67.601%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.239     7.915    L_reg/M_sm_pac[9]
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.146     8.061 r  L_reg/L_14a9e4b5_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.840     8.901    L_reg/L_14a9e4b5_remainder0_carry_i_21_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.328     9.229 r  L_reg/L_14a9e4b5_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.048    10.278    L_reg/L_14a9e4b5_remainder0_carry__0_i_9_n_0
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.432 f  L_reg/L_14a9e4b5_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.106    L_reg/L_14a9e4b5_remainder0_carry_i_15_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.433 r  L_reg/L_14a9e4b5_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.684    12.117    L_reg/L_14a9e4b5_remainder0_carry_i_8_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I0_O)        0.124    12.241 r  L_reg/L_14a9e4b5_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.565    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.950 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.950    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.064 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.303 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.034    14.337    L_reg/L_14a9e4b5_remainder0[10]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.639 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.127    15.766    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.890 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.686    16.576    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.700 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.970    17.670    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I2_O)        0.152    17.822 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.522    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.374    18.896 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.108    20.003    L_reg/i__carry_i_11_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.331 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.654    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.161 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.161    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.275    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.609 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.988    22.598    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.901 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    23.479    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.603 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.220    24.823    L_reg/i__carry_i_14_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.975 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    25.426    L_reg/i__carry_i_25_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.752 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.956    26.708    L_reg/i__carry_i_20_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.832 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.831    27.662    L_reg/i__carry_i_13_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I1_O)        0.148    27.810 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.484    28.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X39Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.006 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.433 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    30.074    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.380 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.542    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.666 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.691    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.815 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.294    32.109    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.233 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.804    33.037    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y6          LUT4 (Prop_lut4_I2_O)        0.150    33.187 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.806    36.993    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.727    40.720 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.720    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.444ns  (logic 11.855ns (33.448%)  route 23.588ns (66.552%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.160     6.833    L_reg/M_sm_timer[13]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.152     6.985 f  L_reg/L_14a9e4b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.110     8.096    L_reg/L_14a9e4b5_remainder0_carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.422 f  L_reg/L_14a9e4b5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.038     9.460    L_reg/L_14a9e4b5_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.612 f  L_reg/L_14a9e4b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.295    L_reg/L_14a9e4b5_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.655 r  L_reg/L_14a9e4b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.526    L_reg/L_14a9e4b5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.326    11.852 r  L_reg/L_14a9e4b5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.624 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.162    13.786    L_reg/L_14a9e4b5_remainder0_3[4]
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.325    14.111 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.842    14.953    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326    15.279 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    15.723    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.150    15.873 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    16.855    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.352    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.956    18.163    L_reg/i__carry_i_19__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.350    18.513 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.883    19.396    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.328    19.724 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.191    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.698 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.698    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.812 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.812    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.051 f  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    21.879    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.302    22.181 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.614    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X65Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.984    23.723    L_reg/i__carry_i_14__1_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.124    23.847 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.527    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.651 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.471    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.827    26.422    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.146    26.568 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.576    27.145    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.328    27.473 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.473    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.023 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.023    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.137 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.137    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.251 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.251    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.473 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.224    29.697    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.996 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    30.872    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.124    30.996 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.580    31.576    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I5_O)        0.124    31.700 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.981    32.681    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT3 (Prop_lut3_I0_O)        0.124    32.805 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.303    37.108    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    40.661 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.661    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.371ns  (logic 11.005ns (31.112%)  route 24.367ns (68.888%))
  Logic Levels:           29  (CARRY4=7 LUT2=3 LUT3=5 LUT4=2 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.239     7.915    L_reg/M_sm_pac[9]
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.146     8.061 r  L_reg/L_14a9e4b5_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.840     8.901    L_reg/L_14a9e4b5_remainder0_carry_i_21_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.328     9.229 r  L_reg/L_14a9e4b5_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.048    10.278    L_reg/L_14a9e4b5_remainder0_carry__0_i_9_n_0
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.432 f  L_reg/L_14a9e4b5_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.106    L_reg/L_14a9e4b5_remainder0_carry_i_15_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.433 r  L_reg/L_14a9e4b5_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.684    12.117    L_reg/L_14a9e4b5_remainder0_carry_i_8_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I0_O)        0.124    12.241 r  L_reg/L_14a9e4b5_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.565    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.950 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.950    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.064 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.303 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.034    14.337    L_reg/L_14a9e4b5_remainder0[10]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.639 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.127    15.766    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.890 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.686    16.576    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.700 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.970    17.670    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I2_O)        0.152    17.822 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.522    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.374    18.896 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.108    20.003    L_reg/i__carry_i_11_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.331 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.654    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.161 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.161    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.275    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.609 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.988    22.598    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.901 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    23.479    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.603 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.220    24.823    L_reg/i__carry_i_14_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.975 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    25.426    L_reg/i__carry_i_25_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.752 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.956    26.708    L_reg/i__carry_i_20_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.832 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.831    27.662    L_reg/i__carry_i_13_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I1_O)        0.148    27.810 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.484    28.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X39Y0          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.741    29.036 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           1.140    30.176    L_reg/aseg_OBUF[10]_inst_i_10_0[2]
    SLICE_X39Y4          LUT5 (Prop_lut5_I0_O)        0.302    30.478 f  L_reg/aseg_OBUF[10]_inst_i_20/O
                         net (fo=1, routed)           0.665    31.143    L_reg/aseg_OBUF[10]_inst_i_20_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124    31.267 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.590    31.857    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I5_O)        0.124    31.981 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.955    32.936    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y6          LUT4 (Prop_lut4_I0_O)        0.152    33.088 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.750    36.838    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.753    40.591 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.591    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.337ns  (logic 11.846ns (33.523%)  route 23.491ns (66.477%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.633     5.217    L_reg/clk_IBUF_BUFG
    SLICE_X58Y12         FDRE                                         r  L_reg/D_registers_q_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDRE (Prop_fdre_C_Q)         0.456     5.673 f  L_reg/D_registers_q_reg[6][13]/Q
                         net (fo=11, routed)          1.160     6.833    L_reg/M_sm_timer[13]
    SLICE_X58Y7          LUT2 (Prop_lut2_I1_O)        0.152     6.985 f  L_reg/L_14a9e4b5_remainder0_carry_i_23__1/O
                         net (fo=3, routed)           1.110     8.096    L_reg/L_14a9e4b5_remainder0_carry_i_23__1_n_0
    SLICE_X60Y7          LUT6 (Prop_lut6_I2_O)        0.326     8.422 f  L_reg/L_14a9e4b5_remainder0_carry_i_12__1/O
                         net (fo=6, routed)           1.038     9.460    L_reg/L_14a9e4b5_remainder0_carry_i_12__1_n_0
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.152     9.612 f  L_reg/L_14a9e4b5_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.682    10.295    L_reg/L_14a9e4b5_remainder0_carry_i_20__1_n_0
    SLICE_X58Y6          LUT5 (Prop_lut5_I4_O)        0.360    10.655 r  L_reg/L_14a9e4b5_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.871    11.526    L_reg/L_14a9e4b5_remainder0_carry_i_10__1_n_0
    SLICE_X59Y6          LUT4 (Prop_lut4_I1_O)        0.326    11.852 r  L_reg/L_14a9e4b5_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.852    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X59Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.402 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.402    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.624 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.162    13.786    L_reg/L_14a9e4b5_remainder0_3[4]
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.325    14.111 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.842    14.953    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X62Y10         LUT6 (Prop_lut6_I4_O)        0.326    15.279 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.444    15.723    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X62Y10         LUT5 (Prop_lut5_I3_O)        0.150    15.873 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.982    16.855    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X64Y9          LUT5 (Prop_lut5_I4_O)        0.352    17.207 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.956    18.163    L_reg/i__carry_i_19__3_n_0
    SLICE_X64Y8          LUT3 (Prop_lut3_I0_O)        0.350    18.513 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.883    19.396    L_reg/i__carry_i_11__3_n_0
    SLICE_X62Y5          LUT2 (Prop_lut2_I1_O)        0.328    19.724 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.467    20.191    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X62Y6          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.698 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.698    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.812 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.812    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.051 f  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.828    21.879    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X65Y7          LUT5 (Prop_lut5_I1_O)        0.302    22.181 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.614    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X65Y7          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.984    23.723    L_reg/i__carry_i_14__1_0
    SLICE_X65Y4          LUT3 (Prop_lut3_I0_O)        0.124    23.847 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.681    24.527    L_reg/i__carry_i_25__3_n_0
    SLICE_X65Y4          LUT6 (Prop_lut6_I0_O)        0.124    24.651 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.820    25.471    L_reg/i__carry_i_20__3_n_0
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.124    25.595 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.827    26.422    L_reg/i__carry_i_13__3_n_0
    SLICE_X64Y4          LUT3 (Prop_lut3_I1_O)        0.146    26.568 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.576    27.145    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X63Y4          LUT5 (Prop_lut5_I0_O)        0.328    27.473 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.473    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X63Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.023 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.023    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.137 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.137    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.251 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.251    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.473 r  timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.224    29.697    timerseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X62Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.996 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.159    30.154    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X62Y5          LUT6 (Prop_lut6_I1_O)        0.124    30.278 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.594    30.872    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X65Y6          LUT6 (Prop_lut6_I2_O)        0.124    30.996 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.580    31.576    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X65Y5          LUT6 (Prop_lut6_I5_O)        0.124    31.700 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.965    32.665    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y8          LUT4 (Prop_lut4_I1_O)        0.124    32.789 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.221    37.010    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    40.554 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.554    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.236ns  (logic 11.725ns (33.275%)  route 23.511ns (66.725%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=2 LUT5=7 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X56Y5          FDRE                                         r  L_reg/D_registers_q_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[3][4]/Q
                         net (fo=19, routed)          1.966     7.639    L_reg/M_sm_pbc[4]
    SLICE_X52Y3          LUT2 (Prop_lut2_I1_O)        0.124     7.763 f  L_reg/L_14a9e4b5_remainder0_carry_i_25__0/O
                         net (fo=1, routed)           0.988     8.751    L_reg/L_14a9e4b5_remainder0_carry_i_25__0_n_0
    SLICE_X52Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.875 f  L_reg/L_14a9e4b5_remainder0_carry_i_12__0/O
                         net (fo=6, routed)           0.450     9.325    L_reg/L_14a9e4b5_remainder0_carry_i_12__0_n_0
    SLICE_X52Y5          LUT3 (Prop_lut3_I0_O)        0.117     9.442 f  L_reg/L_14a9e4b5_remainder0_carry_i_20__0/O
                         net (fo=2, routed)           0.684    10.126    L_reg/L_14a9e4b5_remainder0_carry_i_20__0_n_0
    SLICE_X52Y5          LUT5 (Prop_lut5_I4_O)        0.374    10.500 r  L_reg/L_14a9e4b5_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.942    11.442    L_reg/L_14a9e4b5_remainder0_carry_i_10__0_n_0
    SLICE_X51Y3          LUT4 (Prop_lut4_I1_O)        0.328    11.770 r  L_reg/L_14a9e4b5_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.770    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X51Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.350 r  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/O[2]
                         net (fo=1, routed)           0.667    13.016    L_reg/L_14a9e4b5_remainder0_1[2]
    SLICE_X50Y4          LUT4 (Prop_lut4_I1_O)        0.326    13.342 f  L_reg/i__carry_i_13__2/O
                         net (fo=12, routed)          1.892    15.234    L_reg/i__carry_i_13__2_n_0
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.328    15.562 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.682    16.245    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X49Y3          LUT5 (Prop_lut5_I3_O)        0.150    16.395 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.039    17.433    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.354    17.787 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.719    18.507    L_reg/i__carry_i_19__1_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.352    18.859 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.755    19.614    L_reg/i__carry_i_11__1_n_0
    SLICE_X53Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.940 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.465    20.405    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X51Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.912 r  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.912    bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X51Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.026 r  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.026    bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X51Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.339 r  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.810    22.149    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X53Y2          LUT5 (Prop_lut5_I0_O)        0.306    22.455 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.806    23.262    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X53Y1          LUT5 (Prop_lut5_I0_O)        0.124    23.386 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.894    24.280    bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_0
    SLICE_X57Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.404 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.993    25.397    L_reg/i__carry_i_13__1_0
    SLICE_X57Y2          LUT5 (Prop_lut5_I0_O)        0.152    25.549 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.475    26.023    L_reg/i__carry_i_23__1_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I0_O)        0.326    26.349 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.832    27.182    L_reg/i__carry_i_13__1_n_0
    SLICE_X55Y0          LUT3 (Prop_lut3_I1_O)        0.153    27.335 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.507    27.842    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X54Y0          LUT5 (Prop_lut5_I0_O)        0.327    28.169 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.169    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X54Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.702 r  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.702    bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X54Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.819 r  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.819    bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X54Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    29.134 f  bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.864    29.997    bseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X55Y2          LUT6 (Prop_lut6_I0_O)        0.307    30.304 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.263    30.567    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.691 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.869    31.561    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X55Y2          LUT6 (Prop_lut6_I1_O)        0.124    31.685 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.600    32.285    L_reg/bseg_OBUF[10]_inst_i_14_n_0
    SLICE_X56Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.409 f  L_reg/bseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.997    33.405    L_reg/bseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y3          LUT3 (Prop_lut3_I2_O)        0.124    33.529 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.352    36.881    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    40.391 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.391    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.148ns  (logic 11.555ns (32.874%)  route 23.593ns (67.126%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.239     7.915    L_reg/M_sm_pac[9]
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.146     8.061 r  L_reg/L_14a9e4b5_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.840     8.901    L_reg/L_14a9e4b5_remainder0_carry_i_21_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.328     9.229 r  L_reg/L_14a9e4b5_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.048    10.278    L_reg/L_14a9e4b5_remainder0_carry__0_i_9_n_0
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.432 f  L_reg/L_14a9e4b5_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.106    L_reg/L_14a9e4b5_remainder0_carry_i_15_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.433 r  L_reg/L_14a9e4b5_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.684    12.117    L_reg/L_14a9e4b5_remainder0_carry_i_8_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I0_O)        0.124    12.241 r  L_reg/L_14a9e4b5_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.565    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.950 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.950    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.064 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.303 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.034    14.337    L_reg/L_14a9e4b5_remainder0[10]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.639 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.127    15.766    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.890 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.686    16.576    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.700 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.970    17.670    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I2_O)        0.152    17.822 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.522    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.374    18.896 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.108    20.003    L_reg/i__carry_i_11_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.331 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.654    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.161 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.161    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.275    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.609 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.988    22.598    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.901 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    23.479    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.603 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.220    24.823    L_reg/i__carry_i_14_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.975 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    25.426    L_reg/i__carry_i_25_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.752 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.956    26.708    L_reg/i__carry_i_20_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.832 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.831    27.662    L_reg/i__carry_i_13_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I1_O)        0.148    27.810 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.484    28.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X39Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.006 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.433 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    30.074    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.380 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.542    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.666 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.691    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.815 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.294    32.109    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.233 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.959    33.193    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X37Y6          LUT4 (Prop_lut4_I2_O)        0.152    33.345 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.245    36.590    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.367 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.367    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.115ns  (logic 11.285ns (32.138%)  route 23.830ns (67.862%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=6 LUT4=2 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.635     5.219    L_reg/clk_IBUF_BUFG
    SLICE_X58Y9          FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDRE (Prop_fdre_C_Q)         0.456     5.675 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.239     7.915    L_reg/M_sm_pac[9]
    SLICE_X46Y3          LUT3 (Prop_lut3_I1_O)        0.146     8.061 r  L_reg/L_14a9e4b5_remainder0_carry_i_21/O
                         net (fo=4, routed)           0.840     8.901    L_reg/L_14a9e4b5_remainder0_carry_i_21_n_0
    SLICE_X46Y4          LUT6 (Prop_lut6_I1_O)        0.328     9.229 r  L_reg/L_14a9e4b5_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.048    10.278    L_reg/L_14a9e4b5_remainder0_carry__0_i_9_n_0
    SLICE_X44Y3          LUT2 (Prop_lut2_I1_O)        0.154    10.432 f  L_reg/L_14a9e4b5_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.674    11.106    L_reg/L_14a9e4b5_remainder0_carry_i_15_n_0
    SLICE_X44Y3          LUT6 (Prop_lut6_I3_O)        0.327    11.433 r  L_reg/L_14a9e4b5_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.684    12.117    L_reg/L_14a9e4b5_remainder0_carry_i_8_n_0
    SLICE_X46Y2          LUT2 (Prop_lut2_I0_O)        0.124    12.241 r  L_reg/L_14a9e4b5_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.324    12.565    aseg_driver/decimal_renderer/DI[2]
    SLICE_X45Y2          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.950 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.950    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry_n_0
    SLICE_X45Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.064 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.064    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__0_n_0
    SLICE_X45Y4          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.303 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_carry__1/O[2]
                         net (fo=3, routed)           1.034    14.337    L_reg/L_14a9e4b5_remainder0[10]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.302    14.639 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.127    15.766    L_reg/i__carry__1_i_10_n_0
    SLICE_X44Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.890 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.686    16.576    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X42Y1          LUT6 (Prop_lut6_I0_O)        0.124    16.700 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.970    17.670    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I2_O)        0.152    17.822 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.522    L_reg/i__carry_i_20__0_n_0
    SLICE_X42Y3          LUT3 (Prop_lut3_I1_O)        0.374    18.896 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.108    20.003    L_reg/i__carry_i_11_n_0
    SLICE_X40Y1          LUT2 (Prop_lut2_I1_O)        0.328    20.331 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.323    20.654    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X43Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.161 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.161    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.275 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.275    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.609 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.988    22.598    L_reg/L_14a9e4b5_remainder0_inferred__1/i__carry__2[1]
    SLICE_X40Y3          LUT5 (Prop_lut5_I4_O)        0.303    22.901 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.579    23.479    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X40Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.603 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.220    24.823    L_reg/i__carry_i_14_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.152    24.975 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    25.426    L_reg/i__carry_i_25_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I0_O)        0.326    25.752 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.956    26.708    L_reg/i__carry_i_20_n_0
    SLICE_X37Y3          LUT6 (Prop_lut6_I2_O)        0.124    26.832 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.831    27.662    L_reg/i__carry_i_13_n_0
    SLICE_X38Y1          LUT3 (Prop_lut3_I1_O)        0.148    27.810 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.484    28.295    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X39Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    29.006 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.006    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.120 r  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.120    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    29.433 f  aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.641    30.074    aseg_driver/decimal_renderer/L_14a9e4b5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X38Y2          LUT6 (Prop_lut6_I0_O)        0.306    30.380 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.162    30.542    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.666 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.025    31.691    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y4          LUT3 (Prop_lut3_I1_O)        0.124    31.815 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.294    32.109    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.124    32.233 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.804    33.037    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y6          LUT4 (Prop_lut4_I3_O)        0.124    33.161 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.637    36.798    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.536    40.335 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.335    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1542413007[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.444ns (73.093%)  route 0.531ns (26.907%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_1542413007[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y53         FDRE                                         r  forLoop_idx_0_1542413007[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_1542413007[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.131     1.832    forLoop_idx_0_1542413007[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X65Y54         LUT4 (Prop_lut4_I2_O)        0.045     1.877 r  forLoop_idx_0_1542413007[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=20, routed)          0.401     2.277    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.512 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.512    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_963797149[3].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.409ns (66.240%)  route 0.718ns (33.760%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_963797149[3].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X63Y55         FDRE                                         r  forLoop_idx_0_963797149[3].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_963797149[3].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.298     1.976    forLoop_idx_0_963797149[3].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X62Y56         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  forLoop_idx_0_963797149[3].cond_butt_dirs/io_led_OBUF[3]_inst_i_1/O
                         net (fo=8, routed)           0.420     2.441    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.664 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.664    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.179ns  (logic 1.430ns (65.641%)  route 0.749ns (34.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.749     2.414    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.680 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.680    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_963797149[1].cond_butt_dirs/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.170ns  (logic 1.481ns (68.238%)  route 0.689ns (31.762%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.591     1.535    forLoop_idx_0_963797149[1].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X60Y57         FDRE                                         r  forLoop_idx_0_963797149[1].cond_butt_dirs/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y57         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  forLoop_idx_0_963797149[1].cond_butt_dirs/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.073     1.772    forLoop_idx_0_963797149[1].cond_butt_dirs/D_ctr_q_reg[6]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.817 r  forLoop_idx_0_963797149[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.869    forLoop_idx_0_963797149[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_3_n_0
    SLICE_X61Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.914 r  forLoop_idx_0_963797149[1].cond_butt_dirs/io_led_OBUF[1]_inst_i_1/O
                         net (fo=11, routed)          0.564     2.478    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.705 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.705    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matoe
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.210ns  (logic 1.432ns (64.797%)  route 0.778ns (35.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X33Y13         FDRE                                         r  display/D_latch_blank_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_latch_blank_q_reg[0]/Q
                         net (fo=1, routed)           0.778     2.422    matoe_OBUF
    M6                   OBUF (Prop_obuf_I_O)         1.291     3.713 r  matoe_OBUF_inst/O
                         net (fo=0)                   0.000     3.713    matoe
    M6                                                                r  matoe (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_963797149[2].cond_butt_dirs/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.408ns (64.473%)  route 0.776ns (35.527%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.593     1.537    forLoop_idx_0_963797149[2].cond_butt_dirs/clk_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  forLoop_idx_0_963797149[2].cond_butt_dirs/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_963797149[2].cond_butt_dirs/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.298     1.976    forLoop_idx_0_963797149[2].cond_butt_dirs/D_ctr_q_reg[1]
    SLICE_X58Y53         LUT4 (Prop_lut4_I2_O)        0.045     2.021 r  forLoop_idx_0_963797149[2].cond_butt_dirs/io_led_OBUF[2]_inst_i_1/O
                         net (fo=13, routed)          0.478     2.499    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.721 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.721    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.432ns (63.979%)  route 0.806ns (36.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.806     2.475    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.744 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.744    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1542413007[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.415ns (63.987%)  route 0.797ns (36.013%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.595     1.539    forLoop_idx_0_1542413007[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  forLoop_idx_0_1542413007[1].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  forLoop_idx_0_1542413007[1].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=3, routed)           0.298     1.978    forLoop_idx_0_1542413007[1].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X62Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.023 r  forLoop_idx_0_1542413007[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=12, routed)          0.498     2.521    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.751 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.751    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.431ns (63.646%)  route 0.817ns (36.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.561     1.505    display/clk_IBUF_BUFG
    SLICE_X34Y8          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDRE (Prop_fdre_C_Q)         0.164     1.669 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.817     2.486    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.753 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.753    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.430ns (62.889%)  route 0.844ns (37.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.844     2.510    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.776 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.776    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.496ns (29.283%)  route 3.612ns (70.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.612     5.107    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.496ns (29.283%)  route 3.612ns (70.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.612     5.107    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.496ns (29.283%)  route 3.612ns (70.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.612     5.107    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.107ns  (logic 1.496ns (29.283%)  route 3.612ns (70.717%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.612     5.107    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.436     4.841    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_963797149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.978ns  (logic 1.488ns (29.881%)  route 3.491ns (70.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.491     4.978    forLoop_idx_0_963797149[3].cond_butt_dirs/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_963797149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.509     4.913    forLoop_idx_0_963797149[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_963797149[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.828ns  (logic 1.496ns (30.974%)  route 3.333ns (69.026%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           3.333     4.828    reset_cond/AS[0]
    SLICE_X44Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.437     4.842    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.704ns  (logic 1.490ns (31.670%)  route 3.214ns (68.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.214     4.704    forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443     4.847    forLoop_idx_0_963797149[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 1.502ns (32.227%)  route 3.159ns (67.773%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.159     4.661    forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.444     4.848    forLoop_idx_0_963797149[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.579ns  (logic 1.500ns (32.759%)  route 3.079ns (67.241%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.079     4.579    forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.443     4.847    forLoop_idx_0_963797149[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.493ns (39.561%)  route 2.282ns (60.439%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.282     3.775    cond_butt_next_play/sync/D[0]
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         1.446     4.851    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1542413007[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.230ns (32.690%)  route 0.473ns (67.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.473     0.703    forLoop_idx_0_1542413007[1].cond_butt_sel_desel/sync/D[0]
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_1542413007[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.862     2.052    forLoop_idx_0_1542413007[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X62Y57         FDRE                                         r  forLoop_idx_0_1542413007[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1542413007[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.758ns  (logic 0.236ns (31.130%)  route 0.522ns (68.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.522     0.758    forLoop_idx_0_1542413007[0].cond_butt_sel_desel/sync/D[0]
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1542413007[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.863     2.053    forLoop_idx_0_1542413007[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y55         FDRE                                         r  forLoop_idx_0_1542413007[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.261ns (22.246%)  route 0.913ns (77.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.913     1.174    cond_butt_next_play/sync/D[0]
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.830     2.020    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X56Y33         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.700ns  (logic 0.268ns (15.737%)  route 1.433ns (84.263%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.433     1.700    forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D[0]
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.834     2.024    forLoop_idx_0_963797149[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.270ns (15.800%)  route 1.438ns (84.200%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.438     1.708    forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D[0]
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.835     2.025    forLoop_idx_0_963797149[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y50         FDRE                                         r  forLoop_idx_0_963797149[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.744ns  (logic 0.257ns (14.765%)  route 1.486ns (85.235%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.486     1.744    forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D[0]
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.834     2.024    forLoop_idx_0_963797149[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         FDRE                                         r  forLoop_idx_0_963797149[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.263ns (15.058%)  route 1.485ns (84.942%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.485     1.748    reset_cond/AS[0]
    SLICE_X44Y30         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.824     2.014    reset_cond/clk_IBUF_BUFG
    SLICE_X44Y30         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.263ns (14.229%)  route 1.587ns (85.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.587     1.850    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.823     2.013    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.263ns (14.229%)  route 1.587ns (85.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.587     1.850    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.823     2.013    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.850ns  (logic 0.263ns (14.229%)  route 1.587ns (85.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           1.587     1.850    reset_cond/AS[0]
    SLICE_X40Y30         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=573, routed)         0.823     2.013    reset_cond/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





