
*** Running vivado
    with args -log digital_modulation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source digital_modulation.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source digital_modulation.tcl -notrace
Command: synth_design -top digital_modulation -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8752 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 469.617 ; gain = 103.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'digital_modulation' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DAC.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.runs/synth_1/.Xil/Vivado-6676-YJJ--pc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.runs/synth_1/.Xil/Vivado-6676-YJJ--pc/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Driver_DAC' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Driver_DAC.v:64]
INFO: [Synth 8-6157] synthesizing module 'DDS_Addr_Generator' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v:23]
	Parameter NWORD bound to: 256 - type: integer 
	Parameter Baseband_Freq bound to: 100000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'key' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/key.v:23]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter s3 bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'key' (2#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/key.v:23]
INFO: [Synth 8-6157] synthesizing module 'm_ser' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v:23]
	Parameter POLY bound to: 8'b10001110 
WARNING: [Synth 8-6014] Unused sequential element i_reg was removed.  [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v:34]
WARNING: [Synth 8-6014] Unused sequential element clk_m_reg was removed.  [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v:37]
INFO: [Synth 8-6155] done synthesizing module 'm_ser' (3#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/m_ser.v:23]
INFO: [Synth 8-6157] synthesizing module 'trans_coding' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/trans_coding.v:23]
INFO: [Synth 8-6155] done synthesizing module 'trans_coding' (4#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/trans_coding.v:23]
INFO: [Synth 8-6157] synthesizing module 'Clk_Division' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division' (5#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Clk_Division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DDS_Addr_Generator' (6#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DDS_Addr_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'Sin_Rom' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.runs/synth_1/.Xil/Vivado-6676-YJJ--pc/realtime/Sin_Rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Sin_Rom' (7#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.runs/synth_1/.Xil/Vivado-6676-YJJ--pc/realtime/Sin_Rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_DAC' (8#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Driver_DAC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'digital_modulation' (9#1) [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/DAC.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 525.336 ; gain = 159.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 525.336 ; gain = 159.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 525.336 ; gain = 159.379
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/Sin_Rom/Sin_Rom/Sin_Rom_in_context.xdc] for cell 'Driver_DAC1/Rom_Sin'
Finished Parsing XDC File [c:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/Sin_Rom/Sin_Rom/Sin_Rom_in_context.xdc] for cell 'Driver_DAC1/Rom_Sin'
Parsing XDC File [c:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_division'
Finished Parsing XDC File [c:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_division'
Parsing XDC File [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/digital_modulation_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/digital_modulation_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.441 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 819.441 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 819.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 819.441 ; gain = 453.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 819.441 ; gain = 453.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for Driver_DAC1/Rom_Sin. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk_division. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 819.441 ; gain = 453.484
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_Current_reg' in module 'key'
INFO: [Synth 8-5544] ROM "Mode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State_Next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                               00 |                              000
                      s3 |                               01 |                              100
                      s1 |                               10 |                              001
                      s2 |                               11 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_Current_reg' using encoding 'sequential' in module 'key'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 819.441 ; gain = 453.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 6     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module key 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
Module m_ser 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
Module trans_coding 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Clk_Division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module DDS_Addr_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
Module Driver_DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'Driver_DAC1/DDS_Addr_Generator/Clk_Division_1/Is_Odd_reg' into 'Driver_DAC1/DDS_Addr_Generator/Clk_Division_0/Is_Odd_reg' [C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.srcs/sources_1/new/Clk_Division.v:37]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Driver_DAC1/DDS_Addr_Generator/Clk_Division_0/Is_Odd_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 819.441 ; gain = 453.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out1' to pin 'clk_division/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_division/clk_out2' to pin 'clk_division/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:53 . Memory (MB): peak = 819.441 ; gain = 453.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:53 . Memory (MB): peak = 837.887 ; gain = 471.930
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|digital_modulation | Driver_DAC1/DDS_Addr_Generator/m1/shift_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |Sin_Rom       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |Sin_Rom   |     1|
|2     |clk_wiz_0 |     1|
|3     |CARRY4    |    22|
|4     |LUT1      |     4|
|5     |LUT2      |    10|
|6     |LUT3      |    21|
|7     |LUT4      |     3|
|8     |LUT5      |    11|
|9     |LUT6      |     8|
|10    |SRL16E    |     1|
|11    |FDRE      |    91|
|12    |IBUF      |     3|
|13    |OBUF      |     5|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   189|
|2     |  Driver_DAC1          |Driver_DAC         |   179|
|3     |    DDS_Addr_Generator |DDS_Addr_Generator |   152|
|4     |      Clk_Division_0   |Clk_Division       |    57|
|5     |      Clk_Division_1   |Clk_Division_0     |    57|
|6     |      m1               |m_ser              |     7|
|7     |      mode             |key                |    12|
|8     |      trans1           |trans_coding       |     2|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 839.418 ; gain = 179.355
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 839.418 ; gain = 473.461
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 839.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:59 . Memory (MB): peak = 839.418 ; gain = 485.684
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 839.418 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/yuanjiajun/Desktop/project_729/Digital_modulation/Digital_modulation.runs/synth_1/digital_modulation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file digital_modulation_utilization_synth.rpt -pb digital_modulation_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul 30 21:42:31 2020...
