****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Sun May 28 18:20:14 2023
****************************************


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFARX2_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/Q (DFFARX2_HVT)
                                                     0.2173   1.0000            1.5421     2.4538 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13017/A4 (AO22X1_RVT)
                                            0.0000   0.2173   1.0000   0.0000   0.0000     2.4538 r
  I_SDRAM_TOP/I_SDRAM_IF/U13017/Y (AO22X1_RVT)       0.0810   1.0000            0.2754     2.7292 r
  I_SDRAM_TOP/I_SDRAM_IF/n11082 (net)
                               1   0.5561 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/A (NBUFFX2_RVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0000     2.7292 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53766/Y (NBUFFX2_RVT)
                                                     0.0565   1.0000            0.1277     2.8570 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   0.5663 
  ZBUF_4_inst_53732/A (NBUFFX2_LVT)         0.0000   0.0565   1.0000   0.0000   0.0000     2.8570 r
  ZBUF_4_inst_53732/Y (NBUFFX2_LVT)                  0.0959   1.0000            0.1100     2.9670 r
  sd_DQ_out[22] (net)          1  10.0038 
  sd_DQ_out[22] (out)                       0.0000   0.0959   1.0000   0.0000   0.0000     2.9670 r
  data arrival time                                                                        2.9670

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.9670
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2037

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -1.2037 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.1948 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/Q (DFFARX1_HVT)
                                                     0.1761   1.0000            1.2988     2.2105 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               1   0.4809 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/A (NBUFFX2_HVT)
                                            0.0000   0.1761   1.0000   0.0000   0.0000     2.2105 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_53668/Y (NBUFFX2_HVT)
                                                     0.1384   1.0000            0.3160     2.5265 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_12 (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13037/A4 (AO22X1_RVT)
                                            0.0000   0.1384   1.0000   0.0000   0.0000     2.5265 r
  I_SDRAM_TOP/I_SDRAM_IF/U13037/Y (AO22X1_RVT)       0.0813   1.0000            0.2301     2.7566 r
  I_SDRAM_TOP/I_SDRAM_IF/n11060 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.7566 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53770/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.8313 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.5663 
  ZBUF_4_inst_53761/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.8313 r
  ZBUF_4_inst_53761/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.9310 r
  sd_DQ_out[2] (net)           1  10.0038 
  sd_DQ_out[2] (out)                        0.0000   0.0955   1.0000   0.0000   0.0000     2.9310 r
  data arrival time                                                                        2.9310

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.9310
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1677

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -1.1677 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -1.1589 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/Q (DFFARX1_HVT)
                                                     0.1914   1.0000            1.3155     2.2273 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13009/A4 (AO22X1_RVT)
                                            0.0000   0.1914   1.0000   0.0000   0.0000     2.2273 r
  I_SDRAM_TOP/I_SDRAM_IF/U13009/Y (AO22X1_RVT)       0.0848   1.0000            0.2636     2.4909 r
  I_SDRAM_TOP/I_SDRAM_IF/n11084 (net)
                               1   0.7080 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/A (NBUFFX4_RVT)
                                            0.0000   0.0848   1.0000   0.0000   0.0000     2.4909 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53760/Y (NBUFFX4_RVT)
                                                     0.0557   1.0000            0.1332     2.6241 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.5663 
  ZBUF_4_inst_53733/A (NBUFFX2_LVT)         0.0000   0.0557   1.0000   0.0000   0.0000     2.6241 r
  ZBUF_4_inst_53733/Y (NBUFFX2_LVT)                  0.0959   1.0000            0.1097     2.7338 r
  sd_DQ_out[30] (net)          1  10.0038 
  sd_DQ_out[30] (out)                       0.0000   0.0959   1.0000   0.0000   0.0000     2.7338 r
  data arrival time                                                                        2.7338

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.7338
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9705

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                  -0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.9705 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9617 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3103     2.2192 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13021/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.2192 r
  I_SDRAM_TOP/I_SDRAM_IF/U13021/Y (AO22X1_RVT)       0.0810   1.0000            0.2626     2.4817 r
  I_SDRAM_TOP/I_SDRAM_IF/n11083 (net)
                               1   0.5561 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/A (NBUFFX2_RVT)
                                            0.0000   0.0810   1.0000   0.0000   0.0000     2.4817 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53781/Y (NBUFFX2_RVT)
                                                     0.0565   1.0000            0.1277     2.6094 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.5663 
  ZBUF_4_inst_53737/A (NBUFFX2_LVT)         0.0000   0.0565   1.0000   0.0000   0.0000     2.6094 r
  ZBUF_4_inst_53737/Y (NBUFFX2_LVT)                  0.0959   1.0000            0.1100     2.7194 r
  sd_DQ_out[18] (net)          1  10.0038 
  sd_DQ_out[18] (out)                       0.0000   0.0959   1.0000   0.0000   0.0000     2.7194 r
  data arrival time                                                                        2.7194

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.7194
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9561

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.9561 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.9473 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3185     2.2302 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13013/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2302 r
  I_SDRAM_TOP/I_SDRAM_IF/U13013/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/n11090 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53774/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5672 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   0.5663 
  ZBUF_4_inst_53735/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5672 r
  ZBUF_4_inst_53735/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6669 r
  sd_DQ_out[26] (net)          1  10.0038 
  sd_DQ_out[26] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6669 r
  data arrival time                                                                        2.6669

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6669
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9036

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.9036 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8948 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/Q (DFFARX1_HVT)
                                                     0.1942   1.0000            1.3185     2.2302 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13029/A4 (AO22X1_RVT)
                                            0.0000   0.1942   1.0000   0.0000   0.0000     2.2302 r
  I_SDRAM_TOP/I_SDRAM_IF/U13029/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/n11076 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4925 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_53768/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5672 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   0.5663 
  ZBUF_4_inst_53738/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5672 r
  ZBUF_4_inst_53738/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6669 r
  sd_DQ_out[10] (net)          1  10.0038 
  sd_DQ_out[10] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6669 r
  data arrival time                                                                        2.6669

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6669
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9036

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.9036 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8948 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/Q (DFFARX1_HVT)
                                                     0.1914   1.0000            1.3155     2.2273 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   0.9384 
  I_SDRAM_TOP/I_SDRAM_IF/U13012/A4 (AO22X1_RVT)
                                            0.0000   0.1914   1.0000   0.0000   0.0000     2.2273 r
  I_SDRAM_TOP/I_SDRAM_IF/U13012/Y (AO22X1_RVT)       0.0813   1.0000            0.2607     2.4879 r
  I_SDRAM_TOP/I_SDRAM_IF/n11073 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4879 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53786/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5626 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   0.5663 
  ZBUF_4_inst_53713/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5626 r
  ZBUF_4_inst_53713/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6623 r
  sd_DQ_out[27] (net)          1  10.0038 
  sd_DQ_out[27] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6623 r
  data arrival time                                                                        2.6623

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6623
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8991

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.8991 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8902 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/Q (DFFARX1_HVT)
                                                     0.1943   1.0000            1.3072     2.2140 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   1.0229 
  I_SDRAM_TOP/I_SDRAM_IF/U13030/A4 (AO22X1_RVT)
                                            0.0000   0.1943   1.0000   0.0000   0.0000     2.2140 r
  I_SDRAM_TOP/I_SDRAM_IF/U13030/Y (AO22X1_RVT)       0.0813   1.0000            0.2623     2.4763 r
  I_SDRAM_TOP/I_SDRAM_IF/n11059 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4763 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_56_inst_53797/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5510 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   0.5663 
  ZBUF_4_inst_53729/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5510 r
  ZBUF_4_inst_53729/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6507 r
  sd_DQ_out[9] (net)           1  10.0038 
  sd_DQ_out[9] (out)                        0.0000   0.0955   1.0000   0.0000   0.0000     2.6507 r
  data arrival time                                                                        2.6507

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6507
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8874

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.8874 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8786 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/A (NBUFFX16_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y (NBUFFX16_LVT)
                                                     0.0556   1.0000            0.1227     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720956 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/A (NBUFFX16_LVT)
                                            0.0000   0.0556   1.0000   0.0000   0.0000     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/Y (NBUFFX16_LVT)
                                                     0.0738   1.0000            0.1154     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf17 (net)
                              61  40.0651 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFARX1_HVT)
                                            0.0000   0.0738   1.0000   0.0000   0.0000     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/Q (DFFARX1_HVT)
                                                     0.1950   1.0000            1.3089     2.1950 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2   1.0467 
  I_SDRAM_TOP/I_SDRAM_IF/U13027/A4 (AO22X1_RVT)
                                            0.0000   0.1950   1.0000   0.0000   0.0000     2.1950 r
  I_SDRAM_TOP/I_SDRAM_IF/U13027/Y (AO22X1_RVT)       0.0813   1.0000            0.2627     2.4577 r
  I_SDRAM_TOP/I_SDRAM_IF/n11087 (net)
                               1   0.5653 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/A (NBUFFX2_LVT)
                                            0.0000   0.0813   1.0000   0.0000   0.0000     2.4577 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_20_inst_53785/Y (NBUFFX2_LVT)
                                                     0.0326   1.0000            0.0747     2.5324 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.5663 
  ZBUF_4_inst_53726/A (NBUFFX2_LVT)         0.0000   0.0326   1.0000   0.0000   0.0000     2.5324 r
  ZBUF_4_inst_53726/Y (NBUFFX2_LVT)                  0.0955   1.0000            0.0997     2.6321 r
  sd_DQ_out[12] (net)          1  10.0038 
  sd_DQ_out[12] (out)                       0.0000   0.0955   1.0000   0.0000   0.0000     2.6321 r
  data arrival time                                                                        2.6321

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.6321
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8688

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.8688 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.8600 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3193     2.2311 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13025/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2311 r
  I_SDRAM_TOP/I_SDRAM_IF/U13025/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3613 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.5663 
  ZBUF_4_inst_53734/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3613 r
  ZBUF_4_inst_53734/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4665 r
  sd_DQ_out[14] (net)          1  10.0038 
  sd_DQ_out[14] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4665 r
  data arrival time                                                                        2.4665

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4665
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7032

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.7032 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6943 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3193     2.2311 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13039/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2311 r
  I_SDRAM_TOP/I_SDRAM_IF/U13039/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3613 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   0.5663 
  ZBUF_4_inst_53731/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3613 r
  ZBUF_4_inst_53731/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4665 r
  sd_DQ_out[0] (net)           1  10.0038 
  sd_DQ_out[0] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4665 r
  data arrival time                                                                        2.4665

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4665
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7032

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.7032 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6943 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/A (NBUFFX8_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32786/Y (NBUFFX8_LVT)
                                                     0.0881   1.0000            0.1306     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf192 (net)
                              43  27.6172 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFARX1_HVT)
                                            0.0000   0.0881   1.0000   0.0000   0.0000     0.9117 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/Q (DFFARX1_HVT)
                                                     0.1923   1.0000            1.3165     2.2283 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13020/A4 (AO22X1_LVT)
                                            0.0000   0.1923   1.0000   0.0000   0.0000     2.2283 r
  I_SDRAM_TOP/I_SDRAM_IF/U13020/Y (AO22X1_LVT)       0.0452   1.0000            0.1297     2.3580 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   0.5663 
  ZBUF_4_inst_53708/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3580 r
  ZBUF_4_inst_53708/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4631 r
  sd_DQ_out[19] (net)          1  10.0038 
  sd_DQ_out[19] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4631 r
  data arrival time                                                                        2.4631

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6998

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6998 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6910 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/Q (DFFARX1_HVT)
                                                     0.1959   1.0000            1.3111     2.2200 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.0739 
  I_SDRAM_TOP/I_SDRAM_IF/U13016/A4 (AO22X1_LVT)
                                            0.0000   0.1959   1.0000   0.0000   0.0000     2.2200 r
  I_SDRAM_TOP/I_SDRAM_IF/U13016/Y (AO22X1_LVT)       0.0452   1.0000            0.1304     2.3504 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   0.5663 
  ZBUF_4_inst_53715/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3504 r
  ZBUF_4_inst_53715/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1052     2.4556 r
  sd_DQ_out[23] (net)          1  10.0038 
  sd_DQ_out[23] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4556 r
  data arrival time                                                                        2.4556

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4556
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6923

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6923 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6834 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3104     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13008/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/U13008/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3495 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   0.5663 
  ZBUF_4_inst_53709/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3495 r
  ZBUF_4_inst_53709/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4547 r
  sd_DQ_out[31] (net)          1  10.0038 
  sd_DQ_out[31] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4547 r
  data arrival time                                                                        2.4547

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6914

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6914 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6825 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3104     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13023/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/U13023/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3495 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   0.5663 
  ZBUF_4_inst_53730/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3495 r
  ZBUF_4_inst_53730/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4547 r
  sd_DQ_out[16] (net)          1  10.0038 
  sd_DQ_out[16] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4547 r
  data arrival time                                                                        2.4547

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6914

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6914 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6825 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3104     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13024/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/U13024/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3495 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   0.5663 
  ZBUF_4_inst_53710/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3495 r
  ZBUF_4_inst_53710/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4547 r
  sd_DQ_out[15] (net)          1  10.0038 
  sd_DQ_out[15] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4547 r
  data arrival time                                                                        2.4547

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6914

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6914 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6825 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3104     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13031/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/U13031/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3495 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   0.5663 
  ZBUF_4_inst_53723/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3495 r
  ZBUF_4_inst_53723/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4547 r
  sd_DQ_out[8] (net)           1  10.0038 
  sd_DQ_out[8] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4547 r
  data arrival time                                                                        2.4547

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6914

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6914 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6825 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3104     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13033/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/U13033/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3495 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   0.5663 
  ZBUF_4_inst_53736/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3495 r
  ZBUF_4_inst_53736/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4547 r
  sd_DQ_out[6] (net)           1  10.0038 
  sd_DQ_out[6] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4547 r
  data arrival time                                                                        2.4547

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6914

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6914 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6825 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3104     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13035/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2193 r
  I_SDRAM_TOP/I_SDRAM_IF/U13035/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3495 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   0.5663 
  ZBUF_4_inst_53722/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3495 r
  ZBUF_4_inst_53722/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4547 r
  sd_DQ_out[4] (net)           1  10.0038 
  sd_DQ_out[4] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4547 r
  data arrival time                                                                        2.4547

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4547
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6914

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6914 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6825 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614531562/Y (NBUFFX16_LVT)
                                                     0.0758   1.0000            0.1277     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf211 (net)
                              63  41.2574 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFARX1_HVT)
                                            0.0000   0.0758   1.0000   0.0000   0.0000     0.9089 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/Q (DFFARX1_HVT)
                                                     0.1924   1.0000            1.3076     2.2165 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13036/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000     2.2165 r
  I_SDRAM_TOP/I_SDRAM_IF/U13036/Y (AO22X1_LVT)       0.0452   1.0000            0.1297     2.3462 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.5663 
  ZBUF_4_inst_53712/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3462 r
  ZBUF_4_inst_53712/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4513 r
  sd_DQ_out[3] (net)           1  10.0038 
  sd_DQ_out[3] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4513 r
  data arrival time                                                                        2.4513

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4513
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6880

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6880 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6792 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3081     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13010/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/U13010/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3451 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   0.5663 
  ZBUF_4_inst_53718/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3451 r
  ZBUF_4_inst_53718/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4503 r
  sd_DQ_out[29] (net)          1  10.0038 
  sd_DQ_out[29] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4503 r
  data arrival time                                                                        2.4503

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6870

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6870 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6781 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3081     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13018/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/U13018/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3451 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   0.5663 
  ZBUF_4_inst_53716/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3451 r
  ZBUF_4_inst_53716/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4503 r
  sd_DQ_out[21] (net)          1  10.0038 
  sd_DQ_out[21] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4503 r
  data arrival time                                                                        2.4503

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6870

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6870 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6781 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3081     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13022/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/U13022/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3451 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   0.5663 
  ZBUF_4_inst_53724/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3451 r
  ZBUF_4_inst_53724/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4503 r
  sd_DQ_out[17] (net)          1  10.0038 
  sd_DQ_out[17] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4503 r
  data arrival time                                                                        2.4503

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6870

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6870 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6781 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3081     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13026/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.2149 r
  I_SDRAM_TOP/I_SDRAM_IF/U13026/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3451 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   0.5663 
  ZBUF_4_inst_53727/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3451 r
  ZBUF_4_inst_53727/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4503 r
  sd_DQ_out[13] (net)          1  10.0038 
  sd_DQ_out[13] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4503 r
  data arrival time                                                                        2.4503

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4503
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6870

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6870 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6781 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/Q (DFFARX1_HVT)
                                                     0.1924   1.0000            1.3053     2.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13034/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000     2.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/U13034/Y (AO22X1_LVT)       0.0452   1.0000            0.1297     2.3418 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.5663 
  ZBUF_4_inst_53725/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3418 r
  ZBUF_4_inst_53725/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4469 r
  sd_DQ_out[5] (net)           1  10.0038 
  sd_DQ_out[5] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4469 r
  data arrival time                                                                        2.4469

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6836

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6836 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6748 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/Q (DFFARX1_HVT)
                                                     0.1924   1.0000            1.3053     2.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13038/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000     2.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/U13038/Y (AO22X1_LVT)       0.0452   1.0000            0.1297     2.3418 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   0.5663 
  ZBUF_4_inst_53728/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3418 r
  ZBUF_4_inst_53728/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4469 r
  sd_DQ_out[1] (net)           1  10.0038 
  sd_DQ_out[1] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4469 r
  data arrival time                                                                        2.4469

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6836

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6836 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6748 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615031567/Y (NBUFFX16_LVT)
                                                     0.0726   1.0000            0.1256     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf210 (net)
                              59  38.0657 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFARX1_HVT)
                                            0.0000   0.0726   1.0000   0.0000   0.0000     0.9068 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/Q (DFFARX1_HVT)
                                                     0.1924   1.0000            1.3053     2.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13014/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000     2.2121 r
  I_SDRAM_TOP/I_SDRAM_IF/U13014/Y (AO22X1_LVT)       0.0452   1.0000            0.1297     2.3418 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   0.5663 
  ZBUF_4_inst_53717/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3418 r
  ZBUF_4_inst_53717/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4469 r
  sd_DQ_out[25] (net)          1  10.0038 
  sd_DQ_out[25] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4469 r
  data arrival time                                                                        2.4469

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4469
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6836

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6836 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6748 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615131568/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615131568/Y (NBUFFX16_LVT)
                                                     0.0632   1.0000            0.1191     0.9003 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf20 (net)
                              43  28.5968 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFARX1_HVT)
                                            0.0000   0.0632   1.0000   0.0000   0.0000     0.9003 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/Q (DFFARX1_HVT)
                                                     0.1952   1.0000            1.3013     2.2016 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13015/A4 (AO22X1_LVT)
                                            0.0000   0.1952   1.0000   0.0000   0.0000     2.2016 r
  I_SDRAM_TOP/I_SDRAM_IF/U13015/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3318 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   0.5663 
  ZBUF_4_inst_53719/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3318 r
  ZBUF_4_inst_53719/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4370 r
  sd_DQ_out[24] (net)          1  10.0038 
  sd_DQ_out[24] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4370 r
  data arrival time                                                                        2.4370

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4370
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6737

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6737 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6648 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/A (NBUFFX8_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/buf_drc_cln32780/Y (NBUFFX8_LVT)
                                                     0.0772   1.0000            0.1332     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts0 (net)
                              10  21.7776 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615131568/A (NBUFFX16_LVT)
                                            0.0000   0.0772   1.0000   0.0000   0.0000     0.7812 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615131568/Y (NBUFFX16_LVT)
                                                     0.0632   1.0000            0.1191     0.9003 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf20 (net)
                              43  28.5968 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFARX1_HVT)
                                            0.0000   0.0632   1.0000   0.0000   0.0000     0.9003 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/Q (DFFARX1_HVT)
                                                     0.1952   1.0000            1.3013     2.2016 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13019/A4 (AO22X1_LVT)
                                            0.0000   0.1952   1.0000   0.0000   0.0000     2.2016 r
  I_SDRAM_TOP/I_SDRAM_IF/U13019/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3318 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.5663 
  ZBUF_4_inst_53720/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3318 r
  ZBUF_4_inst_53720/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4370 r
  sd_DQ_out[20] (net)          1  10.0038 
  sd_DQ_out[20] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4370 r
  data arrival time                                                                        2.4370

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4370
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6737

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6737 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6648 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/A (NBUFFX16_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y (NBUFFX16_LVT)
                                                     0.0556   1.0000            0.1227     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720956 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/A (NBUFFX16_LVT)
                                            0.0000   0.0556   1.0000   0.0000   0.0000     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/Y (NBUFFX16_LVT)
                                                     0.0738   1.0000            0.1154     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf17 (net)
                              61  40.0651 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFARX1_HVT)
                                            0.0000   0.0738   1.0000   0.0000   0.0000     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3090     2.1951 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13011/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.1951 r
  I_SDRAM_TOP/I_SDRAM_IF/U13011/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3253 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.5663 
  ZBUF_4_inst_53721/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3253 r
  ZBUF_4_inst_53721/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4305 r
  sd_DQ_out[28] (net)          1  10.0038 
  sd_DQ_out[28] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4305 r
  data arrival time                                                                        2.4305

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4305
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6672

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6672 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6583 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/A (NBUFFX16_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y (NBUFFX16_LVT)
                                                     0.0556   1.0000            0.1227     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720956 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/A (NBUFFX16_LVT)
                                            0.0000   0.0556   1.0000   0.0000   0.0000     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/Y (NBUFFX16_LVT)
                                                     0.0738   1.0000            0.1154     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf17 (net)
                              61  40.0651 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFARX1_HVT)
                                            0.0000   0.0738   1.0000   0.0000   0.0000     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/Q (DFFARX1_HVT)
                                                     0.1951   1.0000            1.3090     2.1951 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   1.0501 
  I_SDRAM_TOP/I_SDRAM_IF/U13028/A4 (AO22X1_LVT)
                                            0.0000   0.1951   1.0000   0.0000   0.0000     2.1951 r
  I_SDRAM_TOP/I_SDRAM_IF/U13028/Y (AO22X1_LVT)       0.0452   1.0000            0.1303     2.3253 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   0.5663 
  ZBUF_4_inst_53711/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3253 r
  ZBUF_4_inst_53711/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4305 r
  sd_DQ_out[11] (net)          1  10.0038 
  sd_DQ_out[11] (out)                       0.0000   0.0957   1.0000   0.0000   0.0000     2.4305 r
  data arrival time                                                                        2.4305

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4305
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6672

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6672 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6583 



  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock source latency                                                          0.0000     0.0000
  sdram_clk (in)                                     0.0268                     0.0036     0.0036 r
  sdram_clk (net)              2   1.4394 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0268   1.0000   0.0000   0.0000     0.0036 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0393   1.0000            0.1662     0.1698 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.5296 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0393   1.0000   0.0000   0.0000     0.1698 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0852   1.0000            0.1396     0.3094 r
  occ_int2/p_abuf19 (net)      4   5.4917 
  occ_int2/cts_buf_647931896/A (NBUFFX16_LVT)
                                            0.0000   0.0852   1.0000   0.0000   0.0000     0.3094 r
  occ_int2/cts_buf_647931896/Y (NBUFFX16_LVT)        0.0374   1.0000            0.1000     0.4094 r
  occ_int2/p_abuf10 (net)      2   1.4064 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/CLK (CGLPPRX2_LVT)
                                            0.0000   0.0374   1.0000   0.0000   0.0000     0.4094 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/latch/GCLK (CGLPPRX2_LVT)
                                                     0.0975   1.0000            0.2385     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ENCLK (net)
                               3   6.3946 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/A (NBUFFX16_LVT)
                                            0.0000   0.0975   1.0000   0.0000   0.0000     0.6479 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_615931576/Y (NBUFFX16_LVT)
                                                     0.0556   1.0000            0.1227     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/ctsbuf_net_3720956 (net)
                              10  19.2153 
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/A (NBUFFX16_LVT)
                                            0.0000   0.0556   1.0000   0.0000   0.0000     0.7706 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/cts_buf_614831565/Y (NBUFFX16_LVT)
                                                     0.0738   1.0000            0.1154     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/clk_gate_mega_shift_0_reg_0_/p_abuf17 (net)
                              61  40.0651 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFARX1_HVT)
                                            0.0000   0.0738   1.0000   0.0000   0.0000     0.8861 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/Q (DFFARX1_HVT)
                                                     0.1924   1.0000            1.3062     2.1923 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   0.9656 
  I_SDRAM_TOP/I_SDRAM_IF/U13032/A4 (AO22X1_LVT)
                                            0.0000   0.1924   1.0000   0.0000   0.0000     2.1923 r
  I_SDRAM_TOP/I_SDRAM_IF/U13032/Y (AO22X1_LVT)       0.0452   1.0000            0.1297     2.3220 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   0.5663 
  ZBUF_4_inst_53714/A (NBUFFX2_LVT)         0.0000   0.0452   1.0000   0.0000   0.0000     2.3220 r
  ZBUF_4_inst_53714/Y (NBUFFX2_LVT)                  0.0957   1.0000            0.1051     2.4271 r
  sd_DQ_out[7] (net)           1  10.0038 
  sd_DQ_out[7] (out)                        0.0000   0.0957   1.0000   0.0000   0.0000     2.4271 r
  data arrival time                                                                        2.4271

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock SDRAM_CLK (source latency)                                              0.0000     2.0500
  sdram_clk (in)                                     0.0266                     0.0025     2.0525 f
  sdram_clk (net)              2   0.9510 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0266   0.9500   0.0000  -0.0000     2.0525 f
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0514   0.9500            0.2042     2.2567 f
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3612 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0514   0.9500   0.0000   0.0000     2.2567 f
  occ_int2/U2/Y (AO21X2_LVT)                         0.0525   0.9500            0.1590     2.4158 f
  occ_int2/p_abuf19 (net)      4   3.5536 
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/A (NBUFFX4_LVT)
                                            0.0000   0.0525   0.9500   0.0000   0.0000     2.4158 f
  I_SDRAM_TOP/I_SDRAM_IF/p_aps_clk_data0_bip25417/Y (NBUFFX4_LVT)
                                                     0.0388   0.9500            0.0912     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts0 (net)
                               1   0.8959 
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/A (NBUFFX8_LVT)
                                            0.0000   0.0388   0.9500   0.0000   0.0000     2.5070 f
  I_SDRAM_TOP/I_SDRAM_IF/cts_buf_729532734/Y (NBUFFX8_LVT)
                                                     0.0341   0.9500            0.0770     2.5840 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_CK (net)
                               2   0.9119 
  sd_CK (out)                               0.0000   0.0341   0.9500   0.0000   0.0000     2.5840 f
  sd_CK (net)                  2 
  clock reconvergence pessimism                                                 0.0293     2.6133
  clock uncertainty                                                            -0.1000     2.5133
  output external delay                                                        -0.7500     1.7633
  data required time                                                                       1.7633
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7633
  data arrival time                                                                       -2.4271
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6639

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0280 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0280 

  slack (with derating applied) (VIOLATED)                                     -0.6639 
  clock reconvergence pessimism (due to derating)                              -0.0191 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.6550 



  Startpoint: sd_DQ_in[8]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[8] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[8] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54592/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54592/Y (NBUFFX2_HVT)
                                                     0.1252   1.0000            0.2102     2.8653 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41636 (net)
                               1   0.3718 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54591/A (DELLN3X2_LVT)
                                            0.0000   0.1252   1.0000   0.0000   0.0000     2.8653 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54591/Y (DELLN3X2_LVT)
                                                     0.0392   1.0000            0.8172     3.6825 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41635 (net)
                               2   2.2303 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/D (SDFFX2_HVT)
                                            0.0000   0.0392   1.0000   0.0000   0.0000     3.6825 f
  data arrival time                                                                        3.6825

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_8_/CLK (SDFFX2_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.2188     3.4607
  data required time                                                                       3.4607
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4607
  data arrival time                                                                       -3.6825
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2218

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.2218 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1862 



  Startpoint: sd_DQ_in[0]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[0] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[0] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54368/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54368/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41499 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54369/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54369/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41500 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54370/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54370/Y (DELLN1X2_LVT)
                                                     0.0386   1.0000            0.3703     3.5153 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41501 (net)
                               2   2.2638 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54595/A (NBUFFX16_LVT)
                                            0.0000   0.0386   1.0000   0.0000   0.0000     3.5153 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54595/Y (NBUFFX16_LVT)
                                                     0.0372   1.0000            0.0848     3.6002 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41639 (net)
                               1   0.5302 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54596/A (NBUFFX2_LVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     3.6002 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54596/Y (NBUFFX2_LVT)
                                                     0.0265   1.0000            0.0659     3.6661 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41640 (net)
                               1   0.3979 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/D (SDFFX1_HVT)
                                            0.0000   0.0265   1.0000   0.0000   0.0000     3.6661 f
  data arrival time                                                                        3.6661

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_0_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1908     3.4887
  data required time                                                                       3.4887
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4887
  data arrival time                                                                       -3.6661
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1774

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.1774 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1417 



  Startpoint: sd_DQ_in[29]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[29] (in)                                  0.0425                     0.0053     2.6553 r
  sd_DQ_in[29] (net)           1   0.4819 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54451/A (NBUFFX2_HVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0000     2.6553 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54451/Y (NBUFFX2_HVT)
                                                     0.1257   1.0000            0.2079     2.8631 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41541 (net)
                               1   0.4160 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54452/A (DELLN1X2_RVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     2.8631 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54452/Y (DELLN1X2_RVT)
                                                     0.0875   1.0000            0.8463     3.7094 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41542 (net)
                               2   2.3096 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/D (SDFFX1_HVT)
                                            0.0000   0.0875   1.0000   0.0000   0.0000     3.7094 r
  data arrival time                                                                        3.7094

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_29_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.1386     3.5323
  data required time                                                                       3.5323
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5323
  data arrival time                                                                       -3.7094
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1771

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.1771 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1419 



  Startpoint: sd_DQ_in[31]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[31] (in)                                  0.0425                     0.0053     2.6553 r
  sd_DQ_in[31] (net)           1   0.4819 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54441/A (NBUFFX2_HVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0000     2.6553 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54441/Y (NBUFFX2_HVT)
                                                     0.1257   1.0000            0.2079     2.8631 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41536 (net)
                               1   0.4160 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54442/A (DELLN1X2_RVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     2.8631 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54442/Y (DELLN1X2_RVT)
                                                     0.0875   1.0000            0.8463     3.7094 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41537 (net)
                               2   2.3096 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/D (SDFFX1_HVT)
                                            0.0000   0.0875   1.0000   0.0000   0.0000     3.7094 r
  data arrival time                                                                        3.7094

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_31_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.1386     3.5323
  data required time                                                                       3.5323
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5323
  data arrival time                                                                       -3.7094
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1771

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.1771 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1419 



  Startpoint: sd_DQ_in[28]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[28] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[28] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54512/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54512/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41566 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54511/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54511/Y (NBUFFX2_HVT)
                                                     0.1253   1.0000            0.2778     3.1448 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41565 (net)
                               1   0.3925 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54513/A (DELLN2X2_LVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     3.1448 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54513/Y (DELLN2X2_LVT)
                                                     0.0390   1.0000            0.4852     3.6300 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41567 (net)
                               2   2.2308 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/D (SDFFX1_HVT)
                                            0.0000   0.0390   1.0000   0.0000   0.0000     3.6300 f
  data arrival time                                                                        3.6300

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_28_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1953     3.4842
  data required time                                                                       3.4842
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4842
  data arrival time                                                                       -3.6300
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1458

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.1458 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1102 



  Startpoint: sd_DQ_in[6]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[6] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[6] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54362/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54362/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41493 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54364/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54364/Y (NBUFFX2_HVT)
                                                     0.1253   1.0000            0.2778     3.1448 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41495 (net)
                               1   0.3925 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54363/A (DELLN2X2_LVT)
                                            0.0000   0.1253   1.0000   0.0000   0.0000     3.1448 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54363/Y (DELLN2X2_LVT)
                                                     0.0342   1.0000            0.4783     3.6232 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41494 (net)
                               2   0.8521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/D (SDFFX1_HVT)
                                            0.0000   0.0342   1.0000   0.0000   0.0000     3.6232 f
  data arrival time                                                                        3.6232

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_6_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1930     3.4865
  data required time                                                                       3.4865
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4865
  data arrival time                                                                       -3.6232
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1367

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.1367 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1011 



  Startpoint: sd_DQ_in[30]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 r
  sd_DQ_in[30] (in)                                  0.0425                     0.0053     2.6553 r
  sd_DQ_in[30] (net)           1   0.4819 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54517/A (NBUFFX2_HVT)
                                            0.0000   0.0425   1.0000   0.0000   0.0000     2.6553 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54517/Y (NBUFFX2_HVT)
                                                     0.1257   1.0000            0.2079     2.8631 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41571 (net)
                               1   0.4160 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54516/A (DELLN1X2_RVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     2.8631 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54516/Y (DELLN1X2_RVT)
                                                     0.0725   1.0000            0.8337     3.6968 r
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41570 (net)
                               2   0.8846 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/D (SDFFX1_HVT)
                                            0.0000   0.0725   1.0000   0.0000   0.0000     3.6968 r
  data arrival time                                                                        3.6968

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_30_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1193     3.5602
  data required time                                                                       3.5602
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.5602
  data arrival time                                                                       -3.6968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1366

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.1366 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.1010 



  Startpoint: sd_DQ_in[20]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[20] (in)                                  0.0428                     0.0074     2.6574 f
  sd_DQ_in[20] (net)           1   0.6574 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54615/A (NBUFFX4_LVT)
                                            0.0000   0.0428   1.0000   0.0000   0.0000     2.6574 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_inst_54615/Y (NBUFFX4_LVT)
                                                     0.0372   1.0000            0.0877     2.7450 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_2_137 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54501/A (NBUFFX2_HVT)
                                            0.0000   0.0372   1.0000   0.0000   0.0000     2.7450 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54501/Y (NBUFFX2_HVT)
                                                     0.1257   1.0000            0.2098     2.9549 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41555 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54500/A (DELLN1X2_LVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     2.9549 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54500/Y (DELLN1X2_LVT)
                                                     0.0323   1.0000            0.3611     3.3160 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41554 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54503/A (NBUFFX2_HVT)
                                            0.0000   0.0323   1.0000   0.0000   0.0000     3.3160 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54503/Y (NBUFFX2_HVT)
                                                     0.1340   1.0000            0.2144     3.5304 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41557 (net)
                               2   0.8521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/D (SDFFX1_HVT)
                                            0.0000   0.1340   1.0000   0.0000   0.0000     3.5304 f
  data arrival time                                                                        3.5304

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_20_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2575     3.4135
  data required time                                                                       3.4135
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4135
  data arrival time                                                                       -3.5304
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1170

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.1170 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0818 



  Startpoint: sd_DQ_in[1]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[1] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[1] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54558/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54558/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41602 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54560/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54560/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41604 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54559/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54559/Y (DELLN1X2_LVT)
                                                     0.0385   1.0000            0.3701     3.5152 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41603 (net)
                               2   2.2303 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/D (SDFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     3.5152 f
  data arrival time                                                                        3.5152

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_1_/CLK (SDFFX2_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2264     3.4445
  data required time                                                                       3.4445
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4445
  data arrival time                                                                       -3.5152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0707

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0707 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0355 



  Startpoint: sd_DQ_in[27]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[27] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[27] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54456/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54456/Y (NBUFFX2_HVT)
                                                     0.1258   1.0000            0.2108     2.8660 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41546 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54457/A (DELLN1X2_LVT)
                                            0.0000   0.1258   1.0000   0.0000   0.0000     2.8660 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54457/Y (DELLN1X2_LVT)
                                                     0.0323   1.0000            0.3611     3.2271 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41547 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54455/A (NBUFFX2_HVT)
                                            0.0000   0.0323   1.0000   0.0000   0.0000     3.2271 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54455/Y (NBUFFX2_HVT)
                                                     0.1589   1.0000            0.2360     3.4631 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41545 (net)
                               2   2.2308 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/D (SDFFX1_HVT)
                                            0.0000   0.1589   1.0000   0.0000   0.0000     3.4631 f
  data arrival time                                                                        3.4631

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_27_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2706     3.4003
  data required time                                                                       3.4003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4003
  data arrival time                                                                       -3.4631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0627

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0627 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0275 



  Startpoint: sd_DQ_in[9]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[9] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[9] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54471/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54471/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41551 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54470/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54470/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41550 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54472/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54472/Y (DELLN1X2_LVT)
                                                     0.0337   1.0000            0.3631     3.5082 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41552 (net)
                               2   0.8245 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/D (SDFFX2_HVT)
                                            0.0000   0.0337   1.0000   0.0000   0.0000     3.5082 f
  data arrival time                                                                        3.5082

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_9_/CLK (SDFFX2_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2238     3.4471
  data required time                                                                       3.4471
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4471
  data arrival time                                                                       -3.5082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0611

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0611 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0259 



  Startpoint: sd_DQ_in[7]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[7] (in)                                   0.0393                     0.0055     2.6555 f
  sd_DQ_in[7] (net)            1   0.4896 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54532/A (NBUFFX2_RVT)
                                            0.0000   0.0393   1.0000   0.0000   0.0000     2.6555 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54532/Y (NBUFFX2_RVT)
                                                     0.0572   1.0000            0.1184     2.7739 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41581 (net)
                               1   0.4886 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54533/A (NBUFFX2_RVT)
                                            0.0000   0.0572   1.0000   0.0000   0.0000     2.7739 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54533/Y (NBUFFX2_RVT)
                                                     0.0570   1.0000            0.1308     2.9047 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41582 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54531/A (NBUFFX2_HVT)
                                            0.0000   0.0570   1.0000   0.0000   0.0000     2.9047 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54531/Y (NBUFFX2_HVT)
                                                     0.1365   1.0000            0.2356     3.1403 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41580 (net)
                               2   0.9844 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54605/A (NBUFFX2_LVT)
                                            0.0000   0.1365   1.0000   0.0000   0.0000     3.1403 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54605/Y (NBUFFX2_LVT)
                                                     0.0404   1.0000            0.1245     3.2648 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41649 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54604/A (NBUFFX2_HVT)
                                            0.0000   0.0404   1.0000   0.0000   0.0000     3.2648 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54604/Y (NBUFFX2_HVT)
                                                     0.1257   1.0000            0.2122     3.4769 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41648 (net)
                               1   0.3979 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/D (SDFFX1_HVT)
                                            0.0000   0.1257   1.0000   0.0000   0.0000     3.4769 f
  data arrival time                                                                        3.4769

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_7_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2530     3.4179
  data required time                                                                       3.4179
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4179
  data arrival time                                                                       -3.4769
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0590

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0590 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0238 



  Startpoint: sd_DQ_in[10]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[10] (in)                                  0.0449                     0.0085     2.6585 f
  sd_DQ_in[10] (net)           1   0.7595 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/A (INVX1_LVT)
                                            0.0000   0.0449   1.0000   0.0000   0.0000     2.6585 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_inst_54661/Y (INVX1_LVT)
                                                     0.0286   1.0000            0.0406     2.6991 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_31_142 (net)
                               1   0.4461 
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/A (IBUFFX2_HVT)
                                            0.0000   0.0286   1.0000   0.0000   0.0000     2.6991 r
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_inst_54660/Y (IBUFFX2_HVT)
                                                     0.1234   1.0000            0.3132     3.0123 f
  I_SDRAM_TOP/I_SDRAM_IF/ZINV_24_142 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/A (NBUFFX2_HVT)
                                            0.0000   0.1234   1.0000   0.0000   0.0000     3.0123 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54400/Y (NBUFFX2_HVT)
                                                     0.1279   1.0000            0.2782     3.2905 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41515 (net)
                               1   0.5302 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/A (NBUFFX2_LVT)
                                            0.0000   0.1279   1.0000   0.0000   0.0000     3.2905 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54598/Y (NBUFFX2_LVT)
                                                     0.0389   1.0000            0.1210     3.4115 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41642 (net)
                               1   0.4886 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/A (NBUFFX2_RVT)
                                            0.0000   0.0389   1.0000   0.0000   0.0000     3.4115 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54597/Y (NBUFFX2_RVT)
                                                     0.0602   1.0000            0.1215     3.5330 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41641 (net)
                               2   0.8521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/D (SDFFX1_HVT)
                                            0.0000   0.0602   1.0000   0.0000   0.0000     3.5330 f
  data arrival time                                                                        3.5330

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_10_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.2053     3.4742
  data required time                                                                       3.4742
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4742
  data arrival time                                                                       -3.5330
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0588

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.0588 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0231 



  Startpoint: sd_DQ_in[22]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[22] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[22] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54573/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54573/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41617 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54574/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54574/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41618 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54572/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54572/Y (DELLN1X2_LVT)
                                                     0.0385   1.0000            0.3701     3.5152 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41616 (net)
                               2   2.2308 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/D (SDFFX1_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     3.5152 f
  data arrival time                                                                        3.5152

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_22_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2045     3.4664
  data required time                                                                       3.4664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4664
  data arrival time                                                                       -3.5152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0488

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0488 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0136 



  Startpoint: sd_DQ_in[25]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[25] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[25] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54577/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54577/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41621 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54578/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54578/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41622 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54576/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54576/Y (DELLN1X2_LVT)
                                                     0.0385   1.0000            0.3701     3.5152 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41620 (net)
                               2   2.2308 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/D (SDFFX1_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     3.5152 f
  data arrival time                                                                        3.5152

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_25_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2045     3.4664
  data required time                                                                       3.4664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4664
  data arrival time                                                                       -3.5152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0488

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0488 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0136 



  Startpoint: sd_DQ_in[11]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[11] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[11] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54568/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54568/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41612 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54569/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54569/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41613 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54567/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54567/Y (DELLN1X2_LVT)
                                                     0.0385   1.0000            0.3701     3.5152 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41611 (net)
                               2   2.2308 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/D (SDFFX1_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     3.5152 f
  data arrival time                                                                        3.5152

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_11_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2045     3.4664
  data required time                                                                       3.4664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4664
  data arrival time                                                                       -3.5152
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0488

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0488 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0136 



  Startpoint: sd_DQ_in[19]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[19] (in)                                  0.0481                     0.0102     2.6602 f
  sd_DQ_in[19] (net)           2   0.9098 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54547/A (NBUFFX2_HVT)
                                            0.0000   0.0481   1.0000   0.0000   0.0000     2.6602 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54547/Y (NBUFFX2_HVT)
                                                     0.1268   1.0000            0.2190     2.8792 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41591 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54549/A (NBUFFX2_HVT)
                                            0.0000   0.1268   1.0000   0.0000   0.0000     2.8792 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54549/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1573 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41593 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54550/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1573 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54550/Y (DELLN1X2_LVT)
                                                     0.0321   1.0000            0.3605     3.5179 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41594 (net)
                               1   0.3979 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/D (SDFFX1_HVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     3.5179 f
  data arrival time                                                                        3.5179

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_19_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2015     3.4694
  data required time                                                                       3.4694
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4694
  data arrival time                                                                       -3.5179
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0484

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0484 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0132 



  Startpoint: sd_DQ_in[5]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[5] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[5] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54581/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54581/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41625 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54582/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54582/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41626 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54580/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54580/Y (DELLN1X2_LVT)
                                                     0.0337   1.0000            0.3631     3.5082 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41624 (net)
                               2   0.8251 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/D (SDFFX1_HVT)
                                            0.0000   0.0337   1.0000   0.0000   0.0000     3.5082 f
  data arrival time                                                                        3.5082

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_5_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2022     3.4687
  data required time                                                                       3.4687
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4687
  data arrival time                                                                       -3.5082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0395

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0395 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0043 



  Startpoint: sd_DQ_in[13]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[13] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[13] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54584/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54584/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41628 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54585/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54585/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41629 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54583/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54583/Y (DELLN1X2_LVT)
                                                     0.0337   1.0000            0.3631     3.5082 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41627 (net)
                               2   0.8251 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/D (SDFFX1_HVT)
                                            0.0000   0.0337   1.0000   0.0000   0.0000     3.5082 f
  data arrival time                                                                        3.5082

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_13_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2022     3.4687
  data required time                                                                       3.4687
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4687
  data arrival time                                                                       -3.5082
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0395

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0395 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                          -0.0043 



  Startpoint: sd_DQ_in[16]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[16] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[16] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54553/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54553/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41597 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54554/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54554/Y (NBUFFX2_HVT)
                                                     0.1346   1.0000            0.2868     3.1538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41598 (net)
                               2   0.8565 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54551/A (DELLN1X2_LVT)
                                            0.0000   0.1346   1.0000   0.0000   0.0000     3.1538 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54551/Y (DELLN1X2_LVT)
                                                     0.0321   1.0000            0.3659     3.5198 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41595 (net)
                               1   0.3979 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/D (SDFFX1_HVT)
                                            0.0000   0.0321   1.0000   0.0000   0.0000     3.5198 f
  data arrival time                                                                        3.5198

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_16_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1920     3.4875
  data required time                                                                       3.4875
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4875
  data arrival time                                                                       -3.5198
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0323

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.0323 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0034 



  Startpoint: sd_DQ_in[18]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[18] (in)                                  0.0520                     0.0122     2.6622 f
  sd_DQ_in[18] (net)           1   1.0990 
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_102/A (NBUFFX8_HVT)
                                            0.0000   0.0520   1.0000   0.0000   0.0000     2.6622 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSBUF_17_102/Y (NBUFFX8_HVT)
                                                     0.1120   1.0000            0.2049     2.8671 f
  I_SDRAM_TOP/I_SDRAM_IF/HFSNET_16 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54509/A (NBUFFX2_HVT)
                                            0.0000   0.1120   1.0000   0.0000   0.0000     2.8671 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54509/Y (NBUFFX2_HVT)
                                                     0.1256   1.0000            0.2668     3.1339 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41563 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54508/A (DELLN1X2_LVT)
                                            0.0000   0.1256   1.0000   0.0000   0.0000     3.1339 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54508/Y (DELLN1X2_LVT)
                                                     0.0337   1.0000            0.3632     3.4971 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41562 (net)
                               2   0.8251 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/D (SDFFX1_HVT)
                                            0.0000   0.0337   1.0000   0.0000   0.0000     3.4971 f
  data arrival time                                                                        3.4971

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_645931876/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_645931876/Y (NBUFFX16_LVT)        0.0560   0.9500            0.0890     4.7709 r
  occ_int2/ctsbuf_net_6420983 (net)
                              30  22.4535 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_18_/CLK (SDFFX1_HVT)
                                            0.0000   0.0560   0.9500   0.0000   0.0000     4.7709 r
  clock reconvergence pessimism                                                 0.0000     4.7709
  clock uncertainty                                                            -0.1000     4.6709
  library setup time                                          1.0000           -1.2022     3.4687
  data required time                                                                       3.4687
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4687
  data arrival time                                                                       -3.4971
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0284

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0352 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0352 

  slack (with derating applied) (VIOLATED)                                     -0.0284 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0068 



  Startpoint: sd_DQ_in[23]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[23] (in)                                  0.0385                     0.0051     2.6551 f
  sd_DQ_in[23] (net)           1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54542/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54542/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41586 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54543/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54543/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41587 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54544/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54544/Y (DELLN1X2_LVT)
                                                     0.0338   1.0000            0.3633     3.5083 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41588 (net)
                               2   0.8521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/D (SDFFX1_HVT)
                                            0.0000   0.0338   1.0000   0.0000   0.0000     3.5083 f
  data arrival time                                                                        3.5083

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_23_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1928     3.4867
  data required time                                                                       3.4867
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4867
  data arrival time                                                                       -3.5083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.0217 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0140 



  Startpoint: sd_DQ_in[2]
               (input port clocked by v_SDRAM_CLK)
  Endpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock v_SDRAM_CLK (fall edge)                      0.0000                     2.0500     2.0500
  clock network delay (ideal)                                                   0.0000     2.0500
  input external delay                                                          0.6000     2.6500 f
  sd_DQ_in[2] (in)                                   0.0385                     0.0051     2.6551 f
  sd_DQ_in[2] (net)            1   0.4542 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54611/A (NBUFFX2_HVT)
                                            0.0000   0.0385   1.0000   0.0000   0.0000     2.6551 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54611/Y (NBUFFX2_HVT)
                                                     0.1267   1.0000            0.2119     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41655 (net)
                               1   0.4533 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54375/A (NBUFFX2_HVT)
                                            0.0000   0.1267   1.0000   0.0000   0.0000     2.8670 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54375/Y (NBUFFX2_HVT)
                                                     0.1254   1.0000            0.2781     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41506 (net)
                               1   0.4023 
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54374/A (DELLN1X2_LVT)
                                            0.0000   0.1254   1.0000   0.0000   0.0000     3.1451 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_h_inst_54374/Y (DELLN1X2_LVT)
                                                     0.0338   1.0000            0.3633     3.5083 f
  I_SDRAM_TOP/I_SDRAM_IF/copt_net_41505 (net)
                               2   0.8521 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/D (SDFFX1_HVT)
                                            0.0000   0.0338   1.0000   0.0000   0.0000     3.5083 f
  data arrival time                                                                        3.5083

  clock SDRAM_CLK (rise edge)                                                   4.1000     4.1000
  clock source latency                                                          0.0000     4.1000
  sdram_clk (in)                                     0.0243                     0.0023     4.1023 r
  sdram_clk (net)              2   0.9833 
  occ_int2/fast_clk_1_clkgt/u_icg/CLK (CGLNPRX2_LVT)
                                            0.0000   0.0243   0.9500   0.0000   0.0000     4.1023 r
  occ_int2/fast_clk_1_clkgt/u_icg/GCLK (CGLNPRX2_LVT)
                                                     0.0378   0.9500            0.1552     4.2575 r
  occ_int2/fast_clk_1_clkgt/clkout (net)
                               1   0.3734 
  occ_int2/U2/A1 (AO21X2_LVT)               0.0000   0.0378   0.9500   0.0000   0.0000     4.2575 r
  occ_int2/U2/Y (AO21X2_LVT)                         0.0554   0.9500            0.1225     4.3801 r
  occ_int2/p_abuf19 (net)      4   3.6431 
  occ_int2/cto_buf_33220/A (NBUFFX4_LVT)    0.0000   0.0554   0.9500   0.0000   0.0000     4.3801 r
  occ_int2/cto_buf_33220/Y (NBUFFX4_LVT)             0.0357   0.9500            0.0796     4.4596 r
  occ_int2/cts15 (net)         1   0.4960 
  occ_int2/cto_buf_33218/A (NBUFFX4_LVT)    0.0000   0.0357   0.9500   0.0000   0.0000     4.4596 r
  occ_int2/cto_buf_33218/Y (NBUFFX4_LVT)             0.0354   0.9500            0.0693     4.5289 r
  occ_int2/cts13 (net)         1   0.4960 
  occ_int2/cts_buf_647531892/A (NBUFFX4_LVT)
                                            0.0000   0.0354   0.9500   0.0000   0.0000     4.5289 r
  occ_int2/cts_buf_647531892/Y (NBUFFX4_LVT)         0.0432   0.9500            0.0755     4.6044 r
  occ_int2/ctsbuf_net_7020989 (net)
                               2   2.2766 
  occ_int2/cts_buf_647031887/A (NBUFFX16_LVT)
                                            0.0000   0.0432   0.9500   0.0000   0.0000     4.6044 r
  occ_int2/cts_buf_647031887/Y (NBUFFX16_LVT)        0.0384   0.9500            0.0775     4.6820 r
  occ_int2/ctsbuf_net_6820987 (net)
                               4   4.9776 
  occ_int2/cts_buf_646231879/A (NBUFFX16_LVT)
                                            0.0000   0.0384   0.9500   0.0000   0.0000     4.6820 r
  occ_int2/cts_buf_646231879/Y (NBUFFX16_LVT)        0.0685   0.9500            0.0975     4.7795 r
  occ_int2/p_abuf18 (net)     36  34.9678 
  I_SDRAM_TOP/I_SDRAM_IF/DQ_in_0_reg_2_/CLK (SDFFX1_HVT)
                                            0.0000   0.0685   0.9500   0.0000   0.0000     4.7795 r
  clock reconvergence pessimism                                                 0.0000     4.7795
  clock uncertainty                                                            -0.1000     4.6795
  library setup time                                          1.0000           -1.1928     3.4867
  data required time                                                                       3.4867
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.4867
  data arrival time                                                                       -3.5083
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0217

  Derate Summary Report
  ------------------------------------------------------------------------------------------
  total derate : required time                                                  0.0356 
  total derate : arrival time                                                   0.0000 
  ------------------------------------------------------------------------------------------
  total derate : slack                                                          0.0356 

  slack (with derating applied) (VIOLATED)                                     -0.0217 
  clock reconvergence pessimism (due to derating)                               0.0000 
  ------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                0.0140 



1
