

================================================================
== Vivado HLS Report for 'AXIvideo2Mat_DMA'
================================================================
* Date:           Thu May 14 18:31:27 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        HLS_SimpleDesign
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.268 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max  |   Type  |
    +---------+---------+-----------+----------+-----+--------+---------+
    |        1|   308641| 10.000 ns | 3.086 ms |    1|  308641|   none  |
    +---------+---------+-----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_height  |        0|   308640|  3 ~ 643 |          -|          -| 0 ~ 480 |    no    |
        | + loop_width  |        0|      640|         2|          1|          1| 0 ~ 640 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    126|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    132|    -|
|Register         |        -|      -|    177|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    177|    258|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_220_p2                     |     +    |      0|  0|  39|          32|           1|
    |j_V_fu_231_p2                     |     +    |      0|  0|  39|          32|           1|
    |ap_block_state3_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_215_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_226_p2               |   icmp   |      0|  0|  18|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 126|         135|          73|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |img_cols_V_blk_n         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n     |   9|          2|    1|          2|
    |img_data_stream_V_blk_n  |   9|          2|    1|          2|
    |img_rows_V_blk_n         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n     |   9|          2|    1|          2|
    |real_start               |   9|          2|    1|          2|
    |t_V_2_reg_196            |   9|          2|   32|         64|
    |t_V_reg_185              |   9|          2|   32|         64|
    |video_in_TDATA_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 132|         28|   74|        152|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |cols_V_reg_246           |  32|   0|   32|          0|
    |i_V_reg_255              |  32|   0|   32|          0|
    |icmp_ln25_reg_260        |   1|   0|    1|          0|
    |rows_V_reg_241           |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |t_V_2_reg_196            |  32|   0|   32|          0|
    |t_V_reg_185              |  32|   0|   32|          0|
    |tmp_data_V_reg_269       |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 177|   0|  177|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+--------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|start_full_n              |  in |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|ap_done                   | out |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|start_out                 | out |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|start_write               | out |    1| ap_ctrl_hs |     AXIvideo2Mat_DMA    | return value |
|video_in_TDATA            |  in |    8|    axis    | AXI_video_strm_V_data_V |    pointer   |
|video_in_TVALID           |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|video_in_TREADY           | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|video_in_TDEST            |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|video_in_TKEEP            |  in |    1|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|video_in_TSTRB            |  in |    1|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|video_in_TUSER            |  in |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|video_in_TLAST            |  in |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|video_in_TID              |  in |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
|img_rows_V_dout           |  in |   10|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n        |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read           | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout           |  in |   11|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n        |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read           | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_V_din     | out |    8|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_full_n  |  in |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_data_stream_V_write   | out |    1|   ap_fifo  |    img_data_stream_V    |    pointer   |
|img_rows_V_out_din        | out |   10|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n     |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write      | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din        | out |   11|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n     |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write      | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+--------------------------+-----+-----+------------+-------------------------+--------------+

