--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml CPU_Pipeline.twx CPU_Pipeline.ncd -o CPU_Pipeline.twr
CPU_Pipeline.pcf

Design file:              CPU_Pipeline.ncd
Physical constraint file: CPU_Pipeline.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 86384022 paths analyzed, 9955 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.153ns.
--------------------------------------------------------------------------------

Paths for end point IDEXReg1/ALUSrc2_n_1 (SLICE_X11Y34.AX), 862350 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_21 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.114ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.260 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_21 to IDEXReg1/ALUSrc2_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.391   IDEXReg1/Instruction_n<21>
                                                       IDEXReg1/Instruction_n_21
    SLICE_X15Y33.D1      net (fanout=5)        0.645   IDEXReg1/Instruction_n<21>
    SLICE_X15Y33.D       Tilo                  0.259   MEMWBReg1/Write_register_n<1>
                                                       forwardControl1/Mmux_ForwardA14_SW1
    SLICE_X16Y34.C2      net (fanout=3)        0.632   N163
    SLICE_X16Y34.C       Tilo                  0.205   MEMWBReg1/ALU_out_n<13>
                                                       forwardControl1/Mmux_ForwardA14_2
    SLICE_X13Y31.B3      net (fanout=13)       0.807   forwardControl1/Mmux_ForwardA142
    SLICE_X13Y31.B       Tilo                  0.259   EXMEMReg1/MemtoReg_n<1>
                                                       Mmux_ALU_inf1301
    SLICE_X13Y29.B2      net (fanout=4)        0.809   ALU_inf1<7>
    SLICE_X13Y29.B       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C3      net (fanout=1)        0.890   alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C       Tilo                  0.259   MEMWBReg1/ALU_out_n<16>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B6      net (fanout=3)        0.320   alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o7
    SLICE_X15Y36.A5      net (fanout=1)        0.187   alu1/cmper/A[31]_GND_10_o_equal_8_o
    SLICE_X15Y36.A       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/muxer/Mmux_out118
    SLICE_X8Y30.B3       net (fanout=1)        0.998   alu1/muxer/Mmux_out130
    SLICE_X8Y30.B        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out119
    SLICE_X15Y30.A6      net (fanout=6)        0.590   alu1/muxer/Mmux_out135
    SLICE_X15Y30.A       Tilo                  0.259   IDEXReg1/RegDst_n<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X9Y31.A6       net (fanout=17)       0.655   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X9Y31.A        Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_20_o_MUX_1695_o1
    SLICE_X11Y34.AX      net (fanout=3)        0.645   IDEXReg1/ALUSrc2_GND_20_o_MUX_1695_o
    SLICE_X11Y34.CLK     Tdick                 0.063   IDEXReg1/ALUSrc2_n_1
                                                       IDEXReg1/ALUSrc2_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.114ns (2.936ns logic, 7.178ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_21 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.110ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.260 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_21 to IDEXReg1/ALUSrc2_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.391   IDEXReg1/Instruction_n<21>
                                                       IDEXReg1/Instruction_n_21
    SLICE_X15Y33.D1      net (fanout=5)        0.645   IDEXReg1/Instruction_n<21>
    SLICE_X15Y33.D       Tilo                  0.259   MEMWBReg1/Write_register_n<1>
                                                       forwardControl1/Mmux_ForwardA14_SW1
    SLICE_X16Y34.C2      net (fanout=3)        0.632   N163
    SLICE_X16Y34.C       Tilo                  0.205   MEMWBReg1/ALU_out_n<13>
                                                       forwardControl1/Mmux_ForwardA14_2
    SLICE_X13Y31.D4      net (fanout=13)       0.828   forwardControl1/Mmux_ForwardA142
    SLICE_X13Y31.D       Tilo                  0.259   EXMEMReg1/MemtoReg_n<1>
                                                       Mmux_ALU_inf1281
    SLICE_X13Y29.B1      net (fanout=4)        0.784   ALU_inf1<5>
    SLICE_X13Y29.B       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C3      net (fanout=1)        0.890   alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C       Tilo                  0.259   MEMWBReg1/ALU_out_n<16>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B6      net (fanout=3)        0.320   alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o7
    SLICE_X15Y36.A5      net (fanout=1)        0.187   alu1/cmper/A[31]_GND_10_o_equal_8_o
    SLICE_X15Y36.A       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/muxer/Mmux_out118
    SLICE_X8Y30.B3       net (fanout=1)        0.998   alu1/muxer/Mmux_out130
    SLICE_X8Y30.B        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out119
    SLICE_X15Y30.A6      net (fanout=6)        0.590   alu1/muxer/Mmux_out135
    SLICE_X15Y30.A       Tilo                  0.259   IDEXReg1/RegDst_n<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X9Y31.A6       net (fanout=17)       0.655   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X9Y31.A        Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_20_o_MUX_1695_o1
    SLICE_X11Y34.AX      net (fanout=3)        0.645   IDEXReg1/ALUSrc2_GND_20_o_MUX_1695_o
    SLICE_X11Y34.CLK     Tdick                 0.063   IDEXReg1/ALUSrc2_n_1
                                                       IDEXReg1/ALUSrc2_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.110ns (2.936ns logic, 7.174ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_21 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.088ns (Levels of Logic = 10)
  Clock Path Skew:      -0.004ns (0.260 - 0.264)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_21 to IDEXReg1/ALUSrc2_n_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.391   IDEXReg1/Instruction_n<21>
                                                       IDEXReg1/Instruction_n_21
    SLICE_X15Y35.D3      net (fanout=5)        0.499   IDEXReg1/Instruction_n<21>
    SLICE_X15Y35.D       Tilo                  0.259   forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
                                                       forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
    SLICE_X15Y35.A1      net (fanout=4)        1.007   forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
    SLICE_X15Y35.A       Tilo                  0.259   forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
                                                       forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o6
    SLICE_X13Y29.A6      net (fanout=15)       0.805   ForwardA<1>
    SLICE_X13Y29.A       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       Mmux_ALU_inf1210
    SLICE_X13Y29.B4      net (fanout=4)        0.502   ALU_inf1<10>
    SLICE_X13Y29.B       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C3      net (fanout=1)        0.890   alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C       Tilo                  0.259   MEMWBReg1/ALU_out_n<16>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B6      net (fanout=3)        0.320   alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o7
    SLICE_X15Y36.A5      net (fanout=1)        0.187   alu1/cmper/A[31]_GND_10_o_equal_8_o
    SLICE_X15Y36.A       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/muxer/Mmux_out118
    SLICE_X8Y30.B3       net (fanout=1)        0.998   alu1/muxer/Mmux_out130
    SLICE_X8Y30.B        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out119
    SLICE_X15Y30.A6      net (fanout=6)        0.590   alu1/muxer/Mmux_out135
    SLICE_X15Y30.A       Tilo                  0.259   IDEXReg1/RegDst_n<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X9Y31.A6       net (fanout=17)       0.655   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X9Y31.A        Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_20_o_MUX_1695_o1
    SLICE_X11Y34.AX      net (fanout=3)        0.645   IDEXReg1/ALUSrc2_GND_20_o_MUX_1695_o
    SLICE_X11Y34.CLK     Tdick                 0.063   IDEXReg1/ALUSrc2_n_1
                                                       IDEXReg1/ALUSrc2_n_1
    -------------------------------------------------  ---------------------------
    Total                                     10.088ns (2.990ns logic, 7.098ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point PC_23 (SLICE_X0Y44.B6), 858471 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_19 (FF)
  Destination:          PC_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.009ns (Levels of Logic = 13)
  Clock Path Skew:      0.014ns (0.290 - 0.276)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_19 to PC_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y32.BQ      Tcko                  0.391   IDEXReg1/Instruction_n<19>
                                                       IDEXReg1/Instruction_n_19
    SLICE_X11Y32.C1      net (fanout=7)        0.603   IDEXReg1/Instruction_n<19>
    SLICE_X11Y32.C       Tilo                  0.259   IDEXReg1/Instruction_n<19>
                                                       forwardControl1/Mmux_ForwardB12
    SLICE_X11Y31.B4      net (fanout=5)        0.543   forwardControl1/Mmux_ForwardB11
    SLICE_X11Y31.B       Tilo                  0.259   N932
                                                       forwardControl1/Mmux_ForwardB14_3
    SLICE_X14Y31.B6      net (fanout=12)       0.722   forwardControl1/Mmux_ForwardB14_2
    SLICE_X14Y31.COUT    Topcyb                0.380   alu1/adder/Madd_C_cy<3>
                                                       alu1/adder/D<1>1
                                                       alu1/adder/Madd_C_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   alu1/adder/Madd_C_cy<3>
    SLICE_X14Y32.BMUX    Tcinb                 0.292   alu1/adder/Madd_C_cy<7>
                                                       alu1/adder/Madd_C_cy<7>
    SLICE_X12Y31.B3      net (fanout=1)        0.601   alu1/adder/C<5>
    SLICE_X12Y31.COUT    Topcyb                0.375   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_lut<5>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X12Y32.CIN     net (fanout=1)        0.108   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X12Y32.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X12Y33.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<25>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X12Y34.COUT    Tbyp                  0.076   EXMEMReg1/Write_register_n_2_1
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X12Y35.AMUX    Tcina                 0.177   EXMEMReg1/Write_register_n_1_1
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X13Y35.B2      net (fanout=4)        0.696   alu1/outcome0<20>
    SLICE_X13Y35.B       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<16>
                                                       alu1/adder/Z4
    SLICE_X11Y33.B2      net (fanout=2)        0.865   alu1/adder/Z3
    SLICE_X11Y33.B       Tilo                  0.259   IDEXReg1/Instruction_n<18>
                                                       alu1/muxer/Mmux_out117
    SLICE_X8Y30.A6       net (fanout=6)        0.707   alu1/muxer/Mmux_out129
    SLICE_X8Y30.A        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out120
    SLICE_X0Y44.B6       net (fanout=20)       1.622   ALU_out<0>
    SLICE_X0Y44.CLK      Tas                   0.341   PC<23>
                                                       PC_next<23>3
                                                       PC_23
    -------------------------------------------------  ---------------------------
    Total                                     10.009ns (3.425ns logic, 6.584ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MEMWBReg1/Write_register_n_4 (FF)
  Destination:          PC_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      10.016ns (Levels of Logic = 13)
  Clock Path Skew:      0.025ns (0.290 - 0.265)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MEMWBReg1/Write_register_n_4 to PC_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y33.AQ      Tcko                  0.391   MEMWBReg1/Write_register_n<1>
                                                       MEMWBReg1/Write_register_n_4
    SLICE_X11Y32.C6      net (fanout=9)        0.610   MEMWBReg1/Write_register_n<4>
    SLICE_X11Y32.C       Tilo                  0.259   IDEXReg1/Instruction_n<19>
                                                       forwardControl1/Mmux_ForwardB12
    SLICE_X11Y31.B4      net (fanout=5)        0.543   forwardControl1/Mmux_ForwardB11
    SLICE_X11Y31.B       Tilo                  0.259   N932
                                                       forwardControl1/Mmux_ForwardB14_3
    SLICE_X14Y31.B6      net (fanout=12)       0.722   forwardControl1/Mmux_ForwardB14_2
    SLICE_X14Y31.COUT    Topcyb                0.380   alu1/adder/Madd_C_cy<3>
                                                       alu1/adder/D<1>1
                                                       alu1/adder/Madd_C_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   alu1/adder/Madd_C_cy<3>
    SLICE_X14Y32.BMUX    Tcinb                 0.292   alu1/adder/Madd_C_cy<7>
                                                       alu1/adder/Madd_C_cy<7>
    SLICE_X12Y31.B3      net (fanout=1)        0.601   alu1/adder/C<5>
    SLICE_X12Y31.COUT    Topcyb                0.375   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_lut<5>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X12Y32.CIN     net (fanout=1)        0.108   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X12Y32.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X12Y33.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<25>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X12Y34.COUT    Tbyp                  0.076   EXMEMReg1/Write_register_n_2_1
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X12Y35.AMUX    Tcina                 0.177   EXMEMReg1/Write_register_n_1_1
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X13Y35.B2      net (fanout=4)        0.696   alu1/outcome0<20>
    SLICE_X13Y35.B       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<16>
                                                       alu1/adder/Z4
    SLICE_X11Y33.B2      net (fanout=2)        0.865   alu1/adder/Z3
    SLICE_X11Y33.B       Tilo                  0.259   IDEXReg1/Instruction_n<18>
                                                       alu1/muxer/Mmux_out117
    SLICE_X8Y30.A6       net (fanout=6)        0.707   alu1/muxer/Mmux_out129
    SLICE_X8Y30.A        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out120
    SLICE_X0Y44.B6       net (fanout=20)       1.622   ALU_out<0>
    SLICE_X0Y44.CLK      Tas                   0.341   PC<23>
                                                       PC_next<23>3
                                                       PC_23
    -------------------------------------------------  ---------------------------
    Total                                     10.016ns (3.425ns logic, 6.591ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_16 (FF)
  Destination:          PC_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.989ns (Levels of Logic = 13)
  Clock Path Skew:      0.009ns (0.290 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_16 to PC_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y34.CQ       Tcko                  0.391   IDEXReg1/Instruction_n<17>
                                                       IDEXReg1/Instruction_n_16
    SLICE_X9Y35.D3       net (fanout=9)        0.497   IDEXReg1/Instruction_n<16>
    SLICE_X9Y35.D        Tilo                  0.259   PC<16>
                                                       forwardControl1/RegWrite_mem_ALUSrc2_ex_AND_183_o4
    SLICE_X11Y34.B2      net (fanout=6)        0.666   forwardControl1/RegWrite_mem_ALUSrc2_ex_AND_183_o4
    SLICE_X11Y34.B       Tilo                  0.259   IDEXReg1/ALUSrc2_n_1
                                                       forwardControl1/RegWrite_mem_ALUSrc2_ex_AND_183_o5_3
    SLICE_X14Y31.A5      net (fanout=5)        0.686   forwardControl1/RegWrite_mem_ALUSrc2_ex_AND_183_o5_2
    SLICE_X14Y31.COUT    Topcya                0.379   alu1/adder/Madd_C_cy<3>
                                                       Mmux_ALU_inf2110
                                                       alu1/adder/Madd_C_cy<3>
    SLICE_X14Y32.CIN     net (fanout=1)        0.108   alu1/adder/Madd_C_cy<3>
    SLICE_X14Y32.BMUX    Tcinb                 0.292   alu1/adder/Madd_C_cy<7>
                                                       alu1/adder/Madd_C_cy<7>
    SLICE_X12Y31.B3      net (fanout=1)        0.601   alu1/adder/C<5>
    SLICE_X12Y31.COUT    Topcyb                0.375   alu1/adder/Mmux_result_rs_cy<7>
                                                       alu1/adder/Mmux_result_rs_lut<5>
                                                       alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X12Y32.CIN     net (fanout=1)        0.108   alu1/adder/Mmux_result_rs_cy<7>
    SLICE_X12Y32.COUT    Tbyp                  0.076   alu1/adder/Mmux_result_rs_cy<11>
                                                       alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X12Y33.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<11>
    SLICE_X12Y33.COUT    Tbyp                  0.076   IDEXReg1/Instruction_n<25>
                                                       alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X12Y34.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<15>
    SLICE_X12Y34.COUT    Tbyp                  0.076   EXMEMReg1/Write_register_n_2_1
                                                       alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X12Y35.CIN     net (fanout=1)        0.003   alu1/adder/Mmux_result_rs_cy<19>
    SLICE_X12Y35.AMUX    Tcina                 0.177   EXMEMReg1/Write_register_n_1_1
                                                       alu1/adder/Mmux_result_rs_cy<23>
    SLICE_X13Y35.B2      net (fanout=4)        0.696   alu1/outcome0<20>
    SLICE_X13Y35.B       Tilo                  0.259   EXMEMReg1/PC_plus_4_n<16>
                                                       alu1/adder/Z4
    SLICE_X11Y33.B2      net (fanout=2)        0.865   alu1/adder/Z3
    SLICE_X11Y33.B       Tilo                  0.259   IDEXReg1/Instruction_n<18>
                                                       alu1/muxer/Mmux_out117
    SLICE_X8Y30.A6       net (fanout=6)        0.707   alu1/muxer/Mmux_out129
    SLICE_X8Y30.A        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out120
    SLICE_X0Y44.B6       net (fanout=20)       1.622   ALU_out<0>
    SLICE_X0Y44.CLK      Tas                   0.341   PC<23>
                                                       PC_next<23>3
                                                       PC_23
    -------------------------------------------------  ---------------------------
    Total                                      9.989ns (3.424ns logic, 6.565ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point IDEXReg1/ALUSrc2_n_3 (SLICE_X8Y29.AX), 862350 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_21 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.970ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.445 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_21 to IDEXReg1/ALUSrc2_n_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.391   IDEXReg1/Instruction_n<21>
                                                       IDEXReg1/Instruction_n_21
    SLICE_X15Y33.D1      net (fanout=5)        0.645   IDEXReg1/Instruction_n<21>
    SLICE_X15Y33.D       Tilo                  0.259   MEMWBReg1/Write_register_n<1>
                                                       forwardControl1/Mmux_ForwardA14_SW1
    SLICE_X16Y34.C2      net (fanout=3)        0.632   N163
    SLICE_X16Y34.C       Tilo                  0.205   MEMWBReg1/ALU_out_n<13>
                                                       forwardControl1/Mmux_ForwardA14_2
    SLICE_X13Y31.B3      net (fanout=13)       0.807   forwardControl1/Mmux_ForwardA142
    SLICE_X13Y31.B       Tilo                  0.259   EXMEMReg1/MemtoReg_n<1>
                                                       Mmux_ALU_inf1301
    SLICE_X13Y29.B2      net (fanout=4)        0.809   ALU_inf1<7>
    SLICE_X13Y29.B       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C3      net (fanout=1)        0.890   alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C       Tilo                  0.259   MEMWBReg1/ALU_out_n<16>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B6      net (fanout=3)        0.320   alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o7
    SLICE_X15Y36.A5      net (fanout=1)        0.187   alu1/cmper/A[31]_GND_10_o_equal_8_o
    SLICE_X15Y36.A       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/muxer/Mmux_out118
    SLICE_X8Y30.B3       net (fanout=1)        0.998   alu1/muxer/Mmux_out130
    SLICE_X8Y30.B        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out119
    SLICE_X15Y30.A6      net (fanout=6)        0.590   alu1/muxer/Mmux_out135
    SLICE_X15Y30.A       Tilo                  0.259   IDEXReg1/RegDst_n<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X9Y31.A6       net (fanout=17)       0.655   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X9Y31.A        Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_20_o_MUX_1695_o1
    SLICE_X8Y29.AX       net (fanout=3)        0.428   IDEXReg1/ALUSrc2_GND_20_o_MUX_1695_o
    SLICE_X8Y29.CLK      Tdick                 0.136   IDEXReg1/ALUSrc2_n_3
                                                       IDEXReg1/ALUSrc2_n_3
    -------------------------------------------------  ---------------------------
    Total                                      9.970ns (3.009ns logic, 6.961ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_21 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.966ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.445 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_21 to IDEXReg1/ALUSrc2_n_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.391   IDEXReg1/Instruction_n<21>
                                                       IDEXReg1/Instruction_n_21
    SLICE_X15Y33.D1      net (fanout=5)        0.645   IDEXReg1/Instruction_n<21>
    SLICE_X15Y33.D       Tilo                  0.259   MEMWBReg1/Write_register_n<1>
                                                       forwardControl1/Mmux_ForwardA14_SW1
    SLICE_X16Y34.C2      net (fanout=3)        0.632   N163
    SLICE_X16Y34.C       Tilo                  0.205   MEMWBReg1/ALU_out_n<13>
                                                       forwardControl1/Mmux_ForwardA14_2
    SLICE_X13Y31.D4      net (fanout=13)       0.828   forwardControl1/Mmux_ForwardA142
    SLICE_X13Y31.D       Tilo                  0.259   EXMEMReg1/MemtoReg_n<1>
                                                       Mmux_ALU_inf1281
    SLICE_X13Y29.B1      net (fanout=4)        0.784   ALU_inf1<5>
    SLICE_X13Y29.B       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C3      net (fanout=1)        0.890   alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C       Tilo                  0.259   MEMWBReg1/ALU_out_n<16>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B6      net (fanout=3)        0.320   alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o7
    SLICE_X15Y36.A5      net (fanout=1)        0.187   alu1/cmper/A[31]_GND_10_o_equal_8_o
    SLICE_X15Y36.A       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/muxer/Mmux_out118
    SLICE_X8Y30.B3       net (fanout=1)        0.998   alu1/muxer/Mmux_out130
    SLICE_X8Y30.B        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out119
    SLICE_X15Y30.A6      net (fanout=6)        0.590   alu1/muxer/Mmux_out135
    SLICE_X15Y30.A       Tilo                  0.259   IDEXReg1/RegDst_n<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X9Y31.A6       net (fanout=17)       0.655   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X9Y31.A        Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_20_o_MUX_1695_o1
    SLICE_X8Y29.AX       net (fanout=3)        0.428   IDEXReg1/ALUSrc2_GND_20_o_MUX_1695_o
    SLICE_X8Y29.CLK      Tdick                 0.136   IDEXReg1/ALUSrc2_n_3
                                                       IDEXReg1/ALUSrc2_n_3
    -------------------------------------------------  ---------------------------
    Total                                      9.966ns (3.009ns logic, 6.957ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDEXReg1/Instruction_n_21 (FF)
  Destination:          IDEXReg1/ALUSrc2_n_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.944ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.445 - 0.451)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IDEXReg1/Instruction_n_21 to IDEXReg1/ALUSrc2_n_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y34.CQ      Tcko                  0.391   IDEXReg1/Instruction_n<21>
                                                       IDEXReg1/Instruction_n_21
    SLICE_X15Y35.D3      net (fanout=5)        0.499   IDEXReg1/Instruction_n<21>
    SLICE_X15Y35.D       Tilo                  0.259   forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
                                                       forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
    SLICE_X15Y35.A1      net (fanout=4)        1.007   forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
    SLICE_X15Y35.A       Tilo                  0.259   forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o3
                                                       forwardControl1/RegWrite_mem_ALUSrc1_ex_AND_177_o6
    SLICE_X13Y29.A6      net (fanout=15)       0.805   ForwardA<1>
    SLICE_X13Y29.A       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       Mmux_ALU_inf1210
    SLICE_X13Y29.B4      net (fanout=4)        0.502   ALU_inf1<10>
    SLICE_X13Y29.B       Tilo                  0.259   EXMEMReg1/PC_n<11>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C3      net (fanout=1)        0.890   alu1/cmper/A[31]_GND_10_o_equal_8_o5
    SLICE_X13Y36.C       Tilo                  0.259   MEMWBReg1/ALU_out_n<16>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B6      net (fanout=3)        0.320   alu1/cmper/A[31]_GND_10_o_equal_8_o6
    SLICE_X15Y36.B       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/cmper/A[31]_GND_10_o_equal_8_o7
    SLICE_X15Y36.A5      net (fanout=1)        0.187   alu1/cmper/A[31]_GND_10_o_equal_8_o
    SLICE_X15Y36.A       Tilo                  0.259   ALU_inf1<20>
                                                       alu1/muxer/Mmux_out118
    SLICE_X8Y30.B3       net (fanout=1)        0.998   alu1/muxer/Mmux_out130
    SLICE_X8Y30.B        Tilo                  0.205   IDEXReg1/Databus1_n<4>
                                                       alu1/muxer/Mmux_out119
    SLICE_X15Y30.A6      net (fanout=6)        0.590   alu1/muxer/Mmux_out135
    SLICE_X15Y30.A       Tilo                  0.259   IDEXReg1/RegDst_n<1>
                                                       PCSrc_ex[2]_ALU_out[0]_AND_1_o1_1
    SLICE_X9Y31.A6       net (fanout=17)       0.655   PCSrc_ex[2]_ALU_out[0]_AND_1_o1
    SLICE_X9Y31.A        Tilo                  0.259   EXMEMReg1/ALU_out_n<1>
                                                       IDEXReg1/Mmux_ALUSrc2_GND_20_o_MUX_1695_o1
    SLICE_X8Y29.AX       net (fanout=3)        0.428   IDEXReg1/ALUSrc2_GND_20_o_MUX_1695_o
    SLICE_X8Y29.CLK      Tdick                 0.136   IDEXReg1/ALUSrc2_n_3
                                                       IDEXReg1/ALUSrc2_n_3
    -------------------------------------------------  ---------------------------
    Total                                      9.944ns (3.063ns logic, 6.881ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point peri1/Mram_TX_buffer22/DP (SLICE_X30Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/TX_buf_in_tag_3 (FF)
  Destination:          peri1/Mram_TX_buffer22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/TX_buf_in_tag_3 to peri1/Mram_TX_buffer22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.CQ      Tcko                  0.200   peri1/TX_buf_in_tag<3>
                                                       peri1/TX_buf_in_tag_3
    SLICE_X30Y34.D6      net (fanout=5)        0.150   peri1/TX_buf_in_tag<3>
    SLICE_X30Y34.CLK     Tah         (-Th)    -0.011   peri1/TX_DATA<6>
                                                       peri1/Mram_TX_buffer22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.211ns logic, 0.150ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point peri1/Mram_TX_buffer21/DP (SLICE_X30Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/TX_buf_in_tag_3 (FF)
  Destination:          peri1/Mram_TX_buffer21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/TX_buf_in_tag_3 to peri1/Mram_TX_buffer21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.CQ      Tcko                  0.200   peri1/TX_buf_in_tag<3>
                                                       peri1/TX_buf_in_tag_3
    SLICE_X30Y34.D6      net (fanout=5)        0.150   peri1/TX_buf_in_tag<3>
    SLICE_X30Y34.CLK     Tah         (-Th)    -0.011   peri1/TX_DATA<6>
                                                       peri1/Mram_TX_buffer21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.211ns logic, 0.150ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point peri1/Mram_TX_buffer22/SP (SLICE_X30Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               peri1/TX_buf_in_tag_3 (FF)
  Destination:          peri1/Mram_TX_buffer22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: peri1/TX_buf_in_tag_3 to peri1/Mram_TX_buffer22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y34.CQ      Tcko                  0.200   peri1/TX_buf_in_tag<3>
                                                       peri1/TX_buf_in_tag_3
    SLICE_X30Y34.D6      net (fanout=5)        0.150   peri1/TX_buf_in_tag<3>
    SLICE_X30Y34.CLK     Tah         (-Th)    -0.011   peri1/TX_DATA<6>
                                                       peri1/Mram_TX_buffer22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.211ns logic, 0.150ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: data_memory1/_n0010<0>/CLK
  Logical resource: data_memory1/Mram_RAMDATA1/A/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.962ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: data_memory1/_n0010<0>/CLK
  Logical resource: data_memory1/Mram_RAMDATA1/B/CLK
  Location pin: SLICE_X14Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PC_0_ = PERIOD TIMEGRP "PC<0>" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.786ns.
--------------------------------------------------------------------------------

Paths for end point PC_0 (SLICE_X9Y29.A6), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          PC_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to PC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X15Y25.A1      net (fanout=6)        2.011   PC<0>
    SLICE_X15Y25.A       Tilo                  0.259   MEMWBReg1/Read_data_n<2>
                                                       alu1/muxer/Mmux_out120_SW2_SW1
    SLICE_X15Y29.C4      net (fanout=1)        0.946   N854
    SLICE_X15Y29.C       Tilo                  0.259   N420
                                                       PC_next<0>_SW1
    SLICE_X9Y29.A6       net (fanout=1)        0.563   N670
    SLICE_X9Y29.CLK      Tas                   0.322   PC<1>
                                                       PC_next<0>
                                                       PC_0
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.231ns logic, 3.520ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          PC_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.318ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to PC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X13Y24.A5      net (fanout=6)        1.577   PC<0>
    SLICE_X13Y24.A       Tilo                  0.259   MEMWBReg1/ALU_out_n<4>
                                                       alu1/muxer/Mmux_out120_SW2_SW0
    SLICE_X15Y29.C3      net (fanout=1)        0.947   N853
    SLICE_X15Y29.C       Tilo                  0.259   N420
                                                       PC_next<0>_SW1
    SLICE_X9Y29.A6       net (fanout=1)        0.563   N670
    SLICE_X9Y29.CLK      Tas                   0.322   PC<1>
                                                       PC_next<0>
                                                       PC_0
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.231ns logic, 3.087ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_P_0 (SLICE_X10Y21.DX), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.101ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.253 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X17Y21.A1      net (fanout=6)        2.679   PC<0>
    SLICE_X17Y21.A       Tilo                  0.259   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X10Y21.DX      net (fanout=1)        0.686   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X10Y21.CLK     Tdick                 0.086   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      4.101ns (0.736ns logic, 3.365ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IFIDReg1/PC_n_0_P_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.824ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IFIDReg1/PC_n_0_P_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.DQ      Tcko                  0.447   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    SLICE_X14Y21.B3      net (fanout=1)        0.592   IFIDReg1/PC_n_0_P_0
    SLICE_X14Y21.BMUX    Tilo                  0.261   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X17Y21.A4      net (fanout=2)        0.493   IFIDReg1/PC_n_0
    SLICE_X17Y21.A       Tilo                  0.259   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X10Y21.DX      net (fanout=1)        0.686   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X10Y21.CLK     Tdick                 0.086   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      2.824ns (1.053ns logic, 1.771ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IFIDReg1/PC_n_0_C_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: IFIDReg1/PC_n_0_C_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.391   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    SLICE_X14Y21.B5      net (fanout=1)        0.372   IFIDReg1/PC_n_0_C_0
    SLICE_X14Y21.BMUX    Tilo                  0.261   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X17Y21.A4      net (fanout=2)        0.493   IFIDReg1/PC_n_0
    SLICE_X17Y21.A       Tilo                  0.259   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X10Y21.DX      net (fanout=1)        0.686   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X10Y21.CLK     Tdick                 0.086   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (0.997ns logic, 1.551ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_P_0 (SLICE_X10Y21.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.690ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.253 - 0.282)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X15Y24.B3      net (fanout=6)        1.653   PC<0>
    SLICE_X15Y24.BMUX    Tilo                  0.313   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_319_o1
    SLICE_X10Y21.SR      net (fanout=3)        1.091   IFIDReg1/reset_PC_plus_4[0]_AND_319_o
    SLICE_X10Y21.CLK     Trck                  0.242   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.946ns logic, 2.744ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PC_0_ = PERIOD TIMEGRP "PC<0>" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_C_0 (SLICE_X17Y21.A4), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.990ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_n_0_C_0 (FF)
  Destination:          IFIDReg1/PC_n_0_C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.990ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_n_0_C_0 to IFIDReg1/PC_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.198   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    SLICE_X14Y21.B5      net (fanout=1)        0.164   IFIDReg1/PC_n_0_C_0
    SLICE_X14Y21.BMUX    Tilo                  0.191   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X17Y21.A4      net (fanout=2)        0.222   IFIDReg1/PC_n_0
    SLICE_X17Y21.CLK     Tah         (-Th)    -0.215   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
                                                       IFIDReg1/PC_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.604ns logic, 0.386ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_n_0_P_0 (FF)
  Destination:          IFIDReg1/PC_n_0_C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.173ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.073 - 0.083)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_n_0_P_0 to IFIDReg1/PC_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.DQ      Tcko                  0.234   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    SLICE_X14Y21.B3      net (fanout=1)        0.311   IFIDReg1/PC_n_0_P_0
    SLICE_X14Y21.BMUX    Tilo                  0.191   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X17Y21.A4      net (fanout=2)        0.222   IFIDReg1/PC_n_0
    SLICE_X17Y21.CLK     Tah         (-Th)    -0.215   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
                                                       IFIDReg1/PC_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      1.173ns (0.640ns logic, 0.533ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_C_0 (SLICE_X15Y21.A1), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_plus_4_n_0_C_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.054ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_plus_4_n_0_C_0 to IFIDReg1/PC_plus_4_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y21.AQ      Tcko                  0.198   IFIDReg1/PC_plus_4_n_0_C_0
                                                       IFIDReg1/PC_plus_4_n_0_C_0
    SLICE_X14Y21.B4      net (fanout=1)        0.241   IFIDReg1/PC_plus_4_n_0_C_0
    SLICE_X14Y21.B       Tilo                  0.156   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_plus_4_n_01
    SLICE_X15Y21.A1      net (fanout=1)        0.244   IFIDReg1/PC_plus_4_n_0
    SLICE_X15Y21.CLK     Tah         (-Th)    -0.215   IFIDReg1/PC_plus_4_n_0_C_0
                                                       IFIDReg1/Mmux_PC_plus_4_n[31]_PC_plus_4[31]_mux_5_OUT110
                                                       IFIDReg1/PC_plus_4_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.569ns logic, 0.485ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_plus_4_n_0_P_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_C_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.338ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.078 - 0.081)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_plus_4_n_0_P_0 to IFIDReg1/PC_plus_4_n_0_C_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y22.AQ      Tcko                  0.234   IFIDReg1/PC_plus_4_n_0_P_0
                                                       IFIDReg1/PC_plus_4_n_0_P_0
    SLICE_X14Y21.B1      net (fanout=1)        0.489   IFIDReg1/PC_plus_4_n_0_P_0
    SLICE_X14Y21.B       Tilo                  0.156   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_plus_4_n_01
    SLICE_X15Y21.A1      net (fanout=1)        0.244   IFIDReg1/PC_plus_4_n_0
    SLICE_X15Y21.CLK     Tah         (-Th)    -0.215   IFIDReg1/PC_plus_4_n_0_C_0
                                                       IFIDReg1/Mmux_PC_plus_4_n[31]_PC_plus_4[31]_mux_5_OUT110
                                                       IFIDReg1/PC_plus_4_n_0_C_0
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.605ns logic, 0.733ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_0_P_0 (SLICE_X10Y21.DX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_n_0_C_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 2)
  Clock Path Skew:      0.018ns (0.087 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_n_0_C_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y21.AQ      Tcko                  0.198   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/PC_n_0_C_0
    SLICE_X14Y21.B5      net (fanout=1)        0.164   IFIDReg1/PC_n_0_C_0
    SLICE_X14Y21.BMUX    Tilo                  0.191   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X17Y21.A4      net (fanout=2)        0.222   IFIDReg1/PC_n_0
    SLICE_X17Y21.A       Tilo                  0.156   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X10Y21.DX      net (fanout=1)        0.383   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X10Y21.CLK     Tckdi       (-Th)    -0.041   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.586ns logic, 0.769ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IFIDReg1/PC_n_0_P_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IFIDReg1/PC_n_0_P_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y21.DQ      Tcko                  0.234   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    SLICE_X14Y21.B3      net (fanout=1)        0.311   IFIDReg1/PC_n_0_P_0
    SLICE_X14Y21.BMUX    Tilo                  0.191   IDEXReg1/PC_plus_4_n<1>
                                                       IFIDReg1/PC_n_01
    SLICE_X17Y21.A4      net (fanout=2)        0.222   IFIDReg1/PC_n_0
    SLICE_X17Y21.A       Tilo                  0.156   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X10Y21.DX      net (fanout=1)        0.383   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X10Y21.CLK     Tckdi       (-Th)    -0.041   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      1.538ns (0.622ns logic, 0.916ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      2.659ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_n_0_P_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.648ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.087 - 0.098)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to IFIDReg1/PC_n_0_P_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X17Y21.A1      net (fanout=6)        1.870   PC<0>
    SLICE_X17Y21.A       Tilo                  0.156   IFIDReg1/PC_n_0_C_0
                                                       IFIDReg1/Mmux_PC_n[31]_PC[31]_mux_4_OUT110
    SLICE_X10Y21.DX      net (fanout=1)        0.383   IFIDReg1/PC_n[31]_PC[31]_mux_4_OUT<0>
    SLICE_X10Y21.CLK     Tckdi       (-Th)    -0.041   IFIDReg1/PC_n_0_P_0
                                                       IFIDReg1/PC_n_0_P_0
    -------------------------------------------------  ---------------------------
    Total                                      2.648ns (0.395ns logic, 2.253ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PC_0_ = PERIOD TIMEGRP "PC<0>" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: IFIDReg1/PC_n_0_P_0/SR
  Logical resource: IFIDReg1/PC_n_0_P_0/SR
  Location pin: SLICE_X10Y21.SR
  Clock network: IFIDReg1/reset_PC_plus_4[0]_AND_319_o
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: IFIDReg1/PC_plus_4_n_0_P_0/SR
  Logical resource: IFIDReg1/PC_plus_4_n_0_P_0/SR
  Location pin: SLICE_X10Y22.SR
  Clock network: IFIDReg1/reset_PC_plus_4[0]_AND_319_o
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: IFIDReg1/PC_n_0_P_0/CLK
  Logical resource: IFIDReg1/PC_n_0_P_0/CK
  Location pin: SLICE_X10Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_0_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_0_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.663ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X17Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.663ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y24.B2      net (fanout=482)      3.984   d1/key_o_temp
    SLICE_X15Y24.B       Tilo                  0.259   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_320_o1
    SLICE_X17Y22.SR      net (fanout=3)        0.749   IFIDReg1/reset_PC_plus_4[0]_AND_320_o
    SLICE_X17Y22.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.663ns (0.930ns logic, 4.733ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X15Y24.B3      net (fanout=6)        1.653   PC<0>
    SLICE_X15Y24.B       Tilo                  0.259   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_320_o1
    SLICE_X17Y22.SR      net (fanout=3)        0.749   IFIDReg1/reset_PC_plus_4[0]_AND_320_o
    SLICE_X17Y22.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (0.930ns logic, 2.402ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X17Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.655ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.345ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y24.B2      net (fanout=482)      3.984   d1/key_o_temp
    SLICE_X15Y24.BMUX    Tilo                  0.313   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_319_o1
    SLICE_X17Y22.CLK     net (fanout=3)        0.657   IFIDReg1/reset_PC_plus_4[0]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      5.345ns (0.704ns logic, 4.641ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.986ns (requirement - data path)
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.014ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   PC<1>
                                                       PC_0
    SLICE_X15Y24.B3      net (fanout=6)        1.653   PC<0>
    SLICE_X15Y24.BMUX    Tilo                  0.313   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_319_o1
    SLICE_X17Y22.CLK     net (fanout=3)        0.657   IFIDReg1/reset_PC_plus_4[0]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      3.014ns (0.704ns logic, 2.310ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_0_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_0_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X17Y22.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.015ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X15Y24.B3      net (fanout=6)        1.075   PC<0>
    SLICE_X15Y24.B       Tilo                  0.156   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_320_o1
    SLICE_X17Y22.SR      net (fanout=3)        0.431   IFIDReg1/reset_PC_plus_4[0]_AND_320_o
    SLICE_X17Y22.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.015ns (0.509ns logic, 1.506ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.393ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[0]_AND_319_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y24.B2      net (fanout=482)      2.453   d1/key_o_temp
    SLICE_X15Y24.B       Tilo                  0.156   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_320_o1
    SLICE_X17Y22.SR      net (fanout=3)        0.431   IFIDReg1/reset_PC_plus_4[0]_AND_320_o
    SLICE_X17Y22.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_0_LDC
                                                       IFIDReg1/PC_plus_4_n_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.509ns logic, 2.884ns route)
                                                       (15.0% logic, 85.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X17Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.820ns (data path)
  Source:               PC_0 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Data Path Delay:      1.820ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_0 to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.198   PC<1>
                                                       PC_0
    SLICE_X15Y24.B3      net (fanout=6)        1.075   PC<0>
    SLICE_X15Y24.BMUX    Tilo                  0.203   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_319_o1
    SLICE_X17Y22.CLK     net (fanout=3)        0.344   IFIDReg1/reset_PC_plus_4[0]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.401ns logic, 1.419ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_0_LDC (SLICE_X17Y22.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.198ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_0_LDC (LATCH)
  Data Path Delay:      3.198ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X15Y24.B2      net (fanout=482)      2.453   d1/key_o_temp
    SLICE_X15Y24.BMUX    Tilo                  0.203   MEMWBReg1/Read_data_n<6>
                                                       IFIDReg1/reset_PC_plus_4[0]_AND_319_o1
    SLICE_X17Y22.CLK     net (fanout=3)        0.344   IFIDReg1/reset_PC_plus_4[0]_AND_319_o
    -------------------------------------------------  ---------------------------
    Total                                      3.198ns (0.401ns logic, 2.797ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_1_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_1_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.600ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X13Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y19.A1      net (fanout=482)      4.204   d1/key_o_temp
    SLICE_X12Y19.A       Tilo                  0.205   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_318_o1
    SLICE_X13Y19.SR      net (fanout=3)        0.474   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
    SLICE_X13Y19.CLK     Trck                  0.326   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (0.922ns logic, 4.678ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.072ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.391   PC<1>
                                                       PC_1
    SLICE_X12Y19.A4      net (fanout=4)        1.676   PC<1>
    SLICE_X12Y19.A       Tilo                  0.205   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_318_o1
    SLICE_X13Y19.SR      net (fanout=3)        0.474   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
    SLICE_X13Y19.CLK     Trck                  0.326   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.072ns (0.922ns logic, 2.150ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X13Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.567ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y19.A1      net (fanout=482)      4.204   d1/key_o_temp
    SLICE_X12Y19.AMUX    Tilo                  0.251   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_317_o1
    SLICE_X13Y19.CLK     net (fanout=3)        0.587   IFIDReg1/reset_PC_plus_4[1]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (0.642ns logic, 4.791ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.095ns (requirement - data path)
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.905ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.391   PC<1>
                                                       PC_1
    SLICE_X12Y19.A4      net (fanout=4)        1.676   PC<1>
    SLICE_X12Y19.AMUX    Tilo                  0.251   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_317_o1
    SLICE_X13Y19.CLK     net (fanout=3)        0.587   IFIDReg1/reset_PC_plus_4[1]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      2.905ns (0.642ns logic, 2.263ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_1_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_1_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X13Y19.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.198   PC<1>
                                                       PC_1
    SLICE_X12Y19.A4      net (fanout=4)        0.966   PC<1>
    SLICE_X12Y19.A       Tilo                  0.142   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_318_o1
    SLICE_X13Y19.SR      net (fanout=3)        0.291   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
    SLICE_X13Y19.CLK     Tremck      (-Th)    -0.159   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.499ns logic, 1.257ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[1]_AND_317_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y19.A1      net (fanout=482)      2.605   d1/key_o_temp
    SLICE_X12Y19.A       Tilo                  0.142   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_318_o1
    SLICE_X13Y19.SR      net (fanout=3)        0.291   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
    SLICE_X13Y19.CLK     Tremck      (-Th)    -0.159   IFIDReg1/PC_plus_4_n_1_LDC
                                                       IFIDReg1/PC_plus_4_n_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.499ns logic, 2.896ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X13Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.561ns (data path)
  Source:               PC_1 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Data Path Delay:      1.561ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.DQ       Tcko                  0.198   PC<1>
                                                       PC_1
    SLICE_X12Y19.A4      net (fanout=4)        0.966   PC<1>
    SLICE_X12Y19.AMUX    Tilo                  0.183   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_317_o1
    SLICE_X13Y19.CLK     net (fanout=3)        0.214   IFIDReg1/reset_PC_plus_4[1]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      1.561ns (0.381ns logic, 1.180ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_1_LDC (SLICE_X13Y19.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.200ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_1_LDC (LATCH)
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y19.A1      net (fanout=482)      2.605   d1/key_o_temp
    SLICE_X12Y19.AMUX    Tilo                  0.183   IFIDReg1/reset_PC_plus_4[1]_AND_318_o
                                                       IFIDReg1/reset_PC_plus_4[1]_AND_317_o1
    SLICE_X13Y19.CLK     net (fanout=3)        0.214   IFIDReg1/reset_PC_plus_4[1]_AND_317_o
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.381ns logic, 2.819ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_2_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_2_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.611ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X7Y17.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.611ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       1.468   PC<2>
    SLICE_X2Y36.AMUX     Topaa                 0.370   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X6Y18.B4       net (fanout=5)        2.597   PC_plus_4<2>
    SLICE_X6Y18.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_316_o1
    SLICE_X7Y17.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[2]_AND_316_o
    SLICE_X7Y17.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.611ns (1.261ns logic, 4.350ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y18.B3       net (fanout=482)      3.667   d1/key_o_temp
    SLICE_X6Y18.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_316_o1
    SLICE_X7Y17.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[2]_AND_316_o
    SLICE_X7Y17.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.826ns (0.874ns logic, 3.952ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X7Y17.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.400ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       1.468   PC<2>
    SLICE_X2Y36.AMUX     Topaa                 0.370   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X6Y18.B4       net (fanout=5)        2.597   PC_plus_4<2>
    SLICE_X6Y18.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_315_o1
    SLICE_X7Y17.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[2]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (1.039ns logic, 4.561ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.185ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y18.B3       net (fanout=482)      3.667   d1/key_o_temp
    SLICE_X6Y18.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_315_o1
    SLICE_X7Y17.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[2]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (0.652ns logic, 4.163ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_2_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_2_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X7Y17.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.851ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y18.B3       net (fanout=482)      2.229   d1/key_o_temp
    SLICE_X6Y18.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_316_o1
    SLICE_X7Y17.SR       net (fanout=2)        0.113   IFIDReg1/reset_PC_plus_4[2]_AND_316_o
    SLICE_X7Y17.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.851ns (0.509ns logic, 2.342ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.379ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[2]_AND_315_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X6Y18.B4       net (fanout=5)        1.577   PC_plus_4<2>
    SLICE_X6Y18.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_316_o1
    SLICE_X7Y17.SR       net (fanout=2)        0.113   IFIDReg1/reset_PC_plus_4[2]_AND_316_o
    SLICE_X7Y17.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_2_LDC
                                                       IFIDReg1/PC_plus_4_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.379ns (0.761ns logic, 2.618ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X7Y17.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.887ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Data Path Delay:      2.887ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y18.B3       net (fanout=482)      2.229   d1/key_o_temp
    SLICE_X6Y18.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_315_o1
    SLICE_X7Y17.CLK      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[2]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.389ns logic, 2.498ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_2_LDC (SLICE_X7Y17.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.415ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_2_LDC (LATCH)
  Data Path Delay:      3.415ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X6Y18.B4       net (fanout=5)        1.577   PC_plus_4<2>
    SLICE_X6Y18.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_2_P_2
                                                       IFIDReg1/reset_PC_plus_4[2]_AND_315_o1
    SLICE_X7Y17.CLK      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[2]_AND_315_o
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (0.641ns logic, 2.774ns route)
                                                       (18.8% logic, 81.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_3_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_3_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.757ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X7Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.757ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.BMUX     Topbb                 0.376   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.986   PC_plus_4<3>
    SLICE_X7Y18.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_314_o1
    SLICE_X7Y23.SR       net (fanout=2)        0.741   IFIDReg1/reset_PC_plus_4[3]_AND_314_o
    SLICE_X7Y23.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (1.323ns logic, 4.434ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.581ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       1.468   PC<2>
    SLICE_X2Y36.BMUX     Topab                 0.439   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.986   PC_plus_4<3>
    SLICE_X7Y18.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_314_o1
    SLICE_X7Y23.SR       net (fanout=2)        0.741   IFIDReg1/reset_PC_plus_4[3]_AND_314_o
    SLICE_X7Y23.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.581ns (1.386ns logic, 4.195ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y18.B2       net (fanout=482)      3.686   d1/key_o_temp
    SLICE_X7Y18.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_314_o1
    SLICE_X7Y23.SR       net (fanout=2)        0.741   IFIDReg1/reset_PC_plus_4[3]_AND_314_o
    SLICE_X7Y23.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.357ns (0.930ns logic, 4.427ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X7Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.338ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.BMUX     Topbb                 0.376   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.986   PC_plus_4<3>
    SLICE_X7Y18.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_313_o1
    SLICE_X7Y23.CLK      net (fanout=2)        0.872   IFIDReg1/reset_PC_plus_4[3]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (1.097ns logic, 4.565ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.514ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       1.468   PC<2>
    SLICE_X2Y36.BMUX     Topab                 0.439   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.986   PC_plus_4<3>
    SLICE_X7Y18.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_313_o1
    SLICE_X7Y23.CLK      net (fanout=2)        0.872   IFIDReg1/reset_PC_plus_4[3]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (1.160ns logic, 4.326ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.738ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y18.B2       net (fanout=482)      3.686   d1/key_o_temp
    SLICE_X7Y18.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_313_o1
    SLICE_X7Y23.CLK      net (fanout=2)        0.872   IFIDReg1/reset_PC_plus_4[3]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (0.704ns logic, 4.558ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_3_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_3_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X7Y23.SR), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y18.B2       net (fanout=482)      2.291   d1/key_o_temp
    SLICE_X7Y18.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_314_o1
    SLICE_X7Y23.SR       net (fanout=2)        0.383   IFIDReg1/reset_PC_plus_4[3]_AND_314_o
    SLICE_X7Y23.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.509ns logic, 2.674ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.123   PC_plus_4<3>
    SLICE_X7Y18.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_314_o1
    SLICE_X7Y23.SR       net (fanout=2)        0.383   IFIDReg1/reset_PC_plus_4[3]_AND_314_o
    SLICE_X7Y23.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.783ns logic, 2.434ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.302ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[3]_AND_313_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.123   PC_plus_4<3>
    SLICE_X7Y18.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_314_o1
    SLICE_X7Y23.SR       net (fanout=2)        0.383   IFIDReg1/reset_PC_plus_4[3]_AND_314_o
    SLICE_X7Y23.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_3_LDC
                                                       IFIDReg1/PC_plus_4_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.302ns (0.755ns logic, 2.547ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X7Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.217ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y18.B2       net (fanout=482)      2.291   d1/key_o_temp
    SLICE_X7Y18.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_313_o1
    SLICE_X7Y23.CLK      net (fanout=2)        0.525   IFIDReg1/reset_PC_plus_4[3]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.401ns logic, 2.816ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X7Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.251ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Data Path Delay:      3.251ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.123   PC_plus_4<3>
    SLICE_X7Y18.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_313_o1
    SLICE_X7Y23.CLK      net (fanout=2)        0.525   IFIDReg1/reset_PC_plus_4[3]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.675ns logic, 2.576ns route)
                                                       (20.8% logic, 79.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_3_LDC (SLICE_X7Y23.CLK), 3 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.336ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_3_LDC (LATCH)
  Data Path Delay:      3.336ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y18.B4       net (fanout=4)        1.123   PC_plus_4<3>
    SLICE_X7Y18.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_3_P_3
                                                       IFIDReg1/reset_PC_plus_4[3]_AND_313_o1
    SLICE_X7Y23.CLK      net (fanout=2)        0.525   IFIDReg1/reset_PC_plus_4[3]_AND_313_o
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (0.647ns logic, 2.689ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_4_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_4_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.967ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X6Y19.CLK), 4 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.033ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.CMUX     Topcc                 0.413   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        2.426   PC_plus_4<4>
    SLICE_X7Y20.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_311_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.890   IFIDReg1/reset_PC_plus_4[4]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (1.134ns logic, 5.833ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.730ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.270ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.CMUX     Topbc                 0.526   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        2.426   PC_plus_4<4>
    SLICE_X7Y20.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_311_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.890   IFIDReg1/reset_PC_plus_4[4]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      6.270ns (1.247ns logic, 5.023ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.958ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.042ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       1.468   PC<2>
    SLICE_X2Y36.CMUX     Topac                 0.537   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        2.426   PC_plus_4<4>
    SLICE_X7Y20.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_311_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.890   IFIDReg1/reset_PC_plus_4[4]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (1.258ns logic, 4.784ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X6Y19.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.537ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.CMUX     Topcc                 0.413   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        2.426   PC_plus_4<4>
    SLICE_X7Y20.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_312_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[4]_AND_312_o
    SLICE_X6Y19.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.537ns (1.309ns logic, 5.228ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.840ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.CMUX     Topbc                 0.526   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        2.426   PC_plus_4<4>
    SLICE_X7Y20.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_312_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[4]_AND_312_o
    SLICE_X6Y19.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.840ns (1.422ns logic, 4.418ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.612ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       1.468   PC<2>
    SLICE_X2Y36.CMUX     Topac                 0.537   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        2.426   PC_plus_4<4>
    SLICE_X7Y20.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_312_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[4]_AND_312_o
    SLICE_X6Y19.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.612ns (1.433ns logic, 4.179ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_4_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_4_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X6Y19.SR), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y20.B2       net (fanout=482)      2.120   d1/key_o_temp
    SLICE_X7Y20.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_312_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.113   IFIDReg1/reset_PC_plus_4[4]_AND_312_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.448ns logic, 2.233ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.CMUX     Topac                 0.330   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        1.454   PC_plus_4<4>
    SLICE_X7Y20.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_312_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.113   IFIDReg1/reset_PC_plus_4[4]_AND_312_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.780ns logic, 2.495ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.382ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[4]_AND_311_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        1.454   PC_plus_4<4>
    SLICE_X7Y20.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_312_o1
    SLICE_X6Y19.SR       net (fanout=2)        0.113   IFIDReg1/reset_PC_plus_4[4]_AND_312_o
    SLICE_X6Y19.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_4_LDC
                                                       IFIDReg1/PC_plus_4_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (0.774ns logic, 2.608ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X6Y19.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.989ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Data Path Delay:      2.989ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y20.B2       net (fanout=482)      2.120   d1/key_o_temp
    SLICE_X7Y20.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_311_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[4]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.401ns logic, 2.588ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X6Y19.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.583ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Data Path Delay:      3.583ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.CMUX     Topac                 0.330   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        1.454   PC_plus_4<4>
    SLICE_X7Y20.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_311_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[4]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.733ns logic, 2.850ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_4_LDC (SLICE_X6Y19.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.690ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_4_LDC (LATCH)
  Data Path Delay:      3.690ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X7Y20.B3       net (fanout=3)        1.454   PC_plus_4<4>
    SLICE_X7Y20.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_4_P_4
                                                       IFIDReg1/reset_PC_plus_4[4]_AND_311_o1
    SLICE_X6Y19.CLK      net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[4]_AND_311_o
    -------------------------------------------------  ---------------------------
    Total                                      3.690ns (0.727ns logic, 2.963ns route)
                                                       (19.7% logic, 80.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_5_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_5_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.387ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X4Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.613ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.387ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.DMUX     Topcd                 0.435   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.856   PC_plus_4<5>
    SLICE_X4Y19.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_309_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.920   IFIDReg1/reset_PC_plus_4[5]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (1.094ns logic, 5.293ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.200ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.DMUX     Topdd                 0.393   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.856   PC_plus_4<5>
    SLICE_X4Y19.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_309_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.920   IFIDReg1/reset_PC_plus_4[5]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (1.035ns logic, 4.765ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.287ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.713ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.DMUX     Topbd                 0.571   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.856   PC_plus_4<5>
    SLICE_X4Y19.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_309_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.920   IFIDReg1/reset_PC_plus_4[5]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      5.713ns (1.230ns logic, 4.483ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X4Y20.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.DMUX     Topcd                 0.435   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.856   PC_plus_4<5>
    SLICE_X4Y19.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_310_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[5]_AND_310_o
    SLICE_X4Y20.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (1.241ns logic, 4.841ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.505ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.495ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.DMUX     Topdd                 0.393   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.856   PC_plus_4<5>
    SLICE_X4Y19.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_310_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[5]_AND_310_o
    SLICE_X4Y20.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.495ns (1.182ns logic, 4.313ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.408ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.DMUX     Topbd                 0.571   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.856   PC_plus_4<5>
    SLICE_X4Y19.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_310_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.468   IFIDReg1/reset_PC_plus_4[5]_AND_310_o
    SLICE_X4Y20.CLK      Trck                  0.193   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.408ns (1.377ns logic, 4.031ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_5_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_5_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X4Y20.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.076ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.DMUX     Topad                 0.362   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.102   PC_plus_4<5>
    SLICE_X4Y19.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_310_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.259   IFIDReg1/reset_PC_plus_4[5]_AND_310_o
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.787ns logic, 2.289ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.081ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y19.B1       net (fanout=482)      2.399   d1/key_o_temp
    SLICE_X4Y19.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_310_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.259   IFIDReg1/reset_PC_plus_4[5]_AND_310_o
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (0.423ns logic, 2.658ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.183ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.183ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[5]_AND_309_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.102   PC_plus_4<5>
    SLICE_X4Y19.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_310_o1
    SLICE_X4Y20.SR       net (fanout=2)        0.259   IFIDReg1/reset_PC_plus_4[5]_AND_310_o
    SLICE_X4Y20.CLK      Tremck      (-Th)    -0.083   IFIDReg1/PC_plus_4_n_5_LDC
                                                       IFIDReg1/PC_plus_4_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (0.781ns logic, 2.402ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X4Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.256ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Data Path Delay:      3.256ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.DMUX     Topad                 0.362   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.102   PC_plus_4<5>
    SLICE_X4Y19.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_309_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.481   IFIDReg1/reset_PC_plus_4[5]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (0.745ns logic, 2.511ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X4Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.261ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Data Path Delay:      3.261ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y19.B1       net (fanout=482)      2.399   d1/key_o_temp
    SLICE_X4Y19.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_309_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.481   IFIDReg1/reset_PC_plus_4[5]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (0.381ns logic, 2.880ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_5_LDC (SLICE_X4Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.363ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_5_LDC (LATCH)
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X4Y19.B5       net (fanout=6)        1.102   PC_plus_4<5>
    SLICE_X4Y19.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_5_P_5
                                                       IFIDReg1/reset_PC_plus_4[5]_AND_309_o1
    SLICE_X4Y20.CLK      net (fanout=2)        0.481   IFIDReg1/reset_PC_plus_4[5]_AND_309_o
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.739ns logic, 2.624ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_6_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_6_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.857ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X2Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.857ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        1.234   PC_plus_4<6>
    SLICE_X3Y24.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_308_o1
    SLICE_X2Y24.SR       net (fanout=2)        0.728   IFIDReg1/reset_PC_plus_4[6]_AND_308_o
    SLICE_X2Y24.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.857ns (1.375ns logic, 4.482ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        1.234   PC_plus_4<6>
    SLICE_X3Y24.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_308_o1
    SLICE_X2Y24.SR       net (fanout=2)        0.728   IFIDReg1/reset_PC_plus_4[6]_AND_308_o
    SLICE_X2Y24.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (1.342ns logic, 3.954ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.150ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        1.234   PC_plus_4<6>
    SLICE_X3Y24.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_308_o1
    SLICE_X2Y24.SR       net (fanout=2)        0.728   IFIDReg1/reset_PC_plus_4[6]_AND_308_o
    SLICE_X2Y24.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.150ns (1.478ns logic, 3.672ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X2Y24.CLK), 6 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.173ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.827ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        1.234   PC_plus_4<6>
    SLICE_X3Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_307_o1
    SLICE_X2Y24.CLK      net (fanout=2)        0.873   IFIDReg1/reset_PC_plus_4[6]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      5.827ns (1.200ns logic, 4.627ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.734ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.266ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        1.234   PC_plus_4<6>
    SLICE_X3Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_307_o1
    SLICE_X2Y24.CLK      net (fanout=2)        0.873   IFIDReg1/reset_PC_plus_4[6]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (1.167ns logic, 4.099ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.880ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.120ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        1.234   PC_plus_4<6>
    SLICE_X3Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_307_o1
    SLICE_X2Y24.CLK      net (fanout=2)        0.873   IFIDReg1/reset_PC_plus_4[6]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      5.120ns (1.303ns logic, 3.817ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_6_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_6_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X2Y24.SR), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.688ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        0.643   PC_plus_4<6>
    SLICE_X3Y24.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_308_o1
    SLICE_X2Y24.SR       net (fanout=2)        0.401   IFIDReg1/reset_PC_plus_4[6]_AND_308_o
    SLICE_X2Y24.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (0.698ns logic, 1.990ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.821ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.COUT     Topcya                0.272   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        0.643   PC_plus_4<6>
    SLICE_X3Y24.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_308_o1
    SLICE_X2Y24.SR       net (fanout=2)        0.401   IFIDReg1/reset_PC_plus_4[6]_AND_308_o
    SLICE_X2Y24.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (0.848ns logic, 1.973ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.926ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.926ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[6]_AND_307_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        0.643   PC_plus_4<6>
    SLICE_X3Y24.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_308_o1
    SLICE_X2Y24.SR       net (fanout=2)        0.401   IFIDReg1/reset_PC_plus_4[6]_AND_308_o
    SLICE_X2Y24.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_6_LDC
                                                       IFIDReg1/PC_plus_4_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.840ns logic, 2.086ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X2Y24.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.721ns (data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Data Path Delay:      2.721ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        0.643   PC_plus_4<6>
    SLICE_X3Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_307_o1
    SLICE_X2Y24.CLK      net (fanout=2)        0.481   IFIDReg1/reset_PC_plus_4[6]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.651ns logic, 2.070ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X2Y24.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.854ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Data Path Delay:      2.854ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X2Y36.A2       net (fanout=91)       0.928   PC<2>
    SLICE_X2Y36.COUT     Topcya                0.272   Madd_PC_plus_4<30:0>_cy<5>
                                                       Madd_PC_plus_4<30:0>_lut<2>_INV_0
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        0.643   PC_plus_4<6>
    SLICE_X3Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_307_o1
    SLICE_X2Y24.CLK      net (fanout=2)        0.481   IFIDReg1/reset_PC_plus_4[6]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.801ns logic, 2.053ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_6_LDC (SLICE_X2Y24.CLK), 6 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.959ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_6_LDC (LATCH)
  Data Path Delay:      2.959ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.041   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X3Y24.B4       net (fanout=6)        0.643   PC_plus_4<6>
    SLICE_X3Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_6_P_6
                                                       IFIDReg1/reset_PC_plus_4[6]_AND_307_o1
    SLICE_X2Y24.CLK      net (fanout=2)        0.481   IFIDReg1/reset_PC_plus_4[6]_AND_307_o
    -------------------------------------------------  ---------------------------
    Total                                      2.959ns (0.793ns logic, 2.166ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_7_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_7_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 14 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.950ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X5Y25.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       2.334   PC_plus_4<7>
    SLICE_X4Y24.A        Tilo                  0.205   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_306_o1
    SLICE_X5Y25.SR       net (fanout=2)        0.634   IFIDReg1/reset_PC_plus_4[7]_AND_306_o
    SLICE_X5Y25.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.462ns logic, 5.488ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       2.334   PC_plus_4<7>
    SLICE_X4Y24.A        Tilo                  0.205   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_306_o1
    SLICE_X5Y25.SR       net (fanout=2)        0.634   IFIDReg1/reset_PC_plus_4[7]_AND_306_o
    SLICE_X5Y25.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (1.429ns logic, 4.960ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.243ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       2.334   PC_plus_4<7>
    SLICE_X4Y24.A        Tilo                  0.205   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_306_o1
    SLICE_X5Y25.SR       net (fanout=2)        0.634   IFIDReg1/reset_PC_plus_4[7]_AND_306_o
    SLICE_X5Y25.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (1.565ns logic, 4.678ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X5Y25.CLK), 7 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.604ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.396ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       2.334   PC_plus_4<7>
    SLICE_X4Y24.AMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_305_o1
    SLICE_X5Y25.CLK      net (fanout=2)        0.314   IFIDReg1/reset_PC_plus_4[7]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      6.396ns (1.228ns logic, 5.168ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.165ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.835ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       2.334   PC_plus_4<7>
    SLICE_X4Y24.AMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_305_o1
    SLICE_X5Y25.CLK      net (fanout=2)        0.314   IFIDReg1/reset_PC_plus_4[7]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      5.835ns (1.195ns logic, 4.640ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.311ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.689ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       2.334   PC_plus_4<7>
    SLICE_X4Y24.AMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_305_o1
    SLICE_X5Y25.CLK      net (fanout=2)        0.314   IFIDReg1/reset_PC_plus_4[7]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      5.689ns (1.331ns logic, 4.358ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_7_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_7_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X5Y25.SR), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.102ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y24.A1       net (fanout=482)      2.220   d1/key_o_temp
    SLICE_X4Y24.A        Tilo                  0.142   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_306_o1
    SLICE_X5Y25.SR       net (fanout=2)        0.387   IFIDReg1/reset_PC_plus_4[7]_AND_306_o
    SLICE_X5Y25.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.102ns (0.495ns logic, 2.607ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       1.471   PC_plus_4<7>
    SLICE_X4Y24.A        Tilo                  0.142   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_306_o1
    SLICE_X5Y25.SR       net (fanout=2)        0.387   IFIDReg1/reset_PC_plus_4[7]_AND_306_o
    SLICE_X5Y25.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.767ns logic, 2.804ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[7]_AND_305_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X2Y37.B3       net (fanout=92)       0.984   PC<7>
    SLICE_X2Y37.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<7>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       1.471   PC_plus_4<7>
    SLICE_X4Y24.A        Tilo                  0.142   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_306_o1
    SLICE_X5Y25.SR       net (fanout=2)        0.387   IFIDReg1/reset_PC_plus_4[7]_AND_306_o
    SLICE_X5Y25.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_7_LDC
                                                       IFIDReg1/PC_plus_4_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.739ns logic, 2.842ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X5Y25.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.725ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y24.A1       net (fanout=482)      2.220   d1/key_o_temp
    SLICE_X4Y24.AMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_305_o1
    SLICE_X5Y25.CLK      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[7]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (0.381ns logic, 2.344ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X5Y25.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.194ns (data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Data Path Delay:      3.194ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       1.471   PC_plus_4<7>
    SLICE_X4Y24.AMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_305_o1
    SLICE_X5Y25.CLK      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[7]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (0.653ns logic, 2.541ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_7_LDC (SLICE_X5Y25.CLK), 7 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.204ns (data path)
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_7_LDC (LATCH)
  Data Path Delay:      3.204ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_plus_4_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X2Y37.B3       net (fanout=92)       0.984   PC<7>
    SLICE_X2Y37.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<7>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X4Y24.A2       net (fanout=10)       1.471   PC_plus_4<7>
    SLICE_X4Y24.AMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_7_P_7
                                                       IFIDReg1/reset_PC_plus_4[7]_AND_305_o1
    SLICE_X5Y25.CLK      net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[7]_AND_305_o
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (0.625ns logic, 2.579ns route)
                                                       (19.5% logic, 80.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_8_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_8_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.185ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X3Y23.SR), 8 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.185ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.930   PC_plus_4<8>
    SLICE_X2Y23.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_304_o1
    SLICE_X3Y23.SR       net (fanout=2)        0.306   IFIDReg1/reset_PC_plus_4[8]_AND_304_o
    SLICE_X3Y23.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (1.429ns logic, 4.756ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.930   PC_plus_4<8>
    SLICE_X2Y23.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_304_o1
    SLICE_X3Y23.SR       net (fanout=2)        0.306   IFIDReg1/reset_PC_plus_4[8]_AND_304_o
    SLICE_X3Y23.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (1.396ns logic, 4.228ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.478ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.930   PC_plus_4<8>
    SLICE_X2Y23.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_304_o1
    SLICE_X3Y23.SR       net (fanout=2)        0.306   IFIDReg1/reset_PC_plus_4[8]_AND_304_o
    SLICE_X3Y23.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.532ns logic, 3.946ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X3Y23.CLK), 8 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.846ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.154ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.930   PC_plus_4<8>
    SLICE_X2Y23.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_303_o1
    SLICE_X3Y23.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[8]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      6.154ns (1.207ns logic, 4.947ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.407ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.593ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.930   PC_plus_4<8>
    SLICE_X2Y23.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_303_o1
    SLICE_X3Y23.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[8]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      5.593ns (1.174ns logic, 4.419ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.553ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.447ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.930   PC_plus_4<8>
    SLICE_X2Y23.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_303_o1
    SLICE_X3Y23.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[8]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (1.310ns logic, 4.137ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_8_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_8_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X3Y23.SR), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.729ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y23.B3       net (fanout=482)      2.059   d1/key_o_temp
    SLICE_X2Y23.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_304_o1
    SLICE_X3Y23.SR       net (fanout=2)        0.161   IFIDReg1/reset_PC_plus_4[8]_AND_304_o
    SLICE_X3Y23.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.509ns logic, 2.220ns route)
                                                       (18.7% logic, 81.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.056ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.056ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.CMUX     Topac                 0.330   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.110   PC_plus_4<8>
    SLICE_X2Y23.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_304_o1
    SLICE_X3Y23.SR       net (fanout=2)        0.161   IFIDReg1/reset_PC_plus_4[8]_AND_304_o
    SLICE_X3Y23.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.056ns (0.839ns logic, 2.217ns route)
                                                       (27.5% logic, 72.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[8]_AND_303_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X2Y37.B3       net (fanout=92)       0.984   PC<7>
    SLICE_X2Y37.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<7>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.110   PC_plus_4<8>
    SLICE_X2Y23.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_304_o1
    SLICE_X3Y23.SR       net (fanout=2)        0.161   IFIDReg1/reset_PC_plus_4[8]_AND_304_o
    SLICE_X3Y23.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_8_LDC
                                                       IFIDReg1/PC_plus_4_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.833ns logic, 2.255ns route)
                                                       (27.0% logic, 73.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X3Y23.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.744ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Data Path Delay:      2.744ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y23.B3       net (fanout=482)      2.059   d1/key_o_temp
    SLICE_X2Y23.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_303_o1
    SLICE_X3Y23.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[8]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      2.744ns (0.389ns logic, 2.355ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X3Y23.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.071ns (data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.CMUX     Topac                 0.330   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.110   PC_plus_4<8>
    SLICE_X2Y23.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_303_o1
    SLICE_X3Y23.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[8]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (0.719ns logic, 2.352ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_8_LDC (SLICE_X3Y23.CLK), 8 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.103ns (data path)
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_8_LDC (LATCH)
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_plus_4_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X2Y37.B3       net (fanout=92)       0.984   PC<7>
    SLICE_X2Y37.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<7>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y23.B2       net (fanout=6)        1.110   PC_plus_4<8>
    SLICE_X2Y23.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_8_P_8
                                                       IFIDReg1/reset_PC_plus_4[8]_AND_303_o1
    SLICE_X3Y23.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[8]_AND_303_o
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.713ns logic, 2.390ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_9_LDC = MAXDELAY TO TIMEGRP        
 "TO_IFIDReg1PC_plus_4_n_9_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.073ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X0Y23.CLK), 9 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.927ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.073ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.758   PC_plus_4<9>
    SLICE_X1Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_301_o1
    SLICE_X0Y23.CLK      net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[9]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      6.073ns (1.300ns logic, 4.773ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.488ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.512ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.758   PC_plus_4<9>
    SLICE_X1Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_301_o1
    SLICE_X0Y23.CLK      net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[9]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      5.512ns (1.267ns logic, 4.245ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.634ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.366ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.758   PC_plus_4<9>
    SLICE_X1Y24.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_301_o1
    SLICE_X0Y23.CLK      net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[9]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      5.366ns (1.403ns logic, 3.963ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X0Y23.SR), 9 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.069ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.758   PC_plus_4<9>
    SLICE_X1Y24.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_302_o1
    SLICE_X0Y23.SR       net (fanout=2)        0.315   IFIDReg1/reset_PC_plus_4[9]_AND_302_o
    SLICE_X0Y23.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.069ns (1.476ns logic, 4.593ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.508ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.758   PC_plus_4<9>
    SLICE_X1Y24.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_302_o1
    SLICE_X0Y23.SR       net (fanout=2)        0.315   IFIDReg1/reset_PC_plus_4[9]_AND_302_o
    SLICE_X0Y23.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.508ns (1.443ns logic, 4.065ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.362ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.758   PC_plus_4<9>
    SLICE_X1Y24.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_302_o1
    SLICE_X0Y23.SR       net (fanout=2)        0.315   IFIDReg1/reset_PC_plus_4[9]_AND_302_o
    SLICE_X0Y23.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.362ns (1.579ns logic, 3.783ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_9_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_9_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X0Y23.SR), 9 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.619ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y24.B3       net (fanout=482)      2.015   d1/key_o_temp
    SLICE_X1Y24.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_302_o1
    SLICE_X0Y23.SR       net (fanout=2)        0.143   IFIDReg1/reset_PC_plus_4[9]_AND_302_o
    SLICE_X0Y23.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.461ns logic, 2.158ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.885ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.885ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X2Y37.D5       net (fanout=35)       0.918   PC<9>
    SLICE_X2Y37.DMUX     Topdd                 0.271   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<9>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.092   PC_plus_4<9>
    SLICE_X1Y24.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_302_o1
    SLICE_X0Y23.SR       net (fanout=2)        0.143   IFIDReg1/reset_PC_plus_4[9]_AND_302_o
    SLICE_X0Y23.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.732ns logic, 2.153ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.004ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[9]_AND_301_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.DMUX     Topad                 0.362   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.092   PC_plus_4<9>
    SLICE_X1Y24.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_302_o1
    SLICE_X0Y23.SR       net (fanout=2)        0.143   IFIDReg1/reset_PC_plus_4[9]_AND_302_o
    SLICE_X0Y23.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_9_LDC
                                                       IFIDReg1/PC_plus_4_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.004ns (0.823ns logic, 2.181ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X0Y23.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.704ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Data Path Delay:      2.704ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y24.B3       net (fanout=482)      2.015   d1/key_o_temp
    SLICE_X1Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_301_o1
    SLICE_X0Y23.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[9]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      2.704ns (0.401ns logic, 2.303ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X0Y23.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.970ns (data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Data Path Delay:      2.970ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X2Y37.D5       net (fanout=35)       0.918   PC<9>
    SLICE_X2Y37.DMUX     Topdd                 0.271   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<9>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.092   PC_plus_4<9>
    SLICE_X1Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_301_o1
    SLICE_X0Y23.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[9]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      2.970ns (0.672ns logic, 2.298ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_9_LDC (SLICE_X0Y23.CLK), 9 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.089ns (data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_9_LDC (LATCH)
  Data Path Delay:      3.089ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_plus_4_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X2Y37.A4       net (fanout=92)       0.946   PC<6>
    SLICE_X2Y37.DMUX     Topad                 0.362   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<6>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X1Y24.B2       net (fanout=6)        1.092   PC_plus_4<9>
    SLICE_X1Y24.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_9_P_9
                                                       IFIDReg1/reset_PC_plus_4[9]_AND_301_o1
    SLICE_X0Y23.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[9]_AND_301_o
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (0.763ns logic, 2.326ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_10_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_10_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 20 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.576ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X0Y31.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.899   PC_plus_4<10>
    SLICE_X0Y27.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_300_o1
    SLICE_X0Y31.SR       net (fanout=2)        0.756   IFIDReg1/reset_PC_plus_4[10]_AND_300_o
    SLICE_X0Y31.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (1.398ns logic, 5.178ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.015ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.899   PC_plus_4<10>
    SLICE_X0Y27.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_300_o1
    SLICE_X0Y31.SR       net (fanout=2)        0.756   IFIDReg1/reset_PC_plus_4[10]_AND_300_o
    SLICE_X0Y31.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (1.365ns logic, 4.650ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.869ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.899   PC_plus_4<10>
    SLICE_X0Y27.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_300_o1
    SLICE_X0Y31.SR       net (fanout=2)        0.756   IFIDReg1/reset_PC_plus_4[10]_AND_300_o
    SLICE_X0Y31.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.869ns (1.501ns logic, 4.368ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X0Y31.CLK), 10 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.434ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.566ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.899   PC_plus_4<10>
    SLICE_X0Y27.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_299_o1
    SLICE_X0Y31.CLK      net (fanout=2)        0.930   IFIDReg1/reset_PC_plus_4[10]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      6.566ns (1.214ns logic, 5.352ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.995ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.005ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.899   PC_plus_4<10>
    SLICE_X0Y27.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_299_o1
    SLICE_X0Y31.CLK      net (fanout=2)        0.930   IFIDReg1/reset_PC_plus_4[10]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (1.181ns logic, 4.824ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.141ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.859ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.899   PC_plus_4<10>
    SLICE_X0Y27.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_299_o1
    SLICE_X0Y31.CLK      net (fanout=2)        0.930   IFIDReg1/reset_PC_plus_4[10]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (1.317ns logic, 4.542ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_10_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_10_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X0Y31.SR), 10 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.975ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.148   PC_plus_4<10>
    SLICE_X0Y27.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_300_o1
    SLICE_X0Y31.SR       net (fanout=2)        0.445   IFIDReg1/reset_PC_plus_4[10]_AND_300_o
    SLICE_X0Y31.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.733ns logic, 2.242ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.147ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.147ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X0Y27.B3       net (fanout=482)      2.255   d1/key_o_temp
    SLICE_X0Y27.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_300_o1
    SLICE_X0Y31.SR       net (fanout=2)        0.445   IFIDReg1/reset_PC_plus_4[10]_AND_300_o
    SLICE_X0Y31.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.147ns (0.447ns logic, 2.700ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[10]_AND_299_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X2Y37.D5       net (fanout=35)       0.918   PC<9>
    SLICE_X2Y37.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<9>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.148   PC_plus_4<10>
    SLICE_X0Y27.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_300_o1
    SLICE_X0Y31.SR       net (fanout=2)        0.445   IFIDReg1/reset_PC_plus_4[10]_AND_300_o
    SLICE_X0Y31.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_10_LDC
                                                       IFIDReg1/PC_plus_4_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (0.760ns logic, 2.512ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X0Y31.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.947ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Data Path Delay:      2.947ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.148   PC_plus_4<10>
    SLICE_X0Y27.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_299_o1
    SLICE_X0Y31.CLK      net (fanout=2)        0.483   IFIDReg1/reset_PC_plus_4[10]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      2.947ns (0.667ns logic, 2.280ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X0Y31.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.119ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X0Y27.B3       net (fanout=482)      2.255   d1/key_o_temp
    SLICE_X0Y27.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_299_o1
    SLICE_X0Y31.CLK      net (fanout=2)        0.483   IFIDReg1/reset_PC_plus_4[10]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (0.381ns logic, 2.738ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_10_LDC (SLICE_X0Y31.CLK), 10 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.244ns (data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_10_LDC (LATCH)
  Data Path Delay:      3.244ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_plus_4_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X2Y37.D5       net (fanout=35)       0.918   PC<9>
    SLICE_X2Y37.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<9>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X0Y27.B1       net (fanout=7)        1.148   PC_plus_4<10>
    SLICE_X0Y27.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_10_P_10
                                                       IFIDReg1/reset_PC_plus_4[10]_AND_299_o1
    SLICE_X0Y31.CLK      net (fanout=2)        0.483   IFIDReg1/reset_PC_plus_4[10]_AND_299_o
    -------------------------------------------------  ---------------------------
    Total                                      3.244ns (0.694ns logic, 2.550ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_11_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_11_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 22 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.507ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X3Y33.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.507ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.982   PC_plus_4<11>
    SLICE_X2Y32.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_298_o1
    SLICE_X3Y33.SR       net (fanout=2)        0.466   IFIDReg1/reset_PC_plus_4[11]_AND_298_o
    SLICE_X3Y33.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (1.536ns logic, 3.971ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.946ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.982   PC_plus_4<11>
    SLICE_X2Y32.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_298_o1
    SLICE_X3Y33.SR       net (fanout=2)        0.466   IFIDReg1/reset_PC_plus_4[11]_AND_298_o
    SLICE_X3Y33.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.946ns (1.503ns logic, 3.443ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.800ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.982   PC_plus_4<11>
    SLICE_X2Y32.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_298_o1
    SLICE_X3Y33.SR       net (fanout=2)        0.466   IFIDReg1/reset_PC_plus_4[11]_AND_298_o
    SLICE_X3Y33.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.800ns (1.639ns logic, 3.161ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X3Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.685ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.315ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.982   PC_plus_4<11>
    SLICE_X2Y32.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_297_o1
    SLICE_X3Y33.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[11]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      5.315ns (1.314ns logic, 4.001ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.246ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.754ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.982   PC_plus_4<11>
    SLICE_X2Y32.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_297_o1
    SLICE_X3Y33.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[11]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      4.754ns (1.281ns logic, 3.473ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.392ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.608ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.982   PC_plus_4<11>
    SLICE_X2Y32.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_297_o1
    SLICE_X3Y33.CLK      net (fanout=2)        0.496   IFIDReg1/reset_PC_plus_4[11]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      4.608ns (1.417ns logic, 3.191ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_11_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_11_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X3Y33.SR), 11 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.554   PC_plus_4<11>
    SLICE_X2Y32.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_298_o1
    SLICE_X3Y33.SR       net (fanout=2)        0.257   IFIDReg1/reset_PC_plus_4[11]_AND_298_o
    SLICE_X3Y33.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (0.817ns logic, 1.460ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.288ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X2Y38.B5       net (fanout=3)        0.688   PC<11>
    SLICE_X2Y38.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<11>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.554   PC_plus_4<11>
    SLICE_X2Y32.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_298_o1
    SLICE_X3Y33.SR       net (fanout=2)        0.257   IFIDReg1/reset_PC_plus_4[11]_AND_298_o
    SLICE_X3Y33.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.789ns logic, 1.499ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.579ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[11]_AND_297_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X2Y37.D5       net (fanout=35)       0.918   PC<9>
    SLICE_X2Y37.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<9>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.153   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.554   PC_plus_4<11>
    SLICE_X2Y32.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_298_o1
    SLICE_X3Y33.SR       net (fanout=2)        0.257   IFIDReg1/reset_PC_plus_4[11]_AND_298_o
    SLICE_X3Y33.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_11_LDC
                                                       IFIDReg1/PC_plus_4_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.579ns (0.849ns logic, 1.730ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X3Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.169ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Data Path Delay:      2.169ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.554   PC_plus_4<11>
    SLICE_X2Y32.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_297_o1
    SLICE_X3Y33.CLK      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[11]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.697ns logic, 1.472ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X3Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.180ns (data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Data Path Delay:      2.180ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X2Y38.B5       net (fanout=3)        0.688   PC<11>
    SLICE_X2Y38.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<11>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.554   PC_plus_4<11>
    SLICE_X2Y32.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_297_o1
    SLICE_X3Y33.CLK      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[11]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.180ns (0.669ns logic, 1.511ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_11_LDC (SLICE_X3Y33.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.471ns (data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_11_LDC (LATCH)
  Data Path Delay:      2.471ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_plus_4_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X2Y37.D5       net (fanout=35)       0.918   PC<9>
    SLICE_X2Y37.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<9>
                                                       PC<9>_rt
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.BMUX     Tcinb                 0.153   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y32.A3       net (fanout=7)        0.554   PC_plus_4<11>
    SLICE_X2Y32.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/reset_PC_plus_4[11]_AND_297_o1
    SLICE_X3Y33.CLK      net (fanout=2)        0.269   IFIDReg1/reset_PC_plus_4[11]_AND_297_o
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.729ns logic, 1.742ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_12_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_12_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 24 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.811ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X2Y34.CLK), 12 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.189ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y44.B3       net (fanout=482)      5.046   d1/key_o_temp
    SLICE_X2Y44.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_295_o1
    SLICE_X2Y34.CLK      net (fanout=2)        1.113   IFIDReg1/reset_PC_plus_4[12]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (0.652ns logic, 6.159ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.893ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.107ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        1.188   PC_plus_4<12>
    SLICE_X2Y44.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_295_o1
    SLICE_X2Y34.CLK      net (fanout=2)        1.113   IFIDReg1/reset_PC_plus_4[12]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      6.107ns (1.283ns logic, 4.824ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.454ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.546ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        1.188   PC_plus_4<12>
    SLICE_X2Y44.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_295_o1
    SLICE_X2Y34.CLK      net (fanout=2)        1.113   IFIDReg1/reset_PC_plus_4[12]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      5.546ns (1.250ns logic, 4.296ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X2Y34.SR), 12 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.787ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y44.B3       net (fanout=482)      5.046   d1/key_o_temp
    SLICE_X2Y44.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_296_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.932   IFIDReg1/reset_PC_plus_4[12]_AND_296_o
    SLICE_X2Y34.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.787ns (0.809ns logic, 5.978ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.083ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        1.188   PC_plus_4<12>
    SLICE_X2Y44.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_296_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.932   IFIDReg1/reset_PC_plus_4[12]_AND_296_o
    SLICE_X2Y34.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.083ns (1.440ns logic, 4.643ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.522ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        1.188   PC_plus_4<12>
    SLICE_X2Y44.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_296_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.932   IFIDReg1/reset_PC_plus_4[12]_AND_296_o
    SLICE_X2Y34.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.522ns (1.407ns logic, 4.115ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_12_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_12_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X2Y34.SR), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.583ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.CMUX     Topcc                 0.282   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        0.650   PC_plus_4<12>
    SLICE_X2Y44.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_296_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.527   IFIDReg1/reset_PC_plus_4[12]_AND_296_o
    SLICE_X2Y34.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.583ns (0.723ns logic, 1.860ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.631ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.CMUX     Topac                 0.330   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        0.650   PC_plus_4<12>
    SLICE_X2Y44.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_296_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.527   IFIDReg1/reset_PC_plus_4[12]_AND_296_o
    SLICE_X2Y34.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.805ns logic, 1.826ns route)
                                                       (30.6% logic, 69.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.664ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.664ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[12]_AND_295_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X2Y38.B5       net (fanout=3)        0.688   PC<11>
    SLICE_X2Y38.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<11>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        0.650   PC_plus_4<12>
    SLICE_X2Y44.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_296_o1
    SLICE_X2Y34.SR       net (fanout=2)        0.527   IFIDReg1/reset_PC_plus_4[12]_AND_296_o
    SLICE_X2Y34.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_12_LDC
                                                       IFIDReg1/PC_plus_4_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.664ns (0.799ns logic, 1.865ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X2Y34.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.611ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Data Path Delay:      2.611ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.CMUX     Topcc                 0.282   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        0.650   PC_plus_4<12>
    SLICE_X2Y44.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_295_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.605   IFIDReg1/reset_PC_plus_4[12]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      2.611ns (0.673ns logic, 1.938ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X2Y34.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.659ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Data Path Delay:      2.659ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.CMUX     Topac                 0.330   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        0.650   PC_plus_4<12>
    SLICE_X2Y44.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_295_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.605   IFIDReg1/reset_PC_plus_4[12]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.755ns logic, 1.904ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_12_LDC (SLICE_X2Y34.CLK), 12 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.692ns (data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_12_LDC (LATCH)
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_plus_4_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X2Y38.B5       net (fanout=3)        0.688   PC<11>
    SLICE_X2Y38.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<11>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y44.B2       net (fanout=7)        0.650   PC_plus_4<12>
    SLICE_X2Y44.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_12_P_12
                                                       IFIDReg1/reset_PC_plus_4[12]_AND_295_o1
    SLICE_X2Y34.CLK      net (fanout=2)        0.605   IFIDReg1/reset_PC_plus_4[12]_AND_295_o
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.749ns logic, 1.943ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_14_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_14_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 28 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.475ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y42.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y42.B2       net (fanout=482)      5.129   d1/key_o_temp
    SLICE_X3Y42.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_292_o1
    SLICE_X2Y42.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[14]_AND_292_o
    SLICE_X2Y42.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.475ns (0.879ns logic, 5.596ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.267ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.747   PC_plus_4<14>
    SLICE_X3Y42.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_292_o1
    SLICE_X2Y42.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[14]_AND_292_o
    SLICE_X2Y42.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.267ns (1.527ns logic, 3.740ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.747   PC_plus_4<14>
    SLICE_X3Y42.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_292_o1
    SLICE_X2Y42.SR       net (fanout=2)        0.467   IFIDReg1/reset_PC_plus_4[14]_AND_292_o
    SLICE_X2Y42.CLK      Trck                  0.229   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.494ns logic, 3.212ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y42.CLK), 14 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.698ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.302ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y42.B2       net (fanout=482)      5.129   d1/key_o_temp
    SLICE_X3Y42.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_291_o1
    SLICE_X2Y42.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC_plus_4[14]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      6.302ns (0.704ns logic, 5.598ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.906ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.094ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.747   PC_plus_4<14>
    SLICE_X3Y42.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_291_o1
    SLICE_X2Y42.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC_plus_4[14]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      5.094ns (1.352ns logic, 3.742ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.467ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.747   PC_plus_4<14>
    SLICE_X3Y42.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_291_o1
    SLICE_X2Y42.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC_plus_4[14]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.319ns logic, 3.214ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_14_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_14_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y42.SR), 14 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.081ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.360   PC_plus_4<14>
    SLICE_X3Y42.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_292_o1
    SLICE_X2Y42.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[14]_AND_292_o
    SLICE_X2Y42.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.779ns logic, 1.302ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.150ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.COUT     Topcya                0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.360   PC_plus_4<14>
    SLICE_X3Y42.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_292_o1
    SLICE_X2Y42.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[14]_AND_292_o
    SLICE_X2Y42.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (0.882ns logic, 1.268ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.151ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.151ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[14]_AND_291_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   PC<17>
                                                       PC_14
    SLICE_X2Y39.A5       net (fanout=3)        0.835   PC<14>
    SLICE_X2Y39.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<14>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.360   PC_plus_4<14>
    SLICE_X3Y42.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_292_o1
    SLICE_X2Y42.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[14]_AND_292_o
    SLICE_X2Y42.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_plus_4_n_14_LDC
                                                       IFIDReg1/PC_plus_4_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.151ns (0.698ns logic, 1.453ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y42.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.064ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Data Path Delay:      2.064ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.360   PC_plus_4<14>
    SLICE_X3Y42.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_291_o1
    SLICE_X2Y42.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[14]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.732ns logic, 1.332ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y42.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.133ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Data Path Delay:      2.133ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.COUT     Topcya                0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.360   PC_plus_4<14>
    SLICE_X3Y42.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_291_o1
    SLICE_X2Y42.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[14]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.835ns logic, 1.298ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_14_LDC (SLICE_X2Y42.CLK), 14 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.134ns (data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_14_LDC (LATCH)
  Data Path Delay:      2.134ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_plus_4_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   PC<17>
                                                       PC_14
    SLICE_X2Y39.A5       net (fanout=3)        0.835   PC<14>
    SLICE_X2Y39.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<14>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X3Y42.B4       net (fanout=6)        0.360   PC_plus_4<14>
    SLICE_X3Y42.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_14_P_14
                                                       IFIDReg1/reset_PC_plus_4[14]_AND_291_o1
    SLICE_X2Y42.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[14]_AND_291_o
    -------------------------------------------------  ---------------------------
    Total                                      2.134ns (0.651ns logic, 1.483ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_15_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_15_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.048ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X5Y43.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.048ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        1.384   PC_plus_4<15>
    SLICE_X5Y44.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_290_o1
    SLICE_X5Y43.SR       net (fanout=2)        0.470   IFIDReg1/reset_PC_plus_4[15]_AND_290_o
    SLICE_X5Y43.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.048ns (1.668ns logic, 4.380ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.487ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        1.384   PC_plus_4<15>
    SLICE_X5Y44.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_290_o1
    SLICE_X5Y43.SR       net (fanout=2)        0.470   IFIDReg1/reset_PC_plus_4[15]_AND_290_o
    SLICE_X5Y43.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.487ns (1.635ns logic, 3.852ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.341ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        1.384   PC_plus_4<15>
    SLICE_X5Y44.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_290_o1
    SLICE_X5Y43.SR       net (fanout=2)        0.470   IFIDReg1/reset_PC_plus_4[15]_AND_290_o
    SLICE_X5Y43.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.341ns (1.771ns logic, 3.570ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X5Y43.CLK), 15 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.177ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.823ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        1.384   PC_plus_4<15>
    SLICE_X5Y44.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_289_o1
    SLICE_X5Y43.CLK      net (fanout=2)        0.471   IFIDReg1/reset_PC_plus_4[15]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      5.823ns (1.442ns logic, 4.381ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.738ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        1.384   PC_plus_4<15>
    SLICE_X5Y44.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_289_o1
    SLICE_X5Y43.CLK      net (fanout=2)        0.471   IFIDReg1/reset_PC_plus_4[15]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.409ns logic, 3.853ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.884ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.116ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        1.384   PC_plus_4<15>
    SLICE_X5Y44.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_289_o1
    SLICE_X5Y43.CLK      net (fanout=2)        0.471   IFIDReg1/reset_PC_plus_4[15]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (1.545ns logic, 3.571ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_15_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_15_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X5Y43.SR), 15 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y44.B4       net (fanout=482)      1.001   d1/key_o_temp
    SLICE_X5Y44.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_290_o1
    SLICE_X5Y43.SR       net (fanout=2)        0.261   IFIDReg1/reset_PC_plus_4[15]_AND_290_o
    SLICE_X5Y43.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.509ns logic, 1.262ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.607ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X2Y39.B5       net (fanout=3)        0.712   PC<15>
    SLICE_X2Y39.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        0.881   PC_plus_4<15>
    SLICE_X5Y44.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_290_o1
    SLICE_X5Y43.SR       net (fanout=2)        0.261   IFIDReg1/reset_PC_plus_4[15]_AND_290_o
    SLICE_X5Y43.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.607ns (0.753ns logic, 1.854ns route)
                                                       (28.9% logic, 71.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.693ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.693ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[15]_AND_289_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.153   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        0.881   PC_plus_4<15>
    SLICE_X5Y44.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_290_o1
    SLICE_X5Y43.SR       net (fanout=2)        0.261   IFIDReg1/reset_PC_plus_4[15]_AND_290_o
    SLICE_X5Y43.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_15_LDC
                                                       IFIDReg1/PC_plus_4_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.693ns (0.867ns logic, 1.826ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X5Y43.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.666ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Data Path Delay:      1.666ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y44.B4       net (fanout=482)      1.001   d1/key_o_temp
    SLICE_X5Y44.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_289_o1
    SLICE_X5Y43.CLK      net (fanout=2)        0.264   IFIDReg1/reset_PC_plus_4[15]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.401ns logic, 1.265ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X5Y43.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.502ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Data Path Delay:      2.502ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X2Y39.B5       net (fanout=3)        0.712   PC<15>
    SLICE_X2Y39.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        0.881   PC_plus_4<15>
    SLICE_X5Y44.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_289_o1
    SLICE_X5Y43.CLK      net (fanout=2)        0.264   IFIDReg1/reset_PC_plus_4[15]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      2.502ns (0.645ns logic, 1.857ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_15_LDC (SLICE_X5Y43.CLK), 15 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.588ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_15_LDC (LATCH)
  Data Path Delay:      2.588ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.BMUX     Tcinb                 0.153   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X5Y44.B1       net (fanout=6)        0.881   PC_plus_4<15>
    SLICE_X5Y44.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_15_P_15
                                                       IFIDReg1/reset_PC_plus_4[15]_AND_289_o1
    SLICE_X5Y43.CLK      net (fanout=2)        0.264   IFIDReg1/reset_PC_plus_4[15]_AND_289_o
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.759ns logic, 1.829ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_13_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_13_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 26 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.433ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X2Y32.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.433ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.808   PC_plus_4<13>
    SLICE_X3Y32.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_294_o1
    SLICE_X2Y32.SR       net (fanout=2)        0.565   IFIDReg1/reset_PC_plus_4[13]_AND_294_o
    SLICE_X2Y32.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.433ns (1.537ns logic, 3.896ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.808   PC_plus_4<13>
    SLICE_X3Y32.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_294_o1
    SLICE_X2Y32.SR       net (fanout=2)        0.565   IFIDReg1/reset_PC_plus_4[13]_AND_294_o
    SLICE_X2Y32.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (1.504ns logic, 3.368ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.726ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.808   PC_plus_4<13>
    SLICE_X3Y32.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_294_o1
    SLICE_X2Y32.SR       net (fanout=2)        0.565   IFIDReg1/reset_PC_plus_4[13]_AND_294_o
    SLICE_X2Y32.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.726ns (1.640ns logic, 3.086ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X2Y32.CLK), 13 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.824ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.808   PC_plus_4<13>
    SLICE_X3Y32.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_293_o1
    SLICE_X2Y32.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC_plus_4[13]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (1.376ns logic, 3.800ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.385ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.808   PC_plus_4<13>
    SLICE_X3Y32.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_293_o1
    SLICE_X2Y32.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC_plus_4[13]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (1.343ns logic, 3.272ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.531ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.808   PC_plus_4<13>
    SLICE_X3Y32.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_293_o1
    SLICE_X2Y32.CLK      net (fanout=2)        0.469   IFIDReg1/reset_PC_plus_4[13]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (1.479ns logic, 2.990ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_13_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_13_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X2Y32.SR), 13 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.DMUX     Topcd                 0.285   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.429   PC_plus_4<13>
    SLICE_X3Y32.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_294_o1
    SLICE_X2Y32.SR       net (fanout=2)        0.284   IFIDReg1/reset_PC_plus_4[13]_AND_294_o
    SLICE_X2Y32.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.726ns logic, 1.396ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.199ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.DMUX     Topad                 0.362   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.429   PC_plus_4<13>
    SLICE_X3Y32.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_294_o1
    SLICE_X2Y32.SR       net (fanout=2)        0.284   IFIDReg1/reset_PC_plus_4[13]_AND_294_o
    SLICE_X2Y32.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.199ns (0.837ns logic, 1.362ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.232ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[13]_AND_293_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X2Y38.B5       net (fanout=3)        0.688   PC<11>
    SLICE_X2Y38.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<11>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.429   PC_plus_4<13>
    SLICE_X3Y32.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_294_o1
    SLICE_X2Y32.SR       net (fanout=2)        0.284   IFIDReg1/reset_PC_plus_4[13]_AND_294_o
    SLICE_X2Y32.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_13_LDC
                                                       IFIDReg1/PC_plus_4_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.232ns (0.831ns logic, 1.401ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X2Y32.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.088ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Data Path Delay:      2.088ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.DMUX     Topcd                 0.285   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.429   PC_plus_4<13>
    SLICE_X3Y32.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_293_o1
    SLICE_X2Y32.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[13]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      2.088ns (0.688ns logic, 1.400ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X2Y32.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.165ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Data Path Delay:      2.165ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.DMUX     Topad                 0.362   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.429   PC_plus_4<13>
    SLICE_X3Y32.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_293_o1
    SLICE_X2Y32.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[13]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.799ns logic, 1.366ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_13_LDC (SLICE_X2Y32.CLK), 13 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.198ns (data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_13_LDC (LATCH)
  Data Path Delay:      2.198ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_plus_4_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X2Y38.B5       net (fanout=3)        0.688   PC<11>
    SLICE_X2Y38.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<11>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X3Y32.B5       net (fanout=7)        0.429   PC_plus_4<13>
    SLICE_X3Y32.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_13_P_13
                                                       IFIDReg1/reset_PC_plus_4[13]_AND_293_o1
    SLICE_X2Y32.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC_plus_4[13]_AND_293_o
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.793ns logic, 1.405ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_16_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_16_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.977ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X3Y40.CLK), 16 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.023ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.977ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X0Y40.B3       net (fanout=482)      5.396   d1/key_o_temp
    SLICE_X0Y40.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_287_o1
    SLICE_X3Y40.CLK      net (fanout=2)        0.939   IFIDReg1/reset_PC_plus_4[16]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      6.977ns (0.642ns logic, 6.335ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.539ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.461ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.647   PC_plus_4<16>
    SLICE_X0Y40.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_287_o1
    SLICE_X3Y40.CLK      net (fanout=2)        0.939   IFIDReg1/reset_PC_plus_4[16]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      5.461ns (1.349ns logic, 4.112ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.100ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.900ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.647   PC_plus_4<16>
    SLICE_X0Y40.BMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_287_o1
    SLICE_X3Y40.CLK      net (fanout=2)        0.939   IFIDReg1/reset_PC_plus_4[16]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      4.900ns (1.316ns logic, 3.584ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X3Y40.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X0Y40.B3       net (fanout=482)      5.396   d1/key_o_temp
    SLICE_X0Y40.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_288_o1
    SLICE_X3Y40.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[16]_AND_288_o
    SLICE_X3Y40.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.583ns (0.876ns logic, 5.707ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.067ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.647   PC_plus_4<16>
    SLICE_X0Y40.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_288_o1
    SLICE_X3Y40.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[16]_AND_288_o
    SLICE_X3Y40.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.067ns (1.583ns logic, 3.484ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.506ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.647   PC_plus_4<16>
    SLICE_X0Y40.B        Tilo                  0.205   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_288_o1
    SLICE_X3Y40.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[16]_AND_288_o
    SLICE_X3Y40.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.550ns logic, 2.956ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_16_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_16_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X3Y40.SR), 16 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.042ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.042ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X2Y39.B5       net (fanout=3)        0.712   PC<15>
    SLICE_X2Y39.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.387   PC_plus_4<16>
    SLICE_X0Y40.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_288_o1
    SLICE_X3Y40.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[16]_AND_288_o
    SLICE_X3Y40.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.042ns (0.819ns logic, 1.223ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.044ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.387   PC_plus_4<16>
    SLICE_X0Y40.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_288_o1
    SLICE_X3Y40.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[16]_AND_288_o
    SLICE_X3Y40.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.044ns (0.849ns logic, 1.195ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.113ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.113ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[16]_AND_287_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.COUT     Topcya                0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.387   PC_plus_4<16>
    SLICE_X0Y40.B        Tilo                  0.142   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_288_o1
    SLICE_X3Y40.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[16]_AND_288_o
    SLICE_X3Y40.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_16_LDC
                                                       IFIDReg1/PC_plus_4_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.113ns (0.952ns logic, 1.161ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X3Y40.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.286ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Data Path Delay:      2.286ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X2Y39.B5       net (fanout=3)        0.712   PC<15>
    SLICE_X2Y39.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.387   PC_plus_4<16>
    SLICE_X0Y40.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_287_o1
    SLICE_X3Y40.CLK      net (fanout=2)        0.482   IFIDReg1/reset_PC_plus_4[16]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (0.705ns logic, 1.581ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X3Y40.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.288ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Data Path Delay:      2.288ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.387   PC_plus_4<16>
    SLICE_X0Y40.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_287_o1
    SLICE_X3Y40.CLK      net (fanout=2)        0.482   IFIDReg1/reset_PC_plus_4[16]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.288ns (0.735ns logic, 1.553ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_16_LDC (SLICE_X3Y40.CLK), 16 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.357ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_16_LDC (LATCH)
  Data Path Delay:      2.357ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_plus_4_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X2Y38.A4       net (fanout=3)        0.649   PC<10>
    SLICE_X2Y38.COUT     Topcya                0.272   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<10>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CMUX     Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X0Y40.B5       net (fanout=6)        0.387   PC_plus_4<16>
    SLICE_X0Y40.BMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_16_P_16
                                                       IFIDReg1/reset_PC_plus_4[16]_AND_287_o1
    SLICE_X3Y40.CLK      net (fanout=2)        0.482   IFIDReg1/reset_PC_plus_4[16]_AND_287_o
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (0.838ns logic, 1.519ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_17_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_17_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.311ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X3Y37.CLK), 17 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.689ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.311ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y37.B3       net (fanout=482)      5.737   d1/key_o_temp
    SLICE_X1Y37.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_285_o1
    SLICE_X3Y37.CLK      net (fanout=2)        0.870   IFIDReg1/reset_PC_plus_4[17]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      7.311ns (0.704ns logic, 6.607ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.411ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.589ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.741   PC_plus_4<17>
    SLICE_X1Y37.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_285_o1
    SLICE_X3Y37.CLK      net (fanout=2)        0.870   IFIDReg1/reset_PC_plus_4[17]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      5.589ns (1.452ns logic, 4.137ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.972ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.028ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.741   PC_plus_4<17>
    SLICE_X1Y37.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_285_o1
    SLICE_X3Y37.CLK      net (fanout=2)        0.870   IFIDReg1/reset_PC_plus_4[17]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (1.419ns logic, 3.609ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X3Y37.SR), 17 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.978ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X1Y37.B3       net (fanout=482)      5.737   d1/key_o_temp
    SLICE_X1Y37.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_286_o1
    SLICE_X3Y37.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[17]_AND_286_o
    SLICE_X3Y37.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (0.930ns logic, 6.048ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.256ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.741   PC_plus_4<17>
    SLICE_X1Y37.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_286_o1
    SLICE_X3Y37.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[17]_AND_286_o
    SLICE_X3Y37.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.256ns (1.678ns logic, 3.578ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.695ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.741   PC_plus_4<17>
    SLICE_X1Y37.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_286_o1
    SLICE_X3Y37.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[17]_AND_286_o
    SLICE_X3Y37.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.695ns (1.645ns logic, 3.050ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_17_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_17_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X3Y37.SR), 17 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.984ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.984ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.198   PC<17>
                                                       PC_17
    SLICE_X2Y39.D5       net (fanout=3)        0.726   PC<17>
    SLICE_X2Y39.DMUX     Topdd                 0.271   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.354   PC_plus_4<17>
    SLICE_X1Y37.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_286_o1
    SLICE_X3Y37.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[17]_AND_286_o
    SLICE_X3Y37.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.984ns (0.780ns logic, 1.204ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.048ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.DMUX     Tcind                 0.172   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.354   PC_plus_4<17>
    SLICE_X1Y37.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_286_o1
    SLICE_X3Y37.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[17]_AND_286_o
    SLICE_X3Y37.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.886ns logic, 1.162ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.055ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[17]_AND_285_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X2Y39.B5       net (fanout=3)        0.712   PC<15>
    SLICE_X2Y39.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.354   PC_plus_4<17>
    SLICE_X1Y37.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_286_o1
    SLICE_X3Y37.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[17]_AND_286_o
    SLICE_X3Y37.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_17_LDC
                                                       IFIDReg1/PC_plus_4_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.055ns (0.865ns logic, 1.190ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X3Y37.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.218ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Data Path Delay:      2.218ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.198   PC<17>
                                                       PC_17
    SLICE_X2Y39.D5       net (fanout=3)        0.726   PC<17>
    SLICE_X2Y39.DMUX     Topdd                 0.271   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.354   PC_plus_4<17>
    SLICE_X1Y37.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_285_o1
    SLICE_X3Y37.CLK      net (fanout=2)        0.466   IFIDReg1/reset_PC_plus_4[17]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.672ns logic, 1.546ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X3Y37.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.282ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Data Path Delay:      2.282ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.DMUX     Tcind                 0.172   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.354   PC_plus_4<17>
    SLICE_X1Y37.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_285_o1
    SLICE_X3Y37.CLK      net (fanout=2)        0.466   IFIDReg1/reset_PC_plus_4[17]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      2.282ns (0.778ns logic, 1.504ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_17_LDC (SLICE_X3Y37.CLK), 17 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.289ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_17_LDC (LATCH)
  Data Path Delay:      2.289ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_plus_4_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X2Y39.B5       net (fanout=3)        0.712   PC<15>
    SLICE_X2Y39.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<15>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X1Y37.B4       net (fanout=6)        0.354   PC_plus_4<17>
    SLICE_X1Y37.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_17_P_17
                                                       IFIDReg1/reset_PC_plus_4[17]_AND_285_o1
    SLICE_X3Y37.CLK      net (fanout=2)        0.466   IFIDReg1/reset_PC_plus_4[17]_AND_285_o
    -------------------------------------------------  ---------------------------
    Total                                      2.289ns (0.757ns logic, 1.532ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_18_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_18_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 36 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.091ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X4Y44.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.091ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       1.379   PC_plus_4<18>
    SLICE_X4Y43.A        Tilo                  0.205   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_284_o1
    SLICE_X4Y44.SR       net (fanout=2)        1.554   IFIDReg1/reset_PC_plus_4[18]_AND_284_o
    SLICE_X4Y44.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.091ns (1.550ns logic, 5.541ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y43.A3       net (fanout=482)      4.441   d1/key_o_temp
    SLICE_X4Y43.A        Tilo                  0.205   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_284_o1
    SLICE_X4Y44.SR       net (fanout=2)        1.554   IFIDReg1/reset_PC_plus_4[18]_AND_284_o
    SLICE_X4Y44.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (0.826ns logic, 5.995ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       1.379   PC_plus_4<18>
    SLICE_X4Y43.A        Tilo                  0.205   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_284_o1
    SLICE_X4Y44.SR       net (fanout=2)        1.554   IFIDReg1/reset_PC_plus_4[18]_AND_284_o
    SLICE_X4Y44.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (1.517ns logic, 5.013ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X4Y44.CLK), 18 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.731ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.269ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       1.379   PC_plus_4<18>
    SLICE_X4Y43.AMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_283_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.916   IFIDReg1/reset_PC_plus_4[18]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      6.269ns (1.366ns logic, 4.903ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.001ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.999ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y43.A3       net (fanout=482)      4.441   d1/key_o_temp
    SLICE_X4Y43.AMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_283_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.916   IFIDReg1/reset_PC_plus_4[18]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      5.999ns (0.642ns logic, 5.357ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.292ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.708ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       1.379   PC_plus_4<18>
    SLICE_X4Y43.AMUX     Tilo                  0.251   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_283_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.916   IFIDReg1/reset_PC_plus_4[18]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (1.333ns logic, 4.375ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_18_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_18_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X4Y44.SR), 18 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.337ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X2Y40.A2       net (fanout=3)        0.765   PC<18>
    SLICE_X2Y40.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<18>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       0.875   PC_plus_4<18>
    SLICE_X4Y43.A        Tilo                  0.142   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_284_o1
    SLICE_X4Y44.SR       net (fanout=2)        1.000   IFIDReg1/reset_PC_plus_4[18]_AND_284_o
    SLICE_X4Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.337ns (0.697ns logic, 2.640ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.441ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.198   PC<17>
                                                       PC_17
    SLICE_X2Y39.D5       net (fanout=3)        0.726   PC<17>
    SLICE_X2Y39.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       0.875   PC_plus_4<18>
    SLICE_X4Y43.A        Tilo                  0.142   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_284_o1
    SLICE_X4Y44.SR       net (fanout=2)        1.000   IFIDReg1/reset_PC_plus_4[18]_AND_284_o
    SLICE_X4Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.441ns (0.760ns logic, 2.681ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[18]_AND_283_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       0.875   PC_plus_4<18>
    SLICE_X4Y43.A        Tilo                  0.142   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_284_o1
    SLICE_X4Y44.SR       net (fanout=2)        1.000   IFIDReg1/reset_PC_plus_4[18]_AND_284_o
    SLICE_X4Y44.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_18_LDC
                                                       IFIDReg1/PC_plus_4_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.810ns logic, 2.639ns route)
                                                       (23.5% logic, 76.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X4Y44.CLK), 18 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.745ns (data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X2Y40.A2       net (fanout=3)        0.765   PC<18>
    SLICE_X2Y40.AMUX     Topaa                 0.250   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<18>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       0.875   PC_plus_4<18>
    SLICE_X4Y43.AMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_283_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.474   IFIDReg1/reset_PC_plus_4[18]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.631ns logic, 2.114ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X4Y44.CLK), 18 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.849ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Data Path Delay:      2.849ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.198   PC<17>
                                                       PC_17
    SLICE_X2Y39.D5       net (fanout=3)        0.726   PC<17>
    SLICE_X2Y39.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<17>
                                                       PC<17>_rt
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       0.875   PC_plus_4<18>
    SLICE_X4Y43.AMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_283_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.474   IFIDReg1/reset_PC_plus_4[18]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.849ns (0.694ns logic, 2.155ns route)
                                                       (24.4% logic, 75.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_18_LDC (SLICE_X4Y44.CLK), 18 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.857ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_18_LDC (LATCH)
  Data Path Delay:      2.857ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_plus_4_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X2Y38.C3       net (fanout=3)        0.683   PC<12>
    SLICE_X2Y38.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<13>
                                                       PC<12>_rt
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.080   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X4Y43.A2       net (fanout=10)       0.875   PC_plus_4<18>
    SLICE_X4Y43.AMUX     Tilo                  0.183   IFIDReg1/PC_plus_4_n_18_P_18
                                                       IFIDReg1/reset_PC_plus_4[18]_AND_283_o1
    SLICE_X4Y44.CLK      net (fanout=2)        0.474   IFIDReg1/reset_PC_plus_4[18]_AND_283_o
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (0.744ns logic, 2.113ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_19_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_19_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 38 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.819ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X7Y49.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.819ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        2.122   PC_plus_4<19>
    SLICE_X5Y49.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_282_o1
    SLICE_X7Y49.SR       net (fanout=2)        1.345   IFIDReg1/reset_PC_plus_4[19]_AND_282_o
    SLICE_X7Y49.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.819ns (1.744ns logic, 6.075ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.742ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.258ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        2.122   PC_plus_4<19>
    SLICE_X5Y49.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_282_o1
    SLICE_X7Y49.SR       net (fanout=2)        1.345   IFIDReg1/reset_PC_plus_4[19]_AND_282_o
    SLICE_X7Y49.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.258ns (1.711ns logic, 5.547ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.112ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        2.122   PC_plus_4<19>
    SLICE_X5Y49.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_282_o1
    SLICE_X7Y49.SR       net (fanout=2)        1.345   IFIDReg1/reset_PC_plus_4[19]_AND_282_o
    SLICE_X7Y49.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.112ns (1.847ns logic, 5.265ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X7Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.208ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        2.122   PC_plus_4<19>
    SLICE_X5Y49.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_281_o1
    SLICE_X7Y49.CLK      net (fanout=2)        0.544   IFIDReg1/reset_PC_plus_4[19]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (1.518ns logic, 5.274ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.769ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        2.122   PC_plus_4<19>
    SLICE_X5Y49.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_281_o1
    SLICE_X7Y49.CLK      net (fanout=2)        0.544   IFIDReg1/reset_PC_plus_4[19]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.485ns logic, 4.746ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.915ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.085ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        2.122   PC_plus_4<19>
    SLICE_X5Y49.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_281_o1
    SLICE_X7Y49.CLK      net (fanout=2)        0.544   IFIDReg1/reset_PC_plus_4[19]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      6.085ns (1.621ns logic, 4.464ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_19_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_19_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X7Y49.SR), 19 paths
--------------------------------------------------------------------------------
Slack (hold path):      3.581ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y49.A4       net (fanout=482)      2.230   d1/key_o_temp
    SLICE_X5Y49.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_282_o1
    SLICE_X7Y49.SR       net (fanout=2)        0.842   IFIDReg1/reset_PC_plus_4[19]_AND_282_o
    SLICE_X7Y49.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.509ns logic, 3.072ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.670ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X2Y40.B5       net (fanout=3)        0.661   PC<19>
    SLICE_X2Y40.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        1.414   PC_plus_4<19>
    SLICE_X5Y49.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_282_o1
    SLICE_X7Y49.SR       net (fanout=2)        0.842   IFIDReg1/reset_PC_plus_4[19]_AND_282_o
    SLICE_X7Y49.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.670ns (0.753ns logic, 2.917ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.802ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[19]_AND_281_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X2Y40.A2       net (fanout=3)        0.765   PC<18>
    SLICE_X2Y40.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<18>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        1.414   PC_plus_4<19>
    SLICE_X5Y49.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_282_o1
    SLICE_X7Y49.SR       net (fanout=2)        0.842   IFIDReg1/reset_PC_plus_4[19]_AND_282_o
    SLICE_X7Y49.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_19_LDC
                                                       IFIDReg1/PC_plus_4_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.802ns (0.781ns logic, 3.021ns route)
                                                       (20.5% logic, 79.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X7Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.896ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Data Path Delay:      2.896ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y49.A4       net (fanout=482)      2.230   d1/key_o_temp
    SLICE_X5Y49.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_281_o1
    SLICE_X7Y49.CLK      net (fanout=2)        0.265   IFIDReg1/reset_PC_plus_4[19]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.401ns logic, 2.495ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X7Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.985ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Data Path Delay:      2.985ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X2Y40.B5       net (fanout=3)        0.661   PC<19>
    SLICE_X2Y40.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        1.414   PC_plus_4<19>
    SLICE_X5Y49.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_281_o1
    SLICE_X7Y49.CLK      net (fanout=2)        0.265   IFIDReg1/reset_PC_plus_4[19]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.645ns logic, 2.340ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_19_LDC (SLICE_X7Y49.CLK), 19 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.117ns (data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_19_LDC (LATCH)
  Data Path Delay:      3.117ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_plus_4_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X2Y40.A2       net (fanout=3)        0.765   PC<18>
    SLICE_X2Y40.BMUX     Topab                 0.272   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<18>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X5Y49.A3       net (fanout=7)        1.414   PC_plus_4<19>
    SLICE_X5Y49.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_19_C_19
                                                       IFIDReg1/reset_PC_plus_4[19]_AND_281_o1
    SLICE_X7Y49.CLK      net (fanout=2)        0.265   IFIDReg1/reset_PC_plus_4[19]_AND_281_o
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.673ns logic, 2.444ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_20_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_20_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 40 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.771ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X8Y51.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.771ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.872   PC_plus_4<20>
    SLICE_X9Y49.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_280_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.628   IFIDReg1/reset_PC_plus_4[20]_AND_280_o
    SLICE_X8Y51.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.771ns (1.663ns logic, 5.108ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.210ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.872   PC_plus_4<20>
    SLICE_X9Y49.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_280_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.628   IFIDReg1/reset_PC_plus_4[20]_AND_280_o
    SLICE_X8Y51.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.210ns (1.630ns logic, 4.580ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.064ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.872   PC_plus_4<20>
    SLICE_X9Y49.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_280_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.628   IFIDReg1/reset_PC_plus_4[20]_AND_280_o
    SLICE_X8Y51.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.064ns (1.766ns logic, 4.298ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X8Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.585ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.415ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.872   PC_plus_4<20>
    SLICE_X9Y49.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_279_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.448   IFIDReg1/reset_PC_plus_4[20]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      6.415ns (1.487ns logic, 4.928ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.146ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.854ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.872   PC_plus_4<20>
    SLICE_X9Y49.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_279_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.448   IFIDReg1/reset_PC_plus_4[20]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      5.854ns (1.454ns logic, 4.400ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.292ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.708ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.872   PC_plus_4<20>
    SLICE_X9Y49.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_279_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.448   IFIDReg1/reset_PC_plus_4[20]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      5.708ns (1.590ns logic, 4.118ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_20_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_20_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X8Y51.SR), 20 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.995ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y49.A3       net (fanout=482)      1.179   d1/key_o_temp
    SLICE_X9Y49.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_280_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.355   IFIDReg1/reset_PC_plus_4[20]_AND_280_o
    SLICE_X8Y51.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.995ns (0.461ns logic, 1.534ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.692ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.CMUX     Topcc                 0.282   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.120   PC_plus_4<20>
    SLICE_X9Y49.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_280_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.355   IFIDReg1/reset_PC_plus_4[20]_AND_280_o
    SLICE_X8Y51.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.692ns (0.743ns logic, 1.949ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.921ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.921ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[20]_AND_279_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X2Y40.B5       net (fanout=3)        0.661   PC<19>
    SLICE_X2Y40.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.120   PC_plus_4<20>
    SLICE_X9Y49.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_280_o1
    SLICE_X8Y51.SR       net (fanout=2)        0.355   IFIDReg1/reset_PC_plus_4[20]_AND_280_o
    SLICE_X8Y51.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_20_LDC
                                                       IFIDReg1/PC_plus_4_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.921ns (0.785ns logic, 2.136ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X8Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.794ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Data Path Delay:      1.794ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y49.A3       net (fanout=482)      1.179   d1/key_o_temp
    SLICE_X9Y49.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_279_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.214   IFIDReg1/reset_PC_plus_4[20]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.401ns logic, 1.393ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X8Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.491ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Data Path Delay:      2.491ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.CMUX     Topcc                 0.282   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.120   PC_plus_4<20>
    SLICE_X9Y49.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_279_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.214   IFIDReg1/reset_PC_plus_4[20]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.683ns logic, 1.808ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_20_LDC (SLICE_X8Y51.CLK), 20 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.720ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_20_LDC (LATCH)
  Data Path Delay:      2.720ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X2Y40.B5       net (fanout=3)        0.661   PC<19>
    SLICE_X2Y40.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X9Y49.A4       net (fanout=7)        1.120   PC_plus_4<20>
    SLICE_X9Y49.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_C_21
                                                       IFIDReg1/reset_PC_plus_4[20]_AND_279_o1
    SLICE_X8Y51.CLK      net (fanout=2)        0.214   IFIDReg1/reset_PC_plus_4[20]_AND_279_o
    -------------------------------------------------  ---------------------------
    Total                                      2.720ns (0.725ns logic, 1.995ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_21_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_21_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 42 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.120ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X7Y48.CLK), 21 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.880ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.120ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.728   PC_plus_4<21>
    SLICE_X6Y48.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_277_o1
    SLICE_X7Y48.CLK      net (fanout=2)        1.308   IFIDReg1/reset_PC_plus_4[21]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      7.120ns (1.476ns logic, 5.644ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.441ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.559ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.728   PC_plus_4<21>
    SLICE_X6Y48.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_277_o1
    SLICE_X7Y48.CLK      net (fanout=2)        1.308   IFIDReg1/reset_PC_plus_4[21]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.443ns logic, 5.116ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.587ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.413ns (Levels of Logic = 6)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.728   PC_plus_4<21>
    SLICE_X6Y48.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_277_o1
    SLICE_X7Y48.CLK      net (fanout=2)        1.308   IFIDReg1/reset_PC_plus_4[21]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      6.413ns (1.579ns logic, 4.834ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X7Y48.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.851ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.728   PC_plus_4<21>
    SLICE_X6Y48.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_278_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[21]_AND_278_o
    SLICE_X7Y48.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.851ns (1.698ns logic, 5.153ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.290ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.728   PC_plus_4<21>
    SLICE_X6Y48.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_278_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[21]_AND_278_o
    SLICE_X7Y48.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.290ns (1.665ns logic, 4.625ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.144ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.728   PC_plus_4<21>
    SLICE_X6Y48.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_278_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.817   IFIDReg1/reset_PC_plus_4[21]_AND_278_o
    SLICE_X7Y48.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.144ns (1.801ns logic, 4.343ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_21_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_21_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X7Y48.SR), 21 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.755ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.DMUX     Topcd                 0.285   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.064   PC_plus_4<21>
    SLICE_X6Y48.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_278_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[21]_AND_278_o
    SLICE_X7Y48.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.755ns (0.794ns logic, 1.961ns route)
                                                       (28.8% logic, 71.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.870ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   PC<31>
                                                       PC_21
    SLICE_X2Y40.D4       net (fanout=3)        0.603   PC<21>
    SLICE_X2Y40.DMUX     Topdd                 0.271   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.064   PC_plus_4<21>
    SLICE_X6Y48.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_278_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[21]_AND_278_o
    SLICE_X7Y48.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (0.780ns logic, 2.090ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[21]_AND_277_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X2Y40.B5       net (fanout=3)        0.661   PC<19>
    SLICE_X2Y40.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.064   PC_plus_4<21>
    SLICE_X6Y48.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_278_o1
    SLICE_X7Y48.SR       net (fanout=2)        0.423   IFIDReg1/reset_PC_plus_4[21]_AND_278_o
    SLICE_X7Y48.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_21_LDC
                                                       IFIDReg1/PC_plus_4_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.865ns logic, 2.148ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X7Y48.CLK), 21 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.923ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Data Path Delay:      2.923ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.DMUX     Topcd                 0.285   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.064   PC_plus_4<21>
    SLICE_X6Y48.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_277_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.711   IFIDReg1/reset_PC_plus_4[21]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      2.923ns (0.674ns logic, 2.249ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X7Y48.CLK), 21 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.038ns (data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   PC<31>
                                                       PC_21
    SLICE_X2Y40.D4       net (fanout=3)        0.603   PC<21>
    SLICE_X2Y40.DMUX     Topdd                 0.271   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.064   PC_plus_4<21>
    SLICE_X6Y48.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_277_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.711   IFIDReg1/reset_PC_plus_4[21]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.660ns logic, 2.378ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_21_LDC (SLICE_X7Y48.CLK), 21 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.181ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_21_LDC (LATCH)
  Data Path Delay:      3.181ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_plus_4_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X2Y40.B5       net (fanout=3)        0.661   PC<19>
    SLICE_X2Y40.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<19>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X6Y48.A1       net (fanout=10)       1.064   PC_plus_4<21>
    SLICE_X6Y48.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_21_P_21
                                                       IFIDReg1/reset_PC_plus_4[21]_AND_277_o1
    SLICE_X7Y48.CLK      net (fanout=2)        0.711   IFIDReg1/reset_PC_plus_4[21]_AND_277_o
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (0.745ns logic, 2.436ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_23_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_23_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 46 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.898ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X4Y56.SR), 23 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.898ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        2.022   PC_plus_4<23>
    SLICE_X5Y55.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_274_o1
    SLICE_X4Y56.SR       net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[23]_AND_274_o
    SLICE_X4Y56.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.898ns (1.770ns logic, 5.128ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        2.022   PC_plus_4<23>
    SLICE_X5Y55.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_274_o1
    SLICE_X4Y56.SR       net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[23]_AND_274_o
    SLICE_X4Y56.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.737ns logic, 4.600ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        2.022   PC_plus_4<23>
    SLICE_X5Y55.D        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_274_o1
    SLICE_X4Y56.SR       net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[23]_AND_274_o
    SLICE_X4Y56.CLK      Trck                  0.230   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.873ns logic, 4.318ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X4Y56.CLK), 23 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.231ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.769ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        2.022   PC_plus_4<23>
    SLICE_X5Y55.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_273_o1
    SLICE_X4Y56.CLK      net (fanout=2)        0.542   IFIDReg1/reset_PC_plus_4[23]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (1.594ns logic, 5.175ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.792ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.208ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        2.022   PC_plus_4<23>
    SLICE_X5Y55.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_273_o1
    SLICE_X4Y56.CLK      net (fanout=2)        0.542   IFIDReg1/reset_PC_plus_4[23]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      6.208ns (1.561ns logic, 4.647ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.938ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.062ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.292   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        2.022   PC_plus_4<23>
    SLICE_X5Y55.DMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_273_o1
    SLICE_X4Y56.CLK      net (fanout=2)        0.542   IFIDReg1/reset_PC_plus_4[23]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      6.062ns (1.697ns logic, 4.365ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_23_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_23_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X4Y56.SR), 23 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.460ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y55.D5       net (fanout=482)      0.713   d1/key_o_temp
    SLICE_X5Y55.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_274_o1
    SLICE_X4Y56.SR       net (fanout=2)        0.286   IFIDReg1/reset_PC_plus_4[23]_AND_274_o
    SLICE_X4Y56.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.460ns (0.461ns logic, 0.999ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.537ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        1.228   PC_plus_4<23>
    SLICE_X5Y55.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_274_o1
    SLICE_X4Y56.SR       net (fanout=2)        0.286   IFIDReg1/reset_PC_plus_4[23]_AND_274_o
    SLICE_X4Y56.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.707ns logic, 1.830ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.806ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[23]_AND_273_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.153   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        1.228   PC_plus_4<23>
    SLICE_X5Y55.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_274_o1
    SLICE_X4Y56.SR       net (fanout=2)        0.286   IFIDReg1/reset_PC_plus_4[23]_AND_274_o
    SLICE_X4Y56.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_plus_4_n_23_LDC
                                                       IFIDReg1/PC_plus_4_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.817ns logic, 1.989ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X4Y56.CLK), 23 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.395ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Data Path Delay:      1.395ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y55.D5       net (fanout=482)      0.713   d1/key_o_temp
    SLICE_X5Y55.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_273_o1
    SLICE_X4Y56.CLK      net (fanout=2)        0.281   IFIDReg1/reset_PC_plus_4[23]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.401ns logic, 0.994ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X4Y56.CLK), 23 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.472ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Data Path Delay:      2.472ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.BMUX     Topbb                 0.244   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        1.228   PC_plus_4<23>
    SLICE_X5Y55.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_273_o1
    SLICE_X4Y56.CLK      net (fanout=2)        0.281   IFIDReg1/reset_PC_plus_4[23]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      2.472ns (0.647ns logic, 1.825ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_23_LDC (SLICE_X4Y56.CLK), 23 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.741ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_23_LDC (LATCH)
  Data Path Delay:      2.741ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.BMUX     Tcinb                 0.153   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.D4       net (fanout=7)        1.228   PC_plus_4<23>
    SLICE_X5Y55.DMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[23]_AND_273_o1
    SLICE_X4Y56.CLK      net (fanout=2)        0.281   IFIDReg1/reset_PC_plus_4[23]_AND_273_o
    -------------------------------------------------  ---------------------------
    Total                                      2.741ns (0.757ns logic, 1.984ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_24_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_24_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 48 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.742ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X5Y56.SR), 24 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.742ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.848   PC_plus_4<24>
    SLICE_X5Y55.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_272_o1
    SLICE_X5Y56.SR       net (fanout=2)        0.494   IFIDReg1/reset_PC_plus_4[24]_AND_272_o
    SLICE_X5Y56.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.742ns (1.789ns logic, 4.953ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.181ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.848   PC_plus_4<24>
    SLICE_X5Y55.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_272_o1
    SLICE_X5Y56.SR       net (fanout=2)        0.494   IFIDReg1/reset_PC_plus_4[24]_AND_272_o
    SLICE_X5Y56.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.181ns (1.756ns logic, 4.425ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.035ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.848   PC_plus_4<24>
    SLICE_X5Y55.A        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_272_o1
    SLICE_X5Y56.SR       net (fanout=2)        0.494   IFIDReg1/reset_PC_plus_4[24]_AND_272_o
    SLICE_X5Y56.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.035ns (1.892ns logic, 4.143ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X5Y56.CLK), 24 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.665ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.335ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.848   PC_plus_4<24>
    SLICE_X5Y55.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_271_o1
    SLICE_X5Y56.CLK      net (fanout=2)        0.313   IFIDReg1/reset_PC_plus_4[24]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      6.335ns (1.563ns logic, 4.772ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.226ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.774ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.848   PC_plus_4<24>
    SLICE_X5Y55.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_271_o1
    SLICE_X5Y56.CLK      net (fanout=2)        0.313   IFIDReg1/reset_PC_plus_4[24]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      5.774ns (1.530ns logic, 4.244ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.372ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.261   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.848   PC_plus_4<24>
    SLICE_X5Y55.AMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_271_o1
    SLICE_X5Y56.CLK      net (fanout=2)        0.313   IFIDReg1/reset_PC_plus_4[24]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (1.666ns logic, 3.962ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_24_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_24_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X5Y56.SR), 24 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y55.A2       net (fanout=482)      0.919   d1/key_o_temp
    SLICE_X5Y55.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_272_o1
    SLICE_X5Y56.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[24]_AND_272_o
    SLICE_X5Y56.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.509ns logic, 1.204ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.132   PC_plus_4<24>
    SLICE_X5Y55.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_272_o1
    SLICE_X5Y56.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[24]_AND_272_o
    SLICE_X5Y56.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.568ns (0.835ns logic, 1.733ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.753ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[24]_AND_271_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.132   PC_plus_4<24>
    SLICE_X5Y55.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_272_o1
    SLICE_X5Y56.SR       net (fanout=2)        0.285   IFIDReg1/reset_PC_plus_4[24]_AND_272_o
    SLICE_X5Y56.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_24_LDC
                                                       IFIDReg1/PC_plus_4_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.861ns logic, 1.892ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X5Y56.CLK), 24 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.463ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X5Y55.A2       net (fanout=482)      0.919   d1/key_o_temp
    SLICE_X5Y55.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_271_o1
    SLICE_X5Y56.CLK      net (fanout=2)        0.143   IFIDReg1/reset_PC_plus_4[24]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.401ns logic, 1.062ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X5Y56.CLK), 24 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.318ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Data Path Delay:      2.318ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.CMUX     Topbc                 0.324   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.132   PC_plus_4<24>
    SLICE_X5Y55.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_271_o1
    SLICE_X5Y56.CLK      net (fanout=2)        0.143   IFIDReg1/reset_PC_plus_4[24]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.727ns logic, 1.591ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_24_LDC (SLICE_X5Y56.CLK), 24 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.503ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_24_LDC (LATCH)
  Data Path Delay:      2.503ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CMUX     Tcinc                 0.149   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X5Y55.A3       net (fanout=7)        1.132   PC_plus_4<24>
    SLICE_X5Y55.AMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/reset_PC_plus_4[24]_AND_271_o1
    SLICE_X5Y56.CLK      net (fanout=2)        0.143   IFIDReg1/reset_PC_plus_4[24]_AND_271_o
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.753ns logic, 1.750ns route)
                                                       (30.1% logic, 69.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_22_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_22_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 44 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.702ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X5Y55.CLK), 22 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.298ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.702ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.761   PC_plus_4<22>
    SLICE_X7Y55.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_275_o1
    SLICE_X5Y55.CLK      net (fanout=2)        0.826   IFIDReg1/reset_PC_plus_4[22]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      6.702ns (1.504ns logic, 5.198ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.859ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.141ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.761   PC_plus_4<22>
    SLICE_X7Y55.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_275_o1
    SLICE_X5Y55.CLK      net (fanout=2)        0.826   IFIDReg1/reset_PC_plus_4[22]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      6.141ns (1.471ns logic, 4.670ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.005ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.995ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.761   PC_plus_4<22>
    SLICE_X7Y55.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_275_o1
    SLICE_X5Y55.CLK      net (fanout=2)        0.826   IFIDReg1/reset_PC_plus_4[22]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      5.995ns (1.607ns logic, 4.388ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X5Y55.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.412ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.761   PC_plus_4<22>
    SLICE_X7Y55.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_276_o1
    SLICE_X5Y55.SR       net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[22]_AND_276_o
    SLICE_X5Y55.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.412ns (1.730ns logic, 4.682ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.761   PC_plus_4<22>
    SLICE_X7Y55.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_276_o1
    SLICE_X5Y55.SR       net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[22]_AND_276_o
    SLICE_X5Y55.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (1.697ns logic, 4.154ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.705ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.202   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.761   PC_plus_4<22>
    SLICE_X7Y55.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_276_o1
    SLICE_X5Y55.SR       net (fanout=2)        0.310   IFIDReg1/reset_PC_plus_4[22]_AND_276_o
    SLICE_X5Y55.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.705ns (1.833ns logic, 3.872ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_22_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_22_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X5Y55.SR), 22 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y55.B1       net (fanout=482)      0.744   d1/key_o_temp
    SLICE_X7Y55.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_276_o1
    SLICE_X5Y55.SR       net (fanout=2)        0.123   IFIDReg1/reset_PC_plus_4[22]_AND_276_o
    SLICE_X5Y55.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.509ns logic, 0.867ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.460ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.024   PC_plus_4<22>
    SLICE_X7Y55.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_276_o1
    SLICE_X5Y55.SR       net (fanout=2)        0.123   IFIDReg1/reset_PC_plus_4[22]_AND_276_o
    SLICE_X5Y55.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.460ns (0.838ns logic, 1.622ns route)
                                                       (34.1% logic, 65.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.573ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[22]_AND_275_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   PC<31>
                                                       PC_21
    SLICE_X2Y40.D4       net (fanout=3)        0.603   PC<21>
    SLICE_X2Y40.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.024   PC_plus_4<22>
    SLICE_X7Y55.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_276_o1
    SLICE_X5Y55.SR       net (fanout=2)        0.123   IFIDReg1/reset_PC_plus_4[22]_AND_276_o
    SLICE_X5Y55.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_22_LDC
                                                       IFIDReg1/PC_plus_4_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (0.822ns logic, 1.751ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X5Y55.CLK), 22 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.582ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y55.B1       net (fanout=482)      0.744   d1/key_o_temp
    SLICE_X7Y55.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_275_o1
    SLICE_X5Y55.CLK      net (fanout=2)        0.437   IFIDReg1/reset_PC_plus_4[22]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.401ns logic, 1.181ns route)
                                                       (25.3% logic, 74.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X5Y55.CLK), 22 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.666ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Data Path Delay:      2.666ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.024   PC_plus_4<22>
    SLICE_X7Y55.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_275_o1
    SLICE_X5Y55.CLK      net (fanout=2)        0.437   IFIDReg1/reset_PC_plus_4[22]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.730ns logic, 1.936ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_22_LDC (SLICE_X5Y55.CLK), 22 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.779ns (data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_22_LDC (LATCH)
  Data Path Delay:      2.779ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_plus_4_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   PC<31>
                                                       PC_21
    SLICE_X2Y40.D4       net (fanout=3)        0.603   PC<21>
    SLICE_X2Y40.COUT     Topcyd                0.187   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<21>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.AMUX     Tcina                 0.126   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y55.B5       net (fanout=3)        1.024   PC_plus_4<22>
    SLICE_X7Y55.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_22_P_22
                                                       IFIDReg1/reset_PC_plus_4[22]_AND_275_o1
    SLICE_X5Y55.CLK      net (fanout=2)        0.437   IFIDReg1/reset_PC_plus_4[22]_AND_275_o
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.714ns logic, 2.065ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_25_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_25_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 50 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.491ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X5Y54.SR), 25 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.491ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.739   PC_plus_4<25>
    SLICE_X7Y54.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_270_o1
    SLICE_X5Y54.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[25]_AND_270_o
    SLICE_X5Y54.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.491ns (1.830ns logic, 4.661ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.930ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.739   PC_plus_4<25>
    SLICE_X7Y54.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_270_o1
    SLICE_X5Y54.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[25]_AND_270_o
    SLICE_X5Y54.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.930ns (1.797ns logic, 4.133ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.784ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.739   PC_plus_4<25>
    SLICE_X7Y54.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_270_o1
    SLICE_X5Y54.SR       net (fanout=2)        0.311   IFIDReg1/reset_PC_plus_4[25]_AND_270_o
    SLICE_X5Y54.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.784ns (1.933ns logic, 3.851ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X5Y54.CLK), 25 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.551ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.449ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.739   PC_plus_4<25>
    SLICE_X7Y54.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_269_o1
    SLICE_X5Y54.CLK      net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[25]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      6.449ns (1.604ns logic, 4.845ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.112ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.739   PC_plus_4<25>
    SLICE_X7Y54.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_269_o1
    SLICE_X5Y54.CLK      net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[25]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (1.571ns logic, 4.317ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.258ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 7)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.DMUX     Tcind                 0.302   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.739   PC_plus_4<25>
    SLICE_X7Y54.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_269_o1
    SLICE_X5Y54.CLK      net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[25]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.707ns logic, 4.035ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_25_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_25_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X5Y54.SR), 25 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.379ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.072   PC_plus_4<25>
    SLICE_X7Y54.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_270_o1
    SLICE_X5Y54.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[25]_AND_270_o
    SLICE_X5Y54.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.867ns logic, 1.512ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.400ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y54.B4       net (fanout=482)      1.767   d1/key_o_temp
    SLICE_X7Y54.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_270_o1
    SLICE_X5Y54.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[25]_AND_270_o
    SLICE_X5Y54.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.400ns (0.509ns logic, 1.891ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.546ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.546ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[25]_AND_269_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   PC<31>
                                                       PC_24
    SLICE_X2Y41.C5       net (fanout=3)        0.556   PC<24>
    SLICE_X2Y41.DMUX     Topcd                 0.285   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.072   PC_plus_4<25>
    SLICE_X7Y54.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_270_o1
    SLICE_X5Y54.SR       net (fanout=2)        0.124   IFIDReg1/reset_PC_plus_4[25]_AND_270_o
    SLICE_X5Y54.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_25_LDC
                                                       IFIDReg1/PC_plus_4_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.546ns (0.794ns logic, 1.752ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X5Y54.CLK), 25 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.420ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.DMUX     Topbd                 0.356   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.072   PC_plus_4<25>
    SLICE_X7Y54.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_269_o1
    SLICE_X5Y54.CLK      net (fanout=2)        0.273   IFIDReg1/reset_PC_plus_4[25]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.759ns logic, 1.661ns route)
                                                       (31.4% logic, 68.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X5Y54.CLK), 25 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.441ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Data Path Delay:      2.441ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y54.B4       net (fanout=482)      1.767   d1/key_o_temp
    SLICE_X7Y54.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_269_o1
    SLICE_X5Y54.CLK      net (fanout=2)        0.273   IFIDReg1/reset_PC_plus_4[25]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (0.401ns logic, 2.040ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_25_LDC (SLICE_X5Y54.CLK), 25 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.587ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_25_LDC (LATCH)
  Data Path Delay:      2.587ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   PC<31>
                                                       PC_24
    SLICE_X2Y41.C5       net (fanout=3)        0.556   PC<24>
    SLICE_X2Y41.DMUX     Topcd                 0.285   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X7Y54.B3       net (fanout=7)        1.072   PC_plus_4<25>
    SLICE_X7Y54.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_25_P_25
                                                       IFIDReg1/reset_PC_plus_4[25]_AND_269_o1
    SLICE_X5Y54.CLK      net (fanout=2)        0.273   IFIDReg1/reset_PC_plus_4[25]_AND_269_o
    -------------------------------------------------  ---------------------------
    Total                                      2.587ns (0.686ns logic, 1.901ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_26_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_26_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 52 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.796ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X3Y49.SR), 26 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.796ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.202   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        1.125   PC_plus_4<26>
    SLICE_X2Y49.D        Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_268_o1
    SLICE_X3Y49.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[26]_AND_268_o
    SLICE_X3Y49.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.796ns (1.750ns logic, 4.046ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.554ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y49.D2       net (fanout=482)      4.265   d1/key_o_temp
    SLICE_X2Y49.D        Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_268_o1
    SLICE_X3Y49.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[26]_AND_268_o
    SLICE_X3Y49.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.446ns (0.874ns logic, 4.572ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.235ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.202   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        1.125   PC_plus_4<26>
    SLICE_X2Y49.D        Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_268_o1
    SLICE_X3Y49.SR       net (fanout=2)        0.307   IFIDReg1/reset_PC_plus_4[26]_AND_268_o
    SLICE_X3Y49.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (1.717ns logic, 3.518ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X3Y49.CLK), 26 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.236ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.764ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.202   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        1.125   PC_plus_4<26>
    SLICE_X2Y49.DMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_267_o1
    SLICE_X3Y49.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[26]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      5.764ns (1.528ns logic, 4.236ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.586ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y49.D2       net (fanout=482)      4.265   d1/key_o_temp
    SLICE_X2Y49.DMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_267_o1
    SLICE_X3Y49.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[26]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (0.652ns logic, 4.762ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.797ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.203ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.202   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        1.125   PC_plus_4<26>
    SLICE_X2Y49.DMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_267_o1
    SLICE_X3Y49.CLK      net (fanout=2)        0.497   IFIDReg1/reset_PC_plus_4[26]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (1.495ns logic, 3.708ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_26_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_26_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X3Y49.SR), 26 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.994ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.994ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.126   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        0.614   PC_plus_4<26>
    SLICE_X2Y49.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_268_o1
    SLICE_X3Y49.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[26]_AND_268_o
    SLICE_X3Y49.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.901ns logic, 1.093ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.122ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.126   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        0.614   PC_plus_4<26>
    SLICE_X2Y49.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_268_o1
    SLICE_X3Y49.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[26]_AND_268_o
    SLICE_X3Y49.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.122ns (0.870ns logic, 1.252ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[26]_AND_267_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   PC<31>
                                                       PC_24
    SLICE_X2Y41.C5       net (fanout=3)        0.556   PC<24>
    SLICE_X2Y41.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.126   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        0.614   PC_plus_4<26>
    SLICE_X2Y49.D        Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_268_o1
    SLICE_X3Y49.SR       net (fanout=2)        0.162   IFIDReg1/reset_PC_plus_4[26]_AND_268_o
    SLICE_X3Y49.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_26_LDC
                                                       IFIDReg1/PC_plus_4_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.838ns logic, 1.333ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X3Y49.CLK), 26 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.008ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Data Path Delay:      2.008ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.126   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        0.614   PC_plus_4<26>
    SLICE_X2Y49.DMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_267_o1
    SLICE_X3Y49.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[26]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      2.008ns (0.781ns logic, 1.227ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X3Y49.CLK), 26 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.136ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Data Path Delay:      2.136ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.126   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        0.614   PC_plus_4<26>
    SLICE_X2Y49.DMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_267_o1
    SLICE_X3Y49.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[26]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.750ns logic, 1.386ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_26_LDC (SLICE_X3Y49.CLK), 26 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.185ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_26_LDC (LATCH)
  Data Path Delay:      2.185ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_plus_4_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   PC<31>
                                                       PC_24
    SLICE_X2Y41.C5       net (fanout=3)        0.556   PC<24>
    SLICE_X2Y41.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<24>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.AMUX     Tcina                 0.126   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y49.D4       net (fanout=7)        0.614   PC_plus_4<26>
    SLICE_X2Y49.DMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_26_P_26
                                                       IFIDReg1/reset_PC_plus_4[26]_AND_267_o1
    SLICE_X3Y49.CLK      net (fanout=2)        0.296   IFIDReg1/reset_PC_plus_4[26]_AND_267_o
    -------------------------------------------------  ---------------------------
    Total                                      2.185ns (0.718ns logic, 1.467ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_27_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_27_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 54 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.801ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X6Y50.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.292   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.938   PC_plus_4<27>
    SLICE_X6Y50.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_266_o1
    SLICE_X6Y50.SR       net (fanout=2)        0.474   IFIDReg1/reset_PC_plus_4[27]_AND_266_o
    SLICE_X6Y50.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (1.775ns logic, 5.026ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.240ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.292   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.938   PC_plus_4<27>
    SLICE_X6Y50.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_266_o1
    SLICE_X6Y50.SR       net (fanout=2)        0.474   IFIDReg1/reset_PC_plus_4[27]_AND_266_o
    SLICE_X6Y50.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.240ns (1.742ns logic, 4.498ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.906ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.094ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.292   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.938   PC_plus_4<27>
    SLICE_X6Y50.A        Tilo                  0.203   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_266_o1
    SLICE_X6Y50.SR       net (fanout=2)        0.474   IFIDReg1/reset_PC_plus_4[27]_AND_266_o
    SLICE_X6Y50.CLK      Trck                  0.215   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (1.878ns logic, 4.216ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X6Y50.CLK), 27 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.243ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.757ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.292   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.938   PC_plus_4<27>
    SLICE_X6Y50.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_265_o1
    SLICE_X6Y50.CLK      net (fanout=2)        0.587   IFIDReg1/reset_PC_plus_4[27]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      6.757ns (1.618ns logic, 5.139ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.804ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.196ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.292   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.938   PC_plus_4<27>
    SLICE_X6Y50.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_265_o1
    SLICE_X6Y50.CLK      net (fanout=2)        0.587   IFIDReg1/reset_PC_plus_4[27]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.585ns logic, 4.611ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.950ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.050ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.292   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.938   PC_plus_4<27>
    SLICE_X6Y50.AMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_265_o1
    SLICE_X6Y50.CLK      net (fanout=2)        0.587   IFIDReg1/reset_PC_plus_4[27]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      6.050ns (1.721ns logic, 4.329ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_27_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_27_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X6Y50.SR), 27 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.668ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.668ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.153   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.202   PC_plus_4<27>
    SLICE_X6Y50.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_266_o1
    SLICE_X6Y50.SR       net (fanout=2)        0.291   IFIDReg1/reset_PC_plus_4[27]_AND_266_o
    SLICE_X6Y50.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.858ns logic, 1.810ns route)
                                                       (32.2% logic, 67.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.762ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_27 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.CQ       Tcko                  0.198   PC<27>
                                                       PC_27
    SLICE_X2Y42.B5       net (fanout=3)        0.586   PC<27>
    SLICE_X2Y42.BMUX     Topbb                 0.244   IFIDReg1/PC_plus_4_n_14_LDC
                                                       PC<27>_rt
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.202   PC_plus_4<27>
    SLICE_X6Y50.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_266_o1
    SLICE_X6Y50.SR       net (fanout=2)        0.291   IFIDReg1/reset_PC_plus_4[27]_AND_266_o
    SLICE_X6Y50.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.762ns (0.683ns logic, 2.079ns route)
                                                       (24.7% logic, 75.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.796ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[27]_AND_265_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.153   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.202   PC_plus_4<27>
    SLICE_X6Y50.A        Tilo                  0.156   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_266_o1
    SLICE_X6Y50.SR       net (fanout=2)        0.291   IFIDReg1/reset_PC_plus_4[27]_AND_266_o
    SLICE_X6Y50.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/PC_plus_4_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.796ns (0.827ns logic, 1.969ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X6Y50.CLK), 27 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.541ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Data Path Delay:      2.541ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.153   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.202   PC_plus_4<27>
    SLICE_X6Y50.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_265_o1
    SLICE_X6Y50.CLK      net (fanout=2)        0.214   IFIDReg1/reset_PC_plus_4[27]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      2.541ns (0.808ns logic, 1.733ns route)
                                                       (31.8% logic, 68.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X6Y50.CLK), 27 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.635ns (data path)
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Data Path Delay:      2.635ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_27 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.CQ       Tcko                  0.198   PC<27>
                                                       PC_27
    SLICE_X2Y42.B5       net (fanout=3)        0.586   PC<27>
    SLICE_X2Y42.BMUX     Topbb                 0.244   IFIDReg1/PC_plus_4_n_14_LDC
                                                       PC<27>_rt
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.202   PC_plus_4<27>
    SLICE_X6Y50.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_265_o1
    SLICE_X6Y50.CLK      net (fanout=2)        0.214   IFIDReg1/reset_PC_plus_4[27]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.633ns logic, 2.002ns route)
                                                       (24.0% logic, 76.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_27_LDC (SLICE_X6Y50.CLK), 27 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.669ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_27_LDC (LATCH)
  Data Path Delay:      2.669ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.BMUX     Tcinb                 0.153   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y50.A1       net (fanout=7)        1.202   PC_plus_4<27>
    SLICE_X6Y50.AMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_27_LDC
                                                       IFIDReg1/reset_PC_plus_4[27]_AND_265_o1
    SLICE_X6Y50.CLK      net (fanout=2)        0.214   IFIDReg1/reset_PC_plus_4[27]_AND_265_o
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.777ns logic, 1.892ns route)
                                                       (29.1% logic, 70.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_28_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_28_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 56 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.770ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X7Y57.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.770ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.261   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.826   PC_plus_4<28>
    SLICE_X6Y56.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_264_o1
    SLICE_X7Y57.SR       net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[28]_AND_264_o
    SLICE_X7Y57.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (1.809ns logic, 4.961ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.209ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.261   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.826   PC_plus_4<28>
    SLICE_X6Y56.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_264_o1
    SLICE_X7Y57.SR       net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[28]_AND_264_o
    SLICE_X7Y57.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.209ns (1.776ns logic, 4.433ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.937ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.261   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.826   PC_plus_4<28>
    SLICE_X6Y56.B        Tilo                  0.203   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_264_o1
    SLICE_X7Y57.SR       net (fanout=2)        0.521   IFIDReg1/reset_PC_plus_4[28]_AND_264_o
    SLICE_X7Y57.CLK      Trck                  0.280   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (1.912ns logic, 4.151ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X7Y57.CLK), 28 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.310ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.690ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.261   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.826   PC_plus_4<28>
    SLICE_X6Y56.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_263_o1
    SLICE_X7Y57.CLK      net (fanout=2)        0.663   IFIDReg1/reset_PC_plus_4[28]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      6.690ns (1.587ns logic, 5.103ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.871ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.129ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.261   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.826   PC_plus_4<28>
    SLICE_X6Y56.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_263_o1
    SLICE_X7Y57.CLK      net (fanout=2)        0.663   IFIDReg1/reset_PC_plus_4[28]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      6.129ns (1.554ns logic, 4.575ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.017ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.983ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.261   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.826   PC_plus_4<28>
    SLICE_X6Y56.BMUX     Tilo                  0.261   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_263_o1
    SLICE_X7Y57.CLK      net (fanout=2)        0.663   IFIDReg1/reset_PC_plus_4[28]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      5.983ns (1.690ns logic, 4.293ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_28_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_28_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X7Y57.SR), 28 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.534ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y56.B3       net (fanout=482)      1.767   d1/key_o_temp
    SLICE_X6Y56.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_264_o1
    SLICE_X7Y57.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[28]_AND_264_o
    SLICE_X7Y57.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.534ns (0.509ns logic, 2.025ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.149   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.100   PC_plus_4<28>
    SLICE_X6Y56.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_264_o1
    SLICE_X7Y57.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[28]_AND_264_o
    SLICE_X7Y57.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.924ns logic, 1.675ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.727ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.727ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[28]_AND_263_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.149   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.100   PC_plus_4<28>
    SLICE_X6Y56.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_264_o1
    SLICE_X7Y57.SR       net (fanout=2)        0.258   IFIDReg1/reset_PC_plus_4[28]_AND_264_o
    SLICE_X7Y57.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_28_LDC
                                                       IFIDReg1/PC_plus_4_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (0.893ns logic, 1.834ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X7Y57.CLK), 28 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.554ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X6Y56.B3       net (fanout=482)      1.767   d1/key_o_temp
    SLICE_X6Y56.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_263_o1
    SLICE_X7Y57.CLK      net (fanout=2)        0.398   IFIDReg1/reset_PC_plus_4[28]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.389ns logic, 2.165ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X7Y57.CLK), 28 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.619ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Data Path Delay:      2.619ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.149   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.100   PC_plus_4<28>
    SLICE_X6Y56.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_263_o1
    SLICE_X7Y57.CLK      net (fanout=2)        0.398   IFIDReg1/reset_PC_plus_4[28]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      2.619ns (0.804ns logic, 1.815ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_28_LDC (SLICE_X7Y57.CLK), 28 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.747ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_28_LDC (LATCH)
  Data Path Delay:      2.747ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CMUX     Tcinc                 0.149   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X6Y56.B5       net (fanout=7)        1.100   PC_plus_4<28>
    SLICE_X6Y56.BMUX     Tilo                  0.191   IFIDReg1/PC_plus_4_n_28_P_28
                                                       IFIDReg1/reset_PC_plus_4[28]_AND_263_o1
    SLICE_X7Y57.CLK      net (fanout=2)        0.398   IFIDReg1/reset_PC_plus_4[28]_AND_263_o
    -------------------------------------------------  ---------------------------
    Total                                      2.747ns (0.773ns logic, 1.974ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_29_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_29_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 58 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.217ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X10Y46.CLK), 29 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.783ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      7.217ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.302   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.767   PC_plus_4<29>
    SLICE_X11Y46.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_261_o1
    SLICE_X10Y46.CLK     net (fanout=2)        1.156   IFIDReg1/reset_PC_plus_4[29]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      7.217ns (1.680ns logic, 5.537ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.344ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.656ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.302   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.767   PC_plus_4<29>
    SLICE_X11Y46.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_261_o1
    SLICE_X10Y46.CLK     net (fanout=2)        1.156   IFIDReg1/reset_PC_plus_4[29]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      6.656ns (1.647ns logic, 5.009ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  3.490ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.510ns (Levels of Logic = 8)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.302   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.767   PC_plus_4<29>
    SLICE_X11Y46.BMUX    Tilo                  0.313   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_261_o1
    SLICE_X10Y46.CLK     net (fanout=2)        1.156   IFIDReg1/reset_PC_plus_4[29]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      6.510ns (1.783ns logic, 4.727ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X10Y46.SR), 29 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.950ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.302   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.767   PC_plus_4<29>
    SLICE_X11Y46.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_262_o1
    SLICE_X10Y46.SR      net (fanout=2)        0.728   IFIDReg1/reset_PC_plus_4[29]_AND_262_o
    SLICE_X10Y46.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.950ns (1.841ns logic, 5.109ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.389ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.302   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.767   PC_plus_4<29>
    SLICE_X11Y46.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_262_o1
    SLICE_X10Y46.SR      net (fanout=2)        0.728   IFIDReg1/reset_PC_plus_4[29]_AND_262_o
    SLICE_X10Y46.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.389ns (1.808ns logic, 4.581ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.243ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.302   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.767   PC_plus_4<29>
    SLICE_X11Y46.B       Tilo                  0.259   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_262_o1
    SLICE_X10Y46.SR      net (fanout=2)        0.728   IFIDReg1/reset_PC_plus_4[29]_AND_262_o
    SLICE_X10Y46.CLK     Trck                  0.215   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (1.944ns logic, 4.299ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_29_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_29_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X10Y46.SR), 29 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.577ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.577ns (Levels of Logic = 3)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.172   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.015   PC_plus_4<29>
    SLICE_X11Y46.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_262_o1
    SLICE_X10Y46.SR      net (fanout=2)        0.368   IFIDReg1/reset_PC_plus_4[29]_AND_262_o
    SLICE_X10Y46.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (0.877ns logic, 1.700ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.705ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.172   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.015   PC_plus_4<29>
    SLICE_X11Y46.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_262_o1
    SLICE_X10Y46.SR      net (fanout=2)        0.368   IFIDReg1/reset_PC_plus_4[29]_AND_262_o
    SLICE_X10Y46.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.705ns (0.846ns logic, 1.859ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.752ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[29]_AND_261_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y46.B3      net (fanout=482)      1.945   d1/key_o_temp
    SLICE_X11Y46.B       Tilo                  0.156   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_262_o1
    SLICE_X10Y46.SR      net (fanout=2)        0.368   IFIDReg1/reset_PC_plus_4[29]_AND_262_o
    SLICE_X10Y46.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_plus_4_n_29_LDC
                                                       IFIDReg1/PC_plus_4_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.439ns logic, 2.313ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X10Y46.CLK), 29 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.794ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Data Path Delay:      2.794ns (Levels of Logic = 3)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.172   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.015   PC_plus_4<29>
    SLICE_X11Y46.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_261_o1
    SLICE_X10Y46.CLK     net (fanout=2)        0.623   IFIDReg1/reset_PC_plus_4[29]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.839ns logic, 1.955ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X10Y46.CLK), 29 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.922ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Data Path Delay:      2.922ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.DMUX     Tcind                 0.172   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X11Y46.B4      net (fanout=7)        1.015   PC_plus_4<29>
    SLICE_X11Y46.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_261_o1
    SLICE_X10Y46.CLK     net (fanout=2)        0.623   IFIDReg1/reset_PC_plus_4[29]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.808ns logic, 2.114ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_29_LDC (SLICE_X10Y46.CLK), 29 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.969ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_29_LDC (LATCH)
  Data Path Delay:      2.969ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y46.B3      net (fanout=482)      1.945   d1/key_o_temp
    SLICE_X11Y46.BMUX    Tilo                  0.203   IFIDReg1/PC_plus_4_n_29_C_29
                                                       IFIDReg1/reset_PC_plus_4[29]_AND_261_o1
    SLICE_X10Y46.CLK     net (fanout=2)        0.623   IFIDReg1/reset_PC_plus_4[29]_AND_261_o
    -------------------------------------------------  ---------------------------
    Total                                      2.969ns (0.401ns logic, 2.568ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_30_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_30_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 60 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.617ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X15Y45.SR), 30 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.617ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.076   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.202   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.626   PC_plus_4<30>
    SLICE_X13Y45.A       Tilo                  0.259   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_260_o1
    SLICE_X15Y45.SR      net (fanout=2)        0.492   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
    SLICE_X15Y45.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.617ns (1.882ns logic, 4.735ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.056ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.076   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.202   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.626   PC_plus_4<30>
    SLICE_X13Y45.A       Tilo                  0.259   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_260_o1
    SLICE_X15Y45.SR      net (fanout=2)        0.492   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
    SLICE_X15Y45.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.849ns logic, 4.207ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.910ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.076   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.202   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.626   PC_plus_4<30>
    SLICE_X13Y45.A       Tilo                  0.259   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_260_o1
    SLICE_X15Y45.SR      net (fanout=2)        0.492   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
    SLICE_X15Y45.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.910ns (1.985ns logic, 3.925ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X15Y45.CLK), 30 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.606ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 9)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X2Y36.C3       net (fanout=92)       2.517   PC<4>
    SLICE_X2Y36.COUT     Topcyc                0.277   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<4>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.076   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.202   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.626   PC_plus_4<30>
    SLICE_X13Y45.AMUX    Tilo                  0.313   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_259_o1
    SLICE_X15Y45.CLK     net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[30]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (1.656ns logic, 4.738ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.167ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.833ns (Levels of Logic = 9)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X2Y36.D4       net (fanout=91)       1.989   PC<5>
    SLICE_X2Y36.COUT     Topcyd                0.261   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<5>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.076   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.202   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.626   PC_plus_4<30>
    SLICE_X13Y45.AMUX    Tilo                  0.313   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_259_o1
    SLICE_X15Y45.CLK     net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[30]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      5.833ns (1.623ns logic, 4.210ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.313ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.687ns (Levels of Logic = 9)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X2Y36.B2       net (fanout=92)       1.707   PC<3>
    SLICE_X2Y36.COUT     Topcyb                0.380   Madd_PC_plus_4<30:0>_cy<5>
                                                       PC<3>_rt
                                                       Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<5>
    SLICE_X2Y37.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<9>
                                                       Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<9>
    SLICE_X2Y38.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<13>
                                                       Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<13>
    SLICE_X2Y39.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<17>
                                                       Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.CIN      net (fanout=1)        0.082   Madd_PC_plus_4<30:0>_cy<17>
    SLICE_X2Y40.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<21>
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.076   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.076   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.003   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.202   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.626   PC_plus_4<30>
    SLICE_X13Y45.AMUX    Tilo                  0.313   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_259_o1
    SLICE_X15Y45.CLK     net (fanout=2)        0.495   IFIDReg1/reset_PC_plus_4[30]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      5.687ns (1.759ns logic, 3.928ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_30_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_30_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X15Y45.SR), 30 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.542ns (Levels of Logic = 4)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.032   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.126   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.023   PC_plus_4<30>
    SLICE_X13Y45.A       Tilo                  0.156   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_260_o1
    SLICE_X15Y45.SR      net (fanout=2)        0.268   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
    SLICE_X15Y45.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.542ns (0.933ns logic, 1.609ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.670ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.670ns (Levels of Logic = 5)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.032   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.126   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.023   PC_plus_4<30>
    SLICE_X13Y45.A       Tilo                  0.156   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_260_o1
    SLICE_X15Y45.SR      net (fanout=2)        0.268   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
    SLICE_X15Y45.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.670ns (0.902ns logic, 1.768ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.700ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC_plus_4[30]_AND_259_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_30 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   PC<30>
                                                       PC_30
    SLICE_X2Y43.A1       net (fanout=3)        0.648   PC<30>
    SLICE_X2Y43.AMUX     Topaa                 0.250   PC_plus_4<30>
                                                       PC<30>_rt
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.023   PC_plus_4<30>
    SLICE_X13Y45.A       Tilo                  0.156   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_260_o1
    SLICE_X15Y45.SR      net (fanout=2)        0.268   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
    SLICE_X15Y45.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_30_LDC
                                                       IFIDReg1/PC_plus_4_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.761ns logic, 1.939ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X15Y45.CLK), 30 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.439ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Data Path Delay:      2.439ns (Levels of Logic = 4)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X2Y41.B5       net (fanout=3)        0.316   PC<23>
    SLICE_X2Y41.COUT     Topcyb                0.264   Madd_PC_plus_4<30:0>_cy<25>
                                                       PC<23>_rt
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.032   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.126   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.023   PC_plus_4<30>
    SLICE_X13Y45.AMUX    Tilo                  0.203   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_259_o1
    SLICE_X15Y45.CLK     net (fanout=2)        0.273   IFIDReg1/reset_PC_plus_4[30]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.825ns logic, 1.614ns route)
                                                       (33.8% logic, 66.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X15Y45.CLK), 30 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.567ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Data Path Delay:      2.567ns (Levels of Logic = 5)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X2Y40.C5       net (fanout=3)        0.474   PC<20>
    SLICE_X2Y40.COUT     Topcyc                0.203   Madd_PC_plus_4<30:0>_cy<21>
                                                       PC<20>_rt
                                                       Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<21>
    SLICE_X2Y41.COUT     Tbyp                  0.032   Madd_PC_plus_4<30:0>_cy<25>
                                                       Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<25>
    SLICE_X2Y42.COUT     Tbyp                  0.032   IFIDReg1/PC_plus_4_n_14_LDC
                                                       Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.CIN      net (fanout=1)        0.001   Madd_PC_plus_4<30:0>_cy<29>
    SLICE_X2Y43.AMUX     Tcina                 0.126   PC_plus_4<30>
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.023   PC_plus_4<30>
    SLICE_X13Y45.AMUX    Tilo                  0.203   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_259_o1
    SLICE_X15Y45.CLK     net (fanout=2)        0.273   IFIDReg1/reset_PC_plus_4[30]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      2.567ns (0.794ns logic, 1.773ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_30_LDC (SLICE_X15Y45.CLK), 30 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.597ns (data path)
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_30_LDC (LATCH)
  Data Path Delay:      2.597ns (Levels of Logic = 2)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_30 to IFIDReg1/PC_plus_4_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   PC<30>
                                                       PC_30
    SLICE_X2Y43.A1       net (fanout=3)        0.648   PC<30>
    SLICE_X2Y43.AMUX     Topaa                 0.250   PC_plus_4<30>
                                                       PC<30>_rt
                                                       Madd_PC_plus_4<30:0>_xor<30>
    SLICE_X13Y45.A3      net (fanout=7)        1.023   PC_plus_4<30>
    SLICE_X13Y45.AMUX    Tilo                  0.203   IFIDReg1/reset_PC_plus_4[30]_AND_260_o
                                                       IFIDReg1/reset_PC_plus_4[30]_AND_259_o1
    SLICE_X15Y45.CLK     net (fanout=2)        0.273   IFIDReg1/reset_PC_plus_4[30]_AND_259_o
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.653ns logic, 1.944ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_plus_4_n_31_LDC = MAXDELAY TO TIMEGRP       
  "TO_IFIDReg1PC_plus_4_n_31_LDC" TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.032ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X15Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X14Y53.A4      net (fanout=482)      2.338   d1/key_o_temp
    SLICE_X14Y53.A       Tilo                  0.203   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_194_o1
    SLICE_X15Y53.SR      net (fanout=2)        0.820   IFIDReg1/reset_PC[31]_AND_194_o
    SLICE_X15Y53.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (0.874ns logic, 3.158ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.391   PC<31>
                                                       PC_31
    SLICE_X14Y53.A2      net (fanout=104)      1.633   PC<31>
    SLICE_X14Y53.A       Tilo                  0.203   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_194_o1
    SLICE_X15Y53.SR      net (fanout=2)        0.820   IFIDReg1/reset_PC[31]_AND_194_o
    SLICE_X15Y53.CLK     Trck                  0.280   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.327ns (0.874ns logic, 2.453ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X15Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.508ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X14Y53.A4      net (fanout=482)      2.338   d1/key_o_temp
    SLICE_X14Y53.AMUX    Tilo                  0.261   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_193_o1
    SLICE_X15Y53.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (0.652ns logic, 2.840ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.213ns (requirement - data path)
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.787ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.391   PC<31>
                                                       PC_31
    SLICE_X14Y53.A2      net (fanout=104)      1.633   PC<31>
    SLICE_X14Y53.AMUX    Tilo                  0.261   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_193_o1
    SLICE_X15Y53.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      2.787ns (0.652ns logic, 2.135ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_plus_4_n_31_LDC = MAXDELAY TO TIMEGRP         "TO_IFIDReg1PC_plus_4_n_31_LDC" TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X15Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.917ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.917ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.198   PC<31>
                                                       PC_31
    SLICE_X14Y53.A2      net (fanout=104)      0.982   PC<31>
    SLICE_X14Y53.A       Tilo                  0.156   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_194_o1
    SLICE_X15Y53.SR      net (fanout=2)        0.426   IFIDReg1/reset_PC[31]_AND_194_o
    SLICE_X15Y53.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.917ns (0.509ns logic, 1.408ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.343ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.343ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[31]_AND_193_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X14Y53.A4      net (fanout=482)      1.408   d1/key_o_temp
    SLICE_X14Y53.A       Tilo                  0.156   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_194_o1
    SLICE_X15Y53.SR      net (fanout=2)        0.426   IFIDReg1/reset_PC[31]_AND_194_o
    SLICE_X15Y53.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_plus_4_n_31_LDC
                                                       IFIDReg1/PC_plus_4_n_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.509ns logic, 1.834ns route)
                                                       (21.7% logic, 78.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X15Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.672ns (data path)
  Source:               PC_31 (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Data Path Delay:      1.672ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_31 to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.DQ       Tcko                  0.198   PC<31>
                                                       PC_31
    SLICE_X14Y53.A2      net (fanout=104)      0.982   PC<31>
    SLICE_X14Y53.AMUX    Tilo                  0.191   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_193_o1
    SLICE_X15Y53.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      1.672ns (0.389ns logic, 1.283ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_plus_4_n_31_LDC (SLICE_X15Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.098ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_plus_4_n_31_LDC (LATCH)
  Data Path Delay:      2.098ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_plus_4_n_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X14Y53.A4      net (fanout=482)      1.408   d1/key_o_temp
    SLICE_X14Y53.AMUX    Tilo                  0.191   IFIDReg1/reset_PC[31]_AND_194_o
                                                       IFIDReg1/reset_PC[31]_AND_193_o1
    SLICE_X15Y53.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC[31]_AND_193_o
    -------------------------------------------------  ---------------------------
    Total                                      2.098ns (0.389ns logic, 1.709ns route)
                                                       (18.5% logic, 81.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_2_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_2_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.595ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X9Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.595ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y6.B3        net (fanout=482)      4.144   d1/key_o_temp
    SLICE_X9Y6.B         Tilo                  0.259   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_252_o1
    SLICE_X9Y7.SR        net (fanout=2)        0.521   IFIDReg1/reset_PC[2]_AND_252_o
    SLICE_X9Y7.CLK       Trck                  0.280   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.595ns (0.930ns logic, 4.665ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X9Y6.B4        net (fanout=91)       2.492   PC<2>
    SLICE_X9Y6.B         Tilo                  0.259   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_252_o1
    SLICE_X9Y7.SR        net (fanout=2)        0.521   IFIDReg1/reset_PC[2]_AND_252_o
    SLICE_X9Y7.CLK       Trck                  0.280   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (0.947ns logic, 3.013ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X9Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.514ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.486ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y6.B3        net (fanout=482)      4.144   d1/key_o_temp
    SLICE_X9Y6.BMUX      Tilo                  0.313   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_251_o1
    SLICE_X9Y7.CLK       net (fanout=2)        0.638   IFIDReg1/reset_PC[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      5.486ns (0.704ns logic, 4.782ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.149ns (requirement - data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.851ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.408   PC<3>
                                                       PC_2
    SLICE_X9Y6.B4        net (fanout=91)       2.492   PC<2>
    SLICE_X9Y6.BMUX      Tilo                  0.313   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_251_o1
    SLICE_X9Y7.CLK       net (fanout=2)        0.638   IFIDReg1/reset_PC[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (0.721ns logic, 3.130ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_2_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_2_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X9Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.218ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.218ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X9Y6.B4        net (fanout=91)       1.449   PC<2>
    SLICE_X9Y6.B         Tilo                  0.156   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_252_o1
    SLICE_X9Y7.SR        net (fanout=2)        0.258   IFIDReg1/reset_PC[2]_AND_252_o
    SLICE_X9Y7.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.218ns (0.511ns logic, 1.707ns route)
                                                       (23.0% logic, 77.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.346ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[2]_AND_251_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y6.B3        net (fanout=482)      2.579   d1/key_o_temp
    SLICE_X9Y6.B         Tilo                  0.156   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_252_o1
    SLICE_X9Y7.SR        net (fanout=2)        0.258   IFIDReg1/reset_PC[2]_AND_252_o
    SLICE_X9Y7.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_2_LDC
                                                       IFIDReg1/PC_n_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.346ns (0.509ns logic, 2.837ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X9Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.245ns (data path)
  Source:               PC_2 (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Data Path Delay:      2.245ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.AQ       Tcko                  0.200   PC<3>
                                                       PC_2
    SLICE_X9Y6.B4        net (fanout=91)       1.449   PC<2>
    SLICE_X9Y6.BMUX      Tilo                  0.203   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_251_o1
    SLICE_X9Y7.CLK       net (fanout=2)        0.393   IFIDReg1/reset_PC[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.403ns logic, 1.842ns route)
                                                       (18.0% logic, 82.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_2_LDC (SLICE_X9Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.373ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_2_LDC (LATCH)
  Data Path Delay:      3.373ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y6.B3        net (fanout=482)      2.579   d1/key_o_temp
    SLICE_X9Y6.BMUX      Tilo                  0.203   IFIDReg1/PC_n_2_P_2
                                                       IFIDReg1/reset_PC[2]_AND_251_o1
    SLICE_X9Y7.CLK       net (fanout=2)        0.393   IFIDReg1/reset_PC[2]_AND_251_o
    -------------------------------------------------  ---------------------------
    Total                                      3.373ns (0.401ns logic, 2.972ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_3_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_3_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.642ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X10Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.358ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.642ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y6.B2       net (fanout=482)      4.488   d1/key_o_temp
    SLICE_X10Y6.BMUX     Tilo                  0.261   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_249_o1
    SLICE_X10Y6.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      5.642ns (0.652ns logic, 4.990ns route)
                                                       (11.6% logic, 88.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.598ns (requirement - data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.402ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X10Y6.B5       net (fanout=92)       2.231   PC<3>
    SLICE_X10Y6.BMUX     Tilo                  0.261   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_249_o1
    SLICE_X10Y6.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      3.402ns (0.669ns logic, 2.733ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X10Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y6.B2       net (fanout=482)      4.488   d1/key_o_temp
    SLICE_X10Y6.B        Tilo                  0.203   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_250_o1
    SLICE_X10Y6.SR       net (fanout=2)        0.310   IFIDReg1/reset_PC[3]_AND_250_o
    SLICE_X10Y6.CLK      Trck                  0.215   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.607ns (0.809ns logic, 4.798ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.408   PC<3>
                                                       PC_3
    SLICE_X10Y6.B5       net (fanout=92)       2.231   PC<3>
    SLICE_X10Y6.B        Tilo                  0.203   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_250_o1
    SLICE_X10Y6.SR       net (fanout=2)        0.310   IFIDReg1/reset_PC[3]_AND_250_o
    SLICE_X10Y6.CLK      Trck                  0.215   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.826ns logic, 2.541ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_3_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_3_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X10Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.939ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.939ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X10Y6.B5       net (fanout=92)       1.333   PC<3>
    SLICE_X10Y6.B        Tilo                  0.156   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_250_o1
    SLICE_X10Y6.SR       net (fanout=2)        0.165   IFIDReg1/reset_PC[3]_AND_250_o
    SLICE_X10Y6.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.939ns (0.441ns logic, 1.498ns route)
                                                       (22.7% logic, 77.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[3]_AND_249_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y6.B2       net (fanout=482)      2.761   d1/key_o_temp
    SLICE_X10Y6.B        Tilo                  0.156   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_250_o1
    SLICE_X10Y6.SR       net (fanout=2)        0.165   IFIDReg1/reset_PC[3]_AND_250_o
    SLICE_X10Y6.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/PC_n_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (0.439ns logic, 2.926ns route)
                                                       (13.0% logic, 87.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X10Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.025ns (data path)
  Source:               PC_3 (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Data Path Delay:      2.025ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y28.BQ       Tcko                  0.200   PC<3>
                                                       PC_3
    SLICE_X10Y6.B5       net (fanout=92)       1.333   PC<3>
    SLICE_X10Y6.BMUX     Tilo                  0.191   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_249_o1
    SLICE_X10Y6.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.391ns logic, 1.634ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_3_LDC (SLICE_X10Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.451ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_3_LDC (LATCH)
  Data Path Delay:      3.451ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y6.B2       net (fanout=482)      2.761   d1/key_o_temp
    SLICE_X10Y6.BMUX     Tilo                  0.191   IFIDReg1/PC_n_3_LDC
                                                       IFIDReg1/reset_PC[3]_AND_249_o1
    SLICE_X10Y6.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[3]_AND_249_o
    -------------------------------------------------  ---------------------------
    Total                                      3.451ns (0.389ns logic, 3.062ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_4_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_4_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.725ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X9Y5.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.725ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y5.A4        net (fanout=482)      4.321   d1/key_o_temp
    SLICE_X9Y5.A         Tilo                  0.259   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_248_o1
    SLICE_X9Y5.SR        net (fanout=2)        0.474   IFIDReg1/reset_PC[4]_AND_248_o
    SLICE_X9Y5.CLK       Trck                  0.280   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.725ns (0.930ns logic, 4.795ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X9Y5.A5        net (fanout=92)       1.316   PC<4>
    SLICE_X9Y5.A         Tilo                  0.259   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_248_o1
    SLICE_X9Y5.SR        net (fanout=2)        0.474   IFIDReg1/reset_PC[4]_AND_248_o
    SLICE_X9Y5.CLK       Trck                  0.280   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.737ns (0.947ns logic, 1.790ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X9Y5.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.665ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.335ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y5.A4        net (fanout=482)      4.321   d1/key_o_temp
    SLICE_X9Y5.AMUX      Tilo                  0.313   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_247_o1
    SLICE_X9Y5.CLK       net (fanout=2)        0.310   IFIDReg1/reset_PC[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (0.704ns logic, 4.631ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.653ns (requirement - data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.347ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.408   PC<4>
                                                       PC_4
    SLICE_X9Y5.A5        net (fanout=92)       1.316   PC<4>
    SLICE_X9Y5.AMUX      Tilo                  0.313   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_247_o1
    SLICE_X9Y5.CLK       net (fanout=2)        0.310   IFIDReg1/reset_PC[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      2.347ns (0.721ns logic, 1.626ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_4_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_4_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X9Y5.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.564ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.200   PC<4>
                                                       PC_4
    SLICE_X9Y5.A5        net (fanout=92)       0.762   PC<4>
    SLICE_X9Y5.A         Tilo                  0.156   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_248_o1
    SLICE_X9Y5.SR        net (fanout=2)        0.291   IFIDReg1/reset_PC[4]_AND_248_o
    SLICE_X9Y5.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.511ns logic, 1.053ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[4]_AND_247_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y5.A4        net (fanout=482)      2.639   d1/key_o_temp
    SLICE_X9Y5.A         Tilo                  0.156   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_248_o1
    SLICE_X9Y5.SR        net (fanout=2)        0.291   IFIDReg1/reset_PC[4]_AND_248_o
    SLICE_X9Y5.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/PC_n_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (0.509ns logic, 2.930ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X9Y5.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.332ns (data path)
  Source:               PC_4 (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_4 to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.BQ       Tcko                  0.200   PC<4>
                                                       PC_4
    SLICE_X9Y5.A5        net (fanout=92)       0.762   PC<4>
    SLICE_X9Y5.AMUX      Tilo                  0.203   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_247_o1
    SLICE_X9Y5.CLK       net (fanout=2)        0.167   IFIDReg1/reset_PC[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.403ns logic, 0.929ns route)
                                                       (30.3% logic, 69.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_4_LDC (SLICE_X9Y5.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.207ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_4_LDC (LATCH)
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y5.A4        net (fanout=482)      2.639   d1/key_o_temp
    SLICE_X9Y5.AMUX      Tilo                  0.203   IFIDReg1/PC_n_4_LDC
                                                       IFIDReg1/reset_PC[4]_AND_247_o1
    SLICE_X9Y5.CLK       net (fanout=2)        0.167   IFIDReg1/reset_PC[4]_AND_247_o
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.401ns logic, 2.806ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_5_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_5_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.570ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X12Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.430ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.570ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y6.D5       net (fanout=482)      4.426   d1/key_o_temp
    SLICE_X12Y6.DMUX     Tilo                  0.251   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_245_o1
    SLICE_X12Y6.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      5.570ns (0.642ns logic, 4.928ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.203ns (requirement - data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X12Y6.D3       net (fanout=91)       2.653   PC<5>
    SLICE_X12Y6.DMUX     Tilo                  0.251   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_245_o1
    SLICE_X12Y6.CLK      net (fanout=2)        0.502   IFIDReg1/reset_PC[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.642ns logic, 3.155ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X12Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.446ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.554ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y6.D5       net (fanout=482)      4.426   d1/key_o_temp
    SLICE_X12Y6.D        Tilo                  0.205   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_246_o1
    SLICE_X12Y6.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC[5]_AND_246_o
    SLICE_X12Y6.CLK      Trck                  0.230   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.554ns (0.826ns logic, 4.728ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.391   PC<5>
                                                       PC_5
    SLICE_X12Y6.D3       net (fanout=91)       2.653   PC<5>
    SLICE_X12Y6.D        Tilo                  0.205   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_246_o1
    SLICE_X12Y6.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC[5]_AND_246_o
    SLICE_X12Y6.CLK      Trck                  0.230   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (0.826ns logic, 2.955ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_5_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_5_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X12Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.209ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.198   PC<5>
                                                       PC_5
    SLICE_X12Y6.D3       net (fanout=91)       1.605   PC<5>
    SLICE_X12Y6.D        Tilo                  0.142   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_246_o1
    SLICE_X12Y6.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC[5]_AND_246_o
    SLICE_X12Y6.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.447ns logic, 1.762ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.309ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[5]_AND_245_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y6.D5       net (fanout=482)      2.705   d1/key_o_temp
    SLICE_X12Y6.D        Tilo                  0.142   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_246_o1
    SLICE_X12Y6.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC[5]_AND_246_o
    SLICE_X12Y6.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/PC_n_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.447ns logic, 2.862ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X12Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.287ns (data path)
  Source:               PC_5 (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Data Path Delay:      2.287ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_5 to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.AQ       Tcko                  0.198   PC<5>
                                                       PC_5
    SLICE_X12Y6.D3       net (fanout=91)       1.605   PC<5>
    SLICE_X12Y6.DMUX     Tilo                  0.183   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_245_o1
    SLICE_X12Y6.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (0.381ns logic, 1.906ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_5_LDC (SLICE_X12Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.387ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_5_LDC (LATCH)
  Data Path Delay:      3.387ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X12Y6.D5       net (fanout=482)      2.705   d1/key_o_temp
    SLICE_X12Y6.DMUX     Tilo                  0.183   IFIDReg1/PC_n_5_LDC
                                                       IFIDReg1/reset_PC[5]_AND_245_o1
    SLICE_X12Y6.CLK      net (fanout=2)        0.301   IFIDReg1/reset_PC[5]_AND_245_o
    -------------------------------------------------  ---------------------------
    Total                                      3.387ns (0.381ns logic, 3.006ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_6_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_6_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.264ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X7Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.264ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y8.A3        net (fanout=482)      3.839   d1/key_o_temp
    SLICE_X7Y8.A         Tilo                  0.259   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_244_o1
    SLICE_X7Y7.SR        net (fanout=2)        0.495   IFIDReg1/reset_PC[6]_AND_244_o
    SLICE_X7Y7.CLK       Trck                  0.280   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.264ns (0.930ns logic, 4.334ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X7Y8.A2        net (fanout=92)       2.495   PC<6>
    SLICE_X7Y8.A         Tilo                  0.259   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_244_o1
    SLICE_X7Y7.SR        net (fanout=2)        0.495   IFIDReg1/reset_PC[6]_AND_244_o
    SLICE_X7Y7.CLK       Trck                  0.280   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.920ns (0.930ns logic, 2.990ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X7Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.959ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y8.A3        net (fanout=482)      3.839   d1/key_o_temp
    SLICE_X7Y8.AMUX      Tilo                  0.313   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_243_o1
    SLICE_X7Y7.CLK       net (fanout=2)        0.498   IFIDReg1/reset_PC[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (0.704ns logic, 4.337ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.303ns (requirement - data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.391   PC<9>
                                                       PC_6
    SLICE_X7Y8.A2        net (fanout=92)       2.495   PC<6>
    SLICE_X7Y8.AMUX      Tilo                  0.313   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_243_o1
    SLICE_X7Y7.CLK       net (fanout=2)        0.498   IFIDReg1/reset_PC[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.704ns logic, 2.993ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_6_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_6_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X7Y7.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.457ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X7Y8.A2        net (fanout=92)       1.662   PC<6>
    SLICE_X7Y8.A         Tilo                  0.156   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_244_o1
    SLICE_X7Y7.SR        net (fanout=2)        0.286   IFIDReg1/reset_PC[6]_AND_244_o
    SLICE_X7Y7.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.457ns (0.509ns logic, 1.948ns route)
                                                       (20.7% logic, 79.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[6]_AND_243_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y8.A3        net (fanout=482)      2.371   d1/key_o_temp
    SLICE_X7Y8.A         Tilo                  0.156   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_244_o1
    SLICE_X7Y7.SR        net (fanout=2)        0.286   IFIDReg1/reset_PC[6]_AND_244_o
    SLICE_X7Y7.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_6_LDC
                                                       IFIDReg1/PC_n_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (0.509ns logic, 2.657ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X7Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.354ns (data path)
  Source:               PC_6 (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Data Path Delay:      2.354ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_6 to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.AQ       Tcko                  0.198   PC<9>
                                                       PC_6
    SLICE_X7Y8.A2        net (fanout=92)       1.662   PC<6>
    SLICE_X7Y8.AMUX      Tilo                  0.203   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_243_o1
    SLICE_X7Y7.CLK       net (fanout=2)        0.291   IFIDReg1/reset_PC[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      2.354ns (0.401ns logic, 1.953ns route)
                                                       (17.0% logic, 83.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_6_LDC (SLICE_X7Y7.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.063ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_6_LDC (LATCH)
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y8.A3        net (fanout=482)      2.371   d1/key_o_temp
    SLICE_X7Y8.AMUX      Tilo                  0.203   IFIDReg1/PC_n_6_P_6
                                                       IFIDReg1/reset_PC[6]_AND_243_o1
    SLICE_X7Y7.CLK       net (fanout=2)        0.291   IFIDReg1/reset_PC[6]_AND_243_o
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.401ns logic, 2.662ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_7_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_7_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.216ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X6Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.784ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.216ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y6.B4        net (fanout=482)      4.053   d1/key_o_temp
    SLICE_X4Y6.BMUX      Tilo                  0.251   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_241_o1
    SLICE_X6Y6.CLK       net (fanout=2)        0.521   IFIDReg1/reset_PC[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      5.216ns (0.642ns logic, 4.574ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.811ns (requirement - data path)
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.391   PC<7>
                                                       PC_7
    SLICE_X4Y6.B5        net (fanout=92)       2.026   PC<7>
    SLICE_X4Y6.BMUX      Tilo                  0.251   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_241_o1
    SLICE_X6Y6.CLK       net (fanout=2)        0.521   IFIDReg1/reset_PC[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.642ns logic, 2.547ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X6Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y6.B4        net (fanout=482)      4.053   d1/key_o_temp
    SLICE_X4Y6.B         Tilo                  0.205   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_242_o1
    SLICE_X6Y6.SR        net (fanout=2)        0.311   IFIDReg1/reset_PC[7]_AND_242_o
    SLICE_X6Y6.CLK       Trck                  0.215   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (0.811ns logic, 4.364ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.391   PC<7>
                                                       PC_7
    SLICE_X4Y6.B5        net (fanout=92)       2.026   PC<7>
    SLICE_X4Y6.B         Tilo                  0.205   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_242_o1
    SLICE_X6Y6.SR        net (fanout=2)        0.311   IFIDReg1/reset_PC[7]_AND_242_o
    SLICE_X6Y6.CLK       Trck                  0.215   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.811ns logic, 2.337ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_7_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_7_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X6Y6.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.784ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X4Y6.B5        net (fanout=92)       1.235   PC<7>
    SLICE_X4Y6.B         Tilo                  0.142   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_242_o1
    SLICE_X6Y6.SR        net (fanout=2)        0.124   IFIDReg1/reset_PC[7]_AND_242_o
    SLICE_X6Y6.CLK       Tremck      (-Th)    -0.085   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.425ns logic, 1.359ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.031ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[7]_AND_241_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y6.B4        net (fanout=482)      2.482   d1/key_o_temp
    SLICE_X4Y6.B         Tilo                  0.142   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_242_o1
    SLICE_X6Y6.SR        net (fanout=2)        0.124   IFIDReg1/reset_PC[7]_AND_242_o
    SLICE_X6Y6.CLK       Tremck      (-Th)    -0.085   IFIDReg1/PC_n_7_LDC
                                                       IFIDReg1/PC_n_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.031ns (0.425ns logic, 2.606ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X6Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.895ns (data path)
  Source:               PC_7 (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Data Path Delay:      1.895ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_7 to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y26.DQ       Tcko                  0.198   PC<7>
                                                       PC_7
    SLICE_X4Y6.B5        net (fanout=92)       1.235   PC<7>
    SLICE_X4Y6.BMUX      Tilo                  0.183   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_241_o1
    SLICE_X6Y6.CLK       net (fanout=2)        0.279   IFIDReg1/reset_PC[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      1.895ns (0.381ns logic, 1.514ns route)
                                                       (20.1% logic, 79.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_7_LDC (SLICE_X6Y6.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.142ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_7_LDC (LATCH)
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y6.B4        net (fanout=482)      2.482   d1/key_o_temp
    SLICE_X4Y6.BMUX      Tilo                  0.183   IFIDReg1/PC_n_7_P_7
                                                       IFIDReg1/reset_PC[7]_AND_241_o1
    SLICE_X6Y6.CLK       net (fanout=2)        0.279   IFIDReg1/reset_PC[7]_AND_241_o
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.381ns logic, 2.761ns route)
                                                       (12.1% logic, 87.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_8_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_8_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.434ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X2Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.566ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y8.B4        net (fanout=482)      4.104   d1/key_o_temp
    SLICE_X2Y8.B         Tilo                  0.203   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_240_o1
    SLICE_X2Y9.SR        net (fanout=2)        0.521   IFIDReg1/reset_PC[8]_AND_240_o
    SLICE_X2Y9.CLK       Trck                  0.215   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.434ns (0.809ns logic, 4.625ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X2Y8.B2        net (fanout=64)       2.330   PC<8>
    SLICE_X2Y8.B         Tilo                  0.203   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_240_o1
    SLICE_X2Y9.SR        net (fanout=2)        0.521   IFIDReg1/reset_PC[8]_AND_240_o
    SLICE_X2Y9.CLK       Trck                  0.215   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.809ns logic, 2.851ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X2Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.581ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y8.B4        net (fanout=482)      4.104   d1/key_o_temp
    SLICE_X2Y8.BMUX      Tilo                  0.261   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_239_o1
    SLICE_X2Y9.CLK       net (fanout=2)        0.663   IFIDReg1/reset_PC[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (0.652ns logic, 4.767ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.355ns (requirement - data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.645ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.391   PC<9>
                                                       PC_8
    SLICE_X2Y8.B2        net (fanout=64)       2.330   PC<8>
    SLICE_X2Y8.BMUX      Tilo                  0.261   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_239_o1
    SLICE_X2Y9.CLK       net (fanout=2)        0.663   IFIDReg1/reset_PC[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (0.652ns logic, 2.993ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_8_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_8_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X2Y9.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.152ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.198   PC<9>
                                                       PC_8
    SLICE_X2Y8.B2        net (fanout=64)       1.455   PC<8>
    SLICE_X2Y8.B         Tilo                  0.156   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_240_o1
    SLICE_X2Y9.SR        net (fanout=2)        0.258   IFIDReg1/reset_PC[8]_AND_240_o
    SLICE_X2Y9.CLK       Tremck      (-Th)    -0.085   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.152ns (0.439ns logic, 1.713ns route)
                                                       (20.4% logic, 79.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[8]_AND_239_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y8.B4        net (fanout=482)      2.534   d1/key_o_temp
    SLICE_X2Y8.B         Tilo                  0.156   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_240_o1
    SLICE_X2Y9.SR        net (fanout=2)        0.258   IFIDReg1/reset_PC[8]_AND_240_o
    SLICE_X2Y9.CLK       Tremck      (-Th)    -0.085   IFIDReg1/PC_n_8_LDC
                                                       IFIDReg1/PC_n_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.439ns logic, 2.792ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X2Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.242ns (data path)
  Source:               PC_8 (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Data Path Delay:      2.242ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_8 to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.CQ       Tcko                  0.198   PC<9>
                                                       PC_8
    SLICE_X2Y8.B2        net (fanout=64)       1.455   PC<8>
    SLICE_X2Y8.BMUX      Tilo                  0.191   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_239_o1
    SLICE_X2Y9.CLK       net (fanout=2)        0.398   IFIDReg1/reset_PC[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      2.242ns (0.389ns logic, 1.853ns route)
                                                       (17.4% logic, 82.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_8_LDC (SLICE_X2Y9.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.321ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_8_LDC (LATCH)
  Data Path Delay:      3.321ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y8.B4        net (fanout=482)      2.534   d1/key_o_temp
    SLICE_X2Y8.BMUX      Tilo                  0.191   IFIDReg1/PC_n_8_P_8
                                                       IFIDReg1/reset_PC[8]_AND_239_o1
    SLICE_X2Y9.CLK       net (fanout=2)        0.398   IFIDReg1/reset_PC[8]_AND_239_o
    -------------------------------------------------  ---------------------------
    Total                                      3.321ns (0.389ns logic, 2.932ns route)
                                                       (11.7% logic, 88.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_9_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_9_LDC" TS_clk         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.060ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X5Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y9.B3        net (fanout=482)      3.899   d1/key_o_temp
    SLICE_X4Y9.B         Tilo                  0.205   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_238_o1
    SLICE_X5Y8.SR        net (fanout=2)        0.285   IFIDReg1/reset_PC[9]_AND_238_o
    SLICE_X5Y8.CLK       Trck                  0.280   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.060ns (0.876ns logic, 4.184ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.048ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.391   PC<9>
                                                       PC_9
    SLICE_X4Y9.B5        net (fanout=35)       1.887   PC<9>
    SLICE_X4Y9.B         Tilo                  0.205   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_238_o1
    SLICE_X5Y8.SR        net (fanout=2)        0.285   IFIDReg1/reset_PC[9]_AND_238_o
    SLICE_X5Y8.CLK       Trck                  0.280   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.048ns (0.876ns logic, 2.172ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X5Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.963ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.037ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y9.B3        net (fanout=482)      3.899   d1/key_o_temp
    SLICE_X4Y9.BMUX      Tilo                  0.251   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_237_o1
    SLICE_X5Y8.CLK       net (fanout=2)        0.496   IFIDReg1/reset_PC[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (0.642ns logic, 4.395ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.975ns (requirement - data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.025ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.391   PC<9>
                                                       PC_9
    SLICE_X4Y9.B5        net (fanout=35)       1.887   PC<9>
    SLICE_X4Y9.BMUX      Tilo                  0.251   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_237_o1
    SLICE_X5Y8.CLK       net (fanout=2)        0.496   IFIDReg1/reset_PC[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.025ns (0.642ns logic, 2.383ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_9_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_9_LDC" TS_clk         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X5Y8.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.723ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X4Y9.B5        net (fanout=35)       1.115   PC<9>
    SLICE_X4Y9.B         Tilo                  0.142   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_238_o1
    SLICE_X5Y8.SR        net (fanout=2)        0.113   IFIDReg1/reset_PC[9]_AND_238_o
    SLICE_X5Y8.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.723ns (0.495ns logic, 1.228ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.010ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[9]_AND_237_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y9.B3        net (fanout=482)      2.402   d1/key_o_temp
    SLICE_X4Y9.B         Tilo                  0.142   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_238_o1
    SLICE_X5Y8.SR        net (fanout=2)        0.113   IFIDReg1/reset_PC[9]_AND_238_o
    SLICE_X5Y8.CLK       Tremck      (-Th)    -0.155   IFIDReg1/PC_n_9_LDC
                                                       IFIDReg1/PC_n_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.010ns (0.495ns logic, 2.515ns route)
                                                       (16.4% logic, 83.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X5Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.765ns (data path)
  Source:               PC_9 (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Data Path Delay:      1.765ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_9 to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.DQ       Tcko                  0.198   PC<9>
                                                       PC_9
    SLICE_X4Y9.B5        net (fanout=35)       1.115   PC<9>
    SLICE_X4Y9.BMUX      Tilo                  0.183   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_237_o1
    SLICE_X5Y8.CLK       net (fanout=2)        0.269   IFIDReg1/reset_PC[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.381ns logic, 1.384ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_9_LDC (SLICE_X5Y8.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.052ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_9_LDC (LATCH)
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X4Y9.B3        net (fanout=482)      2.402   d1/key_o_temp
    SLICE_X4Y9.BMUX      Tilo                  0.183   IFIDReg1/PC_n_9_P_9
                                                       IFIDReg1/reset_PC[9]_AND_237_o1
    SLICE_X5Y8.CLK       net (fanout=2)        0.269   IFIDReg1/reset_PC[9]_AND_237_o
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.381ns logic, 2.671ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_10_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_10_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.630ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X5Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.B3       net (fanout=482)      4.026   d1/key_o_temp
    SLICE_X3Y13.B        Tilo                  0.259   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_236_o1
    SLICE_X5Y13.SR       net (fanout=2)        0.674   IFIDReg1/reset_PC[10]_AND_236_o
    SLICE_X5Y13.CLK      Trck                  0.280   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.630ns (0.930ns logic, 4.700ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.447   PC<11>
                                                       PC_10
    SLICE_X3Y13.B4       net (fanout=3)        1.926   PC<10>
    SLICE_X3Y13.B        Tilo                  0.259   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_236_o1
    SLICE_X5Y13.SR       net (fanout=2)        0.674   IFIDReg1/reset_PC[10]_AND_236_o
    SLICE_X5Y13.CLK      Trck                  0.280   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.586ns (0.986ns logic, 2.600ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X5Y13.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.633ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.367ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.B3       net (fanout=482)      4.026   d1/key_o_temp
    SLICE_X3Y13.BMUX     Tilo                  0.313   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_235_o1
    SLICE_X5Y13.CLK      net (fanout=2)        0.637   IFIDReg1/reset_PC[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      5.367ns (0.704ns logic, 4.663ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.677ns (requirement - data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.323ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.447   PC<11>
                                                       PC_10
    SLICE_X3Y13.B4       net (fanout=3)        1.926   PC<10>
    SLICE_X3Y13.BMUX     Tilo                  0.313   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_235_o1
    SLICE_X5Y13.CLK      net (fanout=2)        0.637   IFIDReg1/reset_PC[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.323ns (0.760ns logic, 2.563ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_10_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_10_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X5Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.119ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X3Y13.B4       net (fanout=3)        1.130   PC<10>
    SLICE_X3Y13.B        Tilo                  0.156   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_236_o1
    SLICE_X5Y13.SR       net (fanout=2)        0.444   IFIDReg1/reset_PC[10]_AND_236_o
    SLICE_X5Y13.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.119ns (0.545ns logic, 1.574ns route)
                                                       (25.7% logic, 74.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.464ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.464ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[10]_AND_235_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.B3       net (fanout=482)      2.511   d1/key_o_temp
    SLICE_X3Y13.B        Tilo                  0.156   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_236_o1
    SLICE_X5Y13.SR       net (fanout=2)        0.444   IFIDReg1/reset_PC[10]_AND_236_o
    SLICE_X5Y13.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_10_LDC
                                                       IFIDReg1/PC_n_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (0.509ns logic, 2.955ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X5Y13.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.940ns (data path)
  Source:               PC_10 (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Data Path Delay:      1.940ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_10 to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.234   PC<11>
                                                       PC_10
    SLICE_X3Y13.B4       net (fanout=3)        1.130   PC<10>
    SLICE_X3Y13.BMUX     Tilo                  0.203   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_235_o1
    SLICE_X5Y13.CLK      net (fanout=2)        0.373   IFIDReg1/reset_PC[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      1.940ns (0.437ns logic, 1.503ns route)
                                                       (22.5% logic, 77.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_10_LDC (SLICE_X5Y13.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.285ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_10_LDC (LATCH)
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.B3       net (fanout=482)      2.511   d1/key_o_temp
    SLICE_X3Y13.BMUX     Tilo                  0.203   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[10]_AND_235_o1
    SLICE_X5Y13.CLK      net (fanout=2)        0.373   IFIDReg1/reset_PC[10]_AND_235_o
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.401ns logic, 2.884ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_11_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_11_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.430ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X1Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.430ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.D5       net (fanout=482)      4.007   d1/key_o_temp
    SLICE_X3Y13.D        Tilo                  0.259   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_234_o1
    SLICE_X1Y13.SR       net (fanout=2)        0.493   IFIDReg1/reset_PC[11]_AND_234_o
    SLICE_X1Y13.CLK      Trck                  0.280   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (0.930ns logic, 4.500ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.769ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.447   PC<11>
                                                       PC_11
    SLICE_X3Y13.D4       net (fanout=3)        1.290   PC<11>
    SLICE_X3Y13.D        Tilo                  0.259   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_234_o1
    SLICE_X1Y13.SR       net (fanout=2)        0.493   IFIDReg1/reset_PC[11]_AND_234_o
    SLICE_X1Y13.CLK      Trck                  0.280   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (0.986ns logic, 1.783ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X1Y13.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.978ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.022ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.D5       net (fanout=482)      4.007   d1/key_o_temp
    SLICE_X3Y13.DMUX     Tilo                  0.313   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_233_o1
    SLICE_X1Y13.CLK      net (fanout=2)        0.311   IFIDReg1/reset_PC[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      5.022ns (0.704ns logic, 4.318ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.639ns (requirement - data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.361ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.447   PC<11>
                                                       PC_11
    SLICE_X3Y13.D4       net (fanout=3)        1.290   PC<11>
    SLICE_X3Y13.DMUX     Tilo                  0.313   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_233_o1
    SLICE_X1Y13.CLK      net (fanout=2)        0.311   IFIDReg1/reset_PC[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (0.760ns logic, 1.601ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_11_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_11_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X1Y13.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.548ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X3Y13.D4       net (fanout=3)        0.734   PC<11>
    SLICE_X3Y13.D        Tilo                  0.156   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_234_o1
    SLICE_X1Y13.SR       net (fanout=2)        0.269   IFIDReg1/reset_PC[11]_AND_234_o
    SLICE_X1Y13.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.548ns (0.545ns logic, 1.003ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[11]_AND_233_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.D5       net (fanout=482)      2.461   d1/key_o_temp
    SLICE_X3Y13.D        Tilo                  0.156   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_234_o1
    SLICE_X1Y13.SR       net (fanout=2)        0.269   IFIDReg1/reset_PC[11]_AND_234_o
    SLICE_X1Y13.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_11_LDC
                                                       IFIDReg1/PC_n_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (0.509ns logic, 2.730ns route)
                                                       (15.7% logic, 84.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X1Y13.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.297ns (data path)
  Source:               PC_11 (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Data Path Delay:      1.297ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_11 to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.BQ       Tcko                  0.234   PC<11>
                                                       PC_11
    SLICE_X3Y13.D4       net (fanout=3)        0.734   PC<11>
    SLICE_X3Y13.DMUX     Tilo                  0.203   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_233_o1
    SLICE_X1Y13.CLK      net (fanout=2)        0.126   IFIDReg1/reset_PC[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.437ns logic, 0.860ns route)
                                                       (33.7% logic, 66.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_11_LDC (SLICE_X1Y13.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.988ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_11_LDC (LATCH)
  Data Path Delay:      2.988ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y13.D5       net (fanout=482)      2.461   d1/key_o_temp
    SLICE_X3Y13.DMUX     Tilo                  0.203   IFIDReg1/PC_n_10_C_10
                                                       IFIDReg1/reset_PC[11]_AND_233_o1
    SLICE_X1Y13.CLK      net (fanout=2)        0.126   IFIDReg1/reset_PC[11]_AND_233_o
    -------------------------------------------------  ---------------------------
    Total                                      2.988ns (0.401ns logic, 2.587ns route)
                                                       (13.4% logic, 86.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_12_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_12_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.383ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X2Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y11.C1       net (fanout=482)      4.056   d1/key_o_temp
    SLICE_X3Y11.C        Tilo                  0.259   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_232_o1
    SLICE_X2Y10.SR       net (fanout=2)        0.462   IFIDReg1/reset_PC[12]_AND_232_o
    SLICE_X2Y10.CLK      Trck                  0.215   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (0.865ns logic, 4.518ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.745ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.408   PC<12>
                                                       PC_12
    SLICE_X3Y11.C4       net (fanout=3)        1.401   PC<12>
    SLICE_X3Y11.C        Tilo                  0.259   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_232_o1
    SLICE_X2Y10.SR       net (fanout=2)        0.462   IFIDReg1/reset_PC[12]_AND_232_o
    SLICE_X2Y10.CLK      Trck                  0.215   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.882ns logic, 1.863ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X2Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.952ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.048ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y11.C1       net (fanout=482)      4.056   d1/key_o_temp
    SLICE_X3Y11.CMUX     Tilo                  0.313   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_231_o1
    SLICE_X2Y10.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      5.048ns (0.704ns logic, 4.344ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.590ns (requirement - data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.410ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.408   PC<12>
                                                       PC_12
    SLICE_X3Y11.C4       net (fanout=3)        1.401   PC<12>
    SLICE_X3Y11.CMUX     Tilo                  0.313   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_231_o1
    SLICE_X2Y10.CLK      net (fanout=2)        0.288   IFIDReg1/reset_PC[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      2.410ns (0.721ns logic, 1.689ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_12_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_12_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X2Y10.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.452ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X3Y11.C4       net (fanout=3)        0.758   PC<12>
    SLICE_X3Y11.C        Tilo                  0.156   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_232_o1
    SLICE_X2Y10.SR       net (fanout=2)        0.253   IFIDReg1/reset_PC[12]_AND_232_o
    SLICE_X2Y10.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.441ns logic, 1.011ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.240ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[12]_AND_231_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y11.C1       net (fanout=482)      2.548   d1/key_o_temp
    SLICE_X3Y11.C        Tilo                  0.156   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_232_o1
    SLICE_X2Y10.SR       net (fanout=2)        0.253   IFIDReg1/reset_PC[12]_AND_232_o
    SLICE_X2Y10.CLK      Tremck      (-Th)    -0.085   IFIDReg1/PC_n_12_LDC
                                                       IFIDReg1/PC_n_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (0.439ns logic, 2.801ns route)
                                                       (13.5% logic, 86.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X2Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.279ns (data path)
  Source:               PC_12 (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Data Path Delay:      1.279ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_12 to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y28.BQ       Tcko                  0.200   PC<12>
                                                       PC_12
    SLICE_X3Y11.C4       net (fanout=3)        0.758   PC<12>
    SLICE_X3Y11.CMUX     Tilo                  0.203   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_231_o1
    SLICE_X2Y10.CLK      net (fanout=2)        0.118   IFIDReg1/reset_PC[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.403ns logic, 0.876ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_12_LDC (SLICE_X2Y10.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.067ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_12_LDC (LATCH)
  Data Path Delay:      3.067ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y11.C1       net (fanout=482)      2.548   d1/key_o_temp
    SLICE_X3Y11.CMUX     Tilo                  0.203   IFIDReg1/PC_n_12_P_12
                                                       IFIDReg1/reset_PC[12]_AND_231_o1
    SLICE_X2Y10.CLK      net (fanout=2)        0.118   IFIDReg1/reset_PC[12]_AND_231_o
    -------------------------------------------------  ---------------------------
    Total                                      3.067ns (0.401ns logic, 2.666ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_13_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_13_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.241ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X1Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.759ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y12.B4       net (fanout=482)      3.893   d1/key_o_temp
    SLICE_X2Y12.B        Tilo                  0.203   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_230_o1
    SLICE_X1Y11.SR       net (fanout=2)        0.474   IFIDReg1/reset_PC[13]_AND_230_o
    SLICE_X1Y11.CLK      Trck                  0.280   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (0.874ns logic, 4.367ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.CQ       Tcko                  0.391   PC<13>
                                                       PC_13
    SLICE_X2Y12.B5       net (fanout=3)        1.790   PC<13>
    SLICE_X2Y12.B        Tilo                  0.203   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_230_o1
    SLICE_X1Y11.SR       net (fanout=2)        0.474   IFIDReg1/reset_PC[13]_AND_230_o
    SLICE_X1Y11.CLK      Trck                  0.280   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.874ns logic, 2.264ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X1Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.774ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.226ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y12.B4       net (fanout=482)      3.893   d1/key_o_temp
    SLICE_X2Y12.BMUX     Tilo                  0.261   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_229_o1
    SLICE_X1Y11.CLK      net (fanout=2)        0.681   IFIDReg1/reset_PC[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      5.226ns (0.652ns logic, 4.574ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.877ns (requirement - data path)
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.CQ       Tcko                  0.391   PC<13>
                                                       PC_13
    SLICE_X2Y12.B5       net (fanout=3)        1.790   PC<13>
    SLICE_X2Y12.BMUX     Tilo                  0.261   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_229_o1
    SLICE_X1Y11.CLK      net (fanout=2)        0.681   IFIDReg1/reset_PC[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.652ns logic, 2.471ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_13_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_13_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X1Y11.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.792ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.CQ       Tcko                  0.198   PC<13>
                                                       PC_13
    SLICE_X2Y12.B5       net (fanout=3)        1.060   PC<13>
    SLICE_X2Y12.B        Tilo                  0.156   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_230_o1
    SLICE_X1Y11.SR       net (fanout=2)        0.223   IFIDReg1/reset_PC[13]_AND_230_o
    SLICE_X1Y11.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.792ns (0.509ns logic, 1.283ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.144ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[13]_AND_229_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y12.B4       net (fanout=482)      2.412   d1/key_o_temp
    SLICE_X2Y12.B        Tilo                  0.156   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_230_o1
    SLICE_X1Y11.SR       net (fanout=2)        0.223   IFIDReg1/reset_PC[13]_AND_230_o
    SLICE_X1Y11.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_13_LDC
                                                       IFIDReg1/PC_n_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.509ns logic, 2.635ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X1Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.824ns (data path)
  Source:               PC_13 (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Data Path Delay:      1.824ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_13 to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.CQ       Tcko                  0.198   PC<13>
                                                       PC_13
    SLICE_X2Y12.B5       net (fanout=3)        1.060   PC<13>
    SLICE_X2Y12.BMUX     Tilo                  0.191   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_229_o1
    SLICE_X1Y11.CLK      net (fanout=2)        0.375   IFIDReg1/reset_PC[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.389ns logic, 1.435ns route)
                                                       (21.3% logic, 78.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_13_LDC (SLICE_X1Y11.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.176ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_13_LDC (LATCH)
  Data Path Delay:      3.176ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X2Y12.B4       net (fanout=482)      2.412   d1/key_o_temp
    SLICE_X2Y12.BMUX     Tilo                  0.191   IFIDReg1/PC_n_13_P_13
                                                       IFIDReg1/reset_PC[13]_AND_229_o1
    SLICE_X1Y11.CLK      net (fanout=2)        0.375   IFIDReg1/reset_PC[13]_AND_229_o
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.389ns logic, 2.787ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_14_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_14_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.435ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X6Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.565ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.435ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y40.A5       net (fanout=482)      4.914   d1/key_o_temp
    SLICE_X7Y40.AMUX     Tilo                  0.313   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_227_o1
    SLICE_X6Y42.CLK      net (fanout=2)        0.817   IFIDReg1/reset_PC[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      6.435ns (0.704ns logic, 5.731ns route)
                                                       (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.348ns (requirement - data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.391   PC<17>
                                                       PC_14
    SLICE_X7Y40.A4       net (fanout=3)        1.131   PC<14>
    SLICE_X7Y40.AMUX     Tilo                  0.313   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_227_o1
    SLICE_X6Y42.CLK      net (fanout=2)        0.817   IFIDReg1/reset_PC[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (0.704ns logic, 1.948ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X6Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y40.A5       net (fanout=482)      4.914   d1/key_o_temp
    SLICE_X7Y40.A        Tilo                  0.259   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_228_o1
    SLICE_X6Y42.SR       net (fanout=2)        0.628   IFIDReg1/reset_PC[14]_AND_228_o
    SLICE_X6Y42.CLK      Trck                  0.229   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.421ns (0.879ns logic, 5.542ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.638ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.391   PC<17>
                                                       PC_14
    SLICE_X7Y40.A4       net (fanout=3)        1.131   PC<14>
    SLICE_X7Y40.A        Tilo                  0.259   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_228_o1
    SLICE_X6Y42.SR       net (fanout=2)        0.628   IFIDReg1/reset_PC[14]_AND_228_o
    SLICE_X6Y42.CLK      Trck                  0.229   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.879ns logic, 1.759ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_14_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_14_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X6Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.440ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.440ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   PC<17>
                                                       PC_14
    SLICE_X7Y40.A4       net (fanout=3)        0.637   PC<14>
    SLICE_X7Y40.A        Tilo                  0.156   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_228_o1
    SLICE_X6Y42.SR       net (fanout=2)        0.355   IFIDReg1/reset_PC[14]_AND_228_o
    SLICE_X6Y42.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.440ns (0.448ns logic, 0.992ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[14]_AND_227_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y40.A5       net (fanout=482)      2.977   d1/key_o_temp
    SLICE_X7Y40.A        Tilo                  0.156   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_228_o1
    SLICE_X6Y42.SR       net (fanout=2)        0.355   IFIDReg1/reset_PC[14]_AND_228_o
    SLICE_X6Y42.CLK      Tremck      (-Th)    -0.094   IFIDReg1/PC_n_14_LDC
                                                       IFIDReg1/PC_n_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.448ns logic, 3.332ns route)
                                                       (11.9% logic, 88.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X6Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.463ns (data path)
  Source:               PC_14 (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Data Path Delay:      1.463ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_14 to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.198   PC<17>
                                                       PC_14
    SLICE_X7Y40.A4       net (fanout=3)        0.637   PC<14>
    SLICE_X7Y40.AMUX     Tilo                  0.203   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_227_o1
    SLICE_X6Y42.CLK      net (fanout=2)        0.425   IFIDReg1/reset_PC[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.401ns logic, 1.062ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_14_LDC (SLICE_X6Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.803ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_14_LDC (LATCH)
  Data Path Delay:      3.803ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y40.A5       net (fanout=482)      2.977   d1/key_o_temp
    SLICE_X7Y40.AMUX     Tilo                  0.203   IFIDReg1/PC_n_17_C_17
                                                       IFIDReg1/reset_PC[14]_AND_227_o1
    SLICE_X6Y42.CLK      net (fanout=2)        0.425   IFIDReg1/reset_PC[14]_AND_227_o
    -------------------------------------------------  ---------------------------
    Total                                      3.803ns (0.401ns logic, 3.402ns route)
                                                       (10.5% logic, 89.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_15_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_15_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.621ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X7Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y38.B1       net (fanout=482)      5.012   d1/key_o_temp
    SLICE_X8Y38.B        Tilo                  0.205   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_226_o1
    SLICE_X7Y38.SR       net (fanout=2)        0.733   IFIDReg1/reset_PC[15]_AND_226_o
    SLICE_X7Y38.CLK      Trck                  0.280   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.621ns (0.876ns logic, 5.745ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.391   PC<17>
                                                       PC_15
    SLICE_X8Y38.B3       net (fanout=3)        2.387   PC<15>
    SLICE_X8Y38.B        Tilo                  0.205   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_226_o1
    SLICE_X7Y38.SR       net (fanout=2)        0.733   IFIDReg1/reset_PC[15]_AND_226_o
    SLICE_X7Y38.CLK      Trck                  0.280   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (0.876ns logic, 3.120ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X7Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.445ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.555ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y38.B1       net (fanout=482)      5.012   d1/key_o_temp
    SLICE_X8Y38.BMUX     Tilo                  0.251   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_225_o1
    SLICE_X7Y38.CLK      net (fanout=2)        0.901   IFIDReg1/reset_PC[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      6.555ns (0.642ns logic, 5.913ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.070ns (requirement - data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.930ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.391   PC<17>
                                                       PC_15
    SLICE_X8Y38.B3       net (fanout=3)        2.387   PC<15>
    SLICE_X8Y38.BMUX     Tilo                  0.251   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_225_o1
    SLICE_X7Y38.CLK      net (fanout=2)        0.901   IFIDReg1/reset_PC[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      3.930ns (0.642ns logic, 3.288ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_15_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_15_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X7Y38.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X8Y38.B3       net (fanout=3)        1.521   PC<15>
    SLICE_X8Y38.B        Tilo                  0.142   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_226_o1
    SLICE_X7Y38.SR       net (fanout=2)        0.391   IFIDReg1/reset_PC[15]_AND_226_o
    SLICE_X7Y38.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.495ns logic, 1.912ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.998ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[15]_AND_225_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y38.B1       net (fanout=482)      3.112   d1/key_o_temp
    SLICE_X8Y38.B        Tilo                  0.142   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_226_o1
    SLICE_X7Y38.SR       net (fanout=2)        0.391   IFIDReg1/reset_PC[15]_AND_226_o
    SLICE_X7Y38.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_15_LDC
                                                       IFIDReg1/PC_n_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.998ns (0.495ns logic, 3.503ns route)
                                                       (12.4% logic, 87.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X7Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.418ns (data path)
  Source:               PC_15 (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Data Path Delay:      2.418ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_15 to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.CQ       Tcko                  0.198   PC<17>
                                                       PC_15
    SLICE_X8Y38.B3       net (fanout=3)        1.521   PC<15>
    SLICE_X8Y38.BMUX     Tilo                  0.183   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_225_o1
    SLICE_X7Y38.CLK      net (fanout=2)        0.516   IFIDReg1/reset_PC[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (0.381ns logic, 2.037ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_15_LDC (SLICE_X7Y38.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.009ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_15_LDC (LATCH)
  Data Path Delay:      4.009ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y38.B1       net (fanout=482)      3.112   d1/key_o_temp
    SLICE_X8Y38.BMUX     Tilo                  0.183   EXMEMReg1/ALU_out_n<17>
                                                       IFIDReg1/reset_PC[15]_AND_225_o1
    SLICE_X7Y38.CLK      net (fanout=2)        0.516   IFIDReg1/reset_PC[15]_AND_225_o
    -------------------------------------------------  ---------------------------
    Total                                      4.009ns (0.381ns logic, 3.628ns route)
                                                       (9.5% logic, 90.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_17_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_17_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.843ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X4Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.157ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.843ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y41.C1       net (fanout=482)      4.985   d1/key_o_temp
    SLICE_X7Y41.CMUX     Tilo                  0.313   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_221_o1
    SLICE_X4Y41.CLK      net (fanout=2)        1.154   IFIDReg1/reset_PC[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      6.843ns (0.704ns logic, 6.139ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.889ns (requirement - data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.391   PC<17>
                                                       PC_17
    SLICE_X7Y41.C5       net (fanout=3)        2.253   PC<17>
    SLICE_X7Y41.CMUX     Tilo                  0.313   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_221_o1
    SLICE_X4Y41.CLK      net (fanout=2)        1.154   IFIDReg1/reset_PC[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (0.704ns logic, 3.407ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X4Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.357ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y41.C1       net (fanout=482)      4.985   d1/key_o_temp
    SLICE_X7Y41.C        Tilo                  0.259   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_222_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.492   IFIDReg1/reset_PC[17]_AND_222_o
    SLICE_X4Y41.CLK      Trck                  0.230   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.357ns (0.880ns logic, 5.477ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.625ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.391   PC<17>
                                                       PC_17
    SLICE_X7Y41.C5       net (fanout=3)        2.253   PC<17>
    SLICE_X7Y41.C        Tilo                  0.259   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_222_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.492   IFIDReg1/reset_PC[17]_AND_222_o
    SLICE_X4Y41.CLK      Trck                  0.230   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.625ns (0.880ns logic, 2.745ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_17_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_17_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X4Y41.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.133ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.198   PC<17>
                                                       PC_17
    SLICE_X7Y41.C5       net (fanout=3)        1.404   PC<17>
    SLICE_X7Y41.C        Tilo                  0.156   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_222_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.268   IFIDReg1/reset_PC[17]_AND_222_o
    SLICE_X4Y41.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.133ns (0.461ns logic, 1.672ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[17]_AND_221_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y41.C1       net (fanout=482)      3.051   d1/key_o_temp
    SLICE_X7Y41.C        Tilo                  0.156   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_222_o1
    SLICE_X4Y41.SR       net (fanout=2)        0.268   IFIDReg1/reset_PC[17]_AND_222_o
    SLICE_X4Y41.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_17_LDC
                                                       IFIDReg1/PC_n_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.780ns (0.461ns logic, 3.319ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X4Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.524ns (data path)
  Source:               PC_17 (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Data Path Delay:      2.524ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_17 to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.198   PC<17>
                                                       PC_17
    SLICE_X7Y41.C5       net (fanout=3)        1.404   PC<17>
    SLICE_X7Y41.CMUX     Tilo                  0.203   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_221_o1
    SLICE_X4Y41.CLK      net (fanout=2)        0.719   IFIDReg1/reset_PC[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      2.524ns (0.401ns logic, 2.123ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_17_LDC (SLICE_X4Y41.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.171ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_17_LDC (LATCH)
  Data Path Delay:      4.171ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X7Y41.C1       net (fanout=482)      3.051   d1/key_o_temp
    SLICE_X7Y41.CMUX     Tilo                  0.203   IFIDReg1/PC_n_14_C_14
                                                       IFIDReg1/reset_PC[17]_AND_221_o1
    SLICE_X4Y41.CLK      net (fanout=2)        0.719   IFIDReg1/reset_PC[17]_AND_221_o
    -------------------------------------------------  ---------------------------
    Total                                      4.171ns (0.401ns logic, 3.770ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_18_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_18_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.192ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X8Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y46.A4       net (fanout=482)      3.268   d1/key_o_temp
    SLICE_X8Y46.A        Tilo                  0.205   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_220_o1
    SLICE_X8Y46.SR       net (fanout=2)        1.098   IFIDReg1/reset_PC[18]_AND_220_o
    SLICE_X8Y46.CLK      Trck                  0.230   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.192ns (0.826ns logic, 4.366ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.391   PC<20>
                                                       PC_18
    SLICE_X8Y46.A1       net (fanout=3)        1.351   PC<18>
    SLICE_X8Y46.A        Tilo                  0.205   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_220_o1
    SLICE_X8Y46.SR       net (fanout=2)        1.098   IFIDReg1/reset_PC[18]_AND_220_o
    SLICE_X8Y46.CLK      Trck                  0.230   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (0.826ns logic, 2.449ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X8Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.857ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.143ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y46.A4       net (fanout=482)      3.268   d1/key_o_temp
    SLICE_X8Y46.AMUX     Tilo                  0.251   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_219_o1
    SLICE_X8Y46.CLK      net (fanout=2)        1.233   IFIDReg1/reset_PC[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      5.143ns (0.642ns logic, 4.501ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.774ns (requirement - data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.226ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.391   PC<20>
                                                       PC_18
    SLICE_X8Y46.A1       net (fanout=3)        1.351   PC<18>
    SLICE_X8Y46.AMUX     Tilo                  0.251   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_219_o1
    SLICE_X8Y46.CLK      net (fanout=2)        1.233   IFIDReg1/reset_PC[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.226ns (0.642ns logic, 2.584ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_18_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_18_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X8Y46.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.892ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X8Y46.A1       net (fanout=3)        0.795   PC<18>
    SLICE_X8Y46.A        Tilo                  0.142   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_220_o1
    SLICE_X8Y46.SR       net (fanout=2)        0.650   IFIDReg1/reset_PC[18]_AND_220_o
    SLICE_X8Y46.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (0.447ns logic, 1.445ns route)
                                                       (23.6% logic, 76.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.092ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[18]_AND_219_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y46.A4       net (fanout=482)      1.995   d1/key_o_temp
    SLICE_X8Y46.A        Tilo                  0.142   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_220_o1
    SLICE_X8Y46.SR       net (fanout=2)        0.650   IFIDReg1/reset_PC[18]_AND_220_o
    SLICE_X8Y46.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/PC_n_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (0.447ns logic, 2.645ns route)
                                                       (14.5% logic, 85.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X8Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.852ns (data path)
  Source:               PC_18 (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Data Path Delay:      1.852ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_18 to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.BQ       Tcko                  0.198   PC<20>
                                                       PC_18
    SLICE_X8Y46.A1       net (fanout=3)        0.795   PC<18>
    SLICE_X8Y46.AMUX     Tilo                  0.183   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_219_o1
    SLICE_X8Y46.CLK      net (fanout=2)        0.676   IFIDReg1/reset_PC[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      1.852ns (0.381ns logic, 1.471ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_18_LDC (SLICE_X8Y46.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.052ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_18_LDC (LATCH)
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y46.A4       net (fanout=482)      1.995   d1/key_o_temp
    SLICE_X8Y46.AMUX     Tilo                  0.183   IFIDReg1/PC_n_18_LDC
                                                       IFIDReg1/reset_PC[18]_AND_219_o1
    SLICE_X8Y46.CLK      net (fanout=2)        0.676   IFIDReg1/reset_PC[18]_AND_219_o
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.381ns logic, 2.671ns route)
                                                       (12.5% logic, 87.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_16_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_16_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.647ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X8Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.353ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.647ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y39.A5       net (fanout=482)      4.742   d1/key_o_temp
    SLICE_X9Y39.AMUX     Tilo                  0.313   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_223_o1
    SLICE_X8Y40.CLK      net (fanout=2)        1.201   IFIDReg1/reset_PC[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      6.647ns (0.704ns logic, 5.943ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.109ns (requirement - data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.891ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.391   PC<16>
                                                       PC_16
    SLICE_X9Y39.A4       net (fanout=3)        0.986   PC<16>
    SLICE_X9Y39.AMUX     Tilo                  0.313   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_223_o1
    SLICE_X8Y40.CLK      net (fanout=2)        1.201   IFIDReg1/reset_PC[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.704ns logic, 2.187ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X8Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.306ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y39.A5       net (fanout=482)      4.742   d1/key_o_temp
    SLICE_X9Y39.A        Tilo                  0.259   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_224_o1
    SLICE_X8Y40.SR       net (fanout=2)        0.684   IFIDReg1/reset_PC[16]_AND_224_o
    SLICE_X8Y40.CLK      Trck                  0.230   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.306ns (0.880ns logic, 5.426ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.450ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.391   PC<16>
                                                       PC_16
    SLICE_X9Y39.A4       net (fanout=3)        0.986   PC<16>
    SLICE_X9Y39.A        Tilo                  0.259   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_224_o1
    SLICE_X8Y40.SR       net (fanout=2)        0.684   IFIDReg1/reset_PC[16]_AND_224_o
    SLICE_X8Y40.CLK      Trck                  0.230   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.550ns (0.880ns logic, 1.670ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_16_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_16_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X8Y40.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X9Y39.A4       net (fanout=3)        0.571   PC<16>
    SLICE_X9Y39.A        Tilo                  0.156   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_224_o1
    SLICE_X8Y40.SR       net (fanout=2)        0.354   IFIDReg1/reset_PC[16]_AND_224_o
    SLICE_X8Y40.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.461ns logic, 0.925ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[16]_AND_223_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y39.A5       net (fanout=482)      2.952   d1/key_o_temp
    SLICE_X9Y39.A        Tilo                  0.156   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_224_o1
    SLICE_X8Y40.SR       net (fanout=2)        0.354   IFIDReg1/reset_PC[16]_AND_224_o
    SLICE_X8Y40.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_16_LDC
                                                       IFIDReg1/PC_n_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.461ns logic, 3.306ns route)
                                                       (12.2% logic, 87.8% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X8Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.688ns (data path)
  Source:               PC_16 (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Data Path Delay:      1.688ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_16 to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.CQ       Tcko                  0.198   PC<16>
                                                       PC_16
    SLICE_X9Y39.A4       net (fanout=3)        0.571   PC<16>
    SLICE_X9Y39.AMUX     Tilo                  0.203   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_223_o1
    SLICE_X8Y40.CLK      net (fanout=2)        0.716   IFIDReg1/reset_PC[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      1.688ns (0.401ns logic, 1.287ns route)
                                                       (23.8% logic, 76.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_16_LDC (SLICE_X8Y40.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.069ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_16_LDC (LATCH)
  Data Path Delay:      4.069ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y39.A5       net (fanout=482)      2.952   d1/key_o_temp
    SLICE_X9Y39.AMUX     Tilo                  0.203   PC<20>
                                                       IFIDReg1/reset_PC[16]_AND_223_o1
    SLICE_X8Y40.CLK      net (fanout=2)        0.716   IFIDReg1/reset_PC[16]_AND_223_o
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (0.401ns logic, 3.668ns route)
                                                       (9.9% logic, 90.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_19_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_19_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.118ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X7Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y48.B3       net (fanout=482)      4.307   d1/key_o_temp
    SLICE_X3Y48.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_218_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.881   IFIDReg1/reset_PC[19]_AND_218_o
    SLICE_X7Y47.CLK      Trck                  0.280   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (0.930ns logic, 5.188ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.391   PC<20>
                                                       PC_19
    SLICE_X3Y48.B5       net (fanout=3)        1.518   PC<19>
    SLICE_X3Y48.B        Tilo                  0.259   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_218_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.881   IFIDReg1/reset_PC[19]_AND_218_o
    SLICE_X7Y47.CLK      Trck                  0.280   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.930ns logic, 2.399ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X7Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  4.110ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      5.890ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y48.B3       net (fanout=482)      4.307   d1/key_o_temp
    SLICE_X3Y48.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_217_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.879   IFIDReg1/reset_PC[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      5.890ns (0.704ns logic, 5.186ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  6.899ns (requirement - data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.391   PC<20>
                                                       PC_19
    SLICE_X3Y48.B5       net (fanout=3)        1.518   PC<19>
    SLICE_X3Y48.BMUX     Tilo                  0.313   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_217_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.879   IFIDReg1/reset_PC[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.704ns logic, 2.397ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_19_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_19_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X7Y47.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X3Y48.B5       net (fanout=3)        0.936   PC<19>
    SLICE_X3Y48.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_218_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.512   IFIDReg1/reset_PC[19]_AND_218_o
    SLICE_X7Y47.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (0.509ns logic, 1.448ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[19]_AND_217_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y48.B3       net (fanout=482)      2.676   d1/key_o_temp
    SLICE_X3Y48.B        Tilo                  0.156   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_218_o1
    SLICE_X7Y47.SR       net (fanout=2)        0.512   IFIDReg1/reset_PC[19]_AND_218_o
    SLICE_X7Y47.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_19_LDC
                                                       IFIDReg1/PC_n_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (0.509ns logic, 3.188ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X7Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.861ns (data path)
  Source:               PC_19 (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Data Path Delay:      1.861ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_19 to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.CQ       Tcko                  0.198   PC<20>
                                                       PC_19
    SLICE_X3Y48.B5       net (fanout=3)        0.936   PC<19>
    SLICE_X3Y48.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_217_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.524   IFIDReg1/reset_PC[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      1.861ns (0.401ns logic, 1.460ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_19_LDC (SLICE_X7Y47.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.601ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_19_LDC (LATCH)
  Data Path Delay:      3.601ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X3Y48.B3       net (fanout=482)      2.676   d1/key_o_temp
    SLICE_X3Y48.BMUX     Tilo                  0.203   IFIDReg1/PC_plus_4_n_26_C_26
                                                       IFIDReg1/reset_PC[19]_AND_217_o1
    SLICE_X7Y47.CLK      net (fanout=2)        0.524   IFIDReg1/reset_PC[19]_AND_217_o
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (0.401ns logic, 3.200ns route)
                                                       (11.1% logic, 88.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_20_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_20_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.990ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X10Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.010ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y48.B5      net (fanout=482)      2.833   d1/key_o_temp
    SLICE_X10Y48.BMUX    Tilo                  0.261   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_215_o1
    SLICE_X10Y48.CLK     net (fanout=2)        0.505   IFIDReg1/reset_PC[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (0.652ns logic, 3.338ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.604ns (requirement - data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.396ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.391   PC<20>
                                                       PC_20
    SLICE_X10Y48.B3      net (fanout=3)        1.239   PC<20>
    SLICE_X10Y48.BMUX    Tilo                  0.261   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_215_o1
    SLICE_X10Y48.CLK     net (fanout=2)        0.505   IFIDReg1/reset_PC[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (0.652ns logic, 1.744ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X10Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y48.B5      net (fanout=482)      2.833   d1/key_o_temp
    SLICE_X10Y48.B       Tilo                  0.203   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_216_o1
    SLICE_X10Y48.SR      net (fanout=2)        0.310   IFIDReg1/reset_PC[20]_AND_216_o
    SLICE_X10Y48.CLK     Trck                  0.215   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.809ns logic, 3.143ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.391   PC<20>
                                                       PC_20
    SLICE_X10Y48.B3      net (fanout=3)        1.239   PC<20>
    SLICE_X10Y48.B       Tilo                  0.203   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_216_o1
    SLICE_X10Y48.SR      net (fanout=2)        0.310   IFIDReg1/reset_PC[20]_AND_216_o
    SLICE_X10Y48.CLK     Trck                  0.215   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.358ns (0.809ns logic, 1.549ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_20_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_20_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X10Y48.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X10Y48.B3      net (fanout=3)        0.707   PC<20>
    SLICE_X10Y48.B       Tilo                  0.156   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_216_o1
    SLICE_X10Y48.SR      net (fanout=2)        0.165   IFIDReg1/reset_PC[20]_AND_216_o
    SLICE_X10Y48.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.439ns logic, 0.872ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.317ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.317ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[20]_AND_215_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y48.B5      net (fanout=482)      1.713   d1/key_o_temp
    SLICE_X10Y48.B       Tilo                  0.156   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_216_o1
    SLICE_X10Y48.SR      net (fanout=2)        0.165   IFIDReg1/reset_PC[20]_AND_216_o
    SLICE_X10Y48.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/PC_n_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.317ns (0.439ns logic, 1.878ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X10Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.400ns (data path)
  Source:               PC_20 (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Data Path Delay:      1.400ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_20 to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y39.DQ       Tcko                  0.198   PC<20>
                                                       PC_20
    SLICE_X10Y48.B3      net (fanout=3)        0.707   PC<20>
    SLICE_X10Y48.BMUX    Tilo                  0.191   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_215_o1
    SLICE_X10Y48.CLK     net (fanout=2)        0.304   IFIDReg1/reset_PC[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      1.400ns (0.389ns logic, 1.011ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_20_LDC (SLICE_X10Y48.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.406ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_20_LDC (LATCH)
  Data Path Delay:      2.406ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y48.B5      net (fanout=482)      1.713   d1/key_o_temp
    SLICE_X10Y48.BMUX    Tilo                  0.191   IFIDReg1/PC_n_20_LDC
                                                       IFIDReg1/reset_PC[20]_AND_215_o1
    SLICE_X10Y48.CLK     net (fanout=2)        0.304   IFIDReg1/reset_PC[20]_AND_215_o
    -------------------------------------------------  ---------------------------
    Total                                      2.406ns (0.389ns logic, 2.017ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_21_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_21_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.907ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X11Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.907ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y49.B4      net (fanout=482)      2.726   d1/key_o_temp
    SLICE_X10Y49.B       Tilo                  0.203   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_214_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC[21]_AND_214_o
    SLICE_X11Y49.CLK     Trck                  0.280   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (0.874ns logic, 3.033ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.328ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.391   PC<31>
                                                       PC_21
    SLICE_X10Y49.B1      net (fanout=3)        1.147   PC<21>
    SLICE_X10Y49.B       Tilo                  0.203   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_214_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.307   IFIDReg1/reset_PC[21]_AND_214_o
    SLICE_X11Y49.CLK     Trck                  0.280   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (0.874ns logic, 1.454ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X11Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.125ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.875ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y49.B4      net (fanout=482)      2.726   d1/key_o_temp
    SLICE_X10Y49.BMUX    Tilo                  0.261   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_213_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.497   IFIDReg1/reset_PC[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (0.652ns logic, 3.223ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.704ns (requirement - data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.296ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.391   PC<31>
                                                       PC_21
    SLICE_X10Y49.B1      net (fanout=3)        1.147   PC<21>
    SLICE_X10Y49.BMUX    Tilo                  0.261   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_213_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.497   IFIDReg1/reset_PC[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (0.652ns logic, 1.644ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_21_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_21_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X11Y49.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   PC<31>
                                                       PC_21
    SLICE_X10Y49.B1      net (fanout=3)        0.670   PC<21>
    SLICE_X10Y49.B       Tilo                  0.156   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_214_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC[21]_AND_214_o
    SLICE_X11Y49.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.509ns logic, 0.832ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[21]_AND_213_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y49.B4      net (fanout=482)      1.656   d1/key_o_temp
    SLICE_X10Y49.B       Tilo                  0.156   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_214_o1
    SLICE_X11Y49.SR      net (fanout=2)        0.162   IFIDReg1/reset_PC[21]_AND_214_o
    SLICE_X11Y49.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_21_LDC
                                                       IFIDReg1/PC_n_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.509ns logic, 1.818ns route)
                                                       (21.9% logic, 78.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X11Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               PC_21 (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_21 to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.AQ       Tcko                  0.198   PC<31>
                                                       PC_21
    SLICE_X10Y49.B1      net (fanout=3)        0.670   PC<21>
    SLICE_X10Y49.BMUX    Tilo                  0.191   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_213_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.296   IFIDReg1/reset_PC[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.389ns logic, 0.966ns route)
                                                       (28.7% logic, 71.3% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_21_LDC (SLICE_X11Y49.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.341ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_21_LDC (LATCH)
  Data Path Delay:      2.341ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y49.B4      net (fanout=482)      1.656   d1/key_o_temp
    SLICE_X10Y49.BMUX    Tilo                  0.191   IFIDReg1/PC_n_21_P_21
                                                       IFIDReg1/reset_PC[21]_AND_213_o1
    SLICE_X11Y49.CLK     net (fanout=2)        0.296   IFIDReg1/reset_PC[21]_AND_213_o
    -------------------------------------------------  ---------------------------
    Total                                      2.341ns (0.389ns logic, 1.952ns route)
                                                       (16.6% logic, 83.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_22_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_22_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.940ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.391   PC<16>
                                                       PC_22
    SLICE_X11Y58.A1      net (fanout=3)        2.258   PC<22>
    SLICE_X11Y58.A       Tilo                  0.259   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_212_o1
    SLICE_X10Y58.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC[22]_AND_212_o
    SLICE_X10Y58.CLK     Trck                  0.215   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (0.865ns logic, 3.075ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.466ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y58.A5      net (fanout=482)      0.784   d1/key_o_temp
    SLICE_X11Y58.A       Tilo                  0.259   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_212_o1
    SLICE_X10Y58.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC[22]_AND_212_o
    SLICE_X10Y58.CLK     Trck                  0.215   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.466ns (0.865ns logic, 1.601ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.728ns (requirement - data path)
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.272ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.391   PC<16>
                                                       PC_22
    SLICE_X11Y58.A1      net (fanout=3)        2.258   PC<22>
    SLICE_X11Y58.AMUX    Tilo                  0.313   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_211_o1
    SLICE_X10Y58.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      3.272ns (0.704ns logic, 2.568ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.202ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.798ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y58.A5      net (fanout=482)      0.784   d1/key_o_temp
    SLICE_X11Y58.AMUX    Tilo                  0.313   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_211_o1
    SLICE_X10Y58.CLK     net (fanout=2)        0.310   IFIDReg1/reset_PC[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.704ns logic, 1.094ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_22_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_22_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y58.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y58.A5      net (fanout=482)      0.449   d1/key_o_temp
    SLICE_X11Y58.A       Tilo                  0.156   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_212_o1
    SLICE_X10Y58.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC[22]_AND_212_o
    SLICE_X10Y58.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.439ns logic, 0.872ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[22]_AND_211_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.198   PC<16>
                                                       PC_22
    SLICE_X11Y58.A1      net (fanout=3)        1.342   PC<22>
    SLICE_X11Y58.A       Tilo                  0.156   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_212_o1
    SLICE_X10Y58.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC[22]_AND_212_o
    SLICE_X10Y58.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_22_LDC
                                                       IFIDReg1/PC_n_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.439ns logic, 1.765ns route)
                                                       (19.9% logic, 80.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.017ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y58.A5      net (fanout=482)      0.449   d1/key_o_temp
    SLICE_X11Y58.AMUX    Tilo                  0.203   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_211_o1
    SLICE_X10Y58.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.401ns logic, 0.616ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_22_LDC (SLICE_X10Y58.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.910ns (data path)
  Source:               PC_22 (FF)
  Destination:          IFIDReg1/PC_n_22_LDC (LATCH)
  Data Path Delay:      1.910ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_22 to IFIDReg1/PC_n_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y35.BQ       Tcko                  0.198   PC<16>
                                                       PC_22
    SLICE_X11Y58.A1      net (fanout=3)        1.342   PC<22>
    SLICE_X11Y58.AMUX    Tilo                  0.203   IFIDReg1/PC_n_23_C_23
                                                       IFIDReg1/reset_PC[22]_AND_211_o1
    SLICE_X10Y58.CLK     net (fanout=2)        0.167   IFIDReg1/reset_PC[22]_AND_211_o
    -------------------------------------------------  ---------------------------
    Total                                      1.910ns (0.401ns logic, 1.509ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_23_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_23_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.755ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X10Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.755ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.408   PC<23>
                                                       PC_23
    SLICE_X10Y59.A2      net (fanout=3)        2.112   PC<23>
    SLICE_X10Y59.A       Tilo                  0.203   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_210_o1
    SLICE_X10Y59.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC[23]_AND_210_o
    SLICE_X10Y59.CLK     Trck                  0.215   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.755ns (0.826ns logic, 2.929ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y59.A3      net (fanout=482)      0.727   d1/key_o_temp
    SLICE_X10Y59.A       Tilo                  0.203   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_210_o1
    SLICE_X10Y59.SR      net (fanout=2)        0.817   IFIDReg1/reset_PC[23]_AND_210_o
    SLICE_X10Y59.CLK     Trck                  0.215   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.353ns (0.809ns logic, 1.544ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X10Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.722ns (requirement - data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.408   PC<23>
                                                       PC_23
    SLICE_X10Y59.A2      net (fanout=3)        2.112   PC<23>
    SLICE_X10Y59.AMUX    Tilo                  0.261   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_209_o1
    SLICE_X10Y59.CLK     net (fanout=2)        0.497   IFIDReg1/reset_PC[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (0.669ns logic, 2.609ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.124ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.876ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y59.A3      net (fanout=482)      0.727   d1/key_o_temp
    SLICE_X10Y59.AMUX    Tilo                  0.261   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_209_o1
    SLICE_X10Y59.CLK     net (fanout=2)        0.497   IFIDReg1/reset_PC[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      1.876ns (0.652ns logic, 1.224ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_23_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_23_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X10Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y59.A3      net (fanout=482)      0.415   d1/key_o_temp
    SLICE_X10Y59.A       Tilo                  0.156   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_210_o1
    SLICE_X10Y59.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC[23]_AND_210_o
    SLICE_X10Y59.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.439ns logic, 0.838ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.174ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[23]_AND_209_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X10Y59.A2      net (fanout=3)        1.310   PC<23>
    SLICE_X10Y59.A       Tilo                  0.156   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_210_o1
    SLICE_X10Y59.SR      net (fanout=2)        0.423   IFIDReg1/reset_PC[23]_AND_210_o
    SLICE_X10Y59.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/PC_n_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.174ns (0.441ns logic, 1.733ns route)
                                                       (20.3% logic, 79.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X10Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.100ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Data Path Delay:      1.100ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y59.A3      net (fanout=482)      0.415   d1/key_o_temp
    SLICE_X10Y59.AMUX    Tilo                  0.191   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_209_o1
    SLICE_X10Y59.CLK     net (fanout=2)        0.296   IFIDReg1/reset_PC[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.389ns logic, 0.711ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_23_LDC (SLICE_X10Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.997ns (data path)
  Source:               PC_23 (FF)
  Destination:          IFIDReg1/PC_n_23_LDC (LATCH)
  Data Path Delay:      1.997ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_23 to IFIDReg1/PC_n_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y44.BQ       Tcko                  0.200   PC<23>
                                                       PC_23
    SLICE_X10Y59.A2      net (fanout=3)        1.310   PC<23>
    SLICE_X10Y59.AMUX    Tilo                  0.191   IFIDReg1/PC_n_23_LDC
                                                       IFIDReg1/reset_PC[23]_AND_209_o1
    SLICE_X10Y59.CLK     net (fanout=2)        0.296   IFIDReg1/reset_PC[23]_AND_209_o
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.391ns logic, 1.606ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_24_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_24_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.918ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X11Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.391   PC<31>
                                                       PC_24
    SLICE_X8Y57.A1       net (fanout=3)        1.549   PC<24>
    SLICE_X8Y57.A        Tilo                  0.205   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_208_o1
    SLICE_X11Y57.SR      net (fanout=2)        0.493   IFIDReg1/reset_PC[24]_AND_208_o
    SLICE_X11Y57.CLK     Trck                  0.280   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.876ns logic, 2.042ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y57.A2       net (fanout=482)      1.213   d1/key_o_temp
    SLICE_X8Y57.A        Tilo                  0.205   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_208_o1
    SLICE_X11Y57.SR      net (fanout=2)        0.493   IFIDReg1/reset_PC[24]_AND_208_o
    SLICE_X11Y57.CLK     Trck                  0.280   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.582ns (0.876ns logic, 1.706ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X11Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.288ns (requirement - data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.712ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.391   PC<31>
                                                       PC_24
    SLICE_X8Y57.A1       net (fanout=3)        1.549   PC<24>
    SLICE_X8Y57.AMUX     Tilo                  0.251   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_207_o1
    SLICE_X11Y57.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.712ns (0.642ns logic, 2.070ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.624ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.376ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y57.A2       net (fanout=482)      1.213   d1/key_o_temp
    SLICE_X8Y57.AMUX     Tilo                  0.251   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_207_o1
    SLICE_X11Y57.CLK     net (fanout=2)        0.521   IFIDReg1/reset_PC[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.642ns logic, 1.734ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_24_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_24_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X11Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y57.A2       net (fanout=482)      0.756   d1/key_o_temp
    SLICE_X8Y57.A        Tilo                  0.142   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_208_o1
    SLICE_X11Y57.SR      net (fanout=2)        0.269   IFIDReg1/reset_PC[24]_AND_208_o
    SLICE_X11Y57.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.495ns logic, 1.025ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.686ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.686ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[24]_AND_207_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   PC<31>
                                                       PC_24
    SLICE_X8Y57.A1       net (fanout=3)        0.922   PC<24>
    SLICE_X8Y57.A        Tilo                  0.142   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_208_o1
    SLICE_X11Y57.SR      net (fanout=2)        0.269   IFIDReg1/reset_PC[24]_AND_208_o
    SLICE_X11Y57.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_24_LDC
                                                       IFIDReg1/PC_n_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.686ns (0.495ns logic, 1.191ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X11Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.416ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Data Path Delay:      1.416ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X8Y57.A2       net (fanout=482)      0.756   d1/key_o_temp
    SLICE_X8Y57.AMUX     Tilo                  0.183   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_207_o1
    SLICE_X11Y57.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.381ns logic, 1.035ns route)
                                                       (26.9% logic, 73.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_24_LDC (SLICE_X11Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.582ns (data path)
  Source:               PC_24 (FF)
  Destination:          IFIDReg1/PC_n_24_LDC (LATCH)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_24 to IFIDReg1/PC_n_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.CQ       Tcko                  0.198   PC<31>
                                                       PC_24
    SLICE_X8Y57.A1       net (fanout=3)        0.922   PC<24>
    SLICE_X8Y57.AMUX     Tilo                  0.183   IFIDReg1/PC_n_24_P_24
                                                       IFIDReg1/reset_PC[24]_AND_207_o1
    SLICE_X11Y57.CLK     net (fanout=2)        0.279   IFIDReg1/reset_PC[24]_AND_207_o
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.381ns logic, 1.201ns route)
                                                       (24.1% logic, 75.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_26_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_26_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.900ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X13Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y54.A1      net (fanout=482)      2.477   d1/key_o_temp
    SLICE_X11Y54.A       Tilo                  0.259   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_204_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.493   IFIDReg1/reset_PC[26]_AND_204_o
    SLICE_X13Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (0.930ns logic, 2.970ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.408   PC<28>
                                                       PC_26
    SLICE_X11Y54.A5      net (fanout=3)        0.869   PC<26>
    SLICE_X11Y54.A       Tilo                  0.259   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_204_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.493   IFIDReg1/reset_PC[26]_AND_204_o
    SLICE_X13Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.309ns (0.947ns logic, 1.362ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X13Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.323ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.677ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y54.A1      net (fanout=482)      2.477   d1/key_o_temp
    SLICE_X11Y54.AMUX    Tilo                  0.313   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_203_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      3.677ns (0.704ns logic, 2.973ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.914ns (requirement - data path)
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.086ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.408   PC<28>
                                                       PC_26
    SLICE_X11Y54.A5      net (fanout=3)        0.869   PC<26>
    SLICE_X11Y54.AMUX    Tilo                  0.313   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_203_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      2.086ns (0.721ns logic, 1.365ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_26_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_26_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X13Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.200   PC<28>
                                                       PC_26
    SLICE_X11Y54.A5      net (fanout=3)        0.493   PC<26>
    SLICE_X11Y54.A       Tilo                  0.156   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_204_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.269   IFIDReg1/reset_PC[26]_AND_204_o
    SLICE_X13Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.511ns logic, 0.762ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.307ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[26]_AND_203_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y54.A1      net (fanout=482)      1.529   d1/key_o_temp
    SLICE_X11Y54.A       Tilo                  0.156   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_204_o1
    SLICE_X13Y54.SR      net (fanout=2)        0.269   IFIDReg1/reset_PC[26]_AND_204_o
    SLICE_X13Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_26_LDC
                                                       IFIDReg1/PC_n_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.307ns (0.509ns logic, 1.798ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X13Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.170ns (data path)
  Source:               PC_26 (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Data Path Delay:      1.170ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_26 to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.BQ       Tcko                  0.200   PC<28>
                                                       PC_26
    SLICE_X11Y54.A5      net (fanout=3)        0.493   PC<26>
    SLICE_X11Y54.AMUX    Tilo                  0.203   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_203_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.403ns logic, 0.767ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_26_LDC (SLICE_X13Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.204ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_26_LDC (LATCH)
  Data Path Delay:      2.204ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y54.A1      net (fanout=482)      1.529   d1/key_o_temp
    SLICE_X11Y54.AMUX    Tilo                  0.203   IFIDReg1/PC_n_26_P_26
                                                       IFIDReg1/reset_PC[26]_AND_203_o1
    SLICE_X13Y54.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC[26]_AND_203_o
    -------------------------------------------------  ---------------------------
    Total                                      2.204ns (0.401ns logic, 1.803ns route)
                                                       (18.2% logic, 81.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_27_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_27_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.678ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X9Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y55.A5       net (fanout=482)      2.279   d1/key_o_temp
    SLICE_X9Y55.A        Tilo                  0.259   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_202_o1
    SLICE_X9Y55.SR       net (fanout=2)        0.469   IFIDReg1/reset_PC[27]_AND_202_o
    SLICE_X9Y55.CLK      Trck                  0.280   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (0.930ns logic, 2.748ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.CQ       Tcko                  0.391   PC<27>
                                                       PC_27
    SLICE_X9Y55.A3       net (fanout=3)        1.214   PC<27>
    SLICE_X9Y55.A        Tilo                  0.259   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_202_o1
    SLICE_X9Y55.SR       net (fanout=2)        0.469   IFIDReg1/reset_PC[27]_AND_202_o
    SLICE_X9Y55.CLK      Trck                  0.280   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.930ns logic, 1.683ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X9Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.707ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y55.A5       net (fanout=482)      2.279   d1/key_o_temp
    SLICE_X9Y55.AMUX     Tilo                  0.313   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_201_o1
    SLICE_X9Y55.CLK      net (fanout=2)        0.310   IFIDReg1/reset_PC[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.704ns logic, 2.589ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.772ns (requirement - data path)
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.228ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.CQ       Tcko                  0.391   PC<27>
                                                       PC_27
    SLICE_X9Y55.A3       net (fanout=3)        1.214   PC<27>
    SLICE_X9Y55.AMUX     Tilo                  0.313   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_201_o1
    SLICE_X9Y55.CLK      net (fanout=2)        0.310   IFIDReg1/reset_PC[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      2.228ns (0.704ns logic, 1.524ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_27_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_27_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X9Y55.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.CQ       Tcko                  0.198   PC<27>
                                                       PC_27
    SLICE_X9Y55.A3       net (fanout=3)        0.736   PC<27>
    SLICE_X9Y55.A        Tilo                  0.156   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_202_o1
    SLICE_X9Y55.SR       net (fanout=2)        0.286   IFIDReg1/reset_PC[27]_AND_202_o
    SLICE_X9Y55.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.509ns logic, 1.022ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.171ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[27]_AND_201_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y55.A5       net (fanout=482)      1.376   d1/key_o_temp
    SLICE_X9Y55.A        Tilo                  0.156   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_202_o1
    SLICE_X9Y55.SR       net (fanout=2)        0.286   IFIDReg1/reset_PC[27]_AND_202_o
    SLICE_X9Y55.CLK      Tremck      (-Th)    -0.155   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/PC_n_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.509ns logic, 1.662ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X9Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.304ns (data path)
  Source:               PC_27 (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_27 to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y47.CQ       Tcko                  0.198   PC<27>
                                                       PC_27
    SLICE_X9Y55.A3       net (fanout=3)        0.736   PC<27>
    SLICE_X9Y55.AMUX     Tilo                  0.203   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_201_o1
    SLICE_X9Y55.CLK      net (fanout=2)        0.167   IFIDReg1/reset_PC[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.401ns logic, 0.903ns route)
                                                       (30.8% logic, 69.2% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_27_LDC (SLICE_X9Y55.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.944ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_27_LDC (LATCH)
  Data Path Delay:      1.944ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y55.A5       net (fanout=482)      1.376   d1/key_o_temp
    SLICE_X9Y55.AMUX     Tilo                  0.203   IFIDReg1/PC_n_27_LDC
                                                       IFIDReg1/reset_PC[27]_AND_201_o1
    SLICE_X9Y55.CLK      net (fanout=2)        0.167   IFIDReg1/reset_PC[27]_AND_201_o
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.401ns logic, 1.543ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_25_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_25_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.370ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X8Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   PC<28>
                                                       PC_25
    SLICE_X9Y59.D3       net (fanout=3)        1.171   PC<25>
    SLICE_X9Y59.D        Tilo                  0.259   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_206_o1
    SLICE_X8Y59.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC[25]_AND_206_o
    SLICE_X8Y59.CLK      Trck                  0.230   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.897ns logic, 1.473ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    8.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.999ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y59.D5       net (fanout=482)      0.817   d1/key_o_temp
    SLICE_X9Y59.D        Tilo                  0.259   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_206_o1
    SLICE_X8Y59.SR       net (fanout=2)        0.302   IFIDReg1/reset_PC[25]_AND_206_o
    SLICE_X8Y59.CLK      Trck                  0.230   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.999ns (0.880ns logic, 1.119ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X8Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.793ns (requirement - data path)
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.408   PC<28>
                                                       PC_25
    SLICE_X9Y59.D3       net (fanout=3)        1.171   PC<25>
    SLICE_X9Y59.DMUX     Tilo                  0.313   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_205_o1
    SLICE_X8Y59.CLK      net (fanout=2)        0.315   IFIDReg1/reset_PC[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.721ns logic, 1.486ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  8.164ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      1.836ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y59.D5       net (fanout=482)      0.817   d1/key_o_temp
    SLICE_X9Y59.DMUX     Tilo                  0.313   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_205_o1
    SLICE_X8Y59.CLK      net (fanout=2)        0.315   IFIDReg1/reset_PC[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.704ns logic, 1.132ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_25_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_25_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X8Y59.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.047ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.047ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y59.D5       net (fanout=482)      0.429   d1/key_o_temp
    SLICE_X9Y59.D        Tilo                  0.156   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_206_o1
    SLICE_X8Y59.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC[25]_AND_206_o
    SLICE_X8Y59.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.047ns (0.461ns logic, 0.586ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.310ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[25]_AND_205_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.200   PC<28>
                                                       PC_25
    SLICE_X9Y59.D3       net (fanout=3)        0.690   PC<25>
    SLICE_X9Y59.D        Tilo                  0.156   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_206_o1
    SLICE_X8Y59.SR       net (fanout=2)        0.157   IFIDReg1/reset_PC[25]_AND_206_o
    SLICE_X8Y59.CLK      Tremck      (-Th)    -0.107   IFIDReg1/PC_n_25_LDC
                                                       IFIDReg1/PC_n_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.463ns logic, 0.847ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X8Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.002ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Data Path Delay:      1.002ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X9Y59.D5       net (fanout=482)      0.429   d1/key_o_temp
    SLICE_X9Y59.DMUX     Tilo                  0.203   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_205_o1
    SLICE_X8Y59.CLK      net (fanout=2)        0.172   IFIDReg1/reset_PC[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.002ns (0.401ns logic, 0.601ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_25_LDC (SLICE_X8Y59.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.265ns (data path)
  Source:               PC_25 (FF)
  Destination:          IFIDReg1/PC_n_25_LDC (LATCH)
  Data Path Delay:      1.265ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_25 to IFIDReg1/PC_n_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.AQ       Tcko                  0.200   PC<28>
                                                       PC_25
    SLICE_X9Y59.D3       net (fanout=3)        0.690   PC<25>
    SLICE_X9Y59.DMUX     Tilo                  0.203   IFIDReg1/PC_n_25_C_25
                                                       IFIDReg1/reset_PC[25]_AND_205_o1
    SLICE_X8Y59.CLK      net (fanout=2)        0.172   IFIDReg1/reset_PC[25]_AND_205_o
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.403ns logic, 0.862ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_28_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_28_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.654ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X11Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.654ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y56.B2      net (fanout=482)      1.478   d1/key_o_temp
    SLICE_X10Y56.B       Tilo                  0.203   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_200_o1
    SLICE_X11Y56.SR      net (fanout=2)        0.302   IFIDReg1/reset_PC[28]_AND_200_o
    SLICE_X11Y56.CLK     Trck                  0.280   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.654ns (0.874ns logic, 1.780ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.DQ       Tcko                  0.408   PC<28>
                                                       PC_28
    SLICE_X10Y56.B3      net (fanout=3)        1.255   PC<28>
    SLICE_X10Y56.B       Tilo                  0.203   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_200_o1
    SLICE_X11Y56.SR      net (fanout=2)        0.302   IFIDReg1/reset_PC[28]_AND_200_o
    SLICE_X11Y56.CLK     Trck                  0.280   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.891ns logic, 1.557ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X11Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.368ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y56.B2      net (fanout=482)      1.478   d1/key_o_temp
    SLICE_X10Y56.BMUX    Tilo                  0.261   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_199_o1
    SLICE_X11Y56.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.652ns logic, 1.980ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.574ns (requirement - data path)
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.426ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.DQ       Tcko                  0.408   PC<28>
                                                       PC_28
    SLICE_X10Y56.B3      net (fanout=3)        1.255   PC<28>
    SLICE_X10Y56.BMUX    Tilo                  0.261   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_199_o1
    SLICE_X11Y56.CLK     net (fanout=2)        0.502   IFIDReg1/reset_PC[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      2.426ns (0.669ns logic, 1.757ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_28_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_28_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X11Y56.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.DQ       Tcko                  0.200   PC<28>
                                                       PC_28
    SLICE_X10Y56.B3      net (fanout=3)        0.723   PC<28>
    SLICE_X10Y56.B       Tilo                  0.156   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_200_o1
    SLICE_X11Y56.SR      net (fanout=2)        0.157   IFIDReg1/reset_PC[28]_AND_200_o
    SLICE_X11Y56.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.511ns logic, 0.880ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.545ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[28]_AND_199_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y56.B2      net (fanout=482)      0.879   d1/key_o_temp
    SLICE_X10Y56.B       Tilo                  0.156   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_200_o1
    SLICE_X11Y56.SR      net (fanout=2)        0.157   IFIDReg1/reset_PC[28]_AND_200_o
    SLICE_X11Y56.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/PC_n_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.545ns (0.509ns logic, 1.036ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X11Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.415ns (data path)
  Source:               PC_28 (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Data Path Delay:      1.415ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_28 to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y47.DQ       Tcko                  0.200   PC<28>
                                                       PC_28
    SLICE_X10Y56.B3      net (fanout=3)        0.723   PC<28>
    SLICE_X10Y56.BMUX    Tilo                  0.191   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_199_o1
    SLICE_X11Y56.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.391ns logic, 1.024ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_28_LDC (SLICE_X11Y56.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.569ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_28_LDC (LATCH)
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X10Y56.B2      net (fanout=482)      0.879   d1/key_o_temp
    SLICE_X10Y56.BMUX    Tilo                  0.191   IFIDReg1/PC_n_28_C_28
                                                       IFIDReg1/reset_PC[28]_AND_199_o1
    SLICE_X11Y56.CLK     net (fanout=2)        0.301   IFIDReg1/reset_PC[28]_AND_199_o
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.389ns logic, 1.180ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_29_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_29_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.750ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X10Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   PC<29>
                                                       PC_29
    SLICE_X11Y56.D3      net (fanout=3)        1.401   PC<29>
    SLICE_X11Y56.D       Tilo                  0.259   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_198_o1
    SLICE_X10Y57.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC[29]_AND_198_o
    SLICE_X10Y57.CLK     Trck                  0.215   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (0.882ns logic, 1.868ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y56.D2      net (fanout=482)      1.138   d1/key_o_temp
    SLICE_X11Y56.D       Tilo                  0.259   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_198_o1
    SLICE_X10Y57.SR      net (fanout=2)        0.467   IFIDReg1/reset_PC[29]_AND_198_o
    SLICE_X10Y57.CLK     Trck                  0.215   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.470ns (0.865ns logic, 1.605ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X10Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.353ns (requirement - data path)
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.408   PC<29>
                                                       PC_29
    SLICE_X11Y56.D3      net (fanout=3)        1.401   PC<29>
    SLICE_X11Y56.DMUX    Tilo                  0.313   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_197_o1
    SLICE_X10Y57.CLK     net (fanout=2)        0.525   IFIDReg1/reset_PC[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.721ns logic, 1.926ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.633ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y56.D2      net (fanout=482)      1.138   d1/key_o_temp
    SLICE_X11Y56.DMUX    Tilo                  0.313   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_197_o1
    SLICE_X10Y57.CLK     net (fanout=2)        0.525   IFIDReg1/reset_PC[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (0.704ns logic, 1.663ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_29_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_29_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X10Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y56.D2      net (fanout=482)      0.690   d1/key_o_temp
    SLICE_X11Y56.D       Tilo                  0.156   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_198_o1
    SLICE_X10Y57.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC[29]_AND_198_o
    SLICE_X10Y57.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.439ns logic, 0.948ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[29]_AND_197_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.200   PC<29>
                                                       PC_29
    SLICE_X11Y56.D3      net (fanout=3)        0.844   PC<29>
    SLICE_X11Y56.D       Tilo                  0.156   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_198_o1
    SLICE_X10Y57.SR      net (fanout=2)        0.258   IFIDReg1/reset_PC[29]_AND_198_o
    SLICE_X10Y57.CLK     Tremck      (-Th)    -0.085   IFIDReg1/PC_n_29_LDC
                                                       IFIDReg1/PC_n_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.543ns (0.441ns logic, 1.102ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X10Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X11Y56.D2      net (fanout=482)      0.690   d1/key_o_temp
    SLICE_X11Y56.DMUX    Tilo                  0.203   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_197_o1
    SLICE_X10Y57.CLK     net (fanout=2)        0.264   IFIDReg1/reset_PC[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.401ns logic, 0.954ns route)
                                                       (29.6% logic, 70.4% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_29_LDC (SLICE_X10Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.511ns (data path)
  Source:               PC_29 (FF)
  Destination:          IFIDReg1/PC_n_29_LDC (LATCH)
  Data Path Delay:      1.511ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_29 to IFIDReg1/PC_n_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y45.AQ       Tcko                  0.200   PC<29>
                                                       PC_29
    SLICE_X11Y56.D3      net (fanout=3)        0.844   PC<29>
    SLICE_X11Y56.DMUX    Tilo                  0.203   IFIDReg1/PC_n_28_LDC
                                                       IFIDReg1/reset_PC[29]_AND_197_o1
    SLICE_X10Y57.CLK     net (fanout=2)        0.264   IFIDReg1/reset_PC[29]_AND_197_o
    -------------------------------------------------  ---------------------------
    Total                                      1.511ns (0.403ns logic, 1.108ns route)
                                                       (26.7% logic, 73.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_IFIDReg1PC_n_30_LDC = MAXDELAY TO TIMEGRP 
"TO_IFIDReg1PC_n_30_LDC"         TS_clk DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.459ns.
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X21Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.408   PC<30>
                                                       PC_30
    SLICE_X19Y54.B2      net (fanout=3)        2.198   PC<30>
    SLICE_X19Y54.B       Tilo                  0.259   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_196_o1
    SLICE_X21Y54.SR      net (fanout=2)        0.314   IFIDReg1/reset_PC[30]_AND_196_o
    SLICE_X21Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.459ns (0.947ns logic, 2.512ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    7.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.800ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y54.B4      net (fanout=482)      1.556   d1/key_o_temp
    SLICE_X19Y54.B       Tilo                  0.259   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_196_o1
    SLICE_X21Y54.SR      net (fanout=2)        0.314   IFIDReg1/reset_PC[30]_AND_196_o
    SLICE_X21Y54.CLK     Trck                  0.280   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.800ns (0.930ns logic, 1.870ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X21Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.585ns (requirement - data path)
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      3.415ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.408   PC<30>
                                                       PC_30
    SLICE_X19Y54.B2      net (fanout=3)        2.198   PC<30>
    SLICE_X19Y54.BMUX    Tilo                  0.313   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_195_o1
    SLICE_X21Y54.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      3.415ns (0.721ns logic, 2.694ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.244ns (requirement - data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          10.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.391   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y54.B4      net (fanout=482)      1.556   d1/key_o_temp
    SLICE_X19Y54.BMUX    Tilo                  0.313   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_195_o1
    SLICE_X21Y54.CLK     net (fanout=2)        0.496   IFIDReg1/reset_PC[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.704ns logic, 2.052ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_IFIDReg1PC_n_30_LDC = MAXDELAY TO TIMEGRP "TO_IFIDReg1PC_n_30_LDC"         TS_clk DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X21Y54.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.564ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y54.B4      net (fanout=482)      0.928   d1/key_o_temp
    SLICE_X19Y54.B       Tilo                  0.156   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_196_o1
    SLICE_X21Y54.SR      net (fanout=2)        0.127   IFIDReg1/reset_PC[30]_AND_196_o
    SLICE_X21Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.509ns logic, 1.055ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.089ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.089ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    IFIDReg1/reset_PC[30]_AND_195_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   PC<30>
                                                       PC_30
    SLICE_X19Y54.B2      net (fanout=3)        1.451   PC<30>
    SLICE_X19Y54.B       Tilo                  0.156   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_196_o1
    SLICE_X21Y54.SR      net (fanout=2)        0.127   IFIDReg1/reset_PC[30]_AND_196_o
    SLICE_X21Y54.CLK     Tremck      (-Th)    -0.155   IFIDReg1/PC_n_30_LDC
                                                       IFIDReg1/PC_n_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.089ns (0.511ns logic, 1.578ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X21Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.603ns (data path)
  Source:               d1/key_o_temp (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Data Path Delay:      1.603ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: d1/key_o_temp to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y61.AQ      Tcko                  0.198   d1/key_o_temp
                                                       d1/key_o_temp
    SLICE_X19Y54.B4      net (fanout=482)      0.928   d1/key_o_temp
    SLICE_X19Y54.BMUX    Tilo                  0.203   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_195_o1
    SLICE_X21Y54.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.401ns logic, 1.202ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point IFIDReg1/PC_n_30_LDC (SLICE_X21Y54.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.128ns (data path)
  Source:               PC_30 (FF)
  Destination:          IFIDReg1/PC_n_30_LDC (LATCH)
  Data Path Delay:      2.128ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: PC_30 to IFIDReg1/PC_n_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y43.BQ       Tcko                  0.200   PC<30>
                                                       PC_30
    SLICE_X19Y54.B2      net (fanout=3)        1.451   PC<30>
    SLICE_X19Y54.BMUX    Tilo                  0.203   IFIDReg1/PC_n_30_P_30
                                                       IFIDReg1/reset_PC[30]_AND_195_o1
    SLICE_X21Y54.CLK     net (fanout=2)        0.274   IFIDReg1/reset_PC[30]_AND_195_o
    -------------------------------------------------  ---------------------------
    Total                                      2.128ns (0.403ns logic, 1.725ns route)
                                                       (18.9% logic, 81.1% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|     10.153ns|      7.819ns|            3|            0|     86384022|         1056|
| TS_TO_IFIDReg1PC_plus_4_n_0_LD|     10.000ns|      5.663ns|          N/A|            0|            0|            4|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_1_LD|     10.000ns|      5.600ns|          N/A|            0|            0|            4|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_2_LD|     10.000ns|      5.611ns|          N/A|            0|            0|            4|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_3_LD|     10.000ns|      5.757ns|          N/A|            0|            0|            6|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_4_LD|     10.000ns|      6.967ns|          N/A|            0|            0|            8|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_5_LD|     10.000ns|      6.387ns|          N/A|            0|            0|           10|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_6_LD|     10.000ns|      5.857ns|          N/A|            0|            0|           12|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_7_LD|     10.000ns|      6.950ns|          N/A|            0|            0|           14|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_8_LD|     10.000ns|      6.185ns|          N/A|            0|            0|           16|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_9_LD|     10.000ns|      6.073ns|          N/A|            0|            0|           18|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_10_L|     10.000ns|      6.576ns|          N/A|            0|            0|           20|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_11_L|     10.000ns|      5.507ns|          N/A|            0|            0|           22|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_12_L|     10.000ns|      6.811ns|          N/A|            0|            0|           24|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_14_L|     10.000ns|      6.475ns|          N/A|            0|            0|           28|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_15_L|     10.000ns|      6.048ns|          N/A|            0|            0|           30|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_13_L|     10.000ns|      5.433ns|          N/A|            0|            0|           26|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_16_L|     10.000ns|      6.977ns|          N/A|            0|            0|           32|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_17_L|     10.000ns|      7.311ns|          N/A|            0|            0|           34|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_18_L|     10.000ns|      7.091ns|          N/A|            0|            0|           36|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_19_L|     10.000ns|      7.819ns|          N/A|            0|            0|           38|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_20_L|     10.000ns|      6.771ns|          N/A|            0|            0|           40|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_21_L|     10.000ns|      7.120ns|          N/A|            0|            0|           42|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_23_L|     10.000ns|      6.898ns|          N/A|            0|            0|           46|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_24_L|     10.000ns|      6.742ns|          N/A|            0|            0|           48|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_22_L|     10.000ns|      6.702ns|          N/A|            0|            0|           44|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_25_L|     10.000ns|      6.491ns|          N/A|            0|            0|           50|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_26_L|     10.000ns|      5.796ns|          N/A|            0|            0|           52|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_27_L|     10.000ns|      6.801ns|          N/A|            0|            0|           54|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_28_L|     10.000ns|      6.770ns|          N/A|            0|            0|           56|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_29_L|     10.000ns|      7.217ns|          N/A|            0|            0|           58|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_30_L|     10.000ns|      6.617ns|          N/A|            0|            0|           60|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_plus_4_n_31_L|     10.000ns|      4.032ns|          N/A|            0|            0|            4|            0|
| DC                            |             |             |             |             |             |             |             |
| TS_TO_IFIDReg1PC_n_2_LDC      |     10.000ns|      5.595ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_3_LDC      |     10.000ns|      5.642ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_4_LDC      |     10.000ns|      5.725ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_5_LDC      |     10.000ns|      5.570ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_6_LDC      |     10.000ns|      5.264ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_7_LDC      |     10.000ns|      5.216ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_8_LDC      |     10.000ns|      5.434ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_9_LDC      |     10.000ns|      5.060ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_10_LDC     |     10.000ns|      5.630ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_11_LDC     |     10.000ns|      5.430ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_12_LDC     |     10.000ns|      5.383ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_13_LDC     |     10.000ns|      5.241ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_14_LDC     |     10.000ns|      6.435ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_15_LDC     |     10.000ns|      6.621ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_17_LDC     |     10.000ns|      6.843ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_18_LDC     |     10.000ns|      5.192ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_16_LDC     |     10.000ns|      6.647ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_19_LDC     |     10.000ns|      6.118ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_20_LDC     |     10.000ns|      3.990ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_21_LDC     |     10.000ns|      3.907ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_22_LDC     |     10.000ns|      3.940ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_23_LDC     |     10.000ns|      3.755ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_24_LDC     |     10.000ns|      2.918ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_26_LDC     |     10.000ns|      3.900ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_27_LDC     |     10.000ns|      3.678ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_25_LDC     |     10.000ns|      2.370ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_28_LDC     |     10.000ns|      2.654ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_29_LDC     |     10.000ns|      2.750ns|          N/A|            0|            0|            4|            0|
| TS_TO_IFIDReg1PC_n_30_LDC     |     10.000ns|      3.459ns|          N/A|            0|            0|            4|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.153|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3  Score: 194  (Setup/Max: 194, Hold: 0)

Constraints cover 86385097 paths, 0 nets, and 18631 connections

Design statistics:
   Minimum period:  10.153ns{1}   (Maximum frequency:  98.493MHz)
   Maximum path delay from/to any node:   7.819ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 22 21:16:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 300 MB



