module sub3 (
   bus1, bus2 
   );
   output [0:3] bus1;
   output [4:7] bus2;
endmodule