<dec f='codebrowser/include/hw/pci/pcie.h' l='109' type='int pcie_cap_slot_post_load(void * opaque, int version_id)'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='67' u='r'/>
<use f='codebrowser/hw/pci-bridge/gen_pcie_root_port.c' l='67' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='90' u='r'/>
<use f='codebrowser/hw/pci-bridge/ioh3420.c' l='90' u='r'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='165'/>
<use f='codebrowser/hw/pci-bridge/xio3130_downstream.c' l='165'/>
<def f='codebrowser/hw/pci/pcie.c' l='558' ll='563' type='int pcie_cap_slot_post_load(void * opaque, int version_id)'/>
