library ieee;
use ieee.std_logic_1164.all;

package p is
   type port_array is array(natural range <>) of std_logic_vector(11 downto 0);
end;

package body p is
end package body;