<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2022.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>4.000</TargetClockPeriod>
    <AchievedClockPeriod>2.646</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>2.646</CP_FINAL>
    <CP_ROUTE>2.646</CP_ROUTE>
    <CP_SYNTH>2.592</CP_SYNTH>
    <CP_TARGET>4.000</CP_TARGET>
    <SLACK_FINAL>1.354</SLACK_FINAL>
    <SLACK_ROUTE>1.354</SLACK_ROUTE>
    <SLACK_SYNTH>1.408</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>1.354</WNS_FINAL>
    <WNS_ROUTE>1.354</WNS_ROUTE>
    <WNS_SYNTH>1.408</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>1</DSP>
      <FF>85</FF>
      <LATCH>0</LATCH>
      <LUT>92</LUT>
      <SLICE>33</SLICE>
      <SRL>7</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>650</BRAM>
      <CLB>0</CLB>
      <DSP>600</DSP>
      <FF>202800</FF>
      <LUT>101400</LUT>
      <SLICE>25350</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="mmul" DISPNAME="inst" RTLNAME="mmul">
      <SubModules count="4">flow_control_loop_pipe_U mac_muladd_16s_16s_16ns_16_4_1_U3 mux_32_16_1_1_U1 mux_43_16_1_1_U2</SubModules>
      <Resources DSP="1" FF="85" LUT="92"/>
      <LocalResources FF="84" LUT="24"/>
    </RtlModule>
    <RtlModule CELL="inst/flow_control_loop_pipe_U" BINDMODULE="mmul_flow_control_loop_pipe" DEPTH="1" TYPE="rtl" MODULENAME="flow_control_loop_pipe" DISPNAME="flow_control_loop_pipe_U" RTLNAME="mmul_flow_control_loop_pipe">
      <Resources FF="1" LUT="20"/>
    </RtlModule>
    <RtlModule CELL="inst/mac_muladd_16s_16s_16ns_16_4_1_U3" BINDMODULE="mmul_mac_muladd_16s_16s_16ns_16_4_1" DEPTH="1" TYPE="resource" MODULENAME="mac_muladd_16s_16s_16ns_16_4_1" DISPNAME="mac_muladd_16s_16s_16ns_16_4_1_U3" RTLNAME="mmul_mac_muladd_16s_16s_16ns_16_4_1">
      <Resources DSP="1" LUT="16"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="row_col_prod" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U3" SOURCE="C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="mul_ln859"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="row_col_prod" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_16ns_16_4_1_U3" SOURCE="C:/Apps/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:859" URAM="0" VARIABLE="acc_V"/>
    </RtlModule>
    <RtlModule CELL="inst/mux_32_16_1_1_U1" BINDMODULE="mmul_mux_32_16_1_1" DEPTH="1" TYPE="rtl" MODULENAME="mux_32_16_1_1" DISPNAME="mux_32_16_1_1_U1" RTLNAME="mmul_mux_32_16_1_1">
      <Resources LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/mux_43_16_1_1_U2" BINDMODULE="mmul_mux_43_16_1_1" DEPTH="1" TYPE="rtl" MODULENAME="mux_43_16_1_1" DISPNAME="mux_43_16_1_1_U2" RTLNAME="mmul_mux_43_16_1_1">
      <Resources LUT="16"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="1.376" DATAPATH_LOGIC_DELAY="0.362" DATAPATH_NET_DELAY="1.014" ENDPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[14]" LOGIC_LEVELS="1" MAX_FANOUT="16" SLACK="1.354" STARTPOINT_PIN="icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C">
      <CELL NAME="icmp_ln14_reg_572_pp0_iter5_reg_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="504"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_34" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="31"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.287" DATAPATH_LOGIC_DELAY="0.362" DATAPATH_NET_DELAY="0.925" ENDPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[13]" LOGIC_LEVELS="1" MAX_FANOUT="16" SLACK="1.442" STARTPOINT_PIN="icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C">
      <CELL NAME="icmp_ln14_reg_572_pp0_iter5_reg_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="504"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_35" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="31"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.286" DATAPATH_LOGIC_DELAY="0.362" DATAPATH_NET_DELAY="0.924" ENDPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[12]" LOGIC_LEVELS="1" MAX_FANOUT="16" SLACK="1.444" STARTPOINT_PIN="icmp_ln14_reg_572_pp0_iter5_reg_reg[0]/C">
      <CELL NAME="icmp_ln14_reg_572_pp0_iter5_reg_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="504"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_36" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="31"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.286" DATAPATH_LOGIC_DELAY="0.391" DATAPATH_NET_DELAY="0.895" ENDPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[7]" LOGIC_LEVELS="1" MAX_FANOUT="3" SLACK="1.444" STARTPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK">
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="31"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_41" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.280" DATAPATH_LOGIC_DELAY="0.391" DATAPATH_NET_DELAY="0.889" ENDPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/C[8]" LOGIC_LEVELS="1" MAX_FANOUT="3" SLACK="1.450" STARTPOINT_PIN="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK">
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg" PRIMITIVE_TYPE="MULT.dsp.DSP48E1" LINE_NUMBER="31"/>
      <CELL NAME="mac_muladd_16s_16s_16ns_16_4_1_U3/mmul_mac_muladd_16s_16s_16ns_16_4_1_DSP48_0_U/p_reg_reg_i_40" PRIMITIVE_TYPE="LUT.others.LUT4" LINE_NUMBER="67"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/mmul_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/mmul_failfast_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/mmul_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/mmul_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/mmul_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/mmul_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/mmul_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Fri Feb 17 16:53:25 -0800 2023"/>
    <item NAME="Version" VALUE="2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)"/>
    <item NAME="Project" VALUE="mmul"/>
    <item NAME="Solution" VALUE="solution3 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="kintex7"/>
    <item NAME="Target device" VALUE="xc7k160t-fbg676-2"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="4 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="4 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="none"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

