<!DOCTYPE html>
<html>
<head>
<script type="text/javascript" src="./js/coder_app.js"></script>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<script type="text/javascript" src="./rtwreport_utils.js"></script>
<script type="text/javascript" src="./rtwannotate.js"></script>
<link rel="stylesheet" type="text/css" href="./css/coder_app.css"/>
</head>
<body onload="srcFileOnload();">
<pre id="code">
<table class="code" id="codeTbl">
<tr name="1" id="1">
<td><a id="l1" class='ln'>1</a></td><td><span class="ct">//</span></td></tr>
<tr name="2" id="2">
<td><a id="l2" class='ln'>2</a></td><td><span class="ct">//  Copyright (c) 2009 Bobcat Company as an unpublished work.</span></td></tr>
<tr name="3" id="3">
<td><a id="l3" class='ln'>3</a></td><td><span class="ct">//  All Rights Reserved.</span></td></tr>
<tr name="4" id="4">
<td><a id="l4" class='ln'>4</a></td><td><span class="ct">//</span></td></tr>
<tr name="5" id="5">
<td><a id="l5" class='ln'>5</a></td><td><span class="ct">//  The information contained herein is confidential property of Bobcat Company.</span></td></tr>
<tr name="6" id="6">
<td><a id="l6" class='ln'>6</a></td><td><span class="ct">//  The use, copying, transfer or disclosure of such information is prohibited except</span></td></tr>
<tr name="7" id="7">
<td><a id="l7" class='ln'>7</a></td><td><span class="ct">//  by express written agreement with Bobcat Company.</span></td></tr>
<tr name="8" id="8">
<td><a id="l8" class='ln'>8</a></td><td><span class="ct">//</span></td></tr>
<tr name="9" id="9">
<td><a id="l9" class='ln'>9</a></td><td><span class="ct">//  Code Generated by Simulink Real-Time Workshop</span></td></tr>
<tr name="10" id="10">
<td><a id="l10" class='ln'>10</a></td><td><span class="ct">//</span></td></tr>
<tr name="11" id="11">
<td><a id="l11" class='ln'>11</a></td><td><span class="ct">//  Simulink model                       : MX_Gateway</span></td></tr>
<tr name="12" id="12">
<td><a id="l12" class='ln'>12</a></td><td></td></tr>
<tr name="13" id="13">
<td><a id="l13" class='ln'>13</a></td><td></td></tr>
<tr name="14" id="14">
<td><a id="l14" class='ln'>14</a></td><td><span class="pp">#include "mod_Library.h"</span></td></tr>
<tr name="15" id="15">
<td><a id="l15" class='ln'>15</a></td><td></td></tr>
<tr name="16" id="16">
<td><a id="l16" class='ln'>16</a></td><td><span class="ct">// Include model header file for global data</span></td></tr>
<tr name="17" id="17">
<td><a id="l17" class='ln'>17</a></td><td><span class="pp">#include "MX_Gateway.h"</span></td></tr>
<tr name="18" id="18">
<td><a id="l18" class='ln'>18</a></td><td><span class="pp">#include "MX_Gateway_private.h"</span></td></tr>
<tr name="19" id="19">
<td><a id="l19" class='ln'>19</a></td><td></td></tr>
<tr name="20" id="20">
<td><a id="l20" class='ln'>20</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="20">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="21" id="21">
<td><a id="l21" class='ln'>21</a></td><td><span class="pp">#define</span> <a id="21c9" class="tk">MX_Gateway_IN_INITIAL</a>          ((<a id="21c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="22" id="22">
<td><a id="l22" class='ln'>22</a></td><td><span class="pp">#define</span> <a id="22c9" class="tk">MX_Gateway_IN_LP_FILTER</a>        ((<a id="22c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="23" id="23">
<td><a id="l23" class='ln'>23</a></td><td><span class="pp">#define</span> <a id="23c9" class="tk">MX_Gateway_IN_NO_ACTIVE_CHILD</a>  ((<a id="23c42" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="24" id="24">
<td><a id="l24" class='ln'>24</a></td><td></td></tr>
<tr name="25" id="25">
<td><a id="l25" class='ln'>25</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="25">&lt;S223&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="26" id="26">
<td><a id="l26" class='ln'>26</a></td><td><span class="pp">#define</span> <a id="26c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_p1y5</a> ((<a id="26c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="27" id="27">
<td><a id="l27" class='ln'>27</a></td><td><span class="pp">#define</span> <a id="27c9" class="tk">MX_Gateway_IN_INITIAL_aowf</a>     ((<a id="27c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="28" id="28">
<td><a id="l28" class='ln'>28</a></td><td><span class="pp">#define</span> <a id="28c9" class="tk">MX_Gateway_IN_LP_FILTER_hzab</a>   ((<a id="28c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="29" id="29">
<td><a id="l29" class='ln'>29</a></td><td></td></tr>
<tr name="30" id="30">
<td><a id="l30" class='ln'>30</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="30">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="31" id="31">
<td><a id="l31" class='ln'>31</a></td><td><span class="pp">#define</span> <a id="31c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_lpib</a> ((<a id="31c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="32" id="32">
<td><a id="l32" class='ln'>32</a></td><td><span class="pp">#define</span> <a id="32c9" class="tk">MX_Gateway_IN_INITIAL_obic</a>     ((<a id="32c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="33" id="33">
<td><a id="l33" class='ln'>33</a></td><td><span class="pp">#define</span> <a id="33c9" class="tk">MX_Gateway_IN_LP_FILTER_nfsi</a>   ((<a id="33c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="34" id="34">
<td><a id="l34" class='ln'>34</a></td><td></td></tr>
<tr name="35" id="35">
<td><a id="l35" class='ln'>35</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="35">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="36" id="36">
<td><a id="l36" class='ln'>36</a></td><td><span class="pp">#define</span> <a id="36c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a> ((<a id="36c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="37" id="37">
<td><a id="l37" class='ln'>37</a></td><td><span class="pp">#define</span> <a id="37c9" class="tk">MX_Gateway_IN_ACTIVE</a>           ((<a id="37c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="38" id="38">
<td><a id="l38" class='ln'>38</a></td><td><span class="pp">#define</span> <a id="38c9" class="tk">MX_Gateway_IN_DEBOUNCE</a>         ((<a id="38c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="39" id="39">
<td><a id="l39" class='ln'>39</a></td><td><span class="pp">#define</span> <a id="39c9" class="tk">MX_Gateway_IN_FAULT</a>            ((<a id="39c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="40" id="40">
<td><a id="l40" class='ln'>40</a></td><td><span class="pp">#define</span> <a id="40c9" class="tk">MX_Gateway_IN_INACTIVE</a>         ((<a id="40c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="41" id="41">
<td><a id="l41" class='ln'>41</a></td><td><span class="pp">#define</span> <a id="41c9" class="tk">MX_Gateway_IN_NORMAL</a>           ((<a id="41c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="42" id="42">
<td><a id="l42" class='ln'>42</a></td><td><span class="pp">#define</span> <a id="42c9" class="tk">MX_Gateway_IN_OC_STG</a>           ((<a id="42c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="43" id="43">
<td><a id="l43" class='ln'>43</a></td><td><span class="pp">#define</span> <a id="43c9" class="tk">MX_Gateway_IN_OFF</a>              ((<a id="43c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="44" id="44">
<td><a id="l44" class='ln'>44</a></td><td><span class="pp">#define</span> <a id="44c9" class="tk">MX_Gateway_IN_ON</a>               ((<a id="44c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="45" id="45">
<td><a id="l45" class='ln'>45</a></td><td><span class="pp">#define</span> <a id="45c9" class="tk">MX_Gateway_IN_OPEN_CIRCUIT</a>     ((<a id="45c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="46" id="46">
<td><a id="l46" class='ln'>46</a></td><td><span class="pp">#define</span> <a id="46c9" class="tk">MX_Gateway_IN_SHORT_TO_BATTERY</a> ((<a id="46c42" class="tk">uint8_T</a>)4U)</td></tr>
<tr name="47" id="47">
<td><a id="l47" class='ln'>47</a></td><td><span class="pp">#define</span> <a id="47c9" class="tk">MX_Gateway_IN_SHORT_TO_GROUND</a>  ((<a id="47c42" class="tk">uint8_T</a>)5U)</td></tr>
<tr name="48" id="48">
<td><a id="l48" class='ln'>48</a></td><td><span class="pp">#define</span> <a id="48c9" class="tk">MX_Gateway_IN_TURNING_OFF</a>      ((<a id="48c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="49" id="49">
<td><a id="l49" class='ln'>49</a></td><td><span class="pp">#define</span> <a id="49c9" class="tk">MX_Gateway_IN_TURNING_ON</a>       ((<a id="49c42" class="tk">uint8_T</a>)4U)</td></tr>
<tr name="50" id="50">
<td><a id="l50" class='ln'>50</a></td><td><span class="pp">#define</span> <a id="50c9" class="tk">MX_Gateway_IN_debounce</a>         ((<a id="50c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="51" id="51">
<td><a id="l51" class='ln'>51</a></td><td><span class="pp">#define</span> <a id="51c9" class="tk">MX_Gateway_IN_error</a>            ((<a id="51c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="52" id="52">
<td><a id="l52" class='ln'>52</a></td><td></td></tr>
<tr name="53" id="53">
<td><a id="l53" class='ln'>53</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="53">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="54" id="54">
<td><a id="l54" class='ln'>54</a></td><td><span class="pp">#define</span> <a id="54c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jstd</a> ((<a id="54c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="55" id="55">
<td><a id="l55" class='ln'>55</a></td><td><span class="pp">#define</span> <a id="55c9" class="tk">MX_Gate_IN_OPEN_STG_ERROR_RESET</a> ((<a id="55c43" class="tk">uint8_T</a>)6U)</td></tr>
<tr name="56" id="56">
<td><a id="l56" class='ln'>56</a></td><td><span class="pp">#define</span> <a id="56c9" class="tk">MX_Gatew_IN_OPEN_STG_DIAG_STATE</a> ((<a id="56c43" class="tk">uint8_T</a>)4U)</td></tr>
<tr name="57" id="57">
<td><a id="l57" class='ln'>57</a></td><td><span class="pp">#define</span> <a id="57c9" class="tk">MX_Gateway_IN_DIAG_STATE_ERROR</a> ((<a id="57c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="58" id="58">
<td><a id="l58" class='ln'>58</a></td><td><span class="pp">#define</span> <a id="58c9" class="tk">MX_Gateway_IN_NORMAL_ngcs</a>      ((<a id="58c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="59" id="59">
<td><a id="l59" class='ln'>59</a></td><td><span class="pp">#define</span> <a id="59c9" class="tk">MX_Gateway_IN_OC_STATE_ERROR</a>   ((<a id="59c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="60" id="60">
<td><a id="l60" class='ln'>60</a></td><td><span class="pp">#define</span> <a id="60c9" class="tk">MX_Gateway_IN_OPEN_STG_ERROR</a>   ((<a id="60c42" class="tk">uint8_T</a>)5U)</td></tr>
<tr name="61" id="61">
<td><a id="l61" class='ln'>61</a></td><td><span class="pp">#define</span> <a id="61c9" class="tk">MX_Gateway_IN_OPEN_STG_RESET</a>   ((<a id="61c42" class="tk">uint8_T</a>)7U)</td></tr>
<tr name="62" id="62">
<td><a id="l62" class='ln'>62</a></td><td></td></tr>
<tr name="63" id="63">
<td><a id="l63" class='ln'>63</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="63">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="64" id="64">
<td><a id="l64" class='ln'>64</a></td><td><span class="pp">#define</span> <a id="64c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a> ((<a id="64c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="65" id="65">
<td><a id="l65" class='ln'>65</a></td><td><span class="pp">#define</span> <a id="65c9" class="tk">MX_Gate_IN_STGOFF_DIAG_INACTIVE</a> ((<a id="65c43" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="66" id="66">
<td><a id="l66" class='ln'>66</a></td><td><span class="pp">#define</span> <a id="66c9" class="tk">MX_Gatewa_IN_STGOFF_DIAG_ACTIVE</a> ((<a id="66c43" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="67" id="67">
<td><a id="l67" class='ln'>67</a></td><td><span class="pp">#define</span> <a id="67c9" class="tk">MX_Gateway_IN_ACTIVE_OFF</a>       ((<a id="67c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="68" id="68">
<td><a id="l68" class='ln'>68</a></td><td><span class="pp">#define</span> <a id="68c9" class="tk">MX_Gateway_IN_ACTIVE_ON</a>        ((<a id="68c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="69" id="69">
<td><a id="l69" class='ln'>69</a></td><td><span class="pp">#define</span> <a id="69c9" class="tk">MX_Gateway_IN_DIAG_CHECK</a>       ((<a id="69c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="70" id="70">
<td><a id="l70" class='ln'>70</a></td><td><span class="pp">#define</span> <a id="70c9" class="tk">MX_Gateway_IN_ENABLE_OFF</a>       ((<a id="70c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="71" id="71">
<td><a id="l71" class='ln'>71</a></td><td><span class="pp">#define</span> <a id="71c9" class="tk">MX_Gateway_IN_ENABLE_ON</a>        ((<a id="71c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="72" id="72">
<td><a id="l72" class='ln'>72</a></td><td><span class="pp">#define</span> <a id="72c9" class="tk">MX_Gateway_IN_ERROR</a>            ((<a id="72c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="73" id="73">
<td><a id="l73" class='ln'>73</a></td><td><span class="pp">#define</span> <a id="73c9" class="tk">MX_Gateway_IN_FUNCTIONAL</a>       ((<a id="73c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="74" id="74">
<td><a id="l74" class='ln'>74</a></td><td><span class="pp">#define</span> <a id="74c9" class="tk">MX_Gateway_IN_Test_OC</a>          ((<a id="74c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="75" id="75">
<td><a id="l75" class='ln'>75</a></td><td><span class="pp">#define</span> <a id="75c9" class="tk">MX_Gateway_IN_Test_STG</a>         ((<a id="75c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="76" id="76">
<td><a id="l76" class='ln'>76</a></td><td></td></tr>
<tr name="77" id="77">
<td><a id="l77" class='ln'>77</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="77">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="78" id="78">
<td><a id="l78" class='ln'>78</a></td><td><span class="pp">#define</span> <a id="78c9" class="tk">MX_G_IN_STGOFF_DIAG_ACTIVE_hsaz</a> ((<a id="78c43" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="79" id="79">
<td><a id="l79" class='ln'>79</a></td><td><span class="pp">#define</span> <a id="79c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a> ((<a id="79c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="80" id="80">
<td><a id="l80" class='ln'>80</a></td><td><span class="pp">#define</span> <a id="80c9" class="tk">MX_Gateway_IN_ACTIVE_OFF_o5z1</a>  ((<a id="80c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="81" id="81">
<td><a id="l81" class='ln'>81</a></td><td><span class="pp">#define</span> <a id="81c9" class="tk">MX_Gateway_IN_ACTIVE_ON_aqdk</a>   ((<a id="81c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="82" id="82">
<td><a id="l82" class='ln'>82</a></td><td><span class="pp">#define</span> <a id="82c9" class="tk">MX_Gateway_IN_DIAG_CHECK_gfxy</a>  ((<a id="82c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="83" id="83">
<td><a id="l83" class='ln'>83</a></td><td><span class="pp">#define</span> <a id="83c9" class="tk">MX_Gateway_IN_ENABLE_OFF_ifnc</a>  ((<a id="83c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="84" id="84">
<td><a id="l84" class='ln'>84</a></td><td><span class="pp">#define</span> <a id="84c9" class="tk">MX_Gateway_IN_ENABLE_ON_p4th</a>   ((<a id="84c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="85" id="85">
<td><a id="l85" class='ln'>85</a></td><td><span class="pp">#define</span> <a id="85c9" class="tk">MX_Gateway_IN_ERROR_jnvd</a>       ((<a id="85c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="86" id="86">
<td><a id="l86" class='ln'>86</a></td><td><span class="pp">#define</span> <a id="86c9" class="tk">MX_Gateway_IN_FUNCTIONAL_blpp</a>  ((<a id="86c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="87" id="87">
<td><a id="l87" class='ln'>87</a></td><td><span class="pp">#define</span> <a id="87c9" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>     ((<a id="87c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="88" id="88">
<td><a id="l88" class='ln'>88</a></td><td><span class="pp">#define</span> <a id="88c9" class="tk">MX_Gateway_IN_Test_STG_a1mc</a>    ((<a id="88c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="89" id="89">
<td><a id="l89" class='ln'>89</a></td><td><span class="pp">#define</span> <a id="89c9" class="tk">MX_IN_STGOFF_DIAG_INACTIVE_o1ij</a> ((<a id="89c43" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="90" id="90">
<td><a id="l90" class='ln'>90</a></td><td></td></tr>
<tr name="91" id="91">
<td><a id="l91" class='ln'>91</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="91">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="92" id="92">
<td><a id="l92" class='ln'>92</a></td><td><span class="pp">#define</span> <a id="92c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a> ((<a id="92c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="93" id="93">
<td><a id="l93" class='ln'>93</a></td><td><span class="pp">#define</span> <a id="93c9" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>    ((<a id="93c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="94" id="94">
<td><a id="l94" class='ln'>94</a></td><td><span class="pp">#define</span> <a id="94c9" class="tk">MX_Gateway_IN_ERROR_OFF</a>        ((<a id="94c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="95" id="95">
<td><a id="l95" class='ln'>95</a></td><td><span class="pp">#define</span> <a id="95c9" class="tk">MX_Gateway_IN_ERROR_ON</a>         ((<a id="95c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="96" id="96">
<td><a id="l96" class='ln'>96</a></td><td><span class="pp">#define</span> <a id="96c9" class="tk">MX_Gateway_IN_FAILURE</a>          ((<a id="96c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="97" id="97">
<td><a id="l97" class='ln'>97</a></td><td><span class="pp">#define</span> <a id="97c9" class="tk">MX_Gateway_IN_FAULT_pyte</a>       ((<a id="97c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="98" id="98">
<td><a id="l98" class='ln'>98</a></td><td><span class="pp">#define</span> <a id="98c9" class="tk">MX_Gateway_IN_NORMAL_pqen</a>      ((<a id="98c42" class="tk">uint8_T</a>)4U)</td></tr>
<tr name="99" id="99">
<td><a id="l99" class='ln'>99</a></td><td><span class="pp">#define</span> <a id="99c9" class="tk">MX_Gateway_IN_NORMAL_pqenz</a>     ((<a id="99c42" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="100" id="100">
<td><a id="l100" class='ln'>100</a></td><td><span class="pp">#define</span> <a id="100c9" class="tk">MX_Gateway_IN_OPEN_CIRCUIT_pa2m</a> ((<a id="100c43" class="tk">uint8_T</a>)5U)</td></tr>
<tr name="101" id="101">
<td><a id="l101" class='ln'>101</a></td><td><span class="pp">#define</span> <a id="101c9" class="tk">MX_Gateway_IN_OUTPUT</a>           ((<a id="101c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="102" id="102">
<td><a id="l102" class='ln'>102</a></td><td><span class="pp">#define</span> <a id="102c9" class="tk">MX_Gateway_IN_RELAY</a>            ((<a id="102c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="103" id="103">
<td><a id="l103" class='ln'>103</a></td><td></td></tr>
<tr name="104" id="104">
<td><a id="l104" class='ln'>104</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="104">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="105" id="105">
<td><a id="l105" class='ln'>105</a></td><td><span class="pp">#define</span> <a id="105c9" class="tk">MX_Gat_IN_SHORT_TO_BATTERY_mp5u</a> ((<a id="105c43" class="tk">uint8_T</a>)3U)</td></tr>
<tr name="106" id="106">
<td><a id="l106" class='ln'>106</a></td><td><span class="pp">#define</span> <a id="106c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a> ((<a id="106c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="107" id="107">
<td><a id="l107" class='ln'>107</a></td><td><span class="pp">#define</span> <a id="107c9" class="tk">MX_Gate_IN_SHORT_TO_GROUND_e2rb</a> ((<a id="107c43" class="tk">uint8_T</a>)4U)</td></tr>
<tr name="108" id="108">
<td><a id="l108" class='ln'>108</a></td><td><span class="pp">#define</span> <a id="108c9" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>    ((<a id="108c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="109" id="109">
<td><a id="l109" class='ln'>109</a></td><td><span class="pp">#define</span> <a id="109c9" class="tk">MX_Gateway_IN_FAULT_k5qe</a>       ((<a id="109c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="110" id="110">
<td><a id="l110" class='ln'>110</a></td><td><span class="pp">#define</span> <a id="110c9" class="tk">MX_Gateway_IN_NORMAL_l0jr</a>      ((<a id="110c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="111" id="111">
<td><a id="l111" class='ln'>111</a></td><td><span class="pp">#define</span> <a id="111c9" class="tk">MX_Gateway_IN_OPEN_CIRCUIT_iupo</a> ((<a id="111c43" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="112" id="112">
<td><a id="l112" class='ln'>112</a></td><td></td></tr>
<tr name="113" id="113">
<td><a id="l113" class='ln'>113</a></td><td><span class="ct">// Named constants for Chart: '<a class="ct blk" blk_line="113">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="114" id="114">
<td><a id="l114" class='ln'>114</a></td><td><span class="pp">#define</span> <a id="114c9" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_opa5</a> ((<a id="114c43" class="tk">uint8_T</a>)0U)</td></tr>
<tr name="115" id="115">
<td><a id="l115" class='ln'>115</a></td><td><span class="pp">#define</span> <a id="115c9" class="tk">MX_Gateway_IN_ACTIVE_itwh</a>      ((<a id="115c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="116" id="116">
<td><a id="l116" class='ln'>116</a></td><td><span class="pp">#define</span> <a id="116c9" class="tk">MX_Gateway_IN_ERROR_l2ny</a>       ((<a id="116c42" class="tk">uint8_T</a>)1U)</td></tr>
<tr name="117" id="117">
<td><a id="l117" class='ln'>117</a></td><td><span class="pp">#define</span> <a id="117c9" class="tk">MX_Gateway_IN_FUNCTIONAL_gxam</a>  ((<a id="117c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="118" id="118">
<td><a id="l118" class='ln'>118</a></td><td><span class="pp">#define</span> <a id="118c9" class="tk">MX_Gateway_IN_INACTIVE_l135</a>    ((<a id="118c42" class="tk">uint8_T</a>)2U)</td></tr>
<tr name="119" id="119">
<td><a id="l119" class='ln'>119</a></td><td></td></tr>
<tr name="120" id="120">
<td><a id="l120" class='ln'>120</a></td><td><span class="ct">//</span></td></tr>
<tr name="121" id="121">
<td><a id="l121" class='ln'>121</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="122" id="122">
<td><a id="l122" class='ln'>122</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="122">&lt;S24&gt;/ErrorCode</a>'</span></td></tr>
<tr name="123" id="123">
<td><a id="l123" class='ln'>123</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="123">&lt;S24&gt;/ErrorCode1</a>'</span></td></tr>
<tr name="124" id="124">
<td><a id="l124" class='ln'>124</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="124">&lt;S24&gt;/ErrorCode10</a>'</span></td></tr>
<tr name="125" id="125">
<td><a id="l125" class='ln'>125</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="125">&lt;S24&gt;/ErrorCode11</a>'</span></td></tr>
<tr name="126" id="126">
<td><a id="l126" class='ln'>126</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="126">&lt;S24&gt;/ErrorCode12</a>'</span></td></tr>
<tr name="127" id="127">
<td><a id="l127" class='ln'>127</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="127">&lt;S24&gt;/ErrorCode13</a>'</span></td></tr>
<tr name="128" id="128">
<td><a id="l128" class='ln'>128</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="128">&lt;S24&gt;/ErrorCode14</a>'</span></td></tr>
<tr name="129" id="129">
<td><a id="l129" class='ln'>129</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="129">&lt;S24&gt;/ErrorCode15</a>'</span></td></tr>
<tr name="130" id="130">
<td><a id="l130" class='ln'>130</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="130">&lt;S24&gt;/ErrorCode16</a>'</span></td></tr>
<tr name="131" id="131">
<td><a id="l131" class='ln'>131</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="131">&lt;S24&gt;/ErrorCode17</a>'</span></td></tr>
<tr name="132" id="132">
<td><a id="l132" class='ln'>132</a></td><td><span class="ct">//     ...</span></td></tr>
<tr name="133" id="133">
<td><a id="l133" class='ln'>133</a></td><td></td></tr>
<tr name="134" id="134">
<td><a id="l134" class='ln'>134</a></td><td><span class="kw">void</span> <a id="134c6" class="tk">MX_Gateway_ErrorCode</a>(<a id="134c27" class="tk">uint8_T</a> <a id="134c35" class="tk">rtu_failure</a>, <a id="134c48" class="tk">uint16_T</a> <a id="134c57" class="tk">*</a><a id="134c58" class="tk">rty_ecode</a>, <a id="134c69" class="tk">uint16_T</a></td></tr>
<tr name="135" id="135">
<td><a id="l135" class='ln'>135</a></td><td>  <a id="135c3" class="tk">rtp_FUNCTION</a>)</td></tr>
<tr name="136" id="136">
<td><a id="l136" class='ln'>136</a></td><td><span class="br">{</span></td></tr>
<tr name="137" id="137">
<td><a id="l137" class='ln'>137</a></td><td>  <span class="ct">// Sum: '<a class="ct blk" blk_line="137">&lt;S29&gt;/Sum</a>' incorporates:</span></td></tr>
<tr name="138" id="138">
<td><a id="l138" class='ln'>138</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="138">&lt;S29&gt;/Constant</a>'</span></td></tr>
<tr name="139" id="139">
<td><a id="l139" class='ln'>139</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="139">&lt;S29&gt;/Constant1</a>'</span></td></tr>
<tr name="140" id="140">
<td><a id="l140" class='ln'>140</a></td><td>  <span class="ct">//   Product: '<a class="ct blk" blk_line="140">&lt;S29&gt;/Product</a>'</span></td></tr>
<tr name="141" id="141">
<td><a id="l141" class='ln'>141</a></td><td></td></tr>
<tr name="142" id="142">
<td><a id="l142" class='ln'>142</a></td><td>  <a id="142c3" class="tk">*</a><a id="142c4" class="tk">rty_ecode</a> = (<a id="142c17" class="tk">uint16_T</a>)(<a id="142c27" class="tk">uint32_T</a>)((<a id="142c38" class="tk">uint32_T</a>)<a id="142c47" class="tk">rtu_failure</a> <a id="142c59" class="tk">+</a> (<a id="142c62" class="tk">uint32_T</a>)(<a id="142c72" class="tk">uint16_T</a>)</td></tr>
<tr name="143" id="143">
<td><a id="l143" class='ln'>143</a></td><td>    (<a id="143c6" class="tk">uint32_T</a>)((<a id="143c17" class="tk">uint32_T</a>)<a id="143c26" class="tk">rtp_FUNCTION</a> <a id="143c39" class="tk">*</a> (<a id="143c42" class="tk">uint32_T</a>)((<a id="143c53" class="tk">uint16_T</a>)256U)));</td></tr>
<tr name="144" id="144">
<td><a id="l144" class='ln'>144</a></td><td><span class="br">}</span></td></tr>
<tr name="145" id="145">
<td><a id="l145" class='ln'>145</a></td><td></td></tr>
<tr name="146" id="146">
<td><a id="l146" class='ln'>146</a></td><td><span class="ct">// System initialize for atomic system: '<a class="ct blk" blk_line="146">&lt;S96&gt;/LP_Filter</a>'</span></td></tr>
<tr name="147" id="147">
<td><a id="l147" class='ln'>147</a></td><td><span class="kw">void</span> <a id="147c6" class="tk">MX_Gateway_LP_Filter_Init</a>(<a id="147c32" class="tk">rtDW_LP_Filter_MX_Gateway</a> <a id="147c58" class="tk">*</a><a id="147c59" class="tk">localDW</a>)</td></tr>
<tr name="148" id="148">
<td><a id="l148" class='ln'>148</a></td><td><span class="br">{</span></td></tr>
<tr name="149" id="149">
<td><a id="l149" class='ln'>149</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="149">&lt;S171&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="150" id="150">
<td><a id="l150" class='ln'>150</a></td><td>  <a id="150c3" class="tk">localDW</a>-&gt;<a id="150c12" class="tk">FixPtUnitDelay2_DSTATE</a> = ((<a id="150c39" class="tk">uint8_T</a>)1U);</td></tr>
<tr name="151" id="151">
<td><a id="l151" class='ln'>151</a></td><td><span class="br">}</span></td></tr>
<tr name="152" id="152">
<td><a id="l152" class='ln'>152</a></td><td></td></tr>
<tr name="153" id="153">
<td><a id="l153" class='ln'>153</a></td><td><span class="ct">// Output and update for atomic system: '<a class="ct blk" blk_line="153">&lt;S96&gt;/LP_Filter</a>'</span></td></tr>
<tr name="154" id="154">
<td><a id="l154" class='ln'>154</a></td><td><span class="kw">void</span> <a id="154c6" class="tk">MX_Gateway_LP_Filter</a>(<a id="154c27" class="tk">int16_T</a> <a id="154c35" class="tk">rtu_In</a>, <a id="154c43" class="tk">int16_T</a> <a id="154c51" class="tk">*</a><a id="154c52" class="tk">rty_Out</a>,</td></tr>
<tr name="155" id="155">
<td><a id="l155" class='ln'>155</a></td><td>  <a id="155c3" class="tk">rtDW_LP_Filter_MX_Gateway</a> <a id="155c29" class="tk">*</a><a id="155c30" class="tk">localDW</a>)</td></tr>
<tr name="156" id="156">
<td><a id="l156" class='ln'>156</a></td><td><span class="br">{</span></td></tr>
<tr name="157" id="157">
<td><a id="l157" class='ln'>157</a></td><td>  <a id="157c3" class="tk">int16_T</a> <a id="157c11" class="tk">rtb_DataTypeConversion1_gw3m</a>;</td></tr>
<tr name="158" id="158">
<td><a id="l158" class='ln'>158</a></td><td>  <a id="158c3" class="tk">int16_T</a> <a id="158c11" class="tk">rtb_Init</a>;</td></tr>
<tr name="159" id="159">
<td><a id="l159" class='ln'>159</a></td><td>  <a id="159c3" class="tk">int32_T</a> <a id="159c11" class="tk">tmp</a>;</td></tr>
<tr name="160" id="160">
<td><a id="l160" class='ln'>160</a></td><td></td></tr>
<tr name="161" id="161">
<td><a id="l161" class='ln'>161</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="161">&lt;S169&gt;/Data Type Conversion1</a>'</span></td></tr>
<tr name="162" id="162">
<td><a id="l162" class='ln'>162</a></td><td>  <a id="162c3" class="tk">rtb_DataTypeConversion1_gw3m</a> = (<a id="162c35" class="tk">int16_T</a>)(<a id="162c44" class="tk">int32_T</a>)((<a id="162c54" class="tk">int32_T</a>)<a id="162c62" class="tk">rtu_In</a> <a id="162c69" class="tk">&lt;&lt;</a> 5);</td></tr>
<tr name="163" id="163">
<td><a id="l163" class='ln'>163</a></td><td></td></tr>
<tr name="164" id="164">
<td><a id="l164" class='ln'>164</a></td><td>  <span class="ct">// Switch: '<a class="ct blk" blk_line="164">&lt;S171&gt;/Init</a>' incorporates:</span></td></tr>
<tr name="165" id="165">
<td><a id="l165" class='ln'>165</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="165">&lt;S171&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="166" id="166">
<td><a id="l166" class='ln'>166</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="166">&lt;S171&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="167" id="167">
<td><a id="l167" class='ln'>167</a></td><td></td></tr>
<tr name="168" id="168">
<td><a id="l168" class='ln'>168</a></td><td>  <span class="kw">if</span> ((<a id="168c8" class="tk">int32_T</a>)<a id="168c16" class="tk">localDW</a>-&gt;<a id="168c25" class="tk">FixPtUnitDelay2_DSTATE</a> <a id="168c48" class="tk">!=</a> 0) <span class="br">{</span></td></tr>
<tr name="169" id="169">
<td><a id="l169" class='ln'>169</a></td><td>    <a id="169c5" class="tk">rtb_Init</a> = <a id="169c16" class="tk">rtb_DataTypeConversion1_gw3m</a>;</td></tr>
<tr name="170" id="170">
<td><a id="l170" class='ln'>170</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="171" id="171">
<td><a id="l171" class='ln'>171</a></td><td>    <a id="171c5" class="tk">rtb_Init</a> = <a id="171c16" class="tk">localDW</a>-&gt;<a id="171c25" class="tk">FixPtUnitDelay1_DSTATE</a>;</td></tr>
<tr name="172" id="172">
<td><a id="l172" class='ln'>172</a></td><td>  <span class="br">}</span></td></tr>
<tr name="173" id="173">
<td><a id="l173" class='ln'>173</a></td><td></td></tr>
<tr name="174" id="174">
<td><a id="l174" class='ln'>174</a></td><td>  <span class="ct">// End of Switch: '<a class="ct blk" blk_line="174">&lt;S171&gt;/Init</a>'</span></td></tr>
<tr name="175" id="175">
<td><a id="l175" class='ln'>175</a></td><td></td></tr>
<tr name="176" id="176">
<td><a id="l176" class='ln'>176</a></td><td>  <span class="ct">// Sum: '<a class="ct blk" blk_line="176">&lt;S169&gt;/Sum</a>'</span></td></tr>
<tr name="177" id="177">
<td><a id="l177" class='ln'>177</a></td><td>  <a id="177c3" class="tk">tmp</a> = (<a id="177c10" class="tk">int32_T</a>)((<a id="177c20" class="tk">int32_T</a>)<a id="177c28" class="tk">rtb_DataTypeConversion1_gw3m</a> <a id="177c57" class="tk">-</a> (<a id="177c60" class="tk">int32_T</a>)<a id="177c68" class="tk">rtb_Init</a>);</td></tr>
<tr name="178" id="178">
<td><a id="l178" class='ln'>178</a></td><td>  <span class="kw">if</span> (<a id="178c7" class="tk">tmp</a> <a id="178c11" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="179" id="179">
<td><a id="l179" class='ln'>179</a></td><td>    <a id="179c5" class="tk">tmp</a> = 32767;</td></tr>
<tr name="180" id="180">
<td><a id="l180" class='ln'>180</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="181" id="181">
<td><a id="l181" class='ln'>181</a></td><td>    <span class="kw">if</span> (<a id="181c9" class="tk">tmp</a> <a id="181c13" class="tk">&lt;</a> <a id="181c15" class="tk">-</a>32768) <span class="br">{</span></td></tr>
<tr name="182" id="182">
<td><a id="l182" class='ln'>182</a></td><td>      <a id="182c7" class="tk">tmp</a> = <a id="182c13" class="tk">-</a>32768;</td></tr>
<tr name="183" id="183">
<td><a id="l183" class='ln'>183</a></td><td>    <span class="br">}</span></td></tr>
<tr name="184" id="184">
<td><a id="l184" class='ln'>184</a></td><td>  <span class="br">}</span></td></tr>
<tr name="185" id="185">
<td><a id="l185" class='ln'>185</a></td><td></td></tr>
<tr name="186" id="186">
<td><a id="l186" class='ln'>186</a></td><td>  <span class="ct">// Sum: '<a class="ct blk" blk_line="186">&lt;S169&gt;/Sum1</a>' incorporates:</span></td></tr>
<tr name="187" id="187">
<td><a id="l187" class='ln'>187</a></td><td>  <span class="ct">//   ArithShift: '<a class="ct blk" blk_line="187">&lt;S169&gt;/Shift Arithmetic</a>'</span></td></tr>
<tr name="188" id="188">
<td><a id="l188" class='ln'>188</a></td><td>  <span class="ct">//   Sum: '<a class="ct blk" blk_line="188">&lt;S169&gt;/Sum</a>'</span></td></tr>
<tr name="189" id="189">
<td><a id="l189" class='ln'>189</a></td><td></td></tr>
<tr name="190" id="190">
<td><a id="l190" class='ln'>190</a></td><td>  <a id="190c3" class="tk">tmp</a> = (<a id="190c10" class="tk">int32_T</a>)((<a id="190c20" class="tk">int32_T</a>)(<a id="190c29" class="tk">tmp</a> <a id="190c33" class="tk">&gt;&gt;</a> 3) <a id="190c39" class="tk">+</a> (<a id="190c42" class="tk">int32_T</a>)<a id="190c50" class="tk">rtb_Init</a>);</td></tr>
<tr name="191" id="191">
<td><a id="l191" class='ln'>191</a></td><td>  <span class="kw">if</span> (<a id="191c7" class="tk">tmp</a> <a id="191c11" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="192" id="192">
<td><a id="l192" class='ln'>192</a></td><td>    <a id="192c5" class="tk">tmp</a> = 32767;</td></tr>
<tr name="193" id="193">
<td><a id="l193" class='ln'>193</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="194" id="194">
<td><a id="l194" class='ln'>194</a></td><td>    <span class="kw">if</span> (<a id="194c9" class="tk">tmp</a> <a id="194c13" class="tk">&lt;</a> <a id="194c15" class="tk">-</a>32768) <span class="br">{</span></td></tr>
<tr name="195" id="195">
<td><a id="l195" class='ln'>195</a></td><td>      <a id="195c7" class="tk">tmp</a> = <a id="195c13" class="tk">-</a>32768;</td></tr>
<tr name="196" id="196">
<td><a id="l196" class='ln'>196</a></td><td>    <span class="br">}</span></td></tr>
<tr name="197" id="197">
<td><a id="l197" class='ln'>197</a></td><td>  <span class="br">}</span></td></tr>
<tr name="198" id="198">
<td><a id="l198" class='ln'>198</a></td><td></td></tr>
<tr name="199" id="199">
<td><a id="l199" class='ln'>199</a></td><td>  <a id="199c3" class="tk">*</a><a id="199c4" class="tk">rty_Out</a> = (<a id="199c15" class="tk">int16_T</a>)<a id="199c23" class="tk">tmp</a>;</td></tr>
<tr name="200" id="200">
<td><a id="l200" class='ln'>200</a></td><td></td></tr>
<tr name="201" id="201">
<td><a id="l201" class='ln'>201</a></td><td>  <span class="ct">// End of Sum: '<a class="ct blk" blk_line="201">&lt;S169&gt;/Sum1</a>'</span></td></tr>
<tr name="202" id="202">
<td><a id="l202" class='ln'>202</a></td><td></td></tr>
<tr name="203" id="203">
<td><a id="l203" class='ln'>203</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="203">&lt;S171&gt;/FixPt Unit Delay2</a>' incorporates:</span></td></tr>
<tr name="204" id="204">
<td><a id="l204" class='ln'>204</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="204">&lt;S171&gt;/FixPt Constant</a>'</span></td></tr>
<tr name="205" id="205">
<td><a id="l205" class='ln'>205</a></td><td></td></tr>
<tr name="206" id="206">
<td><a id="l206" class='ln'>206</a></td><td>  <a id="206c3" class="tk">localDW</a>-&gt;<a id="206c12" class="tk">FixPtUnitDelay2_DSTATE</a> = ((<a id="206c39" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="207" id="207">
<td><a id="l207" class='ln'>207</a></td><td></td></tr>
<tr name="208" id="208">
<td><a id="l208" class='ln'>208</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="208">&lt;S171&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="209" id="209">
<td><a id="l209" class='ln'>209</a></td><td>  <a id="209c3" class="tk">localDW</a>-&gt;<a id="209c12" class="tk">FixPtUnitDelay1_DSTATE</a> = <a id="209c37" class="tk">*</a><a id="209c38" class="tk">rty_Out</a>;</td></tr>
<tr name="210" id="210">
<td><a id="l210" class='ln'>210</a></td><td><span class="br">}</span></td></tr>
<tr name="211" id="211">
<td><a id="l211" class='ln'>211</a></td><td></td></tr>
<tr name="212" id="212">
<td><a id="l212" class='ln'>212</a></td><td><span class="ct">//</span></td></tr>
<tr name="213" id="213">
<td><a id="l213" class='ln'>213</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="214" id="214">
<td><a id="l214" class='ln'>214</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="214">&lt;S96&gt;/Ratiometric_Converter</a>'</span></td></tr>
<tr name="215" id="215">
<td><a id="l215" class='ln'>215</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="215">&lt;S173&gt;/Ratiometric_Converter</a>'</span></td></tr>
<tr name="216" id="216">
<td><a id="l216" class='ln'>216</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="216">&lt;S201&gt;/Ratiometric_Converter</a>'</span></td></tr>
<tr name="217" id="217">
<td><a id="l217" class='ln'>217</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="217">&lt;S105&gt;/Ratiometric_Converter</a>'</span></td></tr>
<tr name="218" id="218">
<td><a id="l218" class='ln'>218</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="218">&lt;S239&gt;/Ratiometric_Converter</a>'</span></td></tr>
<tr name="219" id="219">
<td><a id="l219" class='ln'>219</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="219">&lt;S287&gt;/Ratiometric_Converter</a>'</span></td></tr>
<tr name="220" id="220">
<td><a id="l220" class='ln'>220</a></td><td></td></tr>
<tr name="221" id="221">
<td><a id="l221" class='ln'>221</a></td><td><span class="kw">void</span> <a id="221c6" class="tk">MX_Gatewa_Ratiometric_Converter</a>(<a id="221c38" class="tk">uint16_T</a> <a id="221c47" class="tk">rtu_SensorInput</a>, <a id="221c64" class="tk">uint16_T</a></td></tr>
<tr name="222" id="222">
<td><a id="l222" class='ln'>222</a></td><td>  <a id="222c3" class="tk">rtu_SensorSupply</a>, <a id="222c21" class="tk">uint16_T</a> <a id="222c30" class="tk">*</a><a id="222c31" class="tk">rty_Ratiometric</a>, <a id="222c48" class="tk">uint16_T</a> <a id="222c57" class="tk">rtp_multiplier</a>)</td></tr>
<tr name="223" id="223">
<td><a id="l223" class='ln'>223</a></td><td><span class="br">{</span></td></tr>
<tr name="224" id="224">
<td><a id="l224" class='ln'>224</a></td><td>  <a id="224c3" class="tk">uint16_T</a> <a id="224c12" class="tk">u0</a>;</td></tr>
<tr name="225" id="225">
<td><a id="l225" class='ln'>225</a></td><td></td></tr>
<tr name="226" id="226">
<td><a id="l226" class='ln'>226</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="226">&lt;S170&gt;/Data Type Conversion</a>' incorporates:</span></td></tr>
<tr name="227" id="227">
<td><a id="l227" class='ln'>227</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="227">&lt;S170&gt;/RATIOMETRIC_MULTIPLIER</a>'</span></td></tr>
<tr name="228" id="228">
<td><a id="l228" class='ln'>228</a></td><td>  <span class="ct">//   Product: '<a class="ct blk" blk_line="228">&lt;S170&gt;/Divide</a>'</span></td></tr>
<tr name="229" id="229">
<td><a id="l229" class='ln'>229</a></td><td>  <span class="ct">//   Product: '<a class="ct blk" blk_line="229">&lt;S170&gt;/Product</a>'</span></td></tr>
<tr name="230" id="230">
<td><a id="l230" class='ln'>230</a></td><td></td></tr>
<tr name="231" id="231">
<td><a id="l231" class='ln'>231</a></td><td>  <a id="231c3" class="tk">u0</a> = (<a id="231c9" class="tk">uint16_T</a>)((<a id="231c20" class="tk">uint32_T</a>)<a id="231c29" class="tk">rtu_SensorSupply</a> <a id="231c46" class="tk">==</a> 0U <a id="231c52" class="tk">?</a> <a id="231c54" class="tk">MAX_uint32_T</a> <a id="231c67" class="tk">:</a> (<a id="231c70" class="tk">uint32_T</a>)</td></tr>
<tr name="232" id="232">
<td><a id="l232" class='ln'>232</a></td><td>                  ((<a id="232c21" class="tk">uint32_T</a>)((<a id="232c32" class="tk">uint32_T</a>)<a id="232c41" class="tk">rtu_SensorInput</a> <a id="232c57" class="tk">*</a> (<a id="232c60" class="tk">uint32_T</a>)</td></tr>
<tr name="233" id="233">
<td><a id="l233" class='ln'>233</a></td><td>    <a id="233c5" class="tk">rtp_multiplier</a>) <a id="233c21" class="tk">/</a> (<a id="233c24" class="tk">uint32_T</a>)<a id="233c33" class="tk">rtu_SensorSupply</a>));</td></tr>
<tr name="234" id="234">
<td><a id="l234" class='ln'>234</a></td><td></td></tr>
<tr name="235" id="235">
<td><a id="l235" class='ln'>235</a></td><td>  <span class="ct">// Saturate: '<a class="ct blk" blk_line="235">&lt;S170&gt;/Saturation</a>'</span></td></tr>
<tr name="236" id="236">
<td><a id="l236" class='ln'>236</a></td><td>  <span class="kw">if</span> (<a id="236c7" class="tk">u0</a> <a id="236c10" class="tk">&lt;</a> ((<a id="236c14" class="tk">uint16_T</a>)2047U)) <span class="br">{</span></td></tr>
<tr name="237" id="237">
<td><a id="l237" class='ln'>237</a></td><td>    <a id="237c5" class="tk">*</a><a id="237c6" class="tk">rty_Ratiometric</a> = <a id="237c24" class="tk">u0</a>;</td></tr>
<tr name="238" id="238">
<td><a id="l238" class='ln'>238</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="239" id="239">
<td><a id="l239" class='ln'>239</a></td><td>    <a id="239c5" class="tk">*</a><a id="239c6" class="tk">rty_Ratiometric</a> = ((<a id="239c26" class="tk">uint16_T</a>)2047U);</td></tr>
<tr name="240" id="240">
<td><a id="l240" class='ln'>240</a></td><td>  <span class="br">}</span></td></tr>
<tr name="241" id="241">
<td><a id="l241" class='ln'>241</a></td><td></td></tr>
<tr name="242" id="242">
<td><a id="l242" class='ln'>242</a></td><td>  <span class="ct">// End of Saturate: '<a class="ct blk" blk_line="242">&lt;S170&gt;/Saturation</a>'</span></td></tr>
<tr name="243" id="243">
<td><a id="l243" class='ln'>243</a></td><td><span class="br">}</span></td></tr>
<tr name="244" id="244">
<td><a id="l244" class='ln'>244</a></td><td></td></tr>
<tr name="245" id="245">
<td><a id="l245" class='ln'>245</a></td><td><span class="ct">//</span></td></tr>
<tr name="246" id="246">
<td><a id="l246" class='ln'>246</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="247" id="247">
<td><a id="l247" class='ln'>247</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="247">&lt;S173&gt;/LP_Filter</a>'</span></td></tr>
<tr name="248" id="248">
<td><a id="l248" class='ln'>248</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="248">&lt;S204&gt;/LP_Filter</a>'</span></td></tr>
<tr name="249" id="249">
<td><a id="l249" class='ln'>249</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="249">&lt;S239&gt;/LP_Filter</a>'</span></td></tr>
<tr name="250" id="250">
<td><a id="l250" class='ln'>250</a></td><td></td></tr>
<tr name="251" id="251">
<td><a id="l251" class='ln'>251</a></td><td><span class="kw">void</span> <a id="251c6" class="tk">MX_Gateway_LP_Filter_kaxm_Init</a>(<a id="251c37" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a> <a id="251c68" class="tk">*</a><a id="251c69" class="tk">localDW</a>)</td></tr>
<tr name="252" id="252">
<td><a id="l252" class='ln'>252</a></td><td><span class="br">{</span></td></tr>
<tr name="253" id="253">
<td><a id="l253" class='ln'>253</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="253">&lt;S180&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="254" id="254">
<td><a id="l254" class='ln'>254</a></td><td>  <a id="254c3" class="tk">localDW</a>-&gt;<a id="254c12" class="tk">FixPtUnitDelay2_DSTATE</a> = ((<a id="254c39" class="tk">uint8_T</a>)1U);</td></tr>
<tr name="255" id="255">
<td><a id="l255" class='ln'>255</a></td><td></td></tr>
<tr name="256" id="256">
<td><a id="l256" class='ln'>256</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="256">&lt;S180&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="257" id="257">
<td><a id="l257" class='ln'>257</a></td><td>  <a id="257c3" class="tk">localDW</a>-&gt;<a id="257c12" class="tk">FixPtUnitDelay1_DSTATE</a> = 0;</td></tr>
<tr name="258" id="258">
<td><a id="l258" class='ln'>258</a></td><td><span class="br">}</span></td></tr>
<tr name="259" id="259">
<td><a id="l259" class='ln'>259</a></td><td></td></tr>
<tr name="260" id="260">
<td><a id="l260" class='ln'>260</a></td><td><span class="ct">//</span></td></tr>
<tr name="261" id="261">
<td><a id="l261" class='ln'>261</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="262" id="262">
<td><a id="l262" class='ln'>262</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="262">&lt;S173&gt;/LP_Filter</a>'</span></td></tr>
<tr name="263" id="263">
<td><a id="l263" class='ln'>263</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="263">&lt;S204&gt;/LP_Filter</a>'</span></td></tr>
<tr name="264" id="264">
<td><a id="l264" class='ln'>264</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="264">&lt;S239&gt;/LP_Filter</a>'</span></td></tr>
<tr name="265" id="265">
<td><a id="l265" class='ln'>265</a></td><td></td></tr>
<tr name="266" id="266">
<td><a id="l266" class='ln'>266</a></td><td><span class="kw">void</span> <a id="266c6" class="tk">MX_Gateway_LP_Filter_ntmf_Reset</a>(<a id="266c38" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a> <a id="266c69" class="tk">*</a><a id="266c70" class="tk">localDW</a>)</td></tr>
<tr name="267" id="267">
<td><a id="l267" class='ln'>267</a></td><td><span class="br">{</span></td></tr>
<tr name="268" id="268">
<td><a id="l268" class='ln'>268</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="268">&lt;S180&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="269" id="269">
<td><a id="l269" class='ln'>269</a></td><td>  <a id="269c3" class="tk">localDW</a>-&gt;<a id="269c12" class="tk">FixPtUnitDelay2_DSTATE</a> = ((<a id="269c39" class="tk">uint8_T</a>)1U);</td></tr>
<tr name="270" id="270">
<td><a id="l270" class='ln'>270</a></td><td></td></tr>
<tr name="271" id="271">
<td><a id="l271" class='ln'>271</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="271">&lt;S180&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="272" id="272">
<td><a id="l272" class='ln'>272</a></td><td>  <a id="272c3" class="tk">localDW</a>-&gt;<a id="272c12" class="tk">FixPtUnitDelay1_DSTATE</a> = 0;</td></tr>
<tr name="273" id="273">
<td><a id="l273" class='ln'>273</a></td><td><span class="br">}</span></td></tr>
<tr name="274" id="274">
<td><a id="l274" class='ln'>274</a></td><td></td></tr>
<tr name="275" id="275">
<td><a id="l275" class='ln'>275</a></td><td><span class="ct">//</span></td></tr>
<tr name="276" id="276">
<td><a id="l276" class='ln'>276</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="277" id="277">
<td><a id="l277" class='ln'>277</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="277">&lt;S173&gt;/LP_Filter</a>'</span></td></tr>
<tr name="278" id="278">
<td><a id="l278" class='ln'>278</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="278">&lt;S204&gt;/LP_Filter</a>'</span></td></tr>
<tr name="279" id="279">
<td><a id="l279" class='ln'>279</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="279">&lt;S239&gt;/LP_Filter</a>'</span></td></tr>
<tr name="280" id="280">
<td><a id="l280" class='ln'>280</a></td><td></td></tr>
<tr name="281" id="281">
<td><a id="l281" class='ln'>281</a></td><td><span class="kw">void</span> <a id="281c6" class="tk">MX_Gateway_LP_Filter_dijo</a>(<a id="281c32" class="tk">uint16_T</a> <a id="281c41" class="tk">rtu_In</a>, <a id="281c49" class="tk">int16_T</a> <a id="281c57" class="tk">*</a><a id="281c58" class="tk">rty_Out</a>,</td></tr>
<tr name="282" id="282">
<td><a id="l282" class='ln'>282</a></td><td>  <a id="282c3" class="tk">rtDW_LP_Filter_MX_Gateway_ntkm</a> <a id="282c34" class="tk">*</a><a id="282c35" class="tk">localDW</a>)</td></tr>
<tr name="283" id="283">
<td><a id="l283" class='ln'>283</a></td><td><span class="br">{</span></td></tr>
<tr name="284" id="284">
<td><a id="l284" class='ln'>284</a></td><td>  <a id="284c3" class="tk">int16_T</a> <a id="284c11" class="tk">rtb_DataTypeConversion1_p2e3</a>;</td></tr>
<tr name="285" id="285">
<td><a id="l285" class='ln'>285</a></td><td>  <a id="285c3" class="tk">int16_T</a> <a id="285c11" class="tk">rtb_Init</a>;</td></tr>
<tr name="286" id="286">
<td><a id="l286" class='ln'>286</a></td><td>  <a id="286c3" class="tk">int32_T</a> <a id="286c11" class="tk">tmp</a>;</td></tr>
<tr name="287" id="287">
<td><a id="l287" class='ln'>287</a></td><td></td></tr>
<tr name="288" id="288">
<td><a id="l288" class='ln'>288</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="288">&lt;S176&gt;/Data Type Conversion1</a>'</span></td></tr>
<tr name="289" id="289">
<td><a id="l289" class='ln'>289</a></td><td>  <a id="289c3" class="tk">rtb_DataTypeConversion1_p2e3</a> = (<a id="289c35" class="tk">int16_T</a>)(<a id="289c44" class="tk">int32_T</a>)((<a id="289c54" class="tk">int32_T</a>)(<a id="289c63" class="tk">int16_T</a>)<a id="289c71" class="tk">rtu_In</a> <a id="289c78" class="tk">&lt;&lt;</a></td></tr>
<tr name="290" id="290">
<td><a id="l290" class='ln'>290</a></td><td>    5);</td></tr>
<tr name="291" id="291">
<td><a id="l291" class='ln'>291</a></td><td></td></tr>
<tr name="292" id="292">
<td><a id="l292" class='ln'>292</a></td><td>  <span class="ct">// Switch: '<a class="ct blk" blk_line="292">&lt;S180&gt;/Init</a>' incorporates:</span></td></tr>
<tr name="293" id="293">
<td><a id="l293" class='ln'>293</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="293">&lt;S180&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="294" id="294">
<td><a id="l294" class='ln'>294</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="294">&lt;S180&gt;/FixPt Unit Delay2</a>'</span></td></tr>
<tr name="295" id="295">
<td><a id="l295" class='ln'>295</a></td><td></td></tr>
<tr name="296" id="296">
<td><a id="l296" class='ln'>296</a></td><td>  <span class="kw">if</span> ((<a id="296c8" class="tk">int32_T</a>)<a id="296c16" class="tk">localDW</a>-&gt;<a id="296c25" class="tk">FixPtUnitDelay2_DSTATE</a> <a id="296c48" class="tk">!=</a> 0) <span class="br">{</span></td></tr>
<tr name="297" id="297">
<td><a id="l297" class='ln'>297</a></td><td>    <a id="297c5" class="tk">rtb_Init</a> = <a id="297c16" class="tk">rtb_DataTypeConversion1_p2e3</a>;</td></tr>
<tr name="298" id="298">
<td><a id="l298" class='ln'>298</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="299" id="299">
<td><a id="l299" class='ln'>299</a></td><td>    <a id="299c5" class="tk">rtb_Init</a> = <a id="299c16" class="tk">localDW</a>-&gt;<a id="299c25" class="tk">FixPtUnitDelay1_DSTATE</a>;</td></tr>
<tr name="300" id="300">
<td><a id="l300" class='ln'>300</a></td><td>  <span class="br">}</span></td></tr>
<tr name="301" id="301">
<td><a id="l301" class='ln'>301</a></td><td></td></tr>
<tr name="302" id="302">
<td><a id="l302" class='ln'>302</a></td><td>  <span class="ct">// End of Switch: '<a class="ct blk" blk_line="302">&lt;S180&gt;/Init</a>'</span></td></tr>
<tr name="303" id="303">
<td><a id="l303" class='ln'>303</a></td><td></td></tr>
<tr name="304" id="304">
<td><a id="l304" class='ln'>304</a></td><td>  <span class="ct">// Sum: '<a class="ct blk" blk_line="304">&lt;S176&gt;/Sum</a>'</span></td></tr>
<tr name="305" id="305">
<td><a id="l305" class='ln'>305</a></td><td>  <a id="305c3" class="tk">tmp</a> = (<a id="305c10" class="tk">int32_T</a>)((<a id="305c20" class="tk">int32_T</a>)<a id="305c28" class="tk">rtb_DataTypeConversion1_p2e3</a> <a id="305c57" class="tk">-</a> (<a id="305c60" class="tk">int32_T</a>)<a id="305c68" class="tk">rtb_Init</a>);</td></tr>
<tr name="306" id="306">
<td><a id="l306" class='ln'>306</a></td><td>  <span class="kw">if</span> (<a id="306c7" class="tk">tmp</a> <a id="306c11" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="307" id="307">
<td><a id="l307" class='ln'>307</a></td><td>    <a id="307c5" class="tk">tmp</a> = 32767;</td></tr>
<tr name="308" id="308">
<td><a id="l308" class='ln'>308</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="309" id="309">
<td><a id="l309" class='ln'>309</a></td><td>    <span class="kw">if</span> (<a id="309c9" class="tk">tmp</a> <a id="309c13" class="tk">&lt;</a> <a id="309c15" class="tk">-</a>32768) <span class="br">{</span></td></tr>
<tr name="310" id="310">
<td><a id="l310" class='ln'>310</a></td><td>      <a id="310c7" class="tk">tmp</a> = <a id="310c13" class="tk">-</a>32768;</td></tr>
<tr name="311" id="311">
<td><a id="l311" class='ln'>311</a></td><td>    <span class="br">}</span></td></tr>
<tr name="312" id="312">
<td><a id="l312" class='ln'>312</a></td><td>  <span class="br">}</span></td></tr>
<tr name="313" id="313">
<td><a id="l313" class='ln'>313</a></td><td></td></tr>
<tr name="314" id="314">
<td><a id="l314" class='ln'>314</a></td><td>  <span class="ct">// Sum: '<a class="ct blk" blk_line="314">&lt;S176&gt;/Sum1</a>' incorporates:</span></td></tr>
<tr name="315" id="315">
<td><a id="l315" class='ln'>315</a></td><td>  <span class="ct">//   ArithShift: '<a class="ct blk" blk_line="315">&lt;S176&gt;/Shift Arithmetic</a>'</span></td></tr>
<tr name="316" id="316">
<td><a id="l316" class='ln'>316</a></td><td>  <span class="ct">//   Sum: '<a class="ct blk" blk_line="316">&lt;S176&gt;/Sum</a>'</span></td></tr>
<tr name="317" id="317">
<td><a id="l317" class='ln'>317</a></td><td></td></tr>
<tr name="318" id="318">
<td><a id="l318" class='ln'>318</a></td><td>  <a id="318c3" class="tk">tmp</a> = (<a id="318c10" class="tk">int32_T</a>)((<a id="318c20" class="tk">int32_T</a>)(<a id="318c29" class="tk">tmp</a> <a id="318c33" class="tk">&gt;&gt;</a> 3) <a id="318c39" class="tk">+</a> (<a id="318c42" class="tk">int32_T</a>)<a id="318c50" class="tk">rtb_Init</a>);</td></tr>
<tr name="319" id="319">
<td><a id="l319" class='ln'>319</a></td><td>  <span class="kw">if</span> (<a id="319c7" class="tk">tmp</a> <a id="319c11" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="320" id="320">
<td><a id="l320" class='ln'>320</a></td><td>    <a id="320c5" class="tk">tmp</a> = 32767;</td></tr>
<tr name="321" id="321">
<td><a id="l321" class='ln'>321</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="322" id="322">
<td><a id="l322" class='ln'>322</a></td><td>    <span class="kw">if</span> (<a id="322c9" class="tk">tmp</a> <a id="322c13" class="tk">&lt;</a> <a id="322c15" class="tk">-</a>32768) <span class="br">{</span></td></tr>
<tr name="323" id="323">
<td><a id="l323" class='ln'>323</a></td><td>      <a id="323c7" class="tk">tmp</a> = <a id="323c13" class="tk">-</a>32768;</td></tr>
<tr name="324" id="324">
<td><a id="l324" class='ln'>324</a></td><td>    <span class="br">}</span></td></tr>
<tr name="325" id="325">
<td><a id="l325" class='ln'>325</a></td><td>  <span class="br">}</span></td></tr>
<tr name="326" id="326">
<td><a id="l326" class='ln'>326</a></td><td></td></tr>
<tr name="327" id="327">
<td><a id="l327" class='ln'>327</a></td><td>  <a id="327c3" class="tk">*</a><a id="327c4" class="tk">rty_Out</a> = (<a id="327c15" class="tk">int16_T</a>)<a id="327c23" class="tk">tmp</a>;</td></tr>
<tr name="328" id="328">
<td><a id="l328" class='ln'>328</a></td><td></td></tr>
<tr name="329" id="329">
<td><a id="l329" class='ln'>329</a></td><td>  <span class="ct">// End of Sum: '<a class="ct blk" blk_line="329">&lt;S176&gt;/Sum1</a>'</span></td></tr>
<tr name="330" id="330">
<td><a id="l330" class='ln'>330</a></td><td></td></tr>
<tr name="331" id="331">
<td><a id="l331" class='ln'>331</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="331">&lt;S180&gt;/FixPt Unit Delay2</a>' incorporates:</span></td></tr>
<tr name="332" id="332">
<td><a id="l332" class='ln'>332</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="332">&lt;S180&gt;/FixPt Constant</a>'</span></td></tr>
<tr name="333" id="333">
<td><a id="l333" class='ln'>333</a></td><td></td></tr>
<tr name="334" id="334">
<td><a id="l334" class='ln'>334</a></td><td>  <a id="334c3" class="tk">localDW</a>-&gt;<a id="334c12" class="tk">FixPtUnitDelay2_DSTATE</a> = ((<a id="334c39" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="335" id="335">
<td><a id="l335" class='ln'>335</a></td><td></td></tr>
<tr name="336" id="336">
<td><a id="l336" class='ln'>336</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="336">&lt;S180&gt;/FixPt Unit Delay1</a>'</span></td></tr>
<tr name="337" id="337">
<td><a id="l337" class='ln'>337</a></td><td>  <a id="337c3" class="tk">localDW</a>-&gt;<a id="337c12" class="tk">FixPtUnitDelay1_DSTATE</a> = <a id="337c37" class="tk">*</a><a id="337c38" class="tk">rty_Out</a>;</td></tr>
<tr name="338" id="338">
<td><a id="l338" class='ln'>338</a></td><td><span class="br">}</span></td></tr>
<tr name="339" id="339">
<td><a id="l339" class='ln'>339</a></td><td></td></tr>
<tr name="340" id="340">
<td><a id="l340" class='ln'>340</a></td><td><span class="ct">//</span></td></tr>
<tr name="341" id="341">
<td><a id="l341" class='ln'>341</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="342" id="342">
<td><a id="l342" class='ln'>342</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="342">&lt;S173&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="343" id="343">
<td><a id="l343" class='ln'>343</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="343">&lt;S204&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="344" id="344">
<td><a id="l344" class='ln'>344</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="344">&lt;S105&gt;/LP_Filter_Adj_Gain1</a>'</span></td></tr>
<tr name="345" id="345">
<td><a id="l345" class='ln'>345</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="345">&lt;S111&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="346" id="346">
<td><a id="l346" class='ln'>346</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="346">&lt;S112&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="347" id="347">
<td><a id="l347" class='ln'>347</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="347">&lt;S287&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="348" id="348">
<td><a id="l348" class='ln'>348</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="348">&lt;S287&gt;/LP_Filter_Adj_Gain1</a>'</span></td></tr>
<tr name="349" id="349">
<td><a id="l349" class='ln'>349</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="349">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="350" id="350">
<td><a id="l350" class='ln'>350</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="350">&lt;S366&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="351" id="351">
<td><a id="l351" class='ln'>351</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="351">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="352" id="352">
<td><a id="l352" class='ln'>352</a></td><td><span class="ct">//     ...</span></td></tr>
<tr name="353" id="353">
<td><a id="l353" class='ln'>353</a></td><td></td></tr>
<tr name="354" id="354">
<td><a id="l354" class='ln'>354</a></td><td><span class="kw">void</span> <a id="354c6" class="tk">MX_Gate_LP_Filter_Adj_Gain_Init</a>(<a id="354c38" class="tk">int32_T</a> <a id="354c46" class="tk">*</a><a id="354c47" class="tk">rty_Output</a>,</td></tr>
<tr name="355" id="355">
<td><a id="l355" class='ln'>355</a></td><td>  <a id="355c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="355c35" class="tk">*</a><a id="355c36" class="tk">localDW</a>)</td></tr>
<tr name="356" id="356">
<td><a id="l356" class='ln'>356</a></td><td><span class="br">{</span></td></tr>
<tr name="357" id="357">
<td><a id="l357" class='ln'>357</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="357">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="358" id="358">
<td><a id="l358" class='ln'>358</a></td><td>  <a id="358c3" class="tk">localDW</a>-&gt;<a id="358c12" class="tk">bitsForTID2</a>.<a id="358c24" class="tk">is_active_c1_MX_Library</a> = 0U;</td></tr>
<tr name="359" id="359">
<td><a id="l359" class='ln'>359</a></td><td>  <a id="359c3" class="tk">localDW</a>-&gt;<a id="359c12" class="tk">bitsForTID2</a>.<a id="359c24" class="tk">is_c1_MX_Library</a> = <a id="359c43" class="tk">MX_Gateway_IN_NO_ACTIVE_CHILD</a>;</td></tr>
<tr name="360" id="360">
<td><a id="l360" class='ln'>360</a></td><td>  <a id="360c3" class="tk">*</a><a id="360c4" class="tk">rty_Output</a> = 0;</td></tr>
<tr name="361" id="361">
<td><a id="l361" class='ln'>361</a></td><td><span class="br">}</span></td></tr>
<tr name="362" id="362">
<td><a id="l362" class='ln'>362</a></td><td></td></tr>
<tr name="363" id="363">
<td><a id="l363" class='ln'>363</a></td><td><span class="ct">//</span></td></tr>
<tr name="364" id="364">
<td><a id="l364" class='ln'>364</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="365" id="365">
<td><a id="l365" class='ln'>365</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="365">&lt;S173&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="366" id="366">
<td><a id="l366" class='ln'>366</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="366">&lt;S204&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="367" id="367">
<td><a id="l367" class='ln'>367</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="367">&lt;S105&gt;/LP_Filter_Adj_Gain1</a>'</span></td></tr>
<tr name="368" id="368">
<td><a id="l368" class='ln'>368</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="368">&lt;S111&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="369" id="369">
<td><a id="l369" class='ln'>369</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="369">&lt;S112&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="370" id="370">
<td><a id="l370" class='ln'>370</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="370">&lt;S287&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="371" id="371">
<td><a id="l371" class='ln'>371</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="371">&lt;S287&gt;/LP_Filter_Adj_Gain1</a>'</span></td></tr>
<tr name="372" id="372">
<td><a id="l372" class='ln'>372</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="372">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="373" id="373">
<td><a id="l373" class='ln'>373</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="373">&lt;S366&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="374" id="374">
<td><a id="l374" class='ln'>374</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="374">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="375" id="375">
<td><a id="l375" class='ln'>375</a></td><td><span class="ct">//     ...</span></td></tr>
<tr name="376" id="376">
<td><a id="l376" class='ln'>376</a></td><td></td></tr>
<tr name="377" id="377">
<td><a id="l377" class='ln'>377</a></td><td><span class="kw">void</span> <a id="377c6" class="tk">MX_Gat_LP_Filter_Adj_Gain_Reset</a>(<a id="377c38" class="tk">int32_T</a> <a id="377c46" class="tk">*</a><a id="377c47" class="tk">rty_Output</a>,</td></tr>
<tr name="378" id="378">
<td><a id="l378" class='ln'>378</a></td><td>  <a id="378c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="378c35" class="tk">*</a><a id="378c36" class="tk">localDW</a>)</td></tr>
<tr name="379" id="379">
<td><a id="l379" class='ln'>379</a></td><td><span class="br">{</span></td></tr>
<tr name="380" id="380">
<td><a id="l380" class='ln'>380</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="380">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="381" id="381">
<td><a id="l381" class='ln'>381</a></td><td>  <a id="381c3" class="tk">localDW</a>-&gt;<a id="381c12" class="tk">bitsForTID2</a>.<a id="381c24" class="tk">is_active_c1_MX_Library</a> = 0U;</td></tr>
<tr name="382" id="382">
<td><a id="l382" class='ln'>382</a></td><td>  <a id="382c3" class="tk">localDW</a>-&gt;<a id="382c12" class="tk">bitsForTID2</a>.<a id="382c24" class="tk">is_c1_MX_Library</a> = <a id="382c43" class="tk">MX_Gateway_IN_NO_ACTIVE_CHILD</a>;</td></tr>
<tr name="383" id="383">
<td><a id="l383" class='ln'>383</a></td><td>  <a id="383c3" class="tk">*</a><a id="383c4" class="tk">rty_Output</a> = 0;</td></tr>
<tr name="384" id="384">
<td><a id="l384" class='ln'>384</a></td><td><span class="br">}</span></td></tr>
<tr name="385" id="385">
<td><a id="l385" class='ln'>385</a></td><td></td></tr>
<tr name="386" id="386">
<td><a id="l386" class='ln'>386</a></td><td><span class="ct">//</span></td></tr>
<tr name="387" id="387">
<td><a id="l387" class='ln'>387</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="388" id="388">
<td><a id="l388" class='ln'>388</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="388">&lt;S173&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="389" id="389">
<td><a id="l389" class='ln'>389</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="389">&lt;S204&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="390" id="390">
<td><a id="l390" class='ln'>390</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="390">&lt;S105&gt;/LP_Filter_Adj_Gain1</a>'</span></td></tr>
<tr name="391" id="391">
<td><a id="l391" class='ln'>391</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="391">&lt;S111&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="392" id="392">
<td><a id="l392" class='ln'>392</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="392">&lt;S112&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="393" id="393">
<td><a id="l393" class='ln'>393</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="393">&lt;S287&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="394" id="394">
<td><a id="l394" class='ln'>394</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="394">&lt;S287&gt;/LP_Filter_Adj_Gain1</a>'</span></td></tr>
<tr name="395" id="395">
<td><a id="l395" class='ln'>395</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="395">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="396" id="396">
<td><a id="l396" class='ln'>396</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="396">&lt;S366&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="397" id="397">
<td><a id="l397" class='ln'>397</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="397">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="398" id="398">
<td><a id="l398" class='ln'>398</a></td><td><span class="ct">//     ...</span></td></tr>
<tr name="399" id="399">
<td><a id="l399" class='ln'>399</a></td><td></td></tr>
<tr name="400" id="400">
<td><a id="l400" class='ln'>400</a></td><td><span class="kw">void</span> <a id="400c6" class="tk">MX_Gateway_LP_Filter_Adj_Gain</a>(<a id="400c36" class="tk">uint8_T</a> <a id="400c44" class="tk">rtu_Gain</a>, <a id="400c54" class="tk">int16_T</a> <a id="400c62" class="tk">rtu_Input</a>, <a id="400c73" class="tk">int32_T</a> <a id="400c81" class="tk">*</a></td></tr>
<tr name="401" id="401">
<td><a id="l401" class='ln'>401</a></td><td>  <a id="401c3" class="tk">rty_Output</a>, <a id="401c15" class="tk">rtDW_LP_Filter_Adj_Gain_MX_Gate</a> <a id="401c47" class="tk">*</a><a id="401c48" class="tk">localDW</a>)</td></tr>
<tr name="402" id="402">
<td><a id="l402" class='ln'>402</a></td><td><span class="br">{</span></td></tr>
<tr name="403" id="403">
<td><a id="l403" class='ln'>403</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="403">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="404" id="404">
<td><a id="l404" class='ln'>404</a></td><td>  <span class="ct">// Gateway: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="405" id="405">
<td><a id="l405" class='ln'>405</a></td><td>  <span class="ct">// During: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="406" id="406">
<td><a id="l406" class='ln'>406</a></td><td>  <span class="kw">if</span> ((<a id="406c8" class="tk">uint32_T</a>)<a id="406c17" class="tk">localDW</a>-&gt;<a id="406c26" class="tk">bitsForTID2</a>.<a id="406c38" class="tk">is_active_c1_MX_Library</a> <a id="406c62" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="407" id="407">
<td><a id="l407" class='ln'>407</a></td><td>    <span class="ct">// Entry: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="408" id="408">
<td><a id="l408" class='ln'>408</a></td><td>    <a id="408c5" class="tk">localDW</a>-&gt;<a id="408c14" class="tk">bitsForTID2</a>.<a id="408c26" class="tk">is_active_c1_MX_Library</a> = 1U;</td></tr>
<tr name="409" id="409">
<td><a id="l409" class='ln'>409</a></td><td></td></tr>
<tr name="410" id="410">
<td><a id="l410" class='ln'>410</a></td><td>    <span class="ct">// Entry Internal: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="411" id="411">
<td><a id="l411" class='ln'>411</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="411">&lt;S181&gt;:3</a>'</span></td></tr>
<tr name="412" id="412">
<td><a id="l412" class='ln'>412</a></td><td>    <a id="412c5" class="tk">localDW</a>-&gt;<a id="412c14" class="tk">bitsForTID2</a>.<a id="412c26" class="tk">is_c1_MX_Library</a> = <a id="412c45" class="tk">MX_Gateway_IN_INITIAL</a>;</td></tr>
<tr name="413" id="413">
<td><a id="l413" class='ln'>413</a></td><td></td></tr>
<tr name="414" id="414">
<td><a id="l414" class='ln'>414</a></td><td>    <span class="ct">// Entry 'INITIAL': '<a class="ct blk" blk_line="414">&lt;S181&gt;:1</a>'</span></td></tr>
<tr name="415" id="415">
<td><a id="l415" class='ln'>415</a></td><td>    <a id="415c5" class="tk">*</a><a id="415c6" class="tk">rty_Output</a> = (<a id="415c20" class="tk">int32_T</a>)((<a id="415c30" class="tk">int32_T</a>)<a id="415c38" class="tk">rtu_Input</a> <a id="415c48" class="tk">&lt;&lt;</a> 16);</td></tr>
<tr name="416" id="416">
<td><a id="l416" class='ln'>416</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="416c14" class="tk">localDW</a>-&gt;<a id="416c23" class="tk">bitsForTID2</a>.<a id="416c35" class="tk">is_c1_MX_Library</a> <a id="416c52" class="tk">==</a> <a id="416c55" class="tk">MX_Gateway_IN_INITIAL</a>) <span class="br">{</span></td></tr>
<tr name="417" id="417">
<td><a id="l417" class='ln'>417</a></td><td>    <span class="ct">// During 'INITIAL': '<a class="ct blk" blk_line="417">&lt;S181&gt;:1</a>'</span></td></tr>
<tr name="418" id="418">
<td><a id="l418" class='ln'>418</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="418">&lt;S181&gt;:4</a>'</span></td></tr>
<tr name="419" id="419">
<td><a id="l419" class='ln'>419</a></td><td>    <a id="419c5" class="tk">localDW</a>-&gt;<a id="419c14" class="tk">bitsForTID2</a>.<a id="419c26" class="tk">is_c1_MX_Library</a> = <a id="419c45" class="tk">MX_Gateway_IN_LP_FILTER</a>;</td></tr>
<tr name="420" id="420">
<td><a id="l420" class='ln'>420</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="421" id="421">
<td><a id="l421" class='ln'>421</a></td><td>    <span class="ct">// During 'LP_FILTER': '<a class="ct blk" blk_line="421">&lt;S181&gt;:2</a>'</span></td></tr>
<tr name="422" id="422">
<td><a id="l422" class='ln'>422</a></td><td>    <a id="422c5" class="tk">*</a><a id="422c6" class="tk">rty_Output</a> <a id="422c17" class="tk">+=</a> <a id="422c20" class="tk">div_s32</a>((<a id="422c29" class="tk">int32_T</a>)((<a id="422c39" class="tk">int32_T</a>)((<a id="422c49" class="tk">int32_T</a>)<a id="422c57" class="tk">rtu_Input</a> <a id="422c67" class="tk">&lt;&lt;</a> 16) <a id="422c74" class="tk">-</a></td></tr>
<tr name="423" id="423">
<td><a id="l423" class='ln'>423</a></td><td>      <a id="423c7" class="tk">*</a><a id="423c8" class="tk">rty_Output</a>), (<a id="423c22" class="tk">int32_T</a>)(1 <a id="423c33" class="tk">&lt;&lt;</a> (<a id="423c37" class="tk">int32_T</a>)<a id="423c45" class="tk">rtu_Gain</a>));</td></tr>
<tr name="424" id="424">
<td><a id="l424" class='ln'>424</a></td><td>  <span class="br">}</span></td></tr>
<tr name="425" id="425">
<td><a id="l425" class='ln'>425</a></td><td></td></tr>
<tr name="426" id="426">
<td><a id="l426" class='ln'>426</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="426">&lt;S177&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="427" id="427">
<td><a id="l427" class='ln'>427</a></td><td><span class="br">}</span></td></tr>
<tr name="428" id="428">
<td><a id="l428" class='ln'>428</a></td><td></td></tr>
<tr name="429" id="429">
<td><a id="l429" class='ln'>429</a></td><td><span class="ct">//</span></td></tr>
<tr name="430" id="430">
<td><a id="l430" class='ln'>430</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="431" id="431">
<td><a id="l431" class='ln'>431</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="431">&lt;S173&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="432" id="432">
<td><a id="l432" class='ln'>432</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="432">&lt;S204&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="433" id="433">
<td><a id="l433" class='ln'>433</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="433">&lt;S105&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="434" id="434">
<td><a id="l434" class='ln'>434</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="434">&lt;S239&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="435" id="435">
<td><a id="l435" class='ln'>435</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="435">&lt;S287&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="436" id="436">
<td><a id="l436" class='ln'>436</a></td><td></td></tr>
<tr name="437" id="437">
<td><a id="l437" class='ln'>437</a></td><td><span class="kw">void</span> <a id="437c6" class="tk">MX_Gatew_Remove_OOR_Levels_Init</a>(<a id="437c38" class="tk">uint16_T</a> <a id="437c47" class="tk">*</a><a id="437c48" class="tk">rty_fltValue_out</a>,</td></tr>
<tr name="438" id="438">
<td><a id="l438" class='ln'>438</a></td><td>  <a id="438c3" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a> <a id="438c35" class="tk">*</a><a id="438c36" class="tk">localDW</a>)</td></tr>
<tr name="439" id="439">
<td><a id="l439" class='ln'>439</a></td><td><span class="br">{</span></td></tr>
<tr name="440" id="440">
<td><a id="l440" class='ln'>440</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="440">&lt;S179&gt;/RemoveOORLevels</a>'</span></td></tr>
<tr name="441" id="441">
<td><a id="l441" class='ln'>441</a></td><td>  <a id="441c3" class="tk">localDW</a>-&gt;<a id="441c12" class="tk">fltValue_old</a> = 0U;</td></tr>
<tr name="442" id="442">
<td><a id="l442" class='ln'>442</a></td><td>  <a id="442c3" class="tk">*</a><a id="442c4" class="tk">rty_fltValue_out</a> = 0U;</td></tr>
<tr name="443" id="443">
<td><a id="l443" class='ln'>443</a></td><td><span class="br">}</span></td></tr>
<tr name="444" id="444">
<td><a id="l444" class='ln'>444</a></td><td></td></tr>
<tr name="445" id="445">
<td><a id="l445" class='ln'>445</a></td><td><span class="ct">//</span></td></tr>
<tr name="446" id="446">
<td><a id="l446" class='ln'>446</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="447" id="447">
<td><a id="l447" class='ln'>447</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="447">&lt;S173&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="448" id="448">
<td><a id="l448" class='ln'>448</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="448">&lt;S204&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="449" id="449">
<td><a id="l449" class='ln'>449</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="449">&lt;S105&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="450" id="450">
<td><a id="l450" class='ln'>450</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="450">&lt;S239&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="451" id="451">
<td><a id="l451" class='ln'>451</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="451">&lt;S287&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="452" id="452">
<td><a id="l452" class='ln'>452</a></td><td></td></tr>
<tr name="453" id="453">
<td><a id="l453" class='ln'>453</a></td><td><span class="kw">void</span> <a id="453c6" class="tk">MX_Gate_Remove_OOR_Levels_Reset</a>(<a id="453c38" class="tk">uint16_T</a> <a id="453c47" class="tk">*</a><a id="453c48" class="tk">rty_fltValue_out</a>,</td></tr>
<tr name="454" id="454">
<td><a id="l454" class='ln'>454</a></td><td>  <a id="454c3" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a> <a id="454c35" class="tk">*</a><a id="454c36" class="tk">localDW</a>)</td></tr>
<tr name="455" id="455">
<td><a id="l455" class='ln'>455</a></td><td><span class="br">{</span></td></tr>
<tr name="456" id="456">
<td><a id="l456" class='ln'>456</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="456">&lt;S179&gt;/RemoveOORLevels</a>'</span></td></tr>
<tr name="457" id="457">
<td><a id="l457" class='ln'>457</a></td><td>  <a id="457c3" class="tk">localDW</a>-&gt;<a id="457c12" class="tk">fltValue_old</a> = 0U;</td></tr>
<tr name="458" id="458">
<td><a id="l458" class='ln'>458</a></td><td>  <a id="458c3" class="tk">*</a><a id="458c4" class="tk">rty_fltValue_out</a> = 0U;</td></tr>
<tr name="459" id="459">
<td><a id="l459" class='ln'>459</a></td><td><span class="br">}</span></td></tr>
<tr name="460" id="460">
<td><a id="l460" class='ln'>460</a></td><td></td></tr>
<tr name="461" id="461">
<td><a id="l461" class='ln'>461</a></td><td><span class="ct">//</span></td></tr>
<tr name="462" id="462">
<td><a id="l462" class='ln'>462</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="463" id="463">
<td><a id="l463" class='ln'>463</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="463">&lt;S173&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="464" id="464">
<td><a id="l464" class='ln'>464</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="464">&lt;S204&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="465" id="465">
<td><a id="l465" class='ln'>465</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="465">&lt;S105&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="466" id="466">
<td><a id="l466" class='ln'>466</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="466">&lt;S239&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="467" id="467">
<td><a id="l467" class='ln'>467</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="467">&lt;S287&gt;/Remove_OOR_Levels</a>'</span></td></tr>
<tr name="468" id="468">
<td><a id="l468" class='ln'>468</a></td><td></td></tr>
<tr name="469" id="469">
<td><a id="l469" class='ln'>469</a></td><td><span class="kw">void</span> <a id="469c6" class="tk">MX_Gateway_Remove_OOR_Levels</a>(<a id="469c35" class="tk">uint16_T</a> <a id="469c44" class="tk">rtu_fltValue_in</a>, <a id="469c61" class="tk">uint16_T</a></td></tr>
<tr name="470" id="470">
<td><a id="l470" class='ln'>470</a></td><td>  <a id="470c3" class="tk">*</a><a id="470c4" class="tk">rty_fltValue_out</a>, <a id="470c22" class="tk">rtDW_Remove_OOR_Levels_MX_Gatew</a> <a id="470c54" class="tk">*</a><a id="470c55" class="tk">localDW</a>, <a id="470c64" class="tk">uint16_T</a></td></tr>
<tr name="471" id="471">
<td><a id="l471" class='ln'>471</a></td><td>  <a id="471c3" class="tk">rtp_OORH_LEVEL</a>, <a id="471c19" class="tk">uint16_T</a> <a id="471c28" class="tk">rtp_OORL_LEVEL</a>)</td></tr>
<tr name="472" id="472">
<td><a id="l472" class='ln'>472</a></td><td><span class="br">{</span></td></tr>
<tr name="473" id="473">
<td><a id="l473" class='ln'>473</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="473">&lt;S179&gt;/RemoveOORLevels</a>'</span></td></tr>
<tr name="474" id="474">
<td><a id="l474" class='ln'>474</a></td><td>  <span class="ct">// Gateway: Remove_OOR_Levels/RemoveOORLevels</span></td></tr>
<tr name="475" id="475">
<td><a id="l475" class='ln'>475</a></td><td>  <span class="ct">// During: Remove_OOR_Levels/RemoveOORLevels</span></td></tr>
<tr name="476" id="476">
<td><a id="l476" class='ln'>476</a></td><td>  <span class="ct">// Entry Internal: Remove_OOR_Levels/RemoveOORLevels</span></td></tr>
<tr name="477" id="477">
<td><a id="l477" class='ln'>477</a></td><td>  <span class="ct">// Transition: '<a class="ct blk" blk_line="477">&lt;S182&gt;:1</a>'</span></td></tr>
<tr name="478" id="478">
<td><a id="l478" class='ln'>478</a></td><td>  <span class="kw">if</span> ((<a id="478c8" class="tk">rtu_fltValue_in</a> <a id="478c24" class="tk">&gt;</a> <a id="478c26" class="tk">rtp_OORL_LEVEL</a>) <a id="478c42" class="tk">&amp;&amp;</a> (<a id="478c46" class="tk">rtu_fltValue_in</a> <a id="478c62" class="tk">&lt;</a> <a id="478c64" class="tk">rtp_OORH_LEVEL</a>))</td></tr>
<tr name="479" id="479">
<td><a id="l479" class='ln'>479</a></td><td>  <span class="br">{</span></td></tr>
<tr name="480" id="480">
<td><a id="l480" class='ln'>480</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="480">&lt;S182&gt;:2</a>'</span></td></tr>
<tr name="481" id="481">
<td><a id="l481" class='ln'>481</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="481">&lt;S182&gt;:3</a>'</span></td></tr>
<tr name="482" id="482">
<td><a id="l482" class='ln'>482</a></td><td>    <a id="482c5" class="tk">*</a><a id="482c6" class="tk">rty_fltValue_out</a> = <a id="482c25" class="tk">rtu_fltValue_in</a>;</td></tr>
<tr name="483" id="483">
<td><a id="l483" class='ln'>483</a></td><td>    <a id="483c5" class="tk">localDW</a>-&gt;<a id="483c14" class="tk">fltValue_old</a> = <a id="483c29" class="tk">rtu_fltValue_in</a>;</td></tr>
<tr name="484" id="484">
<td><a id="l484" class='ln'>484</a></td><td></td></tr>
<tr name="485" id="485">
<td><a id="l485" class='ln'>485</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="485">&lt;S182&gt;:4</a>'</span></td></tr>
<tr name="486" id="486">
<td><a id="l486" class='ln'>486</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="487" id="487">
<td><a id="l487" class='ln'>487</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="487">&lt;S182&gt;:5</a>'</span></td></tr>
<tr name="488" id="488">
<td><a id="l488" class='ln'>488</a></td><td>    <a id="488c5" class="tk">*</a><a id="488c6" class="tk">rty_fltValue_out</a> = <a id="488c25" class="tk">localDW</a>-&gt;<a id="488c34" class="tk">fltValue_old</a>;</td></tr>
<tr name="489" id="489">
<td><a id="l489" class='ln'>489</a></td><td>  <span class="br">}</span></td></tr>
<tr name="490" id="490">
<td><a id="l490" class='ln'>490</a></td><td></td></tr>
<tr name="491" id="491">
<td><a id="l491" class='ln'>491</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="491">&lt;S179&gt;/RemoveOORLevels</a>'</span></td></tr>
<tr name="492" id="492">
<td><a id="l492" class='ln'>492</a></td><td><span class="br">}</span></td></tr>
<tr name="493" id="493">
<td><a id="l493" class='ln'>493</a></td><td></td></tr>
<tr name="494" id="494">
<td><a id="l494" class='ln'>494</a></td><td><span class="ct">// System initialize for atomic system: '<a class="ct blk" blk_line="494">&lt;S105&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="495" id="495">
<td><a id="l495" class='ln'>495</a></td><td><span class="kw">void</span> <a id="495c6" class="tk">MX_LP_Filter_Adj_Gain_bqur_Init</a>(<a id="495c38" class="tk">int32_T</a> <a id="495c46" class="tk">*</a><a id="495c47" class="tk">rty_Output</a>,</td></tr>
<tr name="496" id="496">
<td><a id="l496" class='ln'>496</a></td><td>  <a id="496c3" class="tk">rtDW_LP_Filter_Adj_Gain_MX_j5ng</a> <a id="496c35" class="tk">*</a><a id="496c36" class="tk">localDW</a>)</td></tr>
<tr name="497" id="497">
<td><a id="l497" class='ln'>497</a></td><td><span class="br">{</span></td></tr>
<tr name="498" id="498">
<td><a id="l498" class='ln'>498</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="498">&lt;S223&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="499" id="499">
<td><a id="l499" class='ln'>499</a></td><td>  <a id="499c3" class="tk">localDW</a>-&gt;<a id="499c12" class="tk">bitsForTID2</a>.<a id="499c24" class="tk">is_active_c1_MX_Library</a> = 0U;</td></tr>
<tr name="500" id="500">
<td><a id="l500" class='ln'>500</a></td><td>  <a id="500c3" class="tk">localDW</a>-&gt;<a id="500c12" class="tk">bitsForTID2</a>.<a id="500c24" class="tk">is_c1_MX_Library</a> = <a id="500c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_p1y5</a>;</td></tr>
<tr name="501" id="501">
<td><a id="l501" class='ln'>501</a></td><td>  <a id="501c3" class="tk">*</a><a id="501c4" class="tk">rty_Output</a> = 0;</td></tr>
<tr name="502" id="502">
<td><a id="l502" class='ln'>502</a></td><td><span class="br">}</span></td></tr>
<tr name="503" id="503">
<td><a id="l503" class='ln'>503</a></td><td></td></tr>
<tr name="504" id="504">
<td><a id="l504" class='ln'>504</a></td><td><span class="ct">// Output and update for atomic system: '<a class="ct blk" blk_line="504">&lt;S105&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="505" id="505">
<td><a id="l505" class='ln'>505</a></td><td><span class="kw">void</span> <a id="505c6" class="tk">MX_Gate_LP_Filter_Adj_Gain_hwrc</a>(<a id="505c38" class="tk">uint8_T</a> <a id="505c46" class="tk">rtu_Gain</a>, <a id="505c56" class="tk">int16_T</a> <a id="505c64" class="tk">rtu_Input</a>,</td></tr>
<tr name="506" id="506">
<td><a id="l506" class='ln'>506</a></td><td>  <a id="506c3" class="tk">int32_T</a> <a id="506c11" class="tk">*</a><a id="506c12" class="tk">rty_Output</a>, <a id="506c24" class="tk">rtDW_LP_Filter_Adj_Gain_MX_j5ng</a> <a id="506c56" class="tk">*</a><a id="506c57" class="tk">localDW</a>)</td></tr>
<tr name="507" id="507">
<td><a id="l507" class='ln'>507</a></td><td><span class="br">{</span></td></tr>
<tr name="508" id="508">
<td><a id="l508" class='ln'>508</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="508">&lt;S223&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="509" id="509">
<td><a id="l509" class='ln'>509</a></td><td>  <span class="ct">// Gateway: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="510" id="510">
<td><a id="l510" class='ln'>510</a></td><td>  <span class="ct">// During: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="511" id="511">
<td><a id="l511" class='ln'>511</a></td><td>  <span class="kw">if</span> ((<a id="511c8" class="tk">uint32_T</a>)<a id="511c17" class="tk">localDW</a>-&gt;<a id="511c26" class="tk">bitsForTID2</a>.<a id="511c38" class="tk">is_active_c1_MX_Library</a> <a id="511c62" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="512" id="512">
<td><a id="l512" class='ln'>512</a></td><td>    <span class="ct">// Entry: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="513" id="513">
<td><a id="l513" class='ln'>513</a></td><td>    <a id="513c5" class="tk">localDW</a>-&gt;<a id="513c14" class="tk">bitsForTID2</a>.<a id="513c26" class="tk">is_active_c1_MX_Library</a> = 1U;</td></tr>
<tr name="514" id="514">
<td><a id="l514" class='ln'>514</a></td><td></td></tr>
<tr name="515" id="515">
<td><a id="l515" class='ln'>515</a></td><td>    <span class="ct">// Entry Internal: LP_Filter_Adj_Gain/LP_Filter_Adj_Gain</span></td></tr>
<tr name="516" id="516">
<td><a id="l516" class='ln'>516</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="516">&lt;S228&gt;:3</a>'</span></td></tr>
<tr name="517" id="517">
<td><a id="l517" class='ln'>517</a></td><td>    <a id="517c5" class="tk">localDW</a>-&gt;<a id="517c14" class="tk">bitsForTID2</a>.<a id="517c26" class="tk">is_c1_MX_Library</a> = <a id="517c45" class="tk">MX_Gateway_IN_INITIAL_aowf</a>;</td></tr>
<tr name="518" id="518">
<td><a id="l518" class='ln'>518</a></td><td></td></tr>
<tr name="519" id="519">
<td><a id="l519" class='ln'>519</a></td><td>    <span class="ct">// Entry 'INITIAL': '<a class="ct blk" blk_line="519">&lt;S228&gt;:1</a>'</span></td></tr>
<tr name="520" id="520">
<td><a id="l520" class='ln'>520</a></td><td>    <a id="520c5" class="tk">*</a><a id="520c6" class="tk">rty_Output</a> = (<a id="520c20" class="tk">int32_T</a>)((<a id="520c30" class="tk">int32_T</a>)<a id="520c38" class="tk">rtu_Input</a> <a id="520c48" class="tk">&lt;&lt;</a> 16);</td></tr>
<tr name="521" id="521">
<td><a id="l521" class='ln'>521</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="521c14" class="tk">localDW</a>-&gt;<a id="521c23" class="tk">bitsForTID2</a>.<a id="521c35" class="tk">is_c1_MX_Library</a> <a id="521c52" class="tk">==</a> <a id="521c55" class="tk">MX_Gateway_IN_INITIAL_aowf</a>)</td></tr>
<tr name="522" id="522">
<td><a id="l522" class='ln'>522</a></td><td>  <span class="br">{</span></td></tr>
<tr name="523" id="523">
<td><a id="l523" class='ln'>523</a></td><td>    <span class="ct">// During 'INITIAL': '<a class="ct blk" blk_line="523">&lt;S228&gt;:1</a>'</span></td></tr>
<tr name="524" id="524">
<td><a id="l524" class='ln'>524</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="524">&lt;S228&gt;:4</a>'</span></td></tr>
<tr name="525" id="525">
<td><a id="l525" class='ln'>525</a></td><td>    <a id="525c5" class="tk">localDW</a>-&gt;<a id="525c14" class="tk">bitsForTID2</a>.<a id="525c26" class="tk">is_c1_MX_Library</a> = <a id="525c45" class="tk">MX_Gateway_IN_LP_FILTER_hzab</a>;</td></tr>
<tr name="526" id="526">
<td><a id="l526" class='ln'>526</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="527" id="527">
<td><a id="l527" class='ln'>527</a></td><td>    <span class="ct">// During 'LP_FILTER': '<a class="ct blk" blk_line="527">&lt;S228&gt;:2</a>'</span></td></tr>
<tr name="528" id="528">
<td><a id="l528" class='ln'>528</a></td><td>    <a id="528c5" class="tk">*</a><a id="528c6" class="tk">rty_Output</a> <a id="528c17" class="tk">+=</a> <a id="528c20" class="tk">div_s32</a>((<a id="528c29" class="tk">int32_T</a>)((<a id="528c39" class="tk">int32_T</a>)((<a id="528c49" class="tk">int32_T</a>)<a id="528c57" class="tk">rtu_Input</a> <a id="528c67" class="tk">&lt;&lt;</a> 16) <a id="528c74" class="tk">-</a></td></tr>
<tr name="529" id="529">
<td><a id="l529" class='ln'>529</a></td><td>      <a id="529c7" class="tk">*</a><a id="529c8" class="tk">rty_Output</a>), (<a id="529c22" class="tk">int32_T</a>)(1 <a id="529c33" class="tk">&lt;&lt;</a> (<a id="529c37" class="tk">int32_T</a>)<a id="529c45" class="tk">rtu_Gain</a>));</td></tr>
<tr name="530" id="530">
<td><a id="l530" class='ln'>530</a></td><td>  <span class="br">}</span></td></tr>
<tr name="531" id="531">
<td><a id="l531" class='ln'>531</a></td><td></td></tr>
<tr name="532" id="532">
<td><a id="l532" class='ln'>532</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="532">&lt;S223&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="533" id="533">
<td><a id="l533" class='ln'>533</a></td><td><span class="br">}</span></td></tr>
<tr name="534" id="534">
<td><a id="l534" class='ln'>534</a></td><td></td></tr>
<tr name="535" id="535">
<td><a id="l535" class='ln'>535</a></td><td><span class="ct">// System initialize for atomic system: '<a class="ct blk" blk_line="535">&lt;S239&gt;/LP_Filter_Adj_System</a>'</span></td></tr>
<tr name="536" id="536">
<td><a id="l536" class='ln'>536</a></td><td><span class="kw">void</span> <a id="536c6" class="tk">MX_Ga_LP_Filter_Adj_System_Init</a>(<a id="536c38" class="tk">int32_T</a> <a id="536c46" class="tk">*</a><a id="536c47" class="tk">rty_Output</a>,</td></tr>
<tr name="537" id="537">
<td><a id="l537" class='ln'>537</a></td><td>  <a id="537c3" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a> <a id="537c35" class="tk">*</a><a id="537c36" class="tk">localDW</a>)</td></tr>
<tr name="538" id="538">
<td><a id="l538" class='ln'>538</a></td><td><span class="br">{</span></td></tr>
<tr name="539" id="539">
<td><a id="l539" class='ln'>539</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="539">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="540" id="540">
<td><a id="l540" class='ln'>540</a></td><td>  <a id="540c3" class="tk">localDW</a>-&gt;<a id="540c12" class="tk">bitsForTID2</a>.<a id="540c24" class="tk">is_active_c2_MX_Library</a> = 0U;</td></tr>
<tr name="541" id="541">
<td><a id="l541" class='ln'>541</a></td><td>  <a id="541c3" class="tk">localDW</a>-&gt;<a id="541c12" class="tk">bitsForTID2</a>.<a id="541c24" class="tk">is_c2_MX_Library</a> = <a id="541c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_lpib</a>;</td></tr>
<tr name="542" id="542">
<td><a id="l542" class='ln'>542</a></td><td>  <a id="542c3" class="tk">*</a><a id="542c4" class="tk">rty_Output</a> = 0;</td></tr>
<tr name="543" id="543">
<td><a id="l543" class='ln'>543</a></td><td><span class="br">}</span></td></tr>
<tr name="544" id="544">
<td><a id="l544" class='ln'>544</a></td><td></td></tr>
<tr name="545" id="545">
<td><a id="l545" class='ln'>545</a></td><td><span class="ct">// System reset for atomic system: '<a class="ct blk" blk_line="545">&lt;S239&gt;/LP_Filter_Adj_System</a>'</span></td></tr>
<tr name="546" id="546">
<td><a id="l546" class='ln'>546</a></td><td><span class="kw">void</span> <a id="546c6" class="tk">MX_G_LP_Filter_Adj_System_Reset</a>(<a id="546c38" class="tk">int32_T</a> <a id="546c46" class="tk">*</a><a id="546c47" class="tk">rty_Output</a>,</td></tr>
<tr name="547" id="547">
<td><a id="l547" class='ln'>547</a></td><td>  <a id="547c3" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a> <a id="547c35" class="tk">*</a><a id="547c36" class="tk">localDW</a>)</td></tr>
<tr name="548" id="548">
<td><a id="l548" class='ln'>548</a></td><td><span class="br">{</span></td></tr>
<tr name="549" id="549">
<td><a id="l549" class='ln'>549</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="549">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="550" id="550">
<td><a id="l550" class='ln'>550</a></td><td>  <a id="550c3" class="tk">localDW</a>-&gt;<a id="550c12" class="tk">bitsForTID2</a>.<a id="550c24" class="tk">is_active_c2_MX_Library</a> = 0U;</td></tr>
<tr name="551" id="551">
<td><a id="l551" class='ln'>551</a></td><td>  <a id="551c3" class="tk">localDW</a>-&gt;<a id="551c12" class="tk">bitsForTID2</a>.<a id="551c24" class="tk">is_c2_MX_Library</a> = <a id="551c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_lpib</a>;</td></tr>
<tr name="552" id="552">
<td><a id="l552" class='ln'>552</a></td><td>  <a id="552c3" class="tk">*</a><a id="552c4" class="tk">rty_Output</a> = 0;</td></tr>
<tr name="553" id="553">
<td><a id="l553" class='ln'>553</a></td><td><span class="br">}</span></td></tr>
<tr name="554" id="554">
<td><a id="l554" class='ln'>554</a></td><td></td></tr>
<tr name="555" id="555">
<td><a id="l555" class='ln'>555</a></td><td><span class="ct">// Output and update for atomic system: '<a class="ct blk" blk_line="555">&lt;S239&gt;/LP_Filter_Adj_System</a>'</span></td></tr>
<tr name="556" id="556">
<td><a id="l556" class='ln'>556</a></td><td><span class="kw">void</span> <a id="556c6" class="tk">MX_Gateway_LP_Filter_Adj_System</a>(<a id="556c38" class="tk">uint8_T</a> <a id="556c46" class="tk">rtu_Gain</a>, <a id="556c56" class="tk">int16_T</a> <a id="556c64" class="tk">rtu_Input</a>,</td></tr>
<tr name="557" id="557">
<td><a id="l557" class='ln'>557</a></td><td>  <a id="557c3" class="tk">uint8_T</a> <a id="557c11" class="tk">rtu_state_System</a>, <a id="557c29" class="tk">int32_T</a> <a id="557c37" class="tk">*</a><a id="557c38" class="tk">rty_Output</a>, <a id="557c50" class="tk">rtDW_LP_Filter_Adj_System_MX_Ga</a></td></tr>
<tr name="558" id="558">
<td><a id="l558" class='ln'>558</a></td><td>  <a id="558c3" class="tk">*</a><a id="558c4" class="tk">localDW</a>)</td></tr>
<tr name="559" id="559">
<td><a id="l559" class='ln'>559</a></td><td><span class="br">{</span></td></tr>
<tr name="560" id="560">
<td><a id="l560" class='ln'>560</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="560">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="561" id="561">
<td><a id="l561" class='ln'>561</a></td><td>  <span class="ct">// Gateway: LP_Filter_Adj_System/LP_Fitler_Adj_Gain</span></td></tr>
<tr name="562" id="562">
<td><a id="l562" class='ln'>562</a></td><td>  <span class="ct">// During: LP_Filter_Adj_System/LP_Fitler_Adj_Gain</span></td></tr>
<tr name="563" id="563">
<td><a id="l563" class='ln'>563</a></td><td>  <span class="kw">if</span> ((<a id="563c8" class="tk">uint32_T</a>)<a id="563c17" class="tk">localDW</a>-&gt;<a id="563c26" class="tk">bitsForTID2</a>.<a id="563c38" class="tk">is_active_c2_MX_Library</a> <a id="563c62" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="564" id="564">
<td><a id="l564" class='ln'>564</a></td><td>    <span class="ct">// Entry: LP_Filter_Adj_System/LP_Fitler_Adj_Gain</span></td></tr>
<tr name="565" id="565">
<td><a id="l565" class='ln'>565</a></td><td>    <a id="565c5" class="tk">localDW</a>-&gt;<a id="565c14" class="tk">bitsForTID2</a>.<a id="565c26" class="tk">is_active_c2_MX_Library</a> = 1U;</td></tr>
<tr name="566" id="566">
<td><a id="l566" class='ln'>566</a></td><td></td></tr>
<tr name="567" id="567">
<td><a id="l567" class='ln'>567</a></td><td>    <span class="ct">// Entry Internal: LP_Filter_Adj_System/LP_Fitler_Adj_Gain</span></td></tr>
<tr name="568" id="568">
<td><a id="l568" class='ln'>568</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="568">&lt;S245&gt;:3</a>'</span></td></tr>
<tr name="569" id="569">
<td><a id="l569" class='ln'>569</a></td><td>    <a id="569c5" class="tk">localDW</a>-&gt;<a id="569c14" class="tk">bitsForTID2</a>.<a id="569c26" class="tk">is_c2_MX_Library</a> = <a id="569c45" class="tk">MX_Gateway_IN_INITIAL_obic</a>;</td></tr>
<tr name="570" id="570">
<td><a id="l570" class='ln'>570</a></td><td></td></tr>
<tr name="571" id="571">
<td><a id="l571" class='ln'>571</a></td><td>    <span class="ct">// Entry 'INITIAL': '<a class="ct blk" blk_line="571">&lt;S245&gt;:1</a>'</span></td></tr>
<tr name="572" id="572">
<td><a id="l572" class='ln'>572</a></td><td>    <a id="572c5" class="tk">*</a><a id="572c6" class="tk">rty_Output</a> = (<a id="572c20" class="tk">int32_T</a>)((<a id="572c30" class="tk">int32_T</a>)<a id="572c38" class="tk">rtu_Input</a> <a id="572c48" class="tk">&lt;&lt;</a> 16);</td></tr>
<tr name="573" id="573">
<td><a id="l573" class='ln'>573</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="573c14" class="tk">localDW</a>-&gt;<a id="573c23" class="tk">bitsForTID2</a>.<a id="573c35" class="tk">is_c2_MX_Library</a> <a id="573c52" class="tk">==</a> <a id="573c55" class="tk">MX_Gateway_IN_INITIAL_obic</a>)</td></tr>
<tr name="574" id="574">
<td><a id="l574" class='ln'>574</a></td><td>  <span class="br">{</span></td></tr>
<tr name="575" id="575">
<td><a id="l575" class='ln'>575</a></td><td>    <span class="ct">// During 'INITIAL': '<a class="ct blk" blk_line="575">&lt;S245&gt;:1</a>'</span></td></tr>
<tr name="576" id="576">
<td><a id="l576" class='ln'>576</a></td><td>    <span class="kw">if</span> ((<a id="576c10" class="tk">int32_T</a>)<a id="576c18" class="tk">rtu_state_System</a> <a id="576c35" class="tk">==</a> 1) <span class="br">{</span></td></tr>
<tr name="577" id="577">
<td><a id="l577" class='ln'>577</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="577">&lt;S245&gt;:4</a>'</span></td></tr>
<tr name="578" id="578">
<td><a id="l578" class='ln'>578</a></td><td>      <a id="578c7" class="tk">localDW</a>-&gt;<a id="578c16" class="tk">bitsForTID2</a>.<a id="578c28" class="tk">is_c2_MX_Library</a> = <a id="578c47" class="tk">MX_Gateway_IN_LP_FILTER_nfsi</a>;</td></tr>
<tr name="579" id="579">
<td><a id="l579" class='ln'>579</a></td><td>    <span class="br">}</span></td></tr>
<tr name="580" id="580">
<td><a id="l580" class='ln'>580</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="581" id="581">
<td><a id="l581" class='ln'>581</a></td><td>    <span class="ct">// During 'LP_FILTER': '<a class="ct blk" blk_line="581">&lt;S245&gt;:2</a>'</span></td></tr>
<tr name="582" id="582">
<td><a id="l582" class='ln'>582</a></td><td>    <a id="582c5" class="tk">*</a><a id="582c6" class="tk">rty_Output</a> <a id="582c17" class="tk">+=</a> <a id="582c20" class="tk">div_s32</a>((<a id="582c29" class="tk">int32_T</a>)((<a id="582c39" class="tk">int32_T</a>)((<a id="582c49" class="tk">int32_T</a>)<a id="582c57" class="tk">rtu_Input</a> <a id="582c67" class="tk">&lt;&lt;</a> 16) <a id="582c74" class="tk">-</a></td></tr>
<tr name="583" id="583">
<td><a id="l583" class='ln'>583</a></td><td>      <a id="583c7" class="tk">*</a><a id="583c8" class="tk">rty_Output</a>), (<a id="583c22" class="tk">int32_T</a>)(1 <a id="583c33" class="tk">&lt;&lt;</a> (<a id="583c37" class="tk">int32_T</a>)<a id="583c45" class="tk">rtu_Gain</a>));</td></tr>
<tr name="584" id="584">
<td><a id="l584" class='ln'>584</a></td><td>  <span class="br">}</span></td></tr>
<tr name="585" id="585">
<td><a id="l585" class='ln'>585</a></td><td></td></tr>
<tr name="586" id="586">
<td><a id="l586" class='ln'>586</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="586">&lt;S241&gt;/LP_Fitler_Adj_Gain</a>'</span></td></tr>
<tr name="587" id="587">
<td><a id="l587" class='ln'>587</a></td><td><span class="br">}</span></td></tr>
<tr name="588" id="588">
<td><a id="l588" class='ln'>588</a></td><td></td></tr>
<tr name="589" id="589">
<td><a id="l589" class='ln'>589</a></td><td><span class="ct">//</span></td></tr>
<tr name="590" id="590">
<td><a id="l590" class='ln'>590</a></td><td><span class="ct">//  System initialize for enable system:</span></td></tr>
<tr name="591" id="591">
<td><a id="l591" class='ln'>591</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="591">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="592" id="592">
<td><a id="l592" class='ln'>592</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="592">&lt;S368&gt;/control_loop</a>'</span></td></tr>
<tr name="593" id="593">
<td><a id="l593" class='ln'>593</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="593">&lt;S414&gt;/control_loop</a>'</span></td></tr>
<tr name="594" id="594">
<td><a id="l594" class='ln'>594</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="594">&lt;S524&gt;/control_loop</a>'</span></td></tr>
<tr name="595" id="595">
<td><a id="l595" class='ln'>595</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="595">&lt;S541&gt;/control_loop</a>'</span></td></tr>
<tr name="596" id="596">
<td><a id="l596" class='ln'>596</a></td><td></td></tr>
<tr name="597" id="597">
<td><a id="l597" class='ln'>597</a></td><td><span class="kw">void</span> <a id="597c6" class="tk">MX_Gateway_control_loop_Init</a>(<a id="597c35" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="597c64" class="tk">*</a><a id="597c65" class="tk">localDW</a>)</td></tr>
<tr name="598" id="598">
<td><a id="l598" class='ln'>598</a></td><td><span class="br">{</span></td></tr>
<tr name="599" id="599">
<td><a id="l599" class='ln'>599</a></td><td>  <span class="ct">// InitializeConditions for DiscreteIntegrator: '<a class="ct blk" blk_line="599">&lt;S359&gt;/Discrete-Time Integrator</a>' </span></td></tr>
<tr name="600" id="600">
<td><a id="l600" class='ln'>600</a></td><td>  <a id="600c3" class="tk">localDW</a>-&gt;<a id="600c12" class="tk">DiscreteTimeIntegrator_DSTATE</a> = 0;</td></tr>
<tr name="601" id="601">
<td><a id="l601" class='ln'>601</a></td><td><span class="br">}</span></td></tr>
<tr name="602" id="602">
<td><a id="l602" class='ln'>602</a></td><td></td></tr>
<tr name="603" id="603">
<td><a id="l603" class='ln'>603</a></td><td><span class="ct">//</span></td></tr>
<tr name="604" id="604">
<td><a id="l604" class='ln'>604</a></td><td><span class="ct">//  System reset for enable system:</span></td></tr>
<tr name="605" id="605">
<td><a id="l605" class='ln'>605</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="605">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="606" id="606">
<td><a id="l606" class='ln'>606</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="606">&lt;S368&gt;/control_loop</a>'</span></td></tr>
<tr name="607" id="607">
<td><a id="l607" class='ln'>607</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="607">&lt;S414&gt;/control_loop</a>'</span></td></tr>
<tr name="608" id="608">
<td><a id="l608" class='ln'>608</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="608">&lt;S524&gt;/control_loop</a>'</span></td></tr>
<tr name="609" id="609">
<td><a id="l609" class='ln'>609</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="609">&lt;S541&gt;/control_loop</a>'</span></td></tr>
<tr name="610" id="610">
<td><a id="l610" class='ln'>610</a></td><td></td></tr>
<tr name="611" id="611">
<td><a id="l611" class='ln'>611</a></td><td><span class="kw">void</span> <a id="611c6" class="tk">MX_Gateway_control_loop_Reset</a>(<a id="611c36" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="611c65" class="tk">*</a><a id="611c66" class="tk">localDW</a>)</td></tr>
<tr name="612" id="612">
<td><a id="l612" class='ln'>612</a></td><td><span class="br">{</span></td></tr>
<tr name="613" id="613">
<td><a id="l613" class='ln'>613</a></td><td>  <span class="ct">// InitializeConditions for DiscreteIntegrator: '<a class="ct blk" blk_line="613">&lt;S359&gt;/Discrete-Time Integrator</a>' </span></td></tr>
<tr name="614" id="614">
<td><a id="l614" class='ln'>614</a></td><td>  <a id="614c3" class="tk">localDW</a>-&gt;<a id="614c12" class="tk">DiscreteTimeIntegrator_DSTATE</a> = 0;</td></tr>
<tr name="615" id="615">
<td><a id="l615" class='ln'>615</a></td><td><span class="br">}</span></td></tr>
<tr name="616" id="616">
<td><a id="l616" class='ln'>616</a></td><td></td></tr>
<tr name="617" id="617">
<td><a id="l617" class='ln'>617</a></td><td><span class="ct">//</span></td></tr>
<tr name="618" id="618">
<td><a id="l618" class='ln'>618</a></td><td><span class="ct">//  Disable for enable system:</span></td></tr>
<tr name="619" id="619">
<td><a id="l619" class='ln'>619</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="619">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="620" id="620">
<td><a id="l620" class='ln'>620</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="620">&lt;S368&gt;/control_loop</a>'</span></td></tr>
<tr name="621" id="621">
<td><a id="l621" class='ln'>621</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="621">&lt;S414&gt;/control_loop</a>'</span></td></tr>
<tr name="622" id="622">
<td><a id="l622" class='ln'>622</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="622">&lt;S524&gt;/control_loop</a>'</span></td></tr>
<tr name="623" id="623">
<td><a id="l623" class='ln'>623</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="623">&lt;S541&gt;/control_loop</a>'</span></td></tr>
<tr name="624" id="624">
<td><a id="l624" class='ln'>624</a></td><td></td></tr>
<tr name="625" id="625">
<td><a id="l625" class='ln'>625</a></td><td><span class="kw">void</span> <a id="625c6" class="tk">MX_Gateway_control_loop_Disable</a>(<a id="625c38" class="tk">int16_T</a> <a id="625c46" class="tk">*</a><a id="625c47" class="tk">rty_error</a>, <a id="625c58" class="tk">uint16_T</a> <a id="625c67" class="tk">*</a><a id="625c68" class="tk">rty_duty</a>,</td></tr>
<tr name="626" id="626">
<td><a id="l626" class='ln'>626</a></td><td>  <a id="626c3" class="tk">rtB_control_loop_MX_Gateway</a> <a id="626c31" class="tk">*</a><a id="626c32" class="tk">localB</a>, <a id="626c40" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="626c69" class="tk">*</a><a id="626c70" class="tk">localDW</a>)</td></tr>
<tr name="627" id="627">
<td><a id="l627" class='ln'>627</a></td><td><span class="br">{</span></td></tr>
<tr name="628" id="628">
<td><a id="l628" class='ln'>628</a></td><td>  <span class="ct">// Disable for DiscreteIntegrator: '<a class="ct blk" blk_line="628">&lt;S359&gt;/Discrete-Time Integrator</a>'</span></td></tr>
<tr name="629" id="629">
<td><a id="l629" class='ln'>629</a></td><td>  <a id="629c3" class="tk">localDW</a>-&gt;<a id="629c12" class="tk">DiscreteTimeIntegrator_DSTATE</a> = <a id="629c44" class="tk">localB</a>-&gt;<a id="629c52" class="tk">DiscreteTimeIntegrator</a>;</td></tr>
<tr name="630" id="630">
<td><a id="l630" class='ln'>630</a></td><td></td></tr>
<tr name="631" id="631">
<td><a id="l631" class='ln'>631</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="631">&lt;S351&gt;/control_loop</a>' incorporates:</span></td></tr>
<tr name="632" id="632">
<td><a id="l632" class='ln'>632</a></td><td>  <span class="ct">//   EnablePort: '<a class="ct blk" blk_line="632">&lt;S359&gt;/Enable</a>'</span></td></tr>
<tr name="633" id="633">
<td><a id="l633" class='ln'>633</a></td><td></td></tr>
<tr name="634" id="634">
<td><a id="l634" class='ln'>634</a></td><td>  <span class="ct">// Disable for Outport: '<a class="ct blk" blk_line="634">&lt;S359&gt;/error</a>'</span></td></tr>
<tr name="635" id="635">
<td><a id="l635" class='ln'>635</a></td><td>  <a id="635c3" class="tk">*</a><a id="635c4" class="tk">rty_error</a> = 0;</td></tr>
<tr name="636" id="636">
<td><a id="l636" class='ln'>636</a></td><td></td></tr>
<tr name="637" id="637">
<td><a id="l637" class='ln'>637</a></td><td>  <span class="ct">// Disable for Outport: '<a class="ct blk" blk_line="637">&lt;S359&gt;/duty</a>'</span></td></tr>
<tr name="638" id="638">
<td><a id="l638" class='ln'>638</a></td><td>  <a id="638c3" class="tk">*</a><a id="638c4" class="tk">rty_duty</a> = ((<a id="638c17" class="tk">uint16_T</a>)0U);</td></tr>
<tr name="639" id="639">
<td><a id="l639" class='ln'>639</a></td><td></td></tr>
<tr name="640" id="640">
<td><a id="l640" class='ln'>640</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="640">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="641" id="641">
<td><a id="l641" class='ln'>641</a></td><td>  <a id="641c3" class="tk">localDW</a>-&gt;<a id="641c12" class="tk">control_loop_MODE</a> = false;</td></tr>
<tr name="642" id="642">
<td><a id="l642" class='ln'>642</a></td><td><span class="br">}</span></td></tr>
<tr name="643" id="643">
<td><a id="l643" class='ln'>643</a></td><td></td></tr>
<tr name="644" id="644">
<td><a id="l644" class='ln'>644</a></td><td><span class="ct">//</span></td></tr>
<tr name="645" id="645">
<td><a id="l645" class='ln'>645</a></td><td><span class="ct">//  Output and update for enable system:</span></td></tr>
<tr name="646" id="646">
<td><a id="l646" class='ln'>646</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="646">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="647" id="647">
<td><a id="l647" class='ln'>647</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="647">&lt;S368&gt;/control_loop</a>'</span></td></tr>
<tr name="648" id="648">
<td><a id="l648" class='ln'>648</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="648">&lt;S414&gt;/control_loop</a>'</span></td></tr>
<tr name="649" id="649">
<td><a id="l649" class='ln'>649</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="649">&lt;S524&gt;/control_loop</a>'</span></td></tr>
<tr name="650" id="650">
<td><a id="l650" class='ln'>650</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="650">&lt;S541&gt;/control_loop</a>'</span></td></tr>
<tr name="651" id="651">
<td><a id="l651" class='ln'>651</a></td><td></td></tr>
<tr name="652" id="652">
<td><a id="l652" class='ln'>652</a></td><td><span class="kw">void</span> <a id="652c6" class="tk">MX_Gateway_control_loop</a>(<a id="652c30" class="tk">boolean_T</a> <a id="652c40" class="tk">rtu_Enable</a>, <a id="652c52" class="tk">uint16_T</a> <a id="652c61" class="tk">rtu_i_cmd</a>, <a id="652c72" class="tk">uint16_T</a></td></tr>
<tr name="653" id="653">
<td><a id="l653" class='ln'>653</a></td><td>  <a id="653c3" class="tk">rtu_i_fbk</a>, <a id="653c14" class="tk">int16_T</a> <a id="653c22" class="tk">*</a><a id="653c23" class="tk">rty_error</a>, <a id="653c34" class="tk">uint16_T</a> <a id="653c43" class="tk">*</a><a id="653c44" class="tk">rty_duty</a>, <a id="653c54" class="tk">rtB_control_loop_MX_Gateway</a></td></tr>
<tr name="654" id="654">
<td><a id="l654" class='ln'>654</a></td><td>  <a id="654c3" class="tk">*</a><a id="654c4" class="tk">localB</a>, <a id="654c12" class="tk">rtDW_control_loop_MX_Gateway</a> <a id="654c41" class="tk">*</a><a id="654c42" class="tk">localDW</a>, <a id="654c51" class="tk">uint16_T</a> <a id="654c60" class="tk">rtp_KP</a>, <a id="654c68" class="tk">uint16_T</a></td></tr>
<tr name="655" id="655">
<td><a id="l655" class='ln'>655</a></td><td>  <a id="655c3" class="tk">rtp_KI</a>)</td></tr>
<tr name="656" id="656">
<td><a id="l656" class='ln'>656</a></td><td><span class="br">{</span></td></tr>
<tr name="657" id="657">
<td><a id="l657" class='ln'>657</a></td><td>  <a id="657c3" class="tk">int16_T</a> <a id="657c11" class="tk">rtb_Saturation_dwkj</a>;</td></tr>
<tr name="658" id="658">
<td><a id="l658" class='ln'>658</a></td><td>  <a id="658c3" class="tk">int32_T</a> <a id="658c11" class="tk">tmp</a>;</td></tr>
<tr name="659" id="659">
<td><a id="l659" class='ln'>659</a></td><td>  <a id="659c3" class="tk">uint16_T</a> <a id="659c12" class="tk">tmp_0</a>;</td></tr>
<tr name="660" id="660">
<td><a id="l660" class='ln'>660</a></td><td>  <a id="660c3" class="tk">uint16_T</a> <a id="660c12" class="tk">tmp_1</a>;</td></tr>
<tr name="661" id="661">
<td><a id="l661" class='ln'>661</a></td><td></td></tr>
<tr name="662" id="662">
<td><a id="l662" class='ln'>662</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="662">&lt;S351&gt;/control_loop</a>' incorporates:</span></td></tr>
<tr name="663" id="663">
<td><a id="l663" class='ln'>663</a></td><td>  <span class="ct">//   EnablePort: '<a class="ct blk" blk_line="663">&lt;S359&gt;/Enable</a>'</span></td></tr>
<tr name="664" id="664">
<td><a id="l664" class='ln'>664</a></td><td></td></tr>
<tr name="665" id="665">
<td><a id="l665" class='ln'>665</a></td><td>  <span class="kw">if</span> (<a id="665c7" class="tk">rtu_Enable</a>) <span class="br">{</span></td></tr>
<tr name="666" id="666">
<td><a id="l666" class='ln'>666</a></td><td>    <span class="kw">if</span> (<a id="666c9" class="tk">!</a><a id="666c10" class="tk">localDW</a>-&gt;<a id="666c19" class="tk">control_loop_MODE</a>) <span class="br">{</span></td></tr>
<tr name="667" id="667">
<td><a id="l667" class='ln'>667</a></td><td>      <a id="667c7" class="tk">MX_Gateway_control_loop_Reset</a>(<a id="667c37" class="tk">localDW</a>);</td></tr>
<tr name="668" id="668">
<td><a id="l668" class='ln'>668</a></td><td>      <a id="668c7" class="tk">localDW</a>-&gt;<a id="668c16" class="tk">control_loop_MODE</a> = true;</td></tr>
<tr name="669" id="669">
<td><a id="l669" class='ln'>669</a></td><td>    <span class="br">}</span></td></tr>
<tr name="670" id="670">
<td><a id="l670" class='ln'>670</a></td><td></td></tr>
<tr name="671" id="671">
<td><a id="l671" class='ln'>671</a></td><td>    <span class="ct">// Sum: '<a class="ct blk" blk_line="671">&lt;S359&gt;/Sum</a>'</span></td></tr>
<tr name="672" id="672">
<td><a id="l672" class='ln'>672</a></td><td>    <a id="672c5" class="tk">tmp_0</a> = (<a id="672c14" class="tk">uint16_T</a>)(<a id="672c24" class="tk">uint32_T</a>)((<a id="672c35" class="tk">uint32_T</a>)(<a id="672c45" class="tk">int32_T</a>)((<a id="672c55" class="tk">int32_T</a>)<a id="672c63" class="tk">rtu_i_cmd</a> <a id="672c73" class="tk">+</a> 1) <a id="672c78" class="tk">&gt;&gt;</a></td></tr>
<tr name="673" id="673">
<td><a id="l673" class='ln'>673</a></td><td>      1);</td></tr>
<tr name="674" id="674">
<td><a id="l674" class='ln'>674</a></td><td>    <span class="kw">if</span> ((<a id="674c10" class="tk">int32_T</a>)<a id="674c18" class="tk">tmp_0</a> <a id="674c24" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="675" id="675">
<td><a id="l675" class='ln'>675</a></td><td>      <a id="675c7" class="tk">tmp_0</a> = 32767U;</td></tr>
<tr name="676" id="676">
<td><a id="l676" class='ln'>676</a></td><td>    <span class="br">}</span></td></tr>
<tr name="677" id="677">
<td><a id="l677" class='ln'>677</a></td><td></td></tr>
<tr name="678" id="678">
<td><a id="l678" class='ln'>678</a></td><td>    <a id="678c5" class="tk">tmp_1</a> = (<a id="678c14" class="tk">uint16_T</a>)(<a id="678c24" class="tk">uint32_T</a>)((<a id="678c35" class="tk">uint32_T</a>)(<a id="678c45" class="tk">int32_T</a>)((<a id="678c55" class="tk">int32_T</a>)<a id="678c63" class="tk">rtu_i_fbk</a> <a id="678c73" class="tk">+</a> 1) <a id="678c78" class="tk">&gt;&gt;</a></td></tr>
<tr name="679" id="679">
<td><a id="l679" class='ln'>679</a></td><td>      1);</td></tr>
<tr name="680" id="680">
<td><a id="l680" class='ln'>680</a></td><td>    <span class="kw">if</span> ((<a id="680c10" class="tk">int32_T</a>)<a id="680c18" class="tk">tmp_1</a> <a id="680c24" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="681" id="681">
<td><a id="l681" class='ln'>681</a></td><td>      <a id="681c7" class="tk">tmp_1</a> = 32767U;</td></tr>
<tr name="682" id="682">
<td><a id="l682" class='ln'>682</a></td><td>    <span class="br">}</span></td></tr>
<tr name="683" id="683">
<td><a id="l683" class='ln'>683</a></td><td></td></tr>
<tr name="684" id="684">
<td><a id="l684" class='ln'>684</a></td><td>    <a id="684c5" class="tk">*</a><a id="684c6" class="tk">rty_error</a> = (<a id="684c19" class="tk">int16_T</a>)(<a id="684c28" class="tk">int32_T</a>)((<a id="684c38" class="tk">int32_T</a>)<a id="684c46" class="tk">tmp_0</a> <a id="684c52" class="tk">-</a> (<a id="684c55" class="tk">int32_T</a>)<a id="684c63" class="tk">tmp_1</a>);</td></tr>
<tr name="685" id="685">
<td><a id="l685" class='ln'>685</a></td><td></td></tr>
<tr name="686" id="686">
<td><a id="l686" class='ln'>686</a></td><td>    <span class="ct">// End of Sum: '<a class="ct blk" blk_line="686">&lt;S359&gt;/Sum</a>'</span></td></tr>
<tr name="687" id="687">
<td><a id="l687" class='ln'>687</a></td><td></td></tr>
<tr name="688" id="688">
<td><a id="l688" class='ln'>688</a></td><td>    <span class="ct">// DiscreteIntegrator: '<a class="ct blk" blk_line="688">&lt;S359&gt;/Discrete-Time Integrator</a>'</span></td></tr>
<tr name="689" id="689">
<td><a id="l689" class='ln'>689</a></td><td>    <a id="689c5" class="tk">localB</a>-&gt;<a id="689c13" class="tk">DiscreteTimeIntegrator</a> = <a id="689c38" class="tk">localDW</a>-&gt;<a id="689c47" class="tk">DiscreteTimeIntegrator_DSTATE</a>;</td></tr>
<tr name="690" id="690">
<td><a id="l690" class='ln'>690</a></td><td></td></tr>
<tr name="691" id="691">
<td><a id="l691" class='ln'>691</a></td><td>    <span class="ct">// Gain: '<a class="ct blk" blk_line="691">&lt;S359&gt;/Kp</a>'</span></td></tr>
<tr name="692" id="692">
<td><a id="l692" class='ln'>692</a></td><td>    <a id="692c5" class="tk">tmp_0</a> = <a id="692c13" class="tk">rtp_KP</a>;</td></tr>
<tr name="693" id="693">
<td><a id="l693" class='ln'>693</a></td><td>    <span class="kw">if</span> ((<a id="693c10" class="tk">int32_T</a>)<a id="693c18" class="tk">rtp_KP</a> <a id="693c25" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="694" id="694">
<td><a id="l694" class='ln'>694</a></td><td>      <a id="694c7" class="tk">tmp_0</a> = 32767U;</td></tr>
<tr name="695" id="695">
<td><a id="l695" class='ln'>695</a></td><td>    <span class="br">}</span></td></tr>
<tr name="696" id="696">
<td><a id="l696" class='ln'>696</a></td><td></td></tr>
<tr name="697" id="697">
<td><a id="l697" class='ln'>697</a></td><td>    <a id="697c5" class="tk">tmp</a> = (<a id="697c12" class="tk">int32_T</a>)((<a id="697c22" class="tk">int32_T</a>)<a id="697c30" class="tk">tmp_0</a> <a id="697c36" class="tk">*</a> (<a id="697c39" class="tk">int32_T</a>)<a id="697c47" class="tk">*</a><a id="697c48" class="tk">rty_error</a>);</td></tr>
<tr name="698" id="698">
<td><a id="l698" class='ln'>698</a></td><td>    <a id="698c5" class="tk">tmp</a> = (<a id="698c12" class="tk">int32_T</a>)((<a id="698c22" class="tk">int32_T</a>)(<a id="698c31" class="tk">tmp</a> <a id="698c35" class="tk">&gt;&gt;</a> 12) <a id="698c42" class="tk">+</a> ((<a id="698c46" class="tk">int32_T</a>)(<a id="698c55" class="tk">tmp</a> <a id="698c59" class="tk">&amp;</a> 2048) <a id="698c67" class="tk">!=</a> 0));</td></tr>
<tr name="699" id="699">
<td><a id="l699" class='ln'>699</a></td><td>    <span class="kw">if</span> (<a id="699c9" class="tk">tmp</a> <a id="699c13" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="700" id="700">
<td><a id="l700" class='ln'>700</a></td><td>      <a id="700c7" class="tk">tmp</a> = 32767;</td></tr>
<tr name="701" id="701">
<td><a id="l701" class='ln'>701</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="702" id="702">
<td><a id="l702" class='ln'>702</a></td><td>      <span class="kw">if</span> (<a id="702c11" class="tk">tmp</a> <a id="702c15" class="tk">&lt;</a> <a id="702c17" class="tk">-</a>32768) <span class="br">{</span></td></tr>
<tr name="703" id="703">
<td><a id="l703" class='ln'>703</a></td><td>        <a id="703c9" class="tk">tmp</a> = <a id="703c15" class="tk">-</a>32768;</td></tr>
<tr name="704" id="704">
<td><a id="l704" class='ln'>704</a></td><td>      <span class="br">}</span></td></tr>
<tr name="705" id="705">
<td><a id="l705" class='ln'>705</a></td><td>    <span class="br">}</span></td></tr>
<tr name="706" id="706">
<td><a id="l706" class='ln'>706</a></td><td></td></tr>
<tr name="707" id="707">
<td><a id="l707" class='ln'>707</a></td><td>    <span class="ct">// Sum: '<a class="ct blk" blk_line="707">&lt;S359&gt;/Sum1</a>' incorporates:</span></td></tr>
<tr name="708" id="708">
<td><a id="l708" class='ln'>708</a></td><td>    <span class="ct">//   Gain: '<a class="ct blk" blk_line="708">&lt;S359&gt;/Kp</a>'</span></td></tr>
<tr name="709" id="709">
<td><a id="l709" class='ln'>709</a></td><td></td></tr>
<tr name="710" id="710">
<td><a id="l710" class='ln'>710</a></td><td>    <a id="710c5" class="tk">rtb_Saturation_dwkj</a> = (<a id="710c28" class="tk">int16_T</a>)(<a id="710c37" class="tk">int32_T</a>)(<a id="710c46" class="tk">tmp</a> <a id="710c50" class="tk">+</a> (<a id="710c53" class="tk">int32_T</a>)</td></tr>
<tr name="711" id="711">
<td><a id="l711" class='ln'>711</a></td><td>      <a id="711c7" class="tk">localB</a>-&gt;<a id="711c15" class="tk">DiscreteTimeIntegrator</a>);</td></tr>
<tr name="712" id="712">
<td><a id="l712" class='ln'>712</a></td><td></td></tr>
<tr name="713" id="713">
<td><a id="l713" class='ln'>713</a></td><td>    <span class="ct">// Saturate: '<a class="ct blk" blk_line="713">&lt;S359&gt;/Saturation</a>'</span></td></tr>
<tr name="714" id="714">
<td><a id="l714" class='ln'>714</a></td><td>    <span class="kw">if</span> ((<a id="714c10" class="tk">int32_T</a>)<a id="714c18" class="tk">rtb_Saturation_dwkj</a> <a id="714c38" class="tk">&gt;</a> (<a id="714c41" class="tk">int32_T</a>)16384) <span class="br">{</span></td></tr>
<tr name="715" id="715">
<td><a id="l715" class='ln'>715</a></td><td>      <a id="715c7" class="tk">rtb_Saturation_dwkj</a> = 16384;</td></tr>
<tr name="716" id="716">
<td><a id="l716" class='ln'>716</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="717" id="717">
<td><a id="l717" class='ln'>717</a></td><td>      <span class="kw">if</span> ((<a id="717c12" class="tk">int32_T</a>)<a id="717c20" class="tk">rtb_Saturation_dwkj</a> <a id="717c40" class="tk">&lt;</a> (<a id="717c43" class="tk">int32_T</a>)0) <span class="br">{</span></td></tr>
<tr name="718" id="718">
<td><a id="l718" class='ln'>718</a></td><td>        <a id="718c9" class="tk">rtb_Saturation_dwkj</a> = 0;</td></tr>
<tr name="719" id="719">
<td><a id="l719" class='ln'>719</a></td><td>      <span class="br">}</span></td></tr>
<tr name="720" id="720">
<td><a id="l720" class='ln'>720</a></td><td>    <span class="br">}</span></td></tr>
<tr name="721" id="721">
<td><a id="l721" class='ln'>721</a></td><td></td></tr>
<tr name="722" id="722">
<td><a id="l722" class='ln'>722</a></td><td>    <span class="ct">// End of Saturate: '<a class="ct blk" blk_line="722">&lt;S359&gt;/Saturation</a>'</span></td></tr>
<tr name="723" id="723">
<td><a id="l723" class='ln'>723</a></td><td></td></tr>
<tr name="724" id="724">
<td><a id="l724" class='ln'>724</a></td><td>    <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="724">&lt;S359&gt;/Data Type Conversion</a>'</span></td></tr>
<tr name="725" id="725">
<td><a id="l725" class='ln'>725</a></td><td>    <span class="kw">if</span> ((<a id="725c10" class="tk">int32_T</a>)<a id="725c18" class="tk">rtb_Saturation_dwkj</a> <a id="725c38" class="tk">&lt;=</a> 0) <span class="br">{</span></td></tr>
<tr name="726" id="726">
<td><a id="l726" class='ln'>726</a></td><td>      <a id="726c7" class="tk">*</a><a id="726c8" class="tk">rty_duty</a> = 0U;</td></tr>
<tr name="727" id="727">
<td><a id="l727" class='ln'>727</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> ((<a id="727c17" class="tk">int32_T</a>)<a id="727c25" class="tk">rtb_Saturation_dwkj</a> <a id="727c45" class="tk">&gt;</a> 16383) <span class="br">{</span></td></tr>
<tr name="728" id="728">
<td><a id="l728" class='ln'>728</a></td><td>      <a id="728c7" class="tk">*</a><a id="728c8" class="tk">rty_duty</a> = <a id="728c19" class="tk">MAX_uint16_T</a>;</td></tr>
<tr name="729" id="729">
<td><a id="l729" class='ln'>729</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="730" id="730">
<td><a id="l730" class='ln'>730</a></td><td>      <a id="730c7" class="tk">*</a><a id="730c8" class="tk">rty_duty</a> = (<a id="730c20" class="tk">uint16_T</a>)(<a id="730c30" class="tk">int32_T</a>)((<a id="730c40" class="tk">int32_T</a>)<a id="730c48" class="tk">rtb_Saturation_dwkj</a> <a id="730c68" class="tk">&lt;&lt;</a> 2);</td></tr>
<tr name="731" id="731">
<td><a id="l731" class='ln'>731</a></td><td>    <span class="br">}</span></td></tr>
<tr name="732" id="732">
<td><a id="l732" class='ln'>732</a></td><td></td></tr>
<tr name="733" id="733">
<td><a id="l733" class='ln'>733</a></td><td>    <span class="ct">// End of DataTypeConversion: '<a class="ct blk" blk_line="733">&lt;S359&gt;/Data Type Conversion</a>'</span></td></tr>
<tr name="734" id="734">
<td><a id="l734" class='ln'>734</a></td><td></td></tr>
<tr name="735" id="735">
<td><a id="l735" class='ln'>735</a></td><td>    <span class="ct">// Gain: '<a class="ct blk" blk_line="735">&lt;S359&gt;/Ki</a>'</span></td></tr>
<tr name="736" id="736">
<td><a id="l736" class='ln'>736</a></td><td>    <a id="736c5" class="tk">tmp_0</a> = <a id="736c13" class="tk">rtp_KI</a>;</td></tr>
<tr name="737" id="737">
<td><a id="l737" class='ln'>737</a></td><td>    <span class="kw">if</span> ((<a id="737c10" class="tk">int32_T</a>)<a id="737c18" class="tk">rtp_KI</a> <a id="737c25" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="738" id="738">
<td><a id="l738" class='ln'>738</a></td><td>      <a id="738c7" class="tk">tmp_0</a> = 32767U;</td></tr>
<tr name="739" id="739">
<td><a id="l739" class='ln'>739</a></td><td>    <span class="br">}</span></td></tr>
<tr name="740" id="740">
<td><a id="l740" class='ln'>740</a></td><td></td></tr>
<tr name="741" id="741">
<td><a id="l741" class='ln'>741</a></td><td>    <a id="741c5" class="tk">tmp</a> = (<a id="741c12" class="tk">int32_T</a>)((<a id="741c22" class="tk">int32_T</a>)<a id="741c30" class="tk">tmp_0</a> <a id="741c36" class="tk">*</a> (<a id="741c39" class="tk">int32_T</a>)<a id="741c47" class="tk">*</a><a id="741c48" class="tk">rty_error</a>);</td></tr>
<tr name="742" id="742">
<td><a id="l742" class='ln'>742</a></td><td>    <a id="742c5" class="tk">tmp</a> = (<a id="742c12" class="tk">int32_T</a>)((<a id="742c22" class="tk">int32_T</a>)(<a id="742c31" class="tk">tmp</a> <a id="742c35" class="tk">&gt;&gt;</a> 12) <a id="742c42" class="tk">+</a> ((<a id="742c46" class="tk">int32_T</a>)(<a id="742c55" class="tk">tmp</a> <a id="742c59" class="tk">&amp;</a> 2048) <a id="742c67" class="tk">!=</a> 0));</td></tr>
<tr name="743" id="743">
<td><a id="l743" class='ln'>743</a></td><td>    <span class="kw">if</span> (<a id="743c9" class="tk">tmp</a> <a id="743c13" class="tk">&gt;</a> 32767) <span class="br">{</span></td></tr>
<tr name="744" id="744">
<td><a id="l744" class='ln'>744</a></td><td>      <a id="744c7" class="tk">tmp</a> = 32767;</td></tr>
<tr name="745" id="745">
<td><a id="l745" class='ln'>745</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="746" id="746">
<td><a id="l746" class='ln'>746</a></td><td>      <span class="kw">if</span> (<a id="746c11" class="tk">tmp</a> <a id="746c15" class="tk">&lt;</a> <a id="746c17" class="tk">-</a>32768) <span class="br">{</span></td></tr>
<tr name="747" id="747">
<td><a id="l747" class='ln'>747</a></td><td>        <a id="747c9" class="tk">tmp</a> = <a id="747c15" class="tk">-</a>32768;</td></tr>
<tr name="748" id="748">
<td><a id="l748" class='ln'>748</a></td><td>      <span class="br">}</span></td></tr>
<tr name="749" id="749">
<td><a id="l749" class='ln'>749</a></td><td>    <span class="br">}</span></td></tr>
<tr name="750" id="750">
<td><a id="l750" class='ln'>750</a></td><td></td></tr>
<tr name="751" id="751">
<td><a id="l751" class='ln'>751</a></td><td>    <span class="ct">// Update for DiscreteIntegrator: '<a class="ct blk" blk_line="751">&lt;S359&gt;/Discrete-Time Integrator</a>' incorporates:</span></td></tr>
<tr name="752" id="752">
<td><a id="l752" class='ln'>752</a></td><td>    <span class="ct">//   Gain: '<a class="ct blk" blk_line="752">&lt;S359&gt;/Ki</a>'</span></td></tr>
<tr name="753" id="753">
<td><a id="l753" class='ln'>753</a></td><td></td></tr>
<tr name="754" id="754">
<td><a id="l754" class='ln'>754</a></td><td>    <a id="754c5" class="tk">localDW</a>-&gt;<a id="754c14" class="tk">DiscreteTimeIntegrator_DSTATE</a> = (<a id="754c47" class="tk">int16_T</a>)(<a id="754c56" class="tk">int32_T</a>)((<a id="754c66" class="tk">int32_T</a>)</td></tr>
<tr name="755" id="755">
<td><a id="l755" class='ln'>755</a></td><td>      <a id="755c7" class="tk">localDW</a>-&gt;<a id="755c16" class="tk">DiscreteTimeIntegrator_DSTATE</a> <a id="755c46" class="tk">+</a> <a id="755c48" class="tk">tmp</a>);</td></tr>
<tr name="756" id="756">
<td><a id="l756" class='ln'>756</a></td><td>    <span class="kw">if</span> ((<a id="756c10" class="tk">int32_T</a>)<a id="756c18" class="tk">localDW</a>-&gt;<a id="756c27" class="tk">DiscreteTimeIntegrator_DSTATE</a> <a id="756c57" class="tk">&gt;=</a> (<a id="756c61" class="tk">int32_T</a>)16384) <span class="br">{</span></td></tr>
<tr name="757" id="757">
<td><a id="l757" class='ln'>757</a></td><td>      <a id="757c7" class="tk">localDW</a>-&gt;<a id="757c16" class="tk">DiscreteTimeIntegrator_DSTATE</a> = 16384;</td></tr>
<tr name="758" id="758">
<td><a id="l758" class='ln'>758</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="759" id="759">
<td><a id="l759" class='ln'>759</a></td><td>      <span class="kw">if</span> ((<a id="759c12" class="tk">int32_T</a>)<a id="759c20" class="tk">localDW</a>-&gt;<a id="759c29" class="tk">DiscreteTimeIntegrator_DSTATE</a> <a id="759c59" class="tk">&lt;=</a> (<a id="759c63" class="tk">int32_T</a>)(<a id="759c72" class="tk">-</a>16384))</td></tr>
<tr name="760" id="760">
<td><a id="l760" class='ln'>760</a></td><td>      <span class="br">{</span></td></tr>
<tr name="761" id="761">
<td><a id="l761" class='ln'>761</a></td><td>        <a id="761c9" class="tk">localDW</a>-&gt;<a id="761c18" class="tk">DiscreteTimeIntegrator_DSTATE</a> = (<a id="761c51" class="tk">-</a>16384);</td></tr>
<tr name="762" id="762">
<td><a id="l762" class='ln'>762</a></td><td>      <span class="br">}</span></td></tr>
<tr name="763" id="763">
<td><a id="l763" class='ln'>763</a></td><td>    <span class="br">}</span></td></tr>
<tr name="764" id="764">
<td><a id="l764" class='ln'>764</a></td><td></td></tr>
<tr name="765" id="765">
<td><a id="l765" class='ln'>765</a></td><td>    <span class="ct">// End of Update for DiscreteIntegrator: '<a class="ct blk" blk_line="765">&lt;S359&gt;/Discrete-Time Integrator</a>'</span></td></tr>
<tr name="766" id="766">
<td><a id="l766" class='ln'>766</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="767" id="767">
<td><a id="l767" class='ln'>767</a></td><td>    <span class="kw">if</span> (<a id="767c9" class="tk">localDW</a>-&gt;<a id="767c18" class="tk">control_loop_MODE</a>) <span class="br">{</span></td></tr>
<tr name="768" id="768">
<td><a id="l768" class='ln'>768</a></td><td>      <a id="768c7" class="tk">MX_Gateway_control_loop_Disable</a>(<a id="768c39" class="tk">rty_error</a>, <a id="768c50" class="tk">rty_duty</a>, <a id="768c60" class="tk">localB</a>, <a id="768c68" class="tk">localDW</a>);</td></tr>
<tr name="769" id="769">
<td><a id="l769" class='ln'>769</a></td><td>    <span class="br">}</span></td></tr>
<tr name="770" id="770">
<td><a id="l770" class='ln'>770</a></td><td>  <span class="br">}</span></td></tr>
<tr name="771" id="771">
<td><a id="l771" class='ln'>771</a></td><td></td></tr>
<tr name="772" id="772">
<td><a id="l772" class='ln'>772</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="772">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="773" id="773">
<td><a id="l773" class='ln'>773</a></td><td><span class="br">}</span></td></tr>
<tr name="774" id="774">
<td><a id="l774" class='ln'>774</a></td><td></td></tr>
<tr name="775" id="775">
<td><a id="l775" class='ln'>775</a></td><td><span class="ct">//</span></td></tr>
<tr name="776" id="776">
<td><a id="l776" class='ln'>776</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="777" id="777">
<td><a id="l777" class='ln'>777</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="777">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="778" id="778">
<td><a id="l778" class='ln'>778</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="778">&lt;S368&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="779" id="779">
<td><a id="l779" class='ln'>779</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="779">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="780" id="780">
<td><a id="l780" class='ln'>780</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="780">&lt;S414&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="781" id="781">
<td><a id="l781" class='ln'>781</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="781">&lt;S457&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="782" id="782">
<td><a id="l782" class='ln'>782</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="782">&lt;S476&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="783" id="783">
<td><a id="l783" class='ln'>783</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="783">&lt;S524&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="784" id="784">
<td><a id="l784" class='ln'>784</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="784">&lt;S541&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="785" id="785">
<td><a id="l785" class='ln'>785</a></td><td></td></tr>
<tr name="786" id="786">
<td><a id="l786" class='ln'>786</a></td><td><span class="kw">void</span> <a id="786c6" class="tk">MX_Gatewa_hc_pair_OpenLoop_Init</a>(<a id="786c38" class="tk">uint16_T</a> <a id="786c47" class="tk">*</a><a id="786c48" class="tk">rty_hs_cmd</a>, <a id="786c60" class="tk">boolean_T</a> <a id="786c70" class="tk">*</a><a id="786c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="787" id="787">
<td><a id="l787" class='ln'>787</a></td><td>  <a id="787c3" class="tk">uint8_T</a> <a id="787c11" class="tk">*</a><a id="787c12" class="tk">rty_oc_state</a>, <a id="787c26" class="tk">uint8_T</a> <a id="787c34" class="tk">*</a><a id="787c35" class="tk">rty_diag_state</a>,</td></tr>
<tr name="788" id="788">
<td><a id="l788" class='ln'>788</a></td><td>  <a id="788c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="788c35" class="tk">*</a><a id="788c36" class="tk">localDW</a>)</td></tr>
<tr name="789" id="789">
<td><a id="l789" class='ln'>789</a></td><td><span class="br">{</span></td></tr>
<tr name="790" id="790">
<td><a id="l790" class='ln'>790</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="790">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="791" id="791">
<td><a id="l791" class='ln'>791</a></td><td>  <a id="791c3" class="tk">localDW</a>-&gt;<a id="791c12" class="tk">bitsForTID1</a>.<a id="791c24" class="tk">is_FAULT</a> = <a id="791c35" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="792" id="792">
<td><a id="l792" class='ln'>792</a></td><td>  <a id="792c3" class="tk">localDW</a>-&gt;<a id="792c12" class="tk">bitsForTID1</a>.<a id="792c24" class="tk">is_ACTIVE</a> = <a id="792c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="793" id="793">
<td><a id="l793" class='ln'>793</a></td><td>  <a id="793c3" class="tk">localDW</a>-&gt;<a id="793c12" class="tk">bitsForTID1</a>.<a id="793c24" class="tk">is_OC_STG</a> = <a id="793c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="794" id="794">
<td><a id="l794" class='ln'>794</a></td><td>  <a id="794c3" class="tk">localDW</a>-&gt;<a id="794c12" class="tk">bitsForTID1</a>.<a id="794c24" class="tk">is_OPEN_CIRCUIT</a> = <a id="794c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="795" id="795">
<td><a id="l795" class='ln'>795</a></td><td>  <a id="795c3" class="tk">localDW</a>-&gt;<a id="795c12" class="tk">bitsForTID1</a>.<a id="795c24" class="tk">is_SHORT_TO_BATTERY</a> = <a id="795c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="796" id="796">
<td><a id="l796" class='ln'>796</a></td><td>  <a id="796c3" class="tk">localDW</a>-&gt;<a id="796c12" class="tk">bitsForTID1</a>.<a id="796c24" class="tk">is_SHORT_TO_GROUND</a> = <a id="796c45" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="797" id="797">
<td><a id="l797" class='ln'>797</a></td><td>  <a id="797c3" class="tk">localDW</a>-&gt;<a id="797c12" class="tk">bitsForTID1</a>.<a id="797c24" class="tk">is_OUTPUT</a> = <a id="797c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="798" id="798">
<td><a id="l798" class='ln'>798</a></td><td>  <a id="798c3" class="tk">localDW</a>-&gt;<a id="798c12" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="799" id="799">
<td><a id="l799" class='ln'>799</a></td><td>  <a id="799c3" class="tk">localDW</a>-&gt;<a id="799c12" class="tk">bitsForTID1</a>.<a id="799c24" class="tk">is_OVERCURRENT</a> = <a id="799c41" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="800" id="800">
<td><a id="l800" class='ln'>800</a></td><td>  <a id="800c3" class="tk">localDW</a>-&gt;<a id="800c12" class="tk">bitsForTID1</a>.<a id="800c24" class="tk">is_active_c63_MX_Library</a> = 0U;</td></tr>
<tr name="801" id="801">
<td><a id="l801" class='ln'>801</a></td><td>  <a id="801c3" class="tk">localDW</a>-&gt;<a id="801c12" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="802" id="802">
<td><a id="l802" class='ln'>802</a></td><td>  <a id="802c3" class="tk">localDW</a>-&gt;<a id="802c12" class="tk">db_cnt_oc</a> = 0U;</td></tr>
<tr name="803" id="803">
<td><a id="l803" class='ln'>803</a></td><td>  <a id="803c3" class="tk">*</a><a id="803c4" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="804" id="804">
<td><a id="l804" class='ln'>804</a></td><td>  <a id="804c3" class="tk">*</a><a id="804c4" class="tk">rty_ls_cmd</a> = false;</td></tr>
<tr name="805" id="805">
<td><a id="l805" class='ln'>805</a></td><td>  <a id="805c3" class="tk">*</a><a id="805c4" class="tk">rty_diag_state</a> = 8U;</td></tr>
<tr name="806" id="806">
<td><a id="l806" class='ln'>806</a></td><td>  <a id="806c3" class="tk">*</a><a id="806c4" class="tk">rty_oc_state</a> = 0U;</td></tr>
<tr name="807" id="807">
<td><a id="l807" class='ln'>807</a></td><td><span class="br">}</span></td></tr>
<tr name="808" id="808">
<td><a id="l808" class='ln'>808</a></td><td></td></tr>
<tr name="809" id="809">
<td><a id="l809" class='ln'>809</a></td><td><span class="ct">//</span></td></tr>
<tr name="810" id="810">
<td><a id="l810" class='ln'>810</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="811" id="811">
<td><a id="l811" class='ln'>811</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="811">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="812" id="812">
<td><a id="l812" class='ln'>812</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="812">&lt;S368&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="813" id="813">
<td><a id="l813" class='ln'>813</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="813">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="814" id="814">
<td><a id="l814" class='ln'>814</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="814">&lt;S414&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="815" id="815">
<td><a id="l815" class='ln'>815</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="815">&lt;S457&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="816" id="816">
<td><a id="l816" class='ln'>816</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="816">&lt;S476&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="817" id="817">
<td><a id="l817" class='ln'>817</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="817">&lt;S524&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="818" id="818">
<td><a id="l818" class='ln'>818</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="818">&lt;S541&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="819" id="819">
<td><a id="l819" class='ln'>819</a></td><td></td></tr>
<tr name="820" id="820">
<td><a id="l820" class='ln'>820</a></td><td><span class="kw">void</span> <a id="820c6" class="tk">MX_Gatew_hc_pair_OpenLoop_Reset</a>(<a id="820c38" class="tk">uint16_T</a> <a id="820c47" class="tk">*</a><a id="820c48" class="tk">rty_hs_cmd</a>, <a id="820c60" class="tk">boolean_T</a> <a id="820c70" class="tk">*</a><a id="820c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="821" id="821">
<td><a id="l821" class='ln'>821</a></td><td>  <a id="821c3" class="tk">uint8_T</a> <a id="821c11" class="tk">*</a><a id="821c12" class="tk">rty_oc_state</a>, <a id="821c26" class="tk">uint8_T</a> <a id="821c34" class="tk">*</a><a id="821c35" class="tk">rty_diag_state</a>,</td></tr>
<tr name="822" id="822">
<td><a id="l822" class='ln'>822</a></td><td>  <a id="822c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="822c35" class="tk">*</a><a id="822c36" class="tk">localDW</a>)</td></tr>
<tr name="823" id="823">
<td><a id="l823" class='ln'>823</a></td><td><span class="br">{</span></td></tr>
<tr name="824" id="824">
<td><a id="l824" class='ln'>824</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="824">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="825" id="825">
<td><a id="l825" class='ln'>825</a></td><td>  <a id="825c3" class="tk">localDW</a>-&gt;<a id="825c12" class="tk">bitsForTID1</a>.<a id="825c24" class="tk">is_FAULT</a> = <a id="825c35" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="826" id="826">
<td><a id="l826" class='ln'>826</a></td><td>  <a id="826c3" class="tk">localDW</a>-&gt;<a id="826c12" class="tk">bitsForTID1</a>.<a id="826c24" class="tk">is_ACTIVE</a> = <a id="826c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="827" id="827">
<td><a id="l827" class='ln'>827</a></td><td>  <a id="827c3" class="tk">localDW</a>-&gt;<a id="827c12" class="tk">bitsForTID1</a>.<a id="827c24" class="tk">is_OC_STG</a> = <a id="827c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="828" id="828">
<td><a id="l828" class='ln'>828</a></td><td>  <a id="828c3" class="tk">localDW</a>-&gt;<a id="828c12" class="tk">bitsForTID1</a>.<a id="828c24" class="tk">is_OPEN_CIRCUIT</a> = <a id="828c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="829" id="829">
<td><a id="l829" class='ln'>829</a></td><td>  <a id="829c3" class="tk">localDW</a>-&gt;<a id="829c12" class="tk">bitsForTID1</a>.<a id="829c24" class="tk">is_SHORT_TO_BATTERY</a> = <a id="829c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="830" id="830">
<td><a id="l830" class='ln'>830</a></td><td>  <a id="830c3" class="tk">localDW</a>-&gt;<a id="830c12" class="tk">bitsForTID1</a>.<a id="830c24" class="tk">is_SHORT_TO_GROUND</a> = <a id="830c45" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="831" id="831">
<td><a id="l831" class='ln'>831</a></td><td>  <a id="831c3" class="tk">localDW</a>-&gt;<a id="831c12" class="tk">bitsForTID1</a>.<a id="831c24" class="tk">is_OUTPUT</a> = <a id="831c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="832" id="832">
<td><a id="l832" class='ln'>832</a></td><td>  <a id="832c3" class="tk">localDW</a>-&gt;<a id="832c12" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="833" id="833">
<td><a id="l833" class='ln'>833</a></td><td>  <a id="833c3" class="tk">localDW</a>-&gt;<a id="833c12" class="tk">bitsForTID1</a>.<a id="833c24" class="tk">is_OVERCURRENT</a> = <a id="833c41" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="834" id="834">
<td><a id="l834" class='ln'>834</a></td><td>  <a id="834c3" class="tk">localDW</a>-&gt;<a id="834c12" class="tk">bitsForTID1</a>.<a id="834c24" class="tk">is_active_c63_MX_Library</a> = 0U;</td></tr>
<tr name="835" id="835">
<td><a id="l835" class='ln'>835</a></td><td>  <a id="835c3" class="tk">localDW</a>-&gt;<a id="835c12" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="836" id="836">
<td><a id="l836" class='ln'>836</a></td><td>  <a id="836c3" class="tk">localDW</a>-&gt;<a id="836c12" class="tk">db_cnt_oc</a> = 0U;</td></tr>
<tr name="837" id="837">
<td><a id="l837" class='ln'>837</a></td><td>  <a id="837c3" class="tk">*</a><a id="837c4" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="838" id="838">
<td><a id="l838" class='ln'>838</a></td><td>  <a id="838c3" class="tk">*</a><a id="838c4" class="tk">rty_ls_cmd</a> = false;</td></tr>
<tr name="839" id="839">
<td><a id="l839" class='ln'>839</a></td><td>  <a id="839c3" class="tk">*</a><a id="839c4" class="tk">rty_diag_state</a> = 8U;</td></tr>
<tr name="840" id="840">
<td><a id="l840" class='ln'>840</a></td><td>  <a id="840c3" class="tk">*</a><a id="840c4" class="tk">rty_oc_state</a> = 0U;</td></tr>
<tr name="841" id="841">
<td><a id="l841" class='ln'>841</a></td><td><span class="br">}</span></td></tr>
<tr name="842" id="842">
<td><a id="l842" class='ln'>842</a></td><td></td></tr>
<tr name="843" id="843">
<td><a id="l843" class='ln'>843</a></td><td><span class="ct">//</span></td></tr>
<tr name="844" id="844">
<td><a id="l844" class='ln'>844</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="845" id="845">
<td><a id="l845" class='ln'>845</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="845">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="846" id="846">
<td><a id="l846" class='ln'>846</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="846">&lt;S368&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="847" id="847">
<td><a id="l847" class='ln'>847</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="847">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="848" id="848">
<td><a id="l848" class='ln'>848</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="848">&lt;S414&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="849" id="849">
<td><a id="l849" class='ln'>849</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="849">&lt;S457&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="850" id="850">
<td><a id="l850" class='ln'>850</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="850">&lt;S476&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="851" id="851">
<td><a id="l851" class='ln'>851</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="851">&lt;S524&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="852" id="852">
<td><a id="l852" class='ln'>852</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="852">&lt;S541&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="853" id="853">
<td><a id="l853" class='ln'>853</a></td><td></td></tr>
<tr name="854" id="854">
<td><a id="l854" class='ln'>854</a></td><td><span class="kw">void</span> <a id="854c6" class="tk">MX_Gateway_hc_pair_OpenLoop</a>(<a id="854c34" class="tk">uint16_T</a> <a id="854c43" class="tk">rtu_duty</a>, <a id="854c53" class="tk">boolean_T</a> <a id="854c63" class="tk">rtu_enable</a>,</td></tr>
<tr name="855" id="855">
<td><a id="l855" class='ln'>855</a></td><td>  <a id="855c3" class="tk">boolean_T</a> <a id="855c13" class="tk">rtu_diag_enable</a>, <a id="855c30" class="tk">uint16_T</a> <a id="855c39" class="tk">rtu_afbk</a>, <a id="855c49" class="tk">uint16_T</a> <a id="855c58" class="tk">rtu_Vbatt</a>, <a id="855c69" class="tk">uint16_T</a></td></tr>
<tr name="856" id="856">
<td><a id="l856" class='ln'>856</a></td><td>  <a id="856c3" class="tk">rtu_ifbk</a>, <a id="856c13" class="tk">uint8_T</a> <a id="856c21" class="tk">rtu_ocstg_check</a>, <a id="856c38" class="tk">uint16_T</a> <a id="856c47" class="tk">*</a><a id="856c48" class="tk">rty_hs_cmd</a>, <a id="856c60" class="tk">boolean_T</a> <a id="856c70" class="tk">*</a><a id="856c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="857" id="857">
<td><a id="l857" class='ln'>857</a></td><td>  <a id="857c3" class="tk">uint8_T</a> <a id="857c11" class="tk">*</a><a id="857c12" class="tk">rty_oc_state</a>, <a id="857c26" class="tk">uint8_T</a> <a id="857c34" class="tk">*</a><a id="857c35" class="tk">rty_diag_state</a>,</td></tr>
<tr name="858" id="858">
<td><a id="l858" class='ln'>858</a></td><td>  <a id="858c3" class="tk">rtDW_hc_pair_OpenLoop_MX_Gatewa</a> <a id="858c35" class="tk">*</a><a id="858c36" class="tk">localDW</a>, <a id="858c45" class="tk">uint16_T</a> <a id="858c54" class="tk">rtp_IFBK_MAX</a>, <a id="858c68" class="tk">uint16_T</a></td></tr>
<tr name="859" id="859">
<td><a id="l859" class='ln'>859</a></td><td>  <a id="859c3" class="tk">rtp_NZ_DUTY</a>, <a id="859c16" class="tk">uint16_T</a> <a id="859c25" class="tk">rtp_NZ_IFBK</a>, <a id="859c38" class="tk">uint16_T</a> <a id="859c47" class="tk">rtp_OC_DB_CNT</a>, <a id="859c62" class="tk">uint16_T</a></td></tr>
<tr name="860" id="860">
<td><a id="l860" class='ln'>860</a></td><td>  <a id="860c3" class="tk">rtp_OPEN_DB_CNT</a>, <a id="860c20" class="tk">uint16_T</a> <a id="860c29" class="tk">rtp_OSTG_DB_CNT</a>, <a id="860c46" class="tk">uint16_T</a> <a id="860c55" class="tk">rtp_STB_DB_CNT</a>, <a id="860c71" class="tk">uint16_T</a></td></tr>
<tr name="861" id="861">
<td><a id="l861" class='ln'>861</a></td><td>  <a id="861c3" class="tk">rtp_STG_DB_CNT</a>)</td></tr>
<tr name="862" id="862">
<td><a id="l862" class='ln'>862</a></td><td><span class="br">{</span></td></tr>
<tr name="863" id="863">
<td><a id="l863" class='ln'>863</a></td><td>  <a id="863c3" class="tk">int16_T</a> <a id="863c11" class="tk">rtb_afbk_ratio_gqt4</a>;</td></tr>
<tr name="864" id="864">
<td><a id="l864" class='ln'>864</a></td><td></td></tr>
<tr name="865" id="865">
<td><a id="l865" class='ln'>865</a></td><td>  <span class="ct">// Product: '<a class="ct blk" blk_line="865">&lt;S361&gt;/Divide</a>'</span></td></tr>
<tr name="866" id="866">
<td><a id="l866" class='ln'>866</a></td><td>  <a id="866c3" class="tk">rtb_afbk_ratio_gqt4</a> = <a id="866c25" class="tk">div_s16u32</a>((<a id="866c37" class="tk">uint32_T</a>)((<a id="866c48" class="tk">uint32_T</a>)<a id="866c57" class="tk">rtu_afbk</a> <a id="866c66" class="tk">&lt;&lt;</a> 8),</td></tr>
<tr name="867" id="867">
<td><a id="l867" class='ln'>867</a></td><td>    (<a id="867c6" class="tk">uint32_T</a>)<a id="867c15" class="tk">rtu_Vbatt</a>);</td></tr>
<tr name="868" id="868">
<td><a id="l868" class='ln'>868</a></td><td></td></tr>
<tr name="869" id="869">
<td><a id="l869" class='ln'>869</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="869">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="870" id="870">
<td><a id="l870" class='ln'>870</a></td><td>  <span class="ct">// Gateway: hc_pair_OpenLoop/Open_Loop/Fault monitor</span></td></tr>
<tr name="871" id="871">
<td><a id="l871" class='ln'>871</a></td><td>  <span class="kw">if</span> ((<a id="871c8" class="tk">uint32_T</a>)<a id="871c17" class="tk">localDW</a>-&gt;<a id="871c26" class="tk">temporalCounter_i1</a> <a id="871c45" class="tk">&lt;</a> 63U) <span class="br">{</span></td></tr>
<tr name="872" id="872">
<td><a id="l872" class='ln'>872</a></td><td>    <a id="872c5" class="tk">localDW</a>-&gt;<a id="872c14" class="tk">temporalCounter_i1</a> = (<a id="872c36" class="tk">uint8_T</a>)(<a id="872c45" class="tk">int32_T</a>)((<a id="872c55" class="tk">int32_T</a>)</td></tr>
<tr name="873" id="873">
<td><a id="l873" class='ln'>873</a></td><td>      <a id="873c7" class="tk">localDW</a>-&gt;<a id="873c16" class="tk">temporalCounter_i1</a> <a id="873c35" class="tk">+</a> 1);</td></tr>
<tr name="874" id="874">
<td><a id="l874" class='ln'>874</a></td><td>  <span class="br">}</span></td></tr>
<tr name="875" id="875">
<td><a id="l875" class='ln'>875</a></td><td></td></tr>
<tr name="876" id="876">
<td><a id="l876" class='ln'>876</a></td><td>  <span class="ct">// During: hc_pair_OpenLoop/Open_Loop/Fault monitor</span></td></tr>
<tr name="877" id="877">
<td><a id="l877" class='ln'>877</a></td><td>  <span class="kw">if</span> ((<a id="877c8" class="tk">uint32_T</a>)<a id="877c17" class="tk">localDW</a>-&gt;<a id="877c26" class="tk">bitsForTID1</a>.<a id="877c38" class="tk">is_active_c63_MX_Library</a> <a id="877c63" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="878" id="878">
<td><a id="l878" class='ln'>878</a></td><td>    <span class="ct">// Entry: hc_pair_OpenLoop/Open_Loop/Fault monitor</span></td></tr>
<tr name="879" id="879">
<td><a id="l879" class='ln'>879</a></td><td>    <a id="879c5" class="tk">localDW</a>-&gt;<a id="879c14" class="tk">bitsForTID1</a>.<a id="879c26" class="tk">is_active_c63_MX_Library</a> = 1U;</td></tr>
<tr name="880" id="880">
<td><a id="l880" class='ln'>880</a></td><td></td></tr>
<tr name="881" id="881">
<td><a id="l881" class='ln'>881</a></td><td>    <span class="ct">// Entry Internal: hc_pair_OpenLoop/Open_Loop/Fault monitor</span></td></tr>
<tr name="882" id="882">
<td><a id="l882" class='ln'>882</a></td><td>    <span class="ct">// Entry Internal 'OUTPUT': '<a class="ct blk" blk_line="882">&lt;S362&gt;:246</a>'</span></td></tr>
<tr name="883" id="883">
<td><a id="l883" class='ln'>883</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="883">&lt;S362&gt;:248</a>'</span></td></tr>
<tr name="884" id="884">
<td><a id="l884" class='ln'>884</a></td><td>    <a id="884c5" class="tk">localDW</a>-&gt;<a id="884c14" class="tk">bitsForTID1</a>.<a id="884c26" class="tk">is_OUTPUT</a> = <a id="884c38" class="tk">MX_Gateway_IN_OFF</a>;</td></tr>
<tr name="885" id="885">
<td><a id="l885" class='ln'>885</a></td><td>    <a id="885c5" class="tk">localDW</a>-&gt;<a id="885c14" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="886" id="886">
<td><a id="l886" class='ln'>886</a></td><td></td></tr>
<tr name="887" id="887">
<td><a id="l887" class='ln'>887</a></td><td>    <span class="ct">// Entry 'OFF': '<a class="ct blk" blk_line="887">&lt;S362&gt;:255</a>'</span></td></tr>
<tr name="888" id="888">
<td><a id="l888" class='ln'>888</a></td><td>    <a id="888c5" class="tk">*</a><a id="888c6" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="889" id="889">
<td><a id="l889" class='ln'>889</a></td><td>    <a id="889c5" class="tk">*</a><a id="889c6" class="tk">rty_ls_cmd</a> = ((<a id="889c21" class="tk">int32_T</a>)<a id="889c29" class="tk">INACTIVE</a> <a id="889c38" class="tk">!=</a> 0);</td></tr>
<tr name="890" id="890">
<td><a id="l890" class='ln'>890</a></td><td></td></tr>
<tr name="891" id="891">
<td><a id="l891" class='ln'>891</a></td><td>    <span class="ct">// Entry Internal 'FAULT': '<a class="ct blk" blk_line="891">&lt;S362&gt;:245</a>'</span></td></tr>
<tr name="892" id="892">
<td><a id="l892" class='ln'>892</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="892">&lt;S362&gt;:27</a>'</span></td></tr>
<tr name="893" id="893">
<td><a id="l893" class='ln'>893</a></td><td>    <a id="893c5" class="tk">localDW</a>-&gt;<a id="893c14" class="tk">bitsForTID1</a>.<a id="893c26" class="tk">is_FAULT</a> = <a id="893c37" class="tk">MX_Gateway_IN_INACTIVE</a>;</td></tr>
<tr name="894" id="894">
<td><a id="l894" class='ln'>894</a></td><td></td></tr>
<tr name="895" id="895">
<td><a id="l895" class='ln'>895</a></td><td>    <span class="ct">// Entry 'INACTIVE': '<a class="ct blk" blk_line="895">&lt;S362&gt;:11</a>'</span></td></tr>
<tr name="896" id="896">
<td><a id="l896" class='ln'>896</a></td><td>    <a id="896c5" class="tk">*</a><a id="896c6" class="tk">rty_diag_state</a> = <a id="896c23" class="tk">NORMAL</a>;</td></tr>
<tr name="897" id="897">
<td><a id="l897" class='ln'>897</a></td><td></td></tr>
<tr name="898" id="898">
<td><a id="l898" class='ln'>898</a></td><td>    <span class="ct">// Entry Internal 'OVERCURRENT': '<a class="ct blk" blk_line="898">&lt;S362&gt;:259</a>'</span></td></tr>
<tr name="899" id="899">
<td><a id="l899" class='ln'>899</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="899">&lt;S362&gt;:260</a>'</span></td></tr>
<tr name="900" id="900">
<td><a id="l900" class='ln'>900</a></td><td>    <a id="900c5" class="tk">localDW</a>-&gt;<a id="900c14" class="tk">bitsForTID1</a>.<a id="900c26" class="tk">is_OVERCURRENT</a> = <a id="900c43" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="901" id="901">
<td><a id="l901" class='ln'>901</a></td><td></td></tr>
<tr name="902" id="902">
<td><a id="l902" class='ln'>902</a></td><td>    <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="902">&lt;S362&gt;:264</a>'</span></td></tr>
<tr name="903" id="903">
<td><a id="l903" class='ln'>903</a></td><td>    <a id="903c5" class="tk">*</a><a id="903c6" class="tk">rty_oc_state</a> = <a id="903c21" class="tk">NORMAL</a>;</td></tr>
<tr name="904" id="904">
<td><a id="l904" class='ln'>904</a></td><td>    <a id="904c5" class="tk">localDW</a>-&gt;<a id="904c14" class="tk">db_cnt_oc</a> = 0U;</td></tr>
<tr name="905" id="905">
<td><a id="l905" class='ln'>905</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="906" id="906">
<td><a id="l906" class='ln'>906</a></td><td>    <span class="ct">// During 'OUTPUT': '<a class="ct blk" blk_line="906">&lt;S362&gt;:246</a>'</span></td></tr>
<tr name="907" id="907">
<td><a id="l907" class='ln'>907</a></td><td>    <span class="kw">switch</span> (<a id="907c13" class="tk">localDW</a>-&gt;<a id="907c22" class="tk">bitsForTID1</a>.<a id="907c34" class="tk">is_OUTPUT</a>) <span class="br">{</span></td></tr>
<tr name="908" id="908">
<td><a id="l908" class='ln'>908</a></td><td>     <span class="kw">case</span> <a id="908c11" class="tk">MX_Gateway_IN_OFF</a><a id="908c28" class="tk">:</a></td></tr>
<tr name="909" id="909">
<td><a id="l909" class='ln'>909</a></td><td>      <span class="ct">// During 'OFF': '<a class="ct blk" blk_line="909">&lt;S362&gt;:255</a>'</span></td></tr>
<tr name="910" id="910">
<td><a id="l910" class='ln'>910</a></td><td>      <span class="kw">if</span> (((<a id="910c13" class="tk">int32_T</a>)<a id="910c21" class="tk">localDW</a>-&gt;<a id="910c30" class="tk">temporalCounter_i1</a> <a id="910c49" class="tk">&gt;=</a> 50) <a id="910c56" class="tk">&amp;&amp;</a> ((<a id="910c61" class="tk">rtu_enable</a> <a id="910c72" class="tk">==</a></td></tr>
<tr name="911" id="911">
<td><a id="l911" class='ln'>911</a></td><td>            (<a id="911c14" class="tk">int32_T</a>)<a id="911c22" class="tk">ACTIVE</a>) <a id="911c30" class="tk">&amp;&amp;</a> (<a id="911c34" class="tk">*</a><a id="911c35" class="tk">rty_oc_state</a> <a id="911c48" class="tk">==</a> <a id="911c51" class="tk">NORMAL</a>) <a id="911c59" class="tk">&amp;&amp;</a> (<a id="911c63" class="tk">rtu_diag_enable</a> <a id="911c79" class="tk">==</a></td></tr>
<tr name="912" id="912">
<td><a id="l912" class='ln'>912</a></td><td>            (<a id="912c14" class="tk">int32_T</a>)<a id="912c22" class="tk">ACTIVE</a>))) <span class="br">{</span></td></tr>
<tr name="913" id="913">
<td><a id="l913" class='ln'>913</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="913">&lt;S362&gt;:299</a>'</span></td></tr>
<tr name="914" id="914">
<td><a id="l914" class='ln'>914</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="914">&lt;S362&gt;:252</a>'</span></td></tr>
<tr name="915" id="915">
<td><a id="l915" class='ln'>915</a></td><td>        <a id="915c9" class="tk">localDW</a>-&gt;<a id="915c18" class="tk">bitsForTID1</a>.<a id="915c30" class="tk">is_OUTPUT</a> = <a id="915c42" class="tk">MX_Gateway_IN_TURNING_ON</a>;</td></tr>
<tr name="916" id="916">
<td><a id="l916" class='ln'>916</a></td><td>        <a id="916c9" class="tk">localDW</a>-&gt;<a id="916c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="917" id="917">
<td><a id="l917" class='ln'>917</a></td><td></td></tr>
<tr name="918" id="918">
<td><a id="l918" class='ln'>918</a></td><td>        <span class="ct">// Entry 'TURNING_ON': '<a class="ct blk" blk_line="918">&lt;S362&gt;:257</a>'</span></td></tr>
<tr name="919" id="919">
<td><a id="l919" class='ln'>919</a></td><td>        <a id="919c9" class="tk">*</a><a id="919c10" class="tk">rty_ls_cmd</a> = ((<a id="919c25" class="tk">int32_T</a>)<a id="919c33" class="tk">ACTIVE</a> <a id="919c40" class="tk">!=</a> 0);</td></tr>
<tr name="920" id="920">
<td><a id="l920" class='ln'>920</a></td><td>      <span class="br">}</span></td></tr>
<tr name="921" id="921">
<td><a id="l921" class='ln'>921</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="922" id="922">
<td><a id="l922" class='ln'>922</a></td><td></td></tr>
<tr name="923" id="923">
<td><a id="l923" class='ln'>923</a></td><td>     <span class="kw">case</span> <a id="923c11" class="tk">MX_Gateway_IN_ON</a><a id="923c27" class="tk">:</a></td></tr>
<tr name="924" id="924">
<td><a id="l924" class='ln'>924</a></td><td>      <span class="ct">// During 'ON': '<a class="ct blk" blk_line="924">&lt;S362&gt;:258</a>'</span></td></tr>
<tr name="925" id="925">
<td><a id="l925" class='ln'>925</a></td><td>      <span class="kw">if</span> ((<a id="925c12" class="tk">rtu_enable</a> <a id="925c23" class="tk">==</a> (<a id="925c27" class="tk">int32_T</a>)<a id="925c35" class="tk">INACTIVE</a>) <a id="925c45" class="tk">||</a> (<a id="925c49" class="tk">rtu_diag_enable</a> <a id="925c65" class="tk">==</a> (<a id="925c69" class="tk">int32_T</a>)</td></tr>
<tr name="926" id="926">
<td><a id="l926" class='ln'>926</a></td><td>           <a id="926c12" class="tk">INACTIVE</a>)) <span class="br">{</span></td></tr>
<tr name="927" id="927">
<td><a id="l927" class='ln'>927</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="927">&lt;S362&gt;:253</a>'</span></td></tr>
<tr name="928" id="928">
<td><a id="l928" class='ln'>928</a></td><td>        <a id="928c9" class="tk">localDW</a>-&gt;<a id="928c18" class="tk">bitsForTID1</a>.<a id="928c30" class="tk">is_OUTPUT</a> = <a id="928c42" class="tk">MX_Gateway_IN_TURNING_OFF</a>;</td></tr>
<tr name="929" id="929">
<td><a id="l929" class='ln'>929</a></td><td>        <a id="929c9" class="tk">localDW</a>-&gt;<a id="929c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="930" id="930">
<td><a id="l930" class='ln'>930</a></td><td></td></tr>
<tr name="931" id="931">
<td><a id="l931" class='ln'>931</a></td><td>        <span class="ct">// Entry 'TURNING_OFF': '<a class="ct blk" blk_line="931">&lt;S362&gt;:256</a>'</span></td></tr>
<tr name="932" id="932">
<td><a id="l932" class='ln'>932</a></td><td>        <a id="932c9" class="tk">*</a><a id="932c10" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="933" id="933">
<td><a id="l933" class='ln'>933</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="933c18" class="tk">*</a><a id="933c19" class="tk">rty_oc_state</a> <a id="933c32" class="tk">==</a> <a id="933c35" class="tk">OVERCURRENT</a>) <span class="br">{</span></td></tr>
<tr name="934" id="934">
<td><a id="l934" class='ln'>934</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="934">&lt;S362&gt;:249</a>'</span></td></tr>
<tr name="935" id="935">
<td><a id="l935" class='ln'>935</a></td><td>        <a id="935c9" class="tk">localDW</a>-&gt;<a id="935c18" class="tk">bitsForTID1</a>.<a id="935c30" class="tk">is_OUTPUT</a> = <a id="935c42" class="tk">MX_Gateway_IN_OFF</a>;</td></tr>
<tr name="936" id="936">
<td><a id="l936" class='ln'>936</a></td><td>        <a id="936c9" class="tk">localDW</a>-&gt;<a id="936c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="937" id="937">
<td><a id="l937" class='ln'>937</a></td><td></td></tr>
<tr name="938" id="938">
<td><a id="l938" class='ln'>938</a></td><td>        <span class="ct">// Entry 'OFF': '<a class="ct blk" blk_line="938">&lt;S362&gt;:255</a>'</span></td></tr>
<tr name="939" id="939">
<td><a id="l939" class='ln'>939</a></td><td>        <a id="939c9" class="tk">*</a><a id="939c10" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="940" id="940">
<td><a id="l940" class='ln'>940</a></td><td>        <a id="940c9" class="tk">*</a><a id="940c10" class="tk">rty_ls_cmd</a> = ((<a id="940c25" class="tk">int32_T</a>)<a id="940c33" class="tk">INACTIVE</a> <a id="940c42" class="tk">!=</a> 0);</td></tr>
<tr name="941" id="941">
<td><a id="l941" class='ln'>941</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="942" id="942">
<td><a id="l942" class='ln'>942</a></td><td>        <a id="942c9" class="tk">*</a><a id="942c10" class="tk">rty_hs_cmd</a> = <a id="942c23" class="tk">rtu_duty</a>;</td></tr>
<tr name="943" id="943">
<td><a id="l943" class='ln'>943</a></td><td>      <span class="br">}</span></td></tr>
<tr name="944" id="944">
<td><a id="l944" class='ln'>944</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="945" id="945">
<td><a id="l945" class='ln'>945</a></td><td></td></tr>
<tr name="946" id="946">
<td><a id="l946" class='ln'>946</a></td><td>     <span class="kw">case</span> <a id="946c11" class="tk">MX_Gateway_IN_TURNING_OFF</a><a id="946c36" class="tk">:</a></td></tr>
<tr name="947" id="947">
<td><a id="l947" class='ln'>947</a></td><td>      <span class="ct">// During 'TURNING_OFF': '<a class="ct blk" blk_line="947">&lt;S362&gt;:256</a>'</span></td></tr>
<tr name="948" id="948">
<td><a id="l948" class='ln'>948</a></td><td>      <span class="kw">if</span> ((<a id="948c12" class="tk">int32_T</a>)<a id="948c20" class="tk">localDW</a>-&gt;<a id="948c29" class="tk">temporalCounter_i1</a> <a id="948c48" class="tk">&gt;=</a> 2) <span class="br">{</span></td></tr>
<tr name="949" id="949">
<td><a id="l949" class='ln'>949</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="949">&lt;S362&gt;:251</a>'</span></td></tr>
<tr name="950" id="950">
<td><a id="l950" class='ln'>950</a></td><td>        <a id="950c9" class="tk">localDW</a>-&gt;<a id="950c18" class="tk">bitsForTID1</a>.<a id="950c30" class="tk">is_OUTPUT</a> = <a id="950c42" class="tk">MX_Gateway_IN_OFF</a>;</td></tr>
<tr name="951" id="951">
<td><a id="l951" class='ln'>951</a></td><td>        <a id="951c9" class="tk">localDW</a>-&gt;<a id="951c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="952" id="952">
<td><a id="l952" class='ln'>952</a></td><td></td></tr>
<tr name="953" id="953">
<td><a id="l953" class='ln'>953</a></td><td>        <span class="ct">// Entry 'OFF': '<a class="ct blk" blk_line="953">&lt;S362&gt;:255</a>'</span></td></tr>
<tr name="954" id="954">
<td><a id="l954" class='ln'>954</a></td><td>        <a id="954c9" class="tk">*</a><a id="954c10" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="955" id="955">
<td><a id="l955" class='ln'>955</a></td><td>        <a id="955c9" class="tk">*</a><a id="955c10" class="tk">rty_ls_cmd</a> = ((<a id="955c25" class="tk">int32_T</a>)<a id="955c33" class="tk">INACTIVE</a> <a id="955c42" class="tk">!=</a> 0);</td></tr>
<tr name="956" id="956">
<td><a id="l956" class='ln'>956</a></td><td>      <span class="br">}</span></td></tr>
<tr name="957" id="957">
<td><a id="l957" class='ln'>957</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="958" id="958">
<td><a id="l958" class='ln'>958</a></td><td></td></tr>
<tr name="959" id="959">
<td><a id="l959" class='ln'>959</a></td><td>     <span class="kw">default</span><a id="959c13" class="tk">:</a></td></tr>
<tr name="960" id="960">
<td><a id="l960" class='ln'>960</a></td><td>      <span class="ct">// During 'TURNING_ON': '<a class="ct blk" blk_line="960">&lt;S362&gt;:257</a>'</span></td></tr>
<tr name="961" id="961">
<td><a id="l961" class='ln'>961</a></td><td>      <span class="kw">if</span> ((<a id="961c12" class="tk">int32_T</a>)<a id="961c20" class="tk">localDW</a>-&gt;<a id="961c29" class="tk">temporalCounter_i1</a> <a id="961c48" class="tk">&gt;=</a> 2) <span class="br">{</span></td></tr>
<tr name="962" id="962">
<td><a id="l962" class='ln'>962</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="962">&lt;S362&gt;:254</a>'</span></td></tr>
<tr name="963" id="963">
<td><a id="l963" class='ln'>963</a></td><td>        <a id="963c9" class="tk">localDW</a>-&gt;<a id="963c18" class="tk">bitsForTID1</a>.<a id="963c30" class="tk">is_OUTPUT</a> = <a id="963c42" class="tk">MX_Gateway_IN_ON</a>;</td></tr>
<tr name="964" id="964">
<td><a id="l964" class='ln'>964</a></td><td>      <span class="br">}</span></td></tr>
<tr name="965" id="965">
<td><a id="l965" class='ln'>965</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="966" id="966">
<td><a id="l966" class='ln'>966</a></td><td>    <span class="br">}</span></td></tr>
<tr name="967" id="967">
<td><a id="l967" class='ln'>967</a></td><td></td></tr>
<tr name="968" id="968">
<td><a id="l968" class='ln'>968</a></td><td>    <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="968">&lt;S362&gt;:245</a>'</span></td></tr>
<tr name="969" id="969">
<td><a id="l969" class='ln'>969</a></td><td>    <span class="kw">if</span> (<a id="969c9" class="tk">localDW</a>-&gt;<a id="969c18" class="tk">bitsForTID1</a>.<a id="969c30" class="tk">is_FAULT</a> <a id="969c39" class="tk">==</a> <a id="969c42" class="tk">MX_Gateway_IN_ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="970" id="970">
<td><a id="l970" class='ln'>970</a></td><td>      <span class="ct">// During 'ACTIVE': '<a class="ct blk" blk_line="970">&lt;S362&gt;:10</a>'</span></td></tr>
<tr name="971" id="971">
<td><a id="l971" class='ln'>971</a></td><td>      <span class="kw">if</span> (<a id="971c11" class="tk">rtu_ocstg_check</a> <a id="971c27" class="tk">==</a> <a id="971c30" class="tk">ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="972" id="972">
<td><a id="l972" class='ln'>972</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="972">&lt;S362&gt;:29</a>'</span></td></tr>
<tr name="973" id="973">
<td><a id="l973" class='ln'>973</a></td><td>        <span class="ct">// Exit Internal 'ACTIVE': '<a class="ct blk" blk_line="973">&lt;S362&gt;:10</a>'</span></td></tr>
<tr name="974" id="974">
<td><a id="l974" class='ln'>974</a></td><td>        <a id="974c9" class="tk">localDW</a>-&gt;<a id="974c18" class="tk">bitsForTID1</a>.<a id="974c30" class="tk">is_ACTIVE</a> = <a id="974c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="975" id="975">
<td><a id="l975" class='ln'>975</a></td><td></td></tr>
<tr name="976" id="976">
<td><a id="l976" class='ln'>976</a></td><td>        <span class="ct">// Exit Internal 'OC_STG': '<a class="ct blk" blk_line="976">&lt;S362&gt;:225</a>'</span></td></tr>
<tr name="977" id="977">
<td><a id="l977" class='ln'>977</a></td><td>        <a id="977c9" class="tk">localDW</a>-&gt;<a id="977c18" class="tk">bitsForTID1</a>.<a id="977c30" class="tk">is_OC_STG</a> = <a id="977c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="978" id="978">
<td><a id="l978" class='ln'>978</a></td><td></td></tr>
<tr name="979" id="979">
<td><a id="l979" class='ln'>979</a></td><td>        <span class="ct">// Exit Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="979">&lt;S362&gt;:210</a>'</span></td></tr>
<tr name="980" id="980">
<td><a id="l980" class='ln'>980</a></td><td>        <a id="980c9" class="tk">localDW</a>-&gt;<a id="980c18" class="tk">bitsForTID1</a>.<a id="980c30" class="tk">is_OPEN_CIRCUIT</a> = <a id="980c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="981" id="981">
<td><a id="l981" class='ln'>981</a></td><td></td></tr>
<tr name="982" id="982">
<td><a id="l982" class='ln'>982</a></td><td>        <span class="ct">// Exit Internal 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="982">&lt;S362&gt;:220</a>'</span></td></tr>
<tr name="983" id="983">
<td><a id="l983" class='ln'>983</a></td><td>        <a id="983c9" class="tk">localDW</a>-&gt;<a id="983c18" class="tk">bitsForTID1</a>.<a id="983c30" class="tk">is_SHORT_TO_BATTERY</a> =</td></tr>
<tr name="984" id="984">
<td><a id="l984" class='ln'>984</a></td><td>          <a id="984c11" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="985" id="985">
<td><a id="l985" class='ln'>985</a></td><td></td></tr>
<tr name="986" id="986">
<td><a id="l986" class='ln'>986</a></td><td>        <span class="ct">// Exit Internal 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="986">&lt;S362&gt;:215</a>'</span></td></tr>
<tr name="987" id="987">
<td><a id="l987" class='ln'>987</a></td><td>        <a id="987c9" class="tk">localDW</a>-&gt;<a id="987c18" class="tk">bitsForTID1</a>.<a id="987c30" class="tk">is_SHORT_TO_GROUND</a> =</td></tr>
<tr name="988" id="988">
<td><a id="l988" class='ln'>988</a></td><td>          <a id="988c11" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="989" id="989">
<td><a id="l989" class='ln'>989</a></td><td>        <a id="989c9" class="tk">localDW</a>-&gt;<a id="989c18" class="tk">bitsForTID1</a>.<a id="989c30" class="tk">is_FAULT</a> = <a id="989c41" class="tk">MX_Gateway_IN_INACTIVE</a>;</td></tr>
<tr name="990" id="990">
<td><a id="l990" class='ln'>990</a></td><td></td></tr>
<tr name="991" id="991">
<td><a id="l991" class='ln'>991</a></td><td>        <span class="ct">// Entry 'INACTIVE': '<a class="ct blk" blk_line="991">&lt;S362&gt;:11</a>'</span></td></tr>
<tr name="992" id="992">
<td><a id="l992" class='ln'>992</a></td><td>        <a id="992c9" class="tk">*</a><a id="992c10" class="tk">rty_diag_state</a> = <a id="992c27" class="tk">NORMAL</a>;</td></tr>
<tr name="993" id="993">
<td><a id="l993" class='ln'>993</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="994" id="994">
<td><a id="l994" class='ln'>994</a></td><td>        <span class="kw">switch</span> (<a id="994c17" class="tk">localDW</a>-&gt;<a id="994c26" class="tk">bitsForTID1</a>.<a id="994c38" class="tk">is_ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="995" id="995">
<td><a id="l995" class='ln'>995</a></td><td>         <span class="kw">case</span> <a id="995c15" class="tk">MX_Gateway_IN_NORMAL</a><a id="995c35" class="tk">:</a></td></tr>
<tr name="996" id="996">
<td><a id="l996" class='ln'>996</a></td><td>          <a id="996c11" class="tk">*</a><a id="996c12" class="tk">rty_diag_state</a> = <a id="996c29" class="tk">NORMAL</a>;</td></tr>
<tr name="997" id="997">
<td><a id="l997" class='ln'>997</a></td><td></td></tr>
<tr name="998" id="998">
<td><a id="l998" class='ln'>998</a></td><td>          <span class="ct">// During 'NORMAL': '<a class="ct blk" blk_line="998">&lt;S362&gt;:208</a>'</span></td></tr>
<tr name="999" id="999">
<td><a id="l999" class='ln'>999</a></td><td>          <span class="kw">if</span> (((<a id="999c17" class="tk">uint32_T</a>)<a id="999c26" class="tk">*</a><a id="999c27" class="tk">rty_hs_cmd</a> <a id="999c38" class="tk">==</a> (<a id="999c42" class="tk">uint32_T</a>)((<a id="999c53" class="tk">uint32_T</a>)<a id="999c62" class="tk">INACTIVE</a> <a id="999c71" class="tk">&lt;&lt;</a> 16)) <a id="999c79" class="tk">&amp;&amp;</a></td></tr>
<tr name="1000" id="1000">
<td><a id="l1000" class='ln'>1000</a></td><td>              ((<a id="1000c17" class="tk">int32_T</a>)<a id="1000c25" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1000c45" class="tk">&gt;</a> 205) <a id="1000c52" class="tk">&amp;&amp;</a> <a id="1000c55" class="tk">rtu_diag_enable</a>) <span class="br">{</span></td></tr>
<tr name="1001" id="1001">
<td><a id="l1001" class='ln'>1001</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1001">&lt;S362&gt;:233</a>'</span></td></tr>
<tr name="1002" id="1002">
<td><a id="l1002" class='ln'>1002</a></td><td>            <a id="1002c13" class="tk">localDW</a>-&gt;<a id="1002c22" class="tk">bitsForTID1</a>.<a id="1002c34" class="tk">is_ACTIVE</a> = <a id="1002c46" class="tk">MX_Gateway_IN_SHORT_TO_BATTERY</a>;</td></tr>
<tr name="1003" id="1003">
<td><a id="l1003" class='ln'>1003</a></td><td></td></tr>
<tr name="1004" id="1004">
<td><a id="l1004" class='ln'>1004</a></td><td>            <span class="ct">// Entry Internal 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="1004">&lt;S362&gt;:220</a>'</span></td></tr>
<tr name="1005" id="1005">
<td><a id="l1005" class='ln'>1005</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1005">&lt;S362&gt;:221</a>'</span></td></tr>
<tr name="1006" id="1006">
<td><a id="l1006" class='ln'>1006</a></td><td>            <a id="1006c13" class="tk">localDW</a>-&gt;<a id="1006c22" class="tk">bitsForTID1</a>.<a id="1006c34" class="tk">is_SHORT_TO_BATTERY</a> = <a id="1006c56" class="tk">MX_Gateway_IN_DEBOUNCE</a>;</td></tr>
<tr name="1007" id="1007">
<td><a id="l1007" class='ln'>1007</a></td><td></td></tr>
<tr name="1008" id="1008">
<td><a id="l1008" class='ln'>1008</a></td><td>            <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="1008">&lt;S362&gt;:223</a>'</span></td></tr>
<tr name="1009" id="1009">
<td><a id="l1009" class='ln'>1009</a></td><td>            <a id="1009c13" class="tk">localDW</a>-&gt;<a id="1009c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1010" id="1010">
<td><a id="l1010" class='ln'>1010</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> ((<a id="1010c23" class="tk">*</a><a id="1010c24" class="tk">rty_ls_cmd</a>) <a id="1010c36" class="tk">&amp;&amp;</a> (<a id="1010c40" class="tk">*</a><a id="1010c41" class="tk">rty_hs_cmd</a> <a id="1010c52" class="tk">&gt;</a> <a id="1010c54" class="tk">rtp_NZ_DUTY</a>) <a id="1010c67" class="tk">&amp;&amp;</a> (<a id="1010c71" class="tk">rtu_ifbk</a> <a id="1010c80" class="tk">&lt;=</a></td></tr>
<tr name="1011" id="1011">
<td><a id="l1011" class='ln'>1011</a></td><td>                      <a id="1011c23" class="tk">rtp_NZ_IFBK</a>) <a id="1011c36" class="tk">&amp;&amp;</a> <a id="1011c39" class="tk">rtu_diag_enable</a>) <span class="br">{</span></td></tr>
<tr name="1012" id="1012">
<td><a id="l1012" class='ln'>1012</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1012">&lt;S362&gt;:234</a>'</span></td></tr>
<tr name="1013" id="1013">
<td><a id="l1013" class='ln'>1013</a></td><td>            <a id="1013c13" class="tk">localDW</a>-&gt;<a id="1013c22" class="tk">bitsForTID1</a>.<a id="1013c34" class="tk">is_ACTIVE</a> = <a id="1013c46" class="tk">MX_Gateway_IN_OC_STG</a>;</td></tr>
<tr name="1014" id="1014">
<td><a id="l1014" class='ln'>1014</a></td><td></td></tr>
<tr name="1015" id="1015">
<td><a id="l1015" class='ln'>1015</a></td><td>            <span class="ct">// Entry Internal 'OC_STG': '<a class="ct blk" blk_line="1015">&lt;S362&gt;:225</a>'</span></td></tr>
<tr name="1016" id="1016">
<td><a id="l1016" class='ln'>1016</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1016">&lt;S362&gt;:226</a>'</span></td></tr>
<tr name="1017" id="1017">
<td><a id="l1017" class='ln'>1017</a></td><td>            <a id="1017c13" class="tk">localDW</a>-&gt;<a id="1017c22" class="tk">bitsForTID1</a>.<a id="1017c34" class="tk">is_OC_STG</a> = <a id="1017c46" class="tk">MX_Gateway_IN_DEBOUNCE</a>;</td></tr>
<tr name="1018" id="1018">
<td><a id="l1018" class='ln'>1018</a></td><td></td></tr>
<tr name="1019" id="1019">
<td><a id="l1019" class='ln'>1019</a></td><td>            <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="1019">&lt;S362&gt;:228</a>'</span></td></tr>
<tr name="1020" id="1020">
<td><a id="l1020" class='ln'>1020</a></td><td>            <a id="1020c13" class="tk">localDW</a>-&gt;<a id="1020c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1021" id="1021">
<td><a id="l1021" class='ln'>1021</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (((<a id="1021c24" class="tk">uint32_T</a>)<a id="1021c33" class="tk">*</a><a id="1021c34" class="tk">rty_hs_cmd</a> <a id="1021c45" class="tk">==</a> (<a id="1021c49" class="tk">uint32_T</a>)((<a id="1021c60" class="tk">uint32_T</a>)<a id="1021c69" class="tk">INACTIVE</a> <a id="1021c78" class="tk">&lt;&lt;</a></td></tr>
<tr name="1022" id="1022">
<td><a id="l1022" class='ln'>1022</a></td><td>                       16)) <a id="1022c29" class="tk">&amp;&amp;</a> (<a id="1022c33" class="tk">*</a><a id="1022c34" class="tk">rty_ls_cmd</a>) <a id="1022c46" class="tk">&amp;&amp;</a> ((<a id="1022c51" class="tk">int32_T</a>)<a id="1022c59" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1022c79" class="tk">&gt;</a></td></tr>
<tr name="1023" id="1023">
<td><a id="l1023" class='ln'>1023</a></td><td>                      64) <a id="1023c27" class="tk">&amp;&amp;</a> ((<a id="1023c32" class="tk">int32_T</a>)<a id="1023c40" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1023c60" class="tk">&lt;</a> 192) <a id="1023c67" class="tk">&amp;&amp;</a></td></tr>
<tr name="1024" id="1024">
<td><a id="l1024" class='ln'>1024</a></td><td>                     <a id="1024c22" class="tk">rtu_diag_enable</a>) <span class="br">{</span></td></tr>
<tr name="1025" id="1025">
<td><a id="l1025" class='ln'>1025</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1025">&lt;S362&gt;:236</a>'</span></td></tr>
<tr name="1026" id="1026">
<td><a id="l1026" class='ln'>1026</a></td><td>            <a id="1026c13" class="tk">localDW</a>-&gt;<a id="1026c22" class="tk">bitsForTID1</a>.<a id="1026c34" class="tk">is_ACTIVE</a> = <a id="1026c46" class="tk">MX_Gateway_IN_OPEN_CIRCUIT</a>;</td></tr>
<tr name="1027" id="1027">
<td><a id="l1027" class='ln'>1027</a></td><td></td></tr>
<tr name="1028" id="1028">
<td><a id="l1028" class='ln'>1028</a></td><td>            <span class="ct">// Entry Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="1028">&lt;S362&gt;:210</a>'</span></td></tr>
<tr name="1029" id="1029">
<td><a id="l1029" class='ln'>1029</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1029">&lt;S362&gt;:212</a>'</span></td></tr>
<tr name="1030" id="1030">
<td><a id="l1030" class='ln'>1030</a></td><td>            <a id="1030c13" class="tk">localDW</a>-&gt;<a id="1030c22" class="tk">bitsForTID1</a>.<a id="1030c34" class="tk">is_OPEN_CIRCUIT</a> = <a id="1030c52" class="tk">MX_Gateway_IN_DEBOUNCE</a>;</td></tr>
<tr name="1031" id="1031">
<td><a id="l1031" class='ln'>1031</a></td><td></td></tr>
<tr name="1032" id="1032">
<td><a id="l1032" class='ln'>1032</a></td><td>            <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="1032">&lt;S362&gt;:211</a>'</span></td></tr>
<tr name="1033" id="1033">
<td><a id="l1033" class='ln'>1033</a></td><td>            <a id="1033c13" class="tk">localDW</a>-&gt;<a id="1033c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1034" id="1034">
<td><a id="l1034" class='ln'>1034</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1035" id="1035">
<td><a id="l1035" class='ln'>1035</a></td><td>            <span class="kw">if</span> ((<a id="1035c18" class="tk">!</a><a id="1035c19" class="tk">*</a><a id="1035c20" class="tk">rty_ls_cmd</a>) <a id="1035c32" class="tk">&amp;&amp;</a> ((<a id="1035c37" class="tk">int32_T</a>)<a id="1035c45" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1035c65" class="tk">&lt;</a> 51) <a id="1035c71" class="tk">&amp;&amp;</a></td></tr>
<tr name="1036" id="1036">
<td><a id="l1036" class='ln'>1036</a></td><td>                <a id="1036c17" class="tk">rtu_diag_enable</a>) <span class="br">{</span></td></tr>
<tr name="1037" id="1037">
<td><a id="l1037" class='ln'>1037</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1037">&lt;S362&gt;:238</a>'</span></td></tr>
<tr name="1038" id="1038">
<td><a id="l1038" class='ln'>1038</a></td><td>              <a id="1038c15" class="tk">localDW</a>-&gt;<a id="1038c24" class="tk">bitsForTID1</a>.<a id="1038c36" class="tk">is_ACTIVE</a> = <a id="1038c48" class="tk">MX_Gateway_IN_SHORT_TO_GROUND</a>;</td></tr>
<tr name="1039" id="1039">
<td><a id="l1039" class='ln'>1039</a></td><td></td></tr>
<tr name="1040" id="1040">
<td><a id="l1040" class='ln'>1040</a></td><td>              <span class="ct">// Entry Internal 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="1040">&lt;S362&gt;:215</a>'</span></td></tr>
<tr name="1041" id="1041">
<td><a id="l1041" class='ln'>1041</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1041">&lt;S362&gt;:216</a>'</span></td></tr>
<tr name="1042" id="1042">
<td><a id="l1042" class='ln'>1042</a></td><td>              <a id="1042c15" class="tk">localDW</a>-&gt;<a id="1042c24" class="tk">bitsForTID1</a>.<a id="1042c36" class="tk">is_SHORT_TO_GROUND</a> = <a id="1042c57" class="tk">MX_Gateway_IN_DEBOUNCE</a>;</td></tr>
<tr name="1043" id="1043">
<td><a id="l1043" class='ln'>1043</a></td><td></td></tr>
<tr name="1044" id="1044">
<td><a id="l1044" class='ln'>1044</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="1044">&lt;S362&gt;:218</a>'</span></td></tr>
<tr name="1045" id="1045">
<td><a id="l1045" class='ln'>1045</a></td><td>              <a id="1045c15" class="tk">localDW</a>-&gt;<a id="1045c24" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1046" id="1046">
<td><a id="l1046" class='ln'>1046</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1047" id="1047">
<td><a id="l1047" class='ln'>1047</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1048" id="1048">
<td><a id="l1048" class='ln'>1048</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="1049" id="1049">
<td><a id="l1049" class='ln'>1049</a></td><td></td></tr>
<tr name="1050" id="1050">
<td><a id="l1050" class='ln'>1050</a></td><td>         <span class="kw">case</span> <a id="1050c15" class="tk">MX_Gateway_IN_OC_STG</a><a id="1050c35" class="tk">:</a></td></tr>
<tr name="1051" id="1051">
<td><a id="l1051" class='ln'>1051</a></td><td>          <span class="ct">// During 'OC_STG': '<a class="ct blk" blk_line="1051">&lt;S362&gt;:225</a>'</span></td></tr>
<tr name="1052" id="1052">
<td><a id="l1052" class='ln'>1052</a></td><td>          <span class="kw">if</span> ((<a id="1052c16" class="tk">*</a><a id="1052c17" class="tk">rty_diag_state</a> <a id="1052c32" class="tk">==</a> <a id="1052c35" class="tk">NORMAL</a>) <a id="1052c43" class="tk">&amp;&amp;</a> ((<a id="1052c48" class="tk">!</a><a id="1052c49" class="tk">*</a><a id="1052c50" class="tk">rty_ls_cmd</a>) <a id="1052c62" class="tk">||</a> (<a id="1052c66" class="tk">*</a><a id="1052c67" class="tk">rty_hs_cmd</a> <a id="1052c78" class="tk">&lt;=</a></td></tr>
<tr name="1053" id="1053">
<td><a id="l1053" class='ln'>1053</a></td><td>                <a id="1053c17" class="tk">rtp_NZ_DUTY</a>) <a id="1053c30" class="tk">||</a> (<a id="1053c34" class="tk">rtu_ifbk</a> <a id="1053c43" class="tk">&gt;</a> <a id="1053c45" class="tk">rtp_NZ_IFBK</a>) <a id="1053c58" class="tk">||</a> (<a id="1053c62" class="tk">!</a><a id="1053c63" class="tk">rtu_diag_enable</a>)))</td></tr>
<tr name="1054" id="1054">
<td><a id="l1054" class='ln'>1054</a></td><td>          <span class="br">{</span></td></tr>
<tr name="1055" id="1055">
<td><a id="l1055" class='ln'>1055</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1055">&lt;S362&gt;:235</a>'</span></td></tr>
<tr name="1056" id="1056">
<td><a id="l1056" class='ln'>1056</a></td><td>            <span class="ct">// Exit Internal 'OC_STG': '<a class="ct blk" blk_line="1056">&lt;S362&gt;:225</a>'</span></td></tr>
<tr name="1057" id="1057">
<td><a id="l1057" class='ln'>1057</a></td><td>            <a id="1057c13" class="tk">localDW</a>-&gt;<a id="1057c22" class="tk">bitsForTID1</a>.<a id="1057c34" class="tk">is_OC_STG</a> = <a id="1057c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="1058" id="1058">
<td><a id="l1058" class='ln'>1058</a></td><td>            <a id="1058c13" class="tk">localDW</a>-&gt;<a id="1058c22" class="tk">bitsForTID1</a>.<a id="1058c34" class="tk">is_ACTIVE</a> = <a id="1058c46" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="1059" id="1059">
<td><a id="l1059" class='ln'>1059</a></td><td></td></tr>
<tr name="1060" id="1060">
<td><a id="l1060" class='ln'>1060</a></td><td>            <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1060">&lt;S362&gt;:208</a>'</span></td></tr>
<tr name="1061" id="1061">
<td><a id="l1061" class='ln'>1061</a></td><td>            <a id="1061c13" class="tk">*</a><a id="1061c14" class="tk">rty_diag_state</a> = <a id="1061c31" class="tk">NORMAL</a>;</td></tr>
<tr name="1062" id="1062">
<td><a id="l1062" class='ln'>1062</a></td><td>            <a id="1062c13" class="tk">localDW</a>-&gt;<a id="1062c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1063" id="1063">
<td><a id="l1063" class='ln'>1063</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1063c22" class="tk">localDW</a>-&gt;<a id="1063c31" class="tk">bitsForTID1</a>.<a id="1063c43" class="tk">is_OC_STG</a> <a id="1063c53" class="tk">==</a> <a id="1063c56" class="tk">MX_Gateway_IN_DEBOUNCE</a>) <span class="br">{</span></td></tr>
<tr name="1064" id="1064">
<td><a id="l1064" class='ln'>1064</a></td><td>            <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="1064">&lt;S362&gt;:228</a>'</span></td></tr>
<tr name="1065" id="1065">
<td><a id="l1065" class='ln'>1065</a></td><td>            <span class="kw">if</span> (<a id="1065c17" class="tk">localDW</a>-&gt;<a id="1065c26" class="tk">db_cnt</a> <a id="1065c33" class="tk">&gt;=</a> <a id="1065c36" class="tk">rtp_OSTG_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="1066" id="1066">
<td><a id="l1066" class='ln'>1066</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1066">&lt;S362&gt;:227</a>'</span></td></tr>
<tr name="1067" id="1067">
<td><a id="l1067" class='ln'>1067</a></td><td>              <a id="1067c15" class="tk">localDW</a>-&gt;<a id="1067c24" class="tk">bitsForTID1</a>.<a id="1067c36" class="tk">is_OC_STG</a> = <a id="1067c48" class="tk">MX_Gateway_IN_FAULT</a>;</td></tr>
<tr name="1068" id="1068">
<td><a id="l1068" class='ln'>1068</a></td><td></td></tr>
<tr name="1069" id="1069">
<td><a id="l1069" class='ln'>1069</a></td><td>              <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="1069">&lt;S362&gt;:229</a>'</span></td></tr>
<tr name="1070" id="1070">
<td><a id="l1070" class='ln'>1070</a></td><td>              <a id="1070c15" class="tk">*</a><a id="1070c16" class="tk">rty_diag_state</a> = <a id="1070c33" class="tk">OPEN_STG</a>;</td></tr>
<tr name="1071" id="1071">
<td><a id="l1071" class='ln'>1071</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1072" id="1072">
<td><a id="l1072" class='ln'>1072</a></td><td>              <a id="1072c15" class="tk">localDW</a>-&gt;<a id="1072c24" class="tk">db_cnt</a> = (<a id="1072c34" class="tk">uint16_T</a>)(<a id="1072c44" class="tk">int32_T</a>)((<a id="1072c54" class="tk">int32_T</a>)<a id="1072c62" class="tk">localDW</a>-&gt;<a id="1072c71" class="tk">db_cnt</a> <a id="1072c78" class="tk">+</a> 1);</td></tr>
<tr name="1073" id="1073">
<td><a id="l1073" class='ln'>1073</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1074" id="1074">
<td><a id="l1074" class='ln'>1074</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1075" id="1075">
<td><a id="l1075" class='ln'>1075</a></td><td>            <a id="1075c13" class="tk">*</a><a id="1075c14" class="tk">rty_diag_state</a> = <a id="1075c31" class="tk">OPEN_STG</a>;</td></tr>
<tr name="1076" id="1076">
<td><a id="l1076" class='ln'>1076</a></td><td></td></tr>
<tr name="1077" id="1077">
<td><a id="l1077" class='ln'>1077</a></td><td>            <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="1077">&lt;S362&gt;:229</a>'</span></td></tr>
<tr name="1078" id="1078">
<td><a id="l1078" class='ln'>1078</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1079" id="1079">
<td><a id="l1079" class='ln'>1079</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="1080" id="1080">
<td><a id="l1080" class='ln'>1080</a></td><td></td></tr>
<tr name="1081" id="1081">
<td><a id="l1081" class='ln'>1081</a></td><td>         <span class="kw">case</span> <a id="1081c15" class="tk">MX_Gateway_IN_OPEN_CIRCUIT</a><a id="1081c41" class="tk">:</a></td></tr>
<tr name="1082" id="1082">
<td><a id="l1082" class='ln'>1082</a></td><td>          <span class="ct">// During 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="1082">&lt;S362&gt;:210</a>'</span></td></tr>
<tr name="1083" id="1083">
<td><a id="l1083" class='ln'>1083</a></td><td>          <span class="kw">if</span> ((<a id="1083c16" class="tk">*</a><a id="1083c17" class="tk">rty_diag_state</a> <a id="1083c32" class="tk">==</a> <a id="1083c35" class="tk">NORMAL</a>) <a id="1083c43" class="tk">&amp;&amp;</a> (((<a id="1083c49" class="tk">uint32_T</a>)<a id="1083c58" class="tk">*</a><a id="1083c59" class="tk">rty_hs_cmd</a> <a id="1083c70" class="tk">!=</a></td></tr>
<tr name="1084" id="1084">
<td><a id="l1084" class='ln'>1084</a></td><td>                (<a id="1084c18" class="tk">uint32_T</a>)((<a id="1084c29" class="tk">uint32_T</a>)<a id="1084c38" class="tk">INACTIVE</a> <a id="1084c47" class="tk">&lt;&lt;</a> 16)) <a id="1084c55" class="tk">||</a> (<a id="1084c59" class="tk">!</a><a id="1084c60" class="tk">*</a><a id="1084c61" class="tk">rty_ls_cmd</a>) <a id="1084c73" class="tk">||</a></td></tr>
<tr name="1085" id="1085">
<td><a id="l1085" class='ln'>1085</a></td><td>               ((<a id="1085c18" class="tk">int32_T</a>)<a id="1085c26" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1085c46" class="tk">&lt;=</a> 64) <a id="1085c53" class="tk">||</a> ((<a id="1085c58" class="tk">int32_T</a>)</td></tr>
<tr name="1086" id="1086">
<td><a id="l1086" class='ln'>1086</a></td><td>                <a id="1086c17" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1086c37" class="tk">&gt;=</a> 192) <a id="1086c45" class="tk">||</a> (<a id="1086c49" class="tk">!</a><a id="1086c50" class="tk">rtu_diag_enable</a>))) <span class="br">{</span></td></tr>
<tr name="1087" id="1087">
<td><a id="l1087" class='ln'>1087</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1087">&lt;S362&gt;:237</a>'</span></td></tr>
<tr name="1088" id="1088">
<td><a id="l1088" class='ln'>1088</a></td><td>            <span class="ct">// Exit Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="1088">&lt;S362&gt;:210</a>'</span></td></tr>
<tr name="1089" id="1089">
<td><a id="l1089" class='ln'>1089</a></td><td>            <a id="1089c13" class="tk">localDW</a>-&gt;<a id="1089c22" class="tk">bitsForTID1</a>.<a id="1089c34" class="tk">is_OPEN_CIRCUIT</a> =</td></tr>
<tr name="1090" id="1090">
<td><a id="l1090" class='ln'>1090</a></td><td>              <a id="1090c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="1091" id="1091">
<td><a id="l1091" class='ln'>1091</a></td><td>            <a id="1091c13" class="tk">localDW</a>-&gt;<a id="1091c22" class="tk">bitsForTID1</a>.<a id="1091c34" class="tk">is_ACTIVE</a> = <a id="1091c46" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="1092" id="1092">
<td><a id="l1092" class='ln'>1092</a></td><td></td></tr>
<tr name="1093" id="1093">
<td><a id="l1093" class='ln'>1093</a></td><td>            <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1093">&lt;S362&gt;:208</a>'</span></td></tr>
<tr name="1094" id="1094">
<td><a id="l1094" class='ln'>1094</a></td><td>            <a id="1094c13" class="tk">*</a><a id="1094c14" class="tk">rty_diag_state</a> = <a id="1094c31" class="tk">NORMAL</a>;</td></tr>
<tr name="1095" id="1095">
<td><a id="l1095" class='ln'>1095</a></td><td>            <a id="1095c13" class="tk">localDW</a>-&gt;<a id="1095c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1096" id="1096">
<td><a id="l1096" class='ln'>1096</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1096c22" class="tk">localDW</a>-&gt;<a id="1096c31" class="tk">bitsForTID1</a>.<a id="1096c43" class="tk">is_OPEN_CIRCUIT</a> <a id="1096c59" class="tk">==</a></td></tr>
<tr name="1097" id="1097">
<td><a id="l1097" class='ln'>1097</a></td><td>                     <a id="1097c22" class="tk">MX_Gateway_IN_DEBOUNCE</a>) <span class="br">{</span></td></tr>
<tr name="1098" id="1098">
<td><a id="l1098" class='ln'>1098</a></td><td>            <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="1098">&lt;S362&gt;:211</a>'</span></td></tr>
<tr name="1099" id="1099">
<td><a id="l1099" class='ln'>1099</a></td><td>            <span class="kw">if</span> (<a id="1099c17" class="tk">localDW</a>-&gt;<a id="1099c26" class="tk">db_cnt</a> <a id="1099c33" class="tk">&gt;=</a> <a id="1099c36" class="tk">rtp_OPEN_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="1100" id="1100">
<td><a id="l1100" class='ln'>1100</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1100">&lt;S362&gt;:214</a>'</span></td></tr>
<tr name="1101" id="1101">
<td><a id="l1101" class='ln'>1101</a></td><td>              <a id="1101c15" class="tk">localDW</a>-&gt;<a id="1101c24" class="tk">bitsForTID1</a>.<a id="1101c36" class="tk">is_OPEN_CIRCUIT</a> = <a id="1101c54" class="tk">MX_Gateway_IN_FAULT</a>;</td></tr>
<tr name="1102" id="1102">
<td><a id="l1102" class='ln'>1102</a></td><td></td></tr>
<tr name="1103" id="1103">
<td><a id="l1103" class='ln'>1103</a></td><td>              <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="1103">&lt;S362&gt;:213</a>'</span></td></tr>
<tr name="1104" id="1104">
<td><a id="l1104" class='ln'>1104</a></td><td>              <a id="1104c15" class="tk">*</a><a id="1104c16" class="tk">rty_diag_state</a> = <a id="1104c33" class="tk">OPEN_CIRCUIT</a>;</td></tr>
<tr name="1105" id="1105">
<td><a id="l1105" class='ln'>1105</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1106" id="1106">
<td><a id="l1106" class='ln'>1106</a></td><td>              <a id="1106c15" class="tk">localDW</a>-&gt;<a id="1106c24" class="tk">db_cnt</a> = (<a id="1106c34" class="tk">uint16_T</a>)(<a id="1106c44" class="tk">int32_T</a>)((<a id="1106c54" class="tk">int32_T</a>)<a id="1106c62" class="tk">localDW</a>-&gt;<a id="1106c71" class="tk">db_cnt</a> <a id="1106c78" class="tk">+</a> 1);</td></tr>
<tr name="1107" id="1107">
<td><a id="l1107" class='ln'>1107</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1108" id="1108">
<td><a id="l1108" class='ln'>1108</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1109" id="1109">
<td><a id="l1109" class='ln'>1109</a></td><td>            <a id="1109c13" class="tk">*</a><a id="1109c14" class="tk">rty_diag_state</a> = <a id="1109c31" class="tk">OPEN_CIRCUIT</a>;</td></tr>
<tr name="1110" id="1110">
<td><a id="l1110" class='ln'>1110</a></td><td></td></tr>
<tr name="1111" id="1111">
<td><a id="l1111" class='ln'>1111</a></td><td>            <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="1111">&lt;S362&gt;:213</a>'</span></td></tr>
<tr name="1112" id="1112">
<td><a id="l1112" class='ln'>1112</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1113" id="1113">
<td><a id="l1113" class='ln'>1113</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="1114" id="1114">
<td><a id="l1114" class='ln'>1114</a></td><td></td></tr>
<tr name="1115" id="1115">
<td><a id="l1115" class='ln'>1115</a></td><td>         <span class="kw">case</span> <a id="1115c15" class="tk">MX_Gateway_IN_SHORT_TO_BATTERY</a><a id="1115c45" class="tk">:</a></td></tr>
<tr name="1116" id="1116">
<td><a id="l1116" class='ln'>1116</a></td><td>          <span class="ct">// During 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="1116">&lt;S362&gt;:220</a>'</span></td></tr>
<tr name="1117" id="1117">
<td><a id="l1117" class='ln'>1117</a></td><td>          <span class="kw">if</span> ((<a id="1117c16" class="tk">*</a><a id="1117c17" class="tk">rty_diag_state</a> <a id="1117c32" class="tk">==</a> <a id="1117c35" class="tk">NORMAL</a>) <a id="1117c43" class="tk">&amp;&amp;</a> (((<a id="1117c49" class="tk">uint32_T</a>)<a id="1117c58" class="tk">*</a><a id="1117c59" class="tk">rty_hs_cmd</a> <a id="1117c70" class="tk">!=</a></td></tr>
<tr name="1118" id="1118">
<td><a id="l1118" class='ln'>1118</a></td><td>                (<a id="1118c18" class="tk">uint32_T</a>)((<a id="1118c29" class="tk">uint32_T</a>)<a id="1118c38" class="tk">INACTIVE</a> <a id="1118c47" class="tk">&lt;&lt;</a> 16)) <a id="1118c55" class="tk">||</a> ((<a id="1118c60" class="tk">int32_T</a>)</td></tr>
<tr name="1119" id="1119">
<td><a id="l1119" class='ln'>1119</a></td><td>                <a id="1119c17" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1119c37" class="tk">&lt;=</a> 205) <a id="1119c45" class="tk">||</a> (<a id="1119c49" class="tk">!</a><a id="1119c50" class="tk">rtu_diag_enable</a>))) <span class="br">{</span></td></tr>
<tr name="1120" id="1120">
<td><a id="l1120" class='ln'>1120</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1120">&lt;S362&gt;:232</a>'</span></td></tr>
<tr name="1121" id="1121">
<td><a id="l1121" class='ln'>1121</a></td><td>            <span class="ct">// Exit Internal 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="1121">&lt;S362&gt;:220</a>'</span></td></tr>
<tr name="1122" id="1122">
<td><a id="l1122" class='ln'>1122</a></td><td>            <a id="1122c13" class="tk">localDW</a>-&gt;<a id="1122c22" class="tk">bitsForTID1</a>.<a id="1122c34" class="tk">is_SHORT_TO_BATTERY</a> =</td></tr>
<tr name="1123" id="1123">
<td><a id="l1123" class='ln'>1123</a></td><td>              <a id="1123c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="1124" id="1124">
<td><a id="l1124" class='ln'>1124</a></td><td>            <a id="1124c13" class="tk">localDW</a>-&gt;<a id="1124c22" class="tk">bitsForTID1</a>.<a id="1124c34" class="tk">is_ACTIVE</a> = <a id="1124c46" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="1125" id="1125">
<td><a id="l1125" class='ln'>1125</a></td><td></td></tr>
<tr name="1126" id="1126">
<td><a id="l1126" class='ln'>1126</a></td><td>            <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1126">&lt;S362&gt;:208</a>'</span></td></tr>
<tr name="1127" id="1127">
<td><a id="l1127" class='ln'>1127</a></td><td>            <a id="1127c13" class="tk">*</a><a id="1127c14" class="tk">rty_diag_state</a> = <a id="1127c31" class="tk">NORMAL</a>;</td></tr>
<tr name="1128" id="1128">
<td><a id="l1128" class='ln'>1128</a></td><td>            <a id="1128c13" class="tk">localDW</a>-&gt;<a id="1128c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1129" id="1129">
<td><a id="l1129" class='ln'>1129</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1129c22" class="tk">localDW</a>-&gt;<a id="1129c31" class="tk">bitsForTID1</a>.<a id="1129c43" class="tk">is_SHORT_TO_BATTERY</a> <a id="1129c63" class="tk">==</a></td></tr>
<tr name="1130" id="1130">
<td><a id="l1130" class='ln'>1130</a></td><td>                     <a id="1130c22" class="tk">MX_Gateway_IN_DEBOUNCE</a>) <span class="br">{</span></td></tr>
<tr name="1131" id="1131">
<td><a id="l1131" class='ln'>1131</a></td><td>            <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="1131">&lt;S362&gt;:223</a>'</span></td></tr>
<tr name="1132" id="1132">
<td><a id="l1132" class='ln'>1132</a></td><td>            <span class="kw">if</span> (<a id="1132c17" class="tk">localDW</a>-&gt;<a id="1132c26" class="tk">db_cnt</a> <a id="1132c33" class="tk">&gt;=</a> <a id="1132c36" class="tk">rtp_STB_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="1133" id="1133">
<td><a id="l1133" class='ln'>1133</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1133">&lt;S362&gt;:222</a>'</span></td></tr>
<tr name="1134" id="1134">
<td><a id="l1134" class='ln'>1134</a></td><td>              <a id="1134c15" class="tk">localDW</a>-&gt;<a id="1134c24" class="tk">bitsForTID1</a>.<a id="1134c36" class="tk">is_SHORT_TO_BATTERY</a> = <a id="1134c58" class="tk">MX_Gateway_IN_FAULT</a>;</td></tr>
<tr name="1135" id="1135">
<td><a id="l1135" class='ln'>1135</a></td><td></td></tr>
<tr name="1136" id="1136">
<td><a id="l1136" class='ln'>1136</a></td><td>              <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="1136">&lt;S362&gt;:224</a>'</span></td></tr>
<tr name="1137" id="1137">
<td><a id="l1137" class='ln'>1137</a></td><td>              <a id="1137c15" class="tk">*</a><a id="1137c16" class="tk">rty_diag_state</a> = <a id="1137c33" class="tk">SHORT_TO_BATTERY</a>;</td></tr>
<tr name="1138" id="1138">
<td><a id="l1138" class='ln'>1138</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1139" id="1139">
<td><a id="l1139" class='ln'>1139</a></td><td>              <a id="1139c15" class="tk">localDW</a>-&gt;<a id="1139c24" class="tk">db_cnt</a> = (<a id="1139c34" class="tk">uint16_T</a>)(<a id="1139c44" class="tk">int32_T</a>)((<a id="1139c54" class="tk">int32_T</a>)<a id="1139c62" class="tk">localDW</a>-&gt;<a id="1139c71" class="tk">db_cnt</a> <a id="1139c78" class="tk">+</a> 1);</td></tr>
<tr name="1140" id="1140">
<td><a id="l1140" class='ln'>1140</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1141" id="1141">
<td><a id="l1141" class='ln'>1141</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1142" id="1142">
<td><a id="l1142" class='ln'>1142</a></td><td>            <a id="1142c13" class="tk">*</a><a id="1142c14" class="tk">rty_diag_state</a> = <a id="1142c31" class="tk">SHORT_TO_BATTERY</a>;</td></tr>
<tr name="1143" id="1143">
<td><a id="l1143" class='ln'>1143</a></td><td></td></tr>
<tr name="1144" id="1144">
<td><a id="l1144" class='ln'>1144</a></td><td>            <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="1144">&lt;S362&gt;:224</a>'</span></td></tr>
<tr name="1145" id="1145">
<td><a id="l1145" class='ln'>1145</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1146" id="1146">
<td><a id="l1146" class='ln'>1146</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="1147" id="1147">
<td><a id="l1147" class='ln'>1147</a></td><td></td></tr>
<tr name="1148" id="1148">
<td><a id="l1148" class='ln'>1148</a></td><td>         <span class="kw">default</span><a id="1148c17" class="tk">:</a></td></tr>
<tr name="1149" id="1149">
<td><a id="l1149" class='ln'>1149</a></td><td>          <span class="ct">// During 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="1149">&lt;S362&gt;:215</a>'</span></td></tr>
<tr name="1150" id="1150">
<td><a id="l1150" class='ln'>1150</a></td><td>          <span class="kw">if</span> ((<a id="1150c16" class="tk">*</a><a id="1150c17" class="tk">rty_diag_state</a> <a id="1150c32" class="tk">==</a> <a id="1150c35" class="tk">NORMAL</a>) <a id="1150c43" class="tk">&amp;&amp;</a> ((<a id="1150c48" class="tk">*</a><a id="1150c49" class="tk">rty_ls_cmd</a>) <a id="1150c61" class="tk">||</a> ((<a id="1150c66" class="tk">int32_T</a>)</td></tr>
<tr name="1151" id="1151">
<td><a id="l1151" class='ln'>1151</a></td><td>                <a id="1151c17" class="tk">rtb_afbk_ratio_gqt4</a> <a id="1151c37" class="tk">&gt;=</a> 51) <a id="1151c44" class="tk">||</a> (<a id="1151c48" class="tk">!</a><a id="1151c49" class="tk">rtu_diag_enable</a>))) <span class="br">{</span></td></tr>
<tr name="1152" id="1152">
<td><a id="l1152" class='ln'>1152</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1152">&lt;S362&gt;:239</a>'</span></td></tr>
<tr name="1153" id="1153">
<td><a id="l1153" class='ln'>1153</a></td><td>            <span class="ct">// Exit Internal 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="1153">&lt;S362&gt;:215</a>'</span></td></tr>
<tr name="1154" id="1154">
<td><a id="l1154" class='ln'>1154</a></td><td>            <a id="1154c13" class="tk">localDW</a>-&gt;<a id="1154c22" class="tk">bitsForTID1</a>.<a id="1154c34" class="tk">is_SHORT_TO_GROUND</a> =</td></tr>
<tr name="1155" id="1155">
<td><a id="l1155" class='ln'>1155</a></td><td>              <a id="1155c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_gc4w</a>;</td></tr>
<tr name="1156" id="1156">
<td><a id="l1156" class='ln'>1156</a></td><td>            <a id="1156c13" class="tk">localDW</a>-&gt;<a id="1156c22" class="tk">bitsForTID1</a>.<a id="1156c34" class="tk">is_ACTIVE</a> = <a id="1156c46" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="1157" id="1157">
<td><a id="l1157" class='ln'>1157</a></td><td></td></tr>
<tr name="1158" id="1158">
<td><a id="l1158" class='ln'>1158</a></td><td>            <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1158">&lt;S362&gt;:208</a>'</span></td></tr>
<tr name="1159" id="1159">
<td><a id="l1159" class='ln'>1159</a></td><td>            <a id="1159c13" class="tk">*</a><a id="1159c14" class="tk">rty_diag_state</a> = <a id="1159c31" class="tk">NORMAL</a>;</td></tr>
<tr name="1160" id="1160">
<td><a id="l1160" class='ln'>1160</a></td><td>            <a id="1160c13" class="tk">localDW</a>-&gt;<a id="1160c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1161" id="1161">
<td><a id="l1161" class='ln'>1161</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1161c22" class="tk">localDW</a>-&gt;<a id="1161c31" class="tk">bitsForTID1</a>.<a id="1161c43" class="tk">is_SHORT_TO_GROUND</a> <a id="1161c62" class="tk">==</a></td></tr>
<tr name="1162" id="1162">
<td><a id="l1162" class='ln'>1162</a></td><td>                     <a id="1162c22" class="tk">MX_Gateway_IN_DEBOUNCE</a>) <span class="br">{</span></td></tr>
<tr name="1163" id="1163">
<td><a id="l1163" class='ln'>1163</a></td><td>            <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="1163">&lt;S362&gt;:218</a>'</span></td></tr>
<tr name="1164" id="1164">
<td><a id="l1164" class='ln'>1164</a></td><td>            <span class="kw">if</span> (<a id="1164c17" class="tk">localDW</a>-&gt;<a id="1164c26" class="tk">db_cnt</a> <a id="1164c33" class="tk">&gt;=</a> <a id="1164c36" class="tk">rtp_STG_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="1165" id="1165">
<td><a id="l1165" class='ln'>1165</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1165">&lt;S362&gt;:217</a>'</span></td></tr>
<tr name="1166" id="1166">
<td><a id="l1166" class='ln'>1166</a></td><td>              <a id="1166c15" class="tk">localDW</a>-&gt;<a id="1166c24" class="tk">bitsForTID1</a>.<a id="1166c36" class="tk">is_SHORT_TO_GROUND</a> = <a id="1166c57" class="tk">MX_Gateway_IN_FAULT</a>;</td></tr>
<tr name="1167" id="1167">
<td><a id="l1167" class='ln'>1167</a></td><td></td></tr>
<tr name="1168" id="1168">
<td><a id="l1168" class='ln'>1168</a></td><td>              <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="1168">&lt;S362&gt;:219</a>'</span></td></tr>
<tr name="1169" id="1169">
<td><a id="l1169" class='ln'>1169</a></td><td>              <a id="1169c15" class="tk">*</a><a id="1169c16" class="tk">rty_diag_state</a> = <a id="1169c33" class="tk">SHORT_TO_GROUND</a>;</td></tr>
<tr name="1170" id="1170">
<td><a id="l1170" class='ln'>1170</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1171" id="1171">
<td><a id="l1171" class='ln'>1171</a></td><td>              <a id="1171c15" class="tk">localDW</a>-&gt;<a id="1171c24" class="tk">db_cnt</a> = (<a id="1171c34" class="tk">uint16_T</a>)(<a id="1171c44" class="tk">int32_T</a>)((<a id="1171c54" class="tk">int32_T</a>)<a id="1171c62" class="tk">localDW</a>-&gt;<a id="1171c71" class="tk">db_cnt</a> <a id="1171c78" class="tk">+</a> 1);</td></tr>
<tr name="1172" id="1172">
<td><a id="l1172" class='ln'>1172</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1173" id="1173">
<td><a id="l1173" class='ln'>1173</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1174" id="1174">
<td><a id="l1174" class='ln'>1174</a></td><td>            <a id="1174c13" class="tk">*</a><a id="1174c14" class="tk">rty_diag_state</a> = <a id="1174c31" class="tk">SHORT_TO_GROUND</a>;</td></tr>
<tr name="1175" id="1175">
<td><a id="l1175" class='ln'>1175</a></td><td></td></tr>
<tr name="1176" id="1176">
<td><a id="l1176" class='ln'>1176</a></td><td>            <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="1176">&lt;S362&gt;:219</a>'</span></td></tr>
<tr name="1177" id="1177">
<td><a id="l1177" class='ln'>1177</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1178" id="1178">
<td><a id="l1178" class='ln'>1178</a></td><td>          <span class="kw">break</span>;</td></tr>
<tr name="1179" id="1179">
<td><a id="l1179" class='ln'>1179</a></td><td>        <span class="br">}</span></td></tr>
<tr name="1180" id="1180">
<td><a id="l1180" class='ln'>1180</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1181" id="1181">
<td><a id="l1181" class='ln'>1181</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1182" id="1182">
<td><a id="l1182" class='ln'>1182</a></td><td>      <a id="1182c7" class="tk">*</a><a id="1182c8" class="tk">rty_diag_state</a> = <a id="1182c25" class="tk">NORMAL</a>;</td></tr>
<tr name="1183" id="1183">
<td><a id="l1183" class='ln'>1183</a></td><td></td></tr>
<tr name="1184" id="1184">
<td><a id="l1184" class='ln'>1184</a></td><td>      <span class="ct">// During 'INACTIVE': '<a class="ct blk" blk_line="1184">&lt;S362&gt;:11</a>'</span></td></tr>
<tr name="1185" id="1185">
<td><a id="l1185" class='ln'>1185</a></td><td>      <span class="kw">if</span> (<a id="1185c11" class="tk">rtu_ocstg_check</a> <a id="1185c27" class="tk">!=</a> <a id="1185c30" class="tk">ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="1186" id="1186">
<td><a id="l1186" class='ln'>1186</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1186">&lt;S362&gt;:28</a>'</span></td></tr>
<tr name="1187" id="1187">
<td><a id="l1187" class='ln'>1187</a></td><td>        <a id="1187c9" class="tk">localDW</a>-&gt;<a id="1187c18" class="tk">bitsForTID1</a>.<a id="1187c30" class="tk">is_FAULT</a> = <a id="1187c41" class="tk">MX_Gateway_IN_ACTIVE</a>;</td></tr>
<tr name="1188" id="1188">
<td><a id="l1188" class='ln'>1188</a></td><td></td></tr>
<tr name="1189" id="1189">
<td><a id="l1189" class='ln'>1189</a></td><td>        <span class="ct">// Entry Internal 'ACTIVE': '<a class="ct blk" blk_line="1189">&lt;S362&gt;:10</a>'</span></td></tr>
<tr name="1190" id="1190">
<td><a id="l1190" class='ln'>1190</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1190">&lt;S362&gt;:231</a>'</span></td></tr>
<tr name="1191" id="1191">
<td><a id="l1191" class='ln'>1191</a></td><td>        <a id="1191c9" class="tk">localDW</a>-&gt;<a id="1191c18" class="tk">bitsForTID1</a>.<a id="1191c30" class="tk">is_ACTIVE</a> = <a id="1191c42" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="1192" id="1192">
<td><a id="l1192" class='ln'>1192</a></td><td></td></tr>
<tr name="1193" id="1193">
<td><a id="l1193" class='ln'>1193</a></td><td>        <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1193">&lt;S362&gt;:208</a>'</span></td></tr>
<tr name="1194" id="1194">
<td><a id="l1194" class='ln'>1194</a></td><td>        <a id="1194c9" class="tk">localDW</a>-&gt;<a id="1194c18" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="1195" id="1195">
<td><a id="l1195" class='ln'>1195</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1196" id="1196">
<td><a id="l1196" class='ln'>1196</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1197" id="1197">
<td><a id="l1197" class='ln'>1197</a></td><td></td></tr>
<tr name="1198" id="1198">
<td><a id="l1198" class='ln'>1198</a></td><td>    <span class="ct">// During 'OVERCURRENT': '<a class="ct blk" blk_line="1198">&lt;S362&gt;:259</a>'</span></td></tr>
<tr name="1199" id="1199">
<td><a id="l1199" class='ln'>1199</a></td><td>    <span class="kw">switch</span> (<a id="1199c13" class="tk">localDW</a>-&gt;<a id="1199c22" class="tk">bitsForTID1</a>.<a id="1199c34" class="tk">is_OVERCURRENT</a>) <span class="br">{</span></td></tr>
<tr name="1200" id="1200">
<td><a id="l1200" class='ln'>1200</a></td><td>     <span class="kw">case</span> <a id="1200c11" class="tk">MX_Gateway_IN_NORMAL</a><a id="1200c31" class="tk">:</a></td></tr>
<tr name="1201" id="1201">
<td><a id="l1201" class='ln'>1201</a></td><td>      <a id="1201c7" class="tk">*</a><a id="1201c8" class="tk">rty_oc_state</a> = <a id="1201c23" class="tk">NORMAL</a>;</td></tr>
<tr name="1202" id="1202">
<td><a id="l1202" class='ln'>1202</a></td><td></td></tr>
<tr name="1203" id="1203">
<td><a id="l1203" class='ln'>1203</a></td><td>      <span class="ct">// During 'NORMAL': '<a class="ct blk" blk_line="1203">&lt;S362&gt;:264</a>'</span></td></tr>
<tr name="1204" id="1204">
<td><a id="l1204" class='ln'>1204</a></td><td>      <span class="kw">if</span> ((<a id="1204c12" class="tk">rtu_ifbk</a> <a id="1204c21" class="tk">&gt;</a> <a id="1204c23" class="tk">rtp_IFBK_MAX</a>) <a id="1204c37" class="tk">&amp;&amp;</a> <a id="1204c40" class="tk">rtu_diag_enable</a>) <span class="br">{</span></td></tr>
<tr name="1205" id="1205">
<td><a id="l1205" class='ln'>1205</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1205">&lt;S362&gt;:261</a>'</span></td></tr>
<tr name="1206" id="1206">
<td><a id="l1206" class='ln'>1206</a></td><td>        <a id="1206c9" class="tk">localDW</a>-&gt;<a id="1206c18" class="tk">db_cnt_oc</a> = (<a id="1206c31" class="tk">uint16_T</a>)(<a id="1206c41" class="tk">int32_T</a>)((<a id="1206c51" class="tk">int32_T</a>)<a id="1206c59" class="tk">localDW</a>-&gt;<a id="1206c68" class="tk">db_cnt_oc</a> <a id="1206c78" class="tk">+</a> 1);</td></tr>
<tr name="1207" id="1207">
<td><a id="l1207" class='ln'>1207</a></td><td>        <a id="1207c9" class="tk">localDW</a>-&gt;<a id="1207c18" class="tk">bitsForTID1</a>.<a id="1207c30" class="tk">is_OVERCURRENT</a> = <a id="1207c47" class="tk">MX_Gateway_IN_debounce</a>;</td></tr>
<tr name="1208" id="1208">
<td><a id="l1208" class='ln'>1208</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1209" id="1209">
<td><a id="l1209" class='ln'>1209</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1210" id="1210">
<td><a id="l1210" class='ln'>1210</a></td><td></td></tr>
<tr name="1211" id="1211">
<td><a id="l1211" class='ln'>1211</a></td><td>     <span class="kw">case</span> <a id="1211c11" class="tk">MX_Gateway_IN_debounce</a><a id="1211c33" class="tk">:</a></td></tr>
<tr name="1212" id="1212">
<td><a id="l1212" class='ln'>1212</a></td><td>      <span class="ct">// During 'debounce': '<a class="ct blk" blk_line="1212">&lt;S362&gt;:265</a>'</span></td></tr>
<tr name="1213" id="1213">
<td><a id="l1213" class='ln'>1213</a></td><td>      <span class="kw">if</span> (<a id="1213c11" class="tk">localDW</a>-&gt;<a id="1213c20" class="tk">db_cnt_oc</a> <a id="1213c30" class="tk">&gt;=</a> <a id="1213c33" class="tk">rtp_OC_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="1214" id="1214">
<td><a id="l1214" class='ln'>1214</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1214">&lt;S362&gt;:263</a>'</span></td></tr>
<tr name="1215" id="1215">
<td><a id="l1215" class='ln'>1215</a></td><td>        <a id="1215c9" class="tk">localDW</a>-&gt;<a id="1215c18" class="tk">bitsForTID1</a>.<a id="1215c30" class="tk">is_OVERCURRENT</a> = <a id="1215c47" class="tk">MX_Gateway_IN_error</a>;</td></tr>
<tr name="1216" id="1216">
<td><a id="l1216" class='ln'>1216</a></td><td></td></tr>
<tr name="1217" id="1217">
<td><a id="l1217" class='ln'>1217</a></td><td>        <span class="ct">// Entry 'error': '<a class="ct blk" blk_line="1217">&lt;S362&gt;:266</a>'</span></td></tr>
<tr name="1218" id="1218">
<td><a id="l1218" class='ln'>1218</a></td><td>        <a id="1218c9" class="tk">*</a><a id="1218c10" class="tk">rty_oc_state</a> = <a id="1218c25" class="tk">OVERCURRENT</a>;</td></tr>
<tr name="1219" id="1219">
<td><a id="l1219" class='ln'>1219</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> ((<a id="1219c19" class="tk">rtu_ifbk</a> <a id="1219c28" class="tk">&lt;=</a> <a id="1219c31" class="tk">rtp_IFBK_MAX</a>) <a id="1219c45" class="tk">||</a> (<a id="1219c49" class="tk">!</a><a id="1219c50" class="tk">rtu_diag_enable</a>)) <span class="br">{</span></td></tr>
<tr name="1220" id="1220">
<td><a id="l1220" class='ln'>1220</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1220">&lt;S362&gt;:262</a>'</span></td></tr>
<tr name="1221" id="1221">
<td><a id="l1221" class='ln'>1221</a></td><td>        <a id="1221c9" class="tk">localDW</a>-&gt;<a id="1221c18" class="tk">bitsForTID1</a>.<a id="1221c30" class="tk">is_OVERCURRENT</a> = <a id="1221c47" class="tk">MX_Gateway_IN_NORMAL</a>;</td></tr>
<tr name="1222" id="1222">
<td><a id="l1222" class='ln'>1222</a></td><td></td></tr>
<tr name="1223" id="1223">
<td><a id="l1223" class='ln'>1223</a></td><td>        <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1223">&lt;S362&gt;:264</a>'</span></td></tr>
<tr name="1224" id="1224">
<td><a id="l1224" class='ln'>1224</a></td><td>        <a id="1224c9" class="tk">*</a><a id="1224c10" class="tk">rty_oc_state</a> = <a id="1224c25" class="tk">NORMAL</a>;</td></tr>
<tr name="1225" id="1225">
<td><a id="l1225" class='ln'>1225</a></td><td>        <a id="1225c9" class="tk">localDW</a>-&gt;<a id="1225c18" class="tk">db_cnt_oc</a> = 0U;</td></tr>
<tr name="1226" id="1226">
<td><a id="l1226" class='ln'>1226</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1227" id="1227">
<td><a id="l1227" class='ln'>1227</a></td><td>        <a id="1227c9" class="tk">localDW</a>-&gt;<a id="1227c18" class="tk">db_cnt_oc</a> = (<a id="1227c31" class="tk">uint16_T</a>)(<a id="1227c41" class="tk">int32_T</a>)((<a id="1227c51" class="tk">int32_T</a>)<a id="1227c59" class="tk">localDW</a>-&gt;<a id="1227c68" class="tk">db_cnt_oc</a> <a id="1227c78" class="tk">+</a> 1);</td></tr>
<tr name="1228" id="1228">
<td><a id="l1228" class='ln'>1228</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1229" id="1229">
<td><a id="l1229" class='ln'>1229</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1230" id="1230">
<td><a id="l1230" class='ln'>1230</a></td><td></td></tr>
<tr name="1231" id="1231">
<td><a id="l1231" class='ln'>1231</a></td><td>     <span class="kw">default</span><a id="1231c13" class="tk">:</a></td></tr>
<tr name="1232" id="1232">
<td><a id="l1232" class='ln'>1232</a></td><td>      <a id="1232c7" class="tk">*</a><a id="1232c8" class="tk">rty_oc_state</a> = <a id="1232c23" class="tk">OVERCURRENT</a>;</td></tr>
<tr name="1233" id="1233">
<td><a id="l1233" class='ln'>1233</a></td><td></td></tr>
<tr name="1234" id="1234">
<td><a id="l1234" class='ln'>1234</a></td><td>      <span class="ct">// During 'error': '<a class="ct blk" blk_line="1234">&lt;S362&gt;:266</a>'</span></td></tr>
<tr name="1235" id="1235">
<td><a id="l1235" class='ln'>1235</a></td><td>      <a id="1235c7" class="tk">*</a><a id="1235c8" class="tk">rty_hs_cmd</a> = 0U;</td></tr>
<tr name="1236" id="1236">
<td><a id="l1236" class='ln'>1236</a></td><td>      <a id="1236c7" class="tk">*</a><a id="1236c8" class="tk">rty_ls_cmd</a> = ((<a id="1236c23" class="tk">int32_T</a>)<a id="1236c31" class="tk">INACTIVE</a> <a id="1236c40" class="tk">!=</a> 0);</td></tr>
<tr name="1237" id="1237">
<td><a id="l1237" class='ln'>1237</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1238" id="1238">
<td><a id="l1238" class='ln'>1238</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1239" id="1239">
<td><a id="l1239" class='ln'>1239</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1240" id="1240">
<td><a id="l1240" class='ln'>1240</a></td><td></td></tr>
<tr name="1241" id="1241">
<td><a id="l1241" class='ln'>1241</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="1241">&lt;S361&gt;/Fault monitor</a>'</span></td></tr>
<tr name="1242" id="1242">
<td><a id="l1242" class='ln'>1242</a></td><td><span class="br">}</span></td></tr>
<tr name="1243" id="1243">
<td><a id="l1243" class='ln'>1243</a></td><td></td></tr>
<tr name="1244" id="1244">
<td><a id="l1244" class='ln'>1244</a></td><td><span class="ct">//</span></td></tr>
<tr name="1245" id="1245">
<td><a id="l1245" class='ln'>1245</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="1246" id="1246">
<td><a id="l1246" class='ln'>1246</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1246">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1247" id="1247">
<td><a id="l1247" class='ln'>1247</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1247">&lt;S329&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1248" id="1248">
<td><a id="l1248" class='ln'>1248</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1248">&lt;S409&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1249" id="1249">
<td><a id="l1249" class='ln'>1249</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1249">&lt;S514&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1250" id="1250">
<td><a id="l1250" class='ln'>1250</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1250">&lt;S515&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1251" id="1251">
<td><a id="l1251" class='ln'>1251</a></td><td></td></tr>
<tr name="1252" id="1252">
<td><a id="l1252" class='ln'>1252</a></td><td><span class="kw">void</span> <a id="1252c6" class="tk">MX_G_hc_pair_ClosedLoop_v5_Init</a>(<a id="1252c38" class="tk">uint16_T</a> <a id="1252c47" class="tk">*</a><a id="1252c48" class="tk">rty_hs_cmd</a>, <a id="1252c60" class="tk">boolean_T</a> <a id="1252c70" class="tk">*</a><a id="1252c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="1253" id="1253">
<td><a id="l1253" class='ln'>1253</a></td><td>  <a id="1253c3" class="tk">uint8_T</a> <a id="1253c11" class="tk">*</a><a id="1253c12" class="tk">rty_oc_state</a>, <a id="1253c26" class="tk">uint8_T</a> <a id="1253c34" class="tk">*</a><a id="1253c35" class="tk">rty_diag_state</a>,</td></tr>
<tr name="1254" id="1254">
<td><a id="l1254" class='ln'>1254</a></td><td>  <a id="1254c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="1254c35" class="tk">*</a><a id="1254c36" class="tk">localDW</a>)</td></tr>
<tr name="1255" id="1255">
<td><a id="l1255" class='ln'>1255</a></td><td><span class="br">{</span></td></tr>
<tr name="1256" id="1256">
<td><a id="l1256" class='ln'>1256</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1256">&lt;S351&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1257" id="1257">
<td><a id="l1257" class='ln'>1257</a></td><td>  <a id="1257c3" class="tk">localDW</a>-&gt;<a id="1257c12" class="tk">UnitDelay1_DSTATE</a> = ((<a id="1257c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="1258" id="1258">
<td><a id="l1258" class='ln'>1258</a></td><td></td></tr>
<tr name="1259" id="1259">
<td><a id="l1259" class='ln'>1259</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1259">&lt;S351&gt;/Unit Delay</a>'</span></td></tr>
<tr name="1260" id="1260">
<td><a id="l1260" class='ln'>1260</a></td><td>  <a id="1260c3" class="tk">localDW</a>-&gt;<a id="1260c12" class="tk">UnitDelay_DSTATE</a> = false;</td></tr>
<tr name="1261" id="1261">
<td><a id="l1261" class='ln'>1261</a></td><td></td></tr>
<tr name="1262" id="1262">
<td><a id="l1262" class='ln'>1262</a></td><td>  <span class="ct">// SystemInitialize for Enabled SubSystem: '<a class="ct blk" blk_line="1262">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="1263" id="1263">
<td><a id="l1263" class='ln'>1263</a></td><td>  <a id="1263c3" class="tk">MX_Gateway_control_loop_Init</a>(<a id="1263c32" class="tk">&amp;</a><a id="1263c33" class="tk">localDW</a>-&gt;<a id="1263c42" class="tk">control_loop</a>);</td></tr>
<tr name="1264" id="1264">
<td><a id="l1264" class='ln'>1264</a></td><td></td></tr>
<tr name="1265" id="1265">
<td><a id="l1265" class='ln'>1265</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="1265">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="1266" id="1266">
<td><a id="l1266" class='ln'>1266</a></td><td></td></tr>
<tr name="1267" id="1267">
<td><a id="l1267" class='ln'>1267</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="1267">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="1268" id="1268">
<td><a id="l1268" class='ln'>1268</a></td><td>  <a id="1268c3" class="tk">MX_Gatewa_hc_pair_OpenLoop_Init</a>(<a id="1268c35" class="tk">rty_hs_cmd</a>, <a id="1268c47" class="tk">rty_ls_cmd</a>, <a id="1268c59" class="tk">rty_oc_state</a>,</td></tr>
<tr name="1269" id="1269">
<td><a id="l1269" class='ln'>1269</a></td><td>    <a id="1269c5" class="tk">rty_diag_state</a>, <a id="1269c21" class="tk">&amp;</a><a id="1269c22" class="tk">localDW</a>-&gt;<a id="1269c31" class="tk">hc_pair_OpenLoop</a>);</td></tr>
<tr name="1270" id="1270">
<td><a id="l1270" class='ln'>1270</a></td><td></td></tr>
<tr name="1271" id="1271">
<td><a id="l1271" class='ln'>1271</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="1271">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="1272" id="1272">
<td><a id="l1272" class='ln'>1272</a></td><td><span class="br">}</span></td></tr>
<tr name="1273" id="1273">
<td><a id="l1273" class='ln'>1273</a></td><td></td></tr>
<tr name="1274" id="1274">
<td><a id="l1274" class='ln'>1274</a></td><td><span class="ct">//</span></td></tr>
<tr name="1275" id="1275">
<td><a id="l1275" class='ln'>1275</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="1276" id="1276">
<td><a id="l1276" class='ln'>1276</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1276">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1277" id="1277">
<td><a id="l1277" class='ln'>1277</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1277">&lt;S329&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1278" id="1278">
<td><a id="l1278" class='ln'>1278</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1278">&lt;S409&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1279" id="1279">
<td><a id="l1279" class='ln'>1279</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1279">&lt;S514&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1280" id="1280">
<td><a id="l1280" class='ln'>1280</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1280">&lt;S515&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1281" id="1281">
<td><a id="l1281" class='ln'>1281</a></td><td></td></tr>
<tr name="1282" id="1282">
<td><a id="l1282" class='ln'>1282</a></td><td><span class="kw">void</span> <a id="1282c6" class="tk">MX__hc_pair_ClosedLoop_v5_Reset</a>(<a id="1282c38" class="tk">uint16_T</a> <a id="1282c47" class="tk">*</a><a id="1282c48" class="tk">rty_hs_cmd</a>, <a id="1282c60" class="tk">boolean_T</a> <a id="1282c70" class="tk">*</a><a id="1282c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="1283" id="1283">
<td><a id="l1283" class='ln'>1283</a></td><td>  <a id="1283c3" class="tk">uint8_T</a> <a id="1283c11" class="tk">*</a><a id="1283c12" class="tk">rty_oc_state</a>, <a id="1283c26" class="tk">uint8_T</a> <a id="1283c34" class="tk">*</a><a id="1283c35" class="tk">rty_diag_state</a>,</td></tr>
<tr name="1284" id="1284">
<td><a id="l1284" class='ln'>1284</a></td><td>  <a id="1284c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="1284c35" class="tk">*</a><a id="1284c36" class="tk">localDW</a>)</td></tr>
<tr name="1285" id="1285">
<td><a id="l1285" class='ln'>1285</a></td><td><span class="br">{</span></td></tr>
<tr name="1286" id="1286">
<td><a id="l1286" class='ln'>1286</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1286">&lt;S351&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1287" id="1287">
<td><a id="l1287" class='ln'>1287</a></td><td>  <a id="1287c3" class="tk">localDW</a>-&gt;<a id="1287c12" class="tk">UnitDelay1_DSTATE</a> = ((<a id="1287c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="1288" id="1288">
<td><a id="l1288" class='ln'>1288</a></td><td></td></tr>
<tr name="1289" id="1289">
<td><a id="l1289" class='ln'>1289</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1289">&lt;S351&gt;/Unit Delay</a>'</span></td></tr>
<tr name="1290" id="1290">
<td><a id="l1290" class='ln'>1290</a></td><td>  <a id="1290c3" class="tk">localDW</a>-&gt;<a id="1290c12" class="tk">UnitDelay_DSTATE</a> = false;</td></tr>
<tr name="1291" id="1291">
<td><a id="l1291" class='ln'>1291</a></td><td></td></tr>
<tr name="1292" id="1292">
<td><a id="l1292" class='ln'>1292</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="1292">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="1293" id="1293">
<td><a id="l1293" class='ln'>1293</a></td><td>  <a id="1293c3" class="tk">MX_Gatew_hc_pair_OpenLoop_Reset</a>(<a id="1293c35" class="tk">rty_hs_cmd</a>, <a id="1293c47" class="tk">rty_ls_cmd</a>, <a id="1293c59" class="tk">rty_oc_state</a>,</td></tr>
<tr name="1294" id="1294">
<td><a id="l1294" class='ln'>1294</a></td><td>    <a id="1294c5" class="tk">rty_diag_state</a>, <a id="1294c21" class="tk">&amp;</a><a id="1294c22" class="tk">localDW</a>-&gt;<a id="1294c31" class="tk">hc_pair_OpenLoop</a>);</td></tr>
<tr name="1295" id="1295">
<td><a id="l1295" class='ln'>1295</a></td><td></td></tr>
<tr name="1296" id="1296">
<td><a id="l1296" class='ln'>1296</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="1296">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="1297" id="1297">
<td><a id="l1297" class='ln'>1297</a></td><td><span class="br">}</span></td></tr>
<tr name="1298" id="1298">
<td><a id="l1298" class='ln'>1298</a></td><td></td></tr>
<tr name="1299" id="1299">
<td><a id="l1299" class='ln'>1299</a></td><td><span class="ct">//</span></td></tr>
<tr name="1300" id="1300">
<td><a id="l1300" class='ln'>1300</a></td><td><span class="ct">//  Disable for atomic system:</span></td></tr>
<tr name="1301" id="1301">
<td><a id="l1301" class='ln'>1301</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1301">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1302" id="1302">
<td><a id="l1302" class='ln'>1302</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1302">&lt;S329&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1303" id="1303">
<td><a id="l1303" class='ln'>1303</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1303">&lt;S409&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1304" id="1304">
<td><a id="l1304" class='ln'>1304</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1304">&lt;S514&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1305" id="1305">
<td><a id="l1305" class='ln'>1305</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1305">&lt;S515&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1306" id="1306">
<td><a id="l1306" class='ln'>1306</a></td><td></td></tr>
<tr name="1307" id="1307">
<td><a id="l1307" class='ln'>1307</a></td><td><span class="kw">void</span> <a id="1307c6" class="tk">M_hc_pair_ClosedLoop_v5_Disable</a>(<a id="1307c38" class="tk">int16_T</a> <a id="1307c46" class="tk">*</a><a id="1307c47" class="tk">rty_error</a>,</td></tr>
<tr name="1308" id="1308">
<td><a id="l1308" class='ln'>1308</a></td><td>  <a id="1308c3" class="tk">rtB_hc_pair_ClosedLoop_v5_MX_Ga</a> <a id="1308c35" class="tk">*</a><a id="1308c36" class="tk">localB</a>, <a id="1308c44" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a></td></tr>
<tr name="1309" id="1309">
<td><a id="l1309" class='ln'>1309</a></td><td>  <a id="1309c3" class="tk">*</a><a id="1309c4" class="tk">localDW</a>)</td></tr>
<tr name="1310" id="1310">
<td><a id="l1310" class='ln'>1310</a></td><td><span class="br">{</span></td></tr>
<tr name="1311" id="1311">
<td><a id="l1311" class='ln'>1311</a></td><td>  <span class="ct">// Disable for Enabled SubSystem: '<a class="ct blk" blk_line="1311">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="1312" id="1312">
<td><a id="l1312" class='ln'>1312</a></td><td>  <span class="kw">if</span> (<a id="1312c7" class="tk">localDW</a>-&gt;<a id="1312c16" class="tk">control_loop</a>.<a id="1312c29" class="tk">control_loop_MODE</a>) <span class="br">{</span></td></tr>
<tr name="1313" id="1313">
<td><a id="l1313" class='ln'>1313</a></td><td>    <a id="1313c5" class="tk">MX_Gateway_control_loop_Disable</a>(<a id="1313c37" class="tk">rty_error</a>, <a id="1313c48" class="tk">&amp;</a><a id="1313c49" class="tk">localB</a>-&gt;<a id="1313c57" class="tk">DataTypeConversion</a>,</td></tr>
<tr name="1314" id="1314">
<td><a id="l1314" class='ln'>1314</a></td><td>      <a id="1314c7" class="tk">&amp;</a><a id="1314c8" class="tk">localB</a>-&gt;<a id="1314c16" class="tk">control_loop</a>, <a id="1314c30" class="tk">&amp;</a><a id="1314c31" class="tk">localDW</a>-&gt;<a id="1314c40" class="tk">control_loop</a>);</td></tr>
<tr name="1315" id="1315">
<td><a id="l1315" class='ln'>1315</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1316" id="1316">
<td><a id="l1316" class='ln'>1316</a></td><td></td></tr>
<tr name="1317" id="1317">
<td><a id="l1317" class='ln'>1317</a></td><td>  <span class="ct">// End of Disable for SubSystem: '<a class="ct blk" blk_line="1317">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="1318" id="1318">
<td><a id="l1318" class='ln'>1318</a></td><td><span class="br">}</span></td></tr>
<tr name="1319" id="1319">
<td><a id="l1319" class='ln'>1319</a></td><td></td></tr>
<tr name="1320" id="1320">
<td><a id="l1320" class='ln'>1320</a></td><td><span class="ct">//</span></td></tr>
<tr name="1321" id="1321">
<td><a id="l1321" class='ln'>1321</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="1322" id="1322">
<td><a id="l1322" class='ln'>1322</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1322">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1323" id="1323">
<td><a id="l1323" class='ln'>1323</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1323">&lt;S329&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1324" id="1324">
<td><a id="l1324" class='ln'>1324</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1324">&lt;S409&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1325" id="1325">
<td><a id="l1325" class='ln'>1325</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1325">&lt;S514&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1326" id="1326">
<td><a id="l1326" class='ln'>1326</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1326">&lt;S515&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1327" id="1327">
<td><a id="l1327" class='ln'>1327</a></td><td></td></tr>
<tr name="1328" id="1328">
<td><a id="l1328" class='ln'>1328</a></td><td><span class="kw">void</span> <a id="1328c6" class="tk">MX_Gatewa_hc_pair_ClosedLoop_v5</a>(<a id="1328c38" class="tk">uint16_T</a> <a id="1328c47" class="tk">rtu_i_cmd</a>, <a id="1328c58" class="tk">boolean_T</a></td></tr>
<tr name="1329" id="1329">
<td><a id="l1329" class='ln'>1329</a></td><td>  <a id="1329c3" class="tk">rtu_enable_LoSide</a>, <a id="1329c22" class="tk">boolean_T</a> <a id="1329c32" class="tk">rtu_diag_enable</a>, <a id="1329c49" class="tk">uint16_T</a> <a id="1329c58" class="tk">rtu_afbk</a>, <a id="1329c68" class="tk">uint16_T</a></td></tr>
<tr name="1330" id="1330">
<td><a id="l1330" class='ln'>1330</a></td><td>  <a id="1330c3" class="tk">rtu_Vbatt</a>, <a id="1330c14" class="tk">uint16_T</a> <a id="1330c23" class="tk">rtu_i_fbk</a>, <a id="1330c34" class="tk">uint8_T</a> <a id="1330c42" class="tk">rtu_ocstg_check</a>, <a id="1330c59" class="tk">uint16_T</a> <a id="1330c68" class="tk">*</a><a id="1330c69" class="tk">rty_hs_cmd</a>,</td></tr>
<tr name="1331" id="1331">
<td><a id="l1331" class='ln'>1331</a></td><td>  <a id="1331c3" class="tk">boolean_T</a> <a id="1331c13" class="tk">*</a><a id="1331c14" class="tk">rty_ls_cmd</a>, <a id="1331c26" class="tk">uint8_T</a> <a id="1331c34" class="tk">*</a><a id="1331c35" class="tk">rty_oc_state</a>, <a id="1331c49" class="tk">uint8_T</a> <a id="1331c57" class="tk">*</a><a id="1331c58" class="tk">rty_diag_state</a>, <a id="1331c74" class="tk">int16_T</a></td></tr>
<tr name="1332" id="1332">
<td><a id="l1332" class='ln'>1332</a></td><td>  <a id="1332c3" class="tk">*</a><a id="1332c4" class="tk">rty_error</a>, <a id="1332c15" class="tk">rtB_hc_pair_ClosedLoop_v5_MX_Ga</a> <a id="1332c47" class="tk">*</a><a id="1332c48" class="tk">localB</a>,</td></tr>
<tr name="1333" id="1333">
<td><a id="l1333" class='ln'>1333</a></td><td>  <a id="1333c3" class="tk">rtDW_hc_pair_ClosedLoop_v5_MX_G</a> <a id="1333c35" class="tk">*</a><a id="1333c36" class="tk">localDW</a>, <a id="1333c45" class="tk">uint16_T</a> <a id="1333c54" class="tk">rtp_KP</a>, <a id="1333c62" class="tk">uint16_T</a> <a id="1333c71" class="tk">rtp_KI</a>,</td></tr>
<tr name="1334" id="1334">
<td><a id="l1334" class='ln'>1334</a></td><td>  <a id="1334c3" class="tk">uint16_T</a> <a id="1334c12" class="tk">rtp_IFBK_MAX</a>, <a id="1334c26" class="tk">uint16_T</a> <a id="1334c35" class="tk">rtp_NZ_DUTY</a>, <a id="1334c48" class="tk">uint16_T</a> <a id="1334c57" class="tk">rtp_NZ_IFBK</a>, <a id="1334c70" class="tk">uint16_T</a></td></tr>
<tr name="1335" id="1335">
<td><a id="l1335" class='ln'>1335</a></td><td>  <a id="1335c3" class="tk">rtp_OC_DB_CNT</a>, <a id="1335c18" class="tk">uint16_T</a> <a id="1335c27" class="tk">rtp_OPEN_DB_CNT</a>, <a id="1335c44" class="tk">uint16_T</a> <a id="1335c53" class="tk">rtp_OSTG_DB_CNT</a>, <a id="1335c70" class="tk">uint16_T</a></td></tr>
<tr name="1336" id="1336">
<td><a id="l1336" class='ln'>1336</a></td><td>  <a id="1336c3" class="tk">rtp_STB_DB_CNT</a>, <a id="1336c19" class="tk">uint16_T</a> <a id="1336c28" class="tk">rtp_STG_DB_CNT</a>, <a id="1336c44" class="tk">uint8_T</a> <a id="1336c52" class="tk">rtp_BIDIRECTIONAL_CTRL</a>)</td></tr>
<tr name="1337" id="1337">
<td><a id="l1337" class='ln'>1337</a></td><td><span class="br">{</span></td></tr>
<tr name="1338" id="1338">
<td><a id="l1338" class='ln'>1338</a></td><td>  <a id="1338c3" class="tk">boolean_T</a> <a id="1338c13" class="tk">rtb_HiddenBuf_InsertedFor_contr</a>;</td></tr>
<tr name="1339" id="1339">
<td><a id="l1339" class='ln'>1339</a></td><td></td></tr>
<tr name="1340" id="1340">
<td><a id="l1340" class='ln'>1340</a></td><td>  <span class="ct">// SignalConversion: '<a class="ct blk" blk_line="1340">&lt;S351&gt;/HiddenBuf_InsertedFor_control_loop_at_inport_2</a>' incorporates:</span></td></tr>
<tr name="1341" id="1341">
<td><a id="l1341" class='ln'>1341</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1341">&lt;S351&gt;/Constant</a>'</span></td></tr>
<tr name="1342" id="1342">
<td><a id="l1342" class='ln'>1342</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1342">&lt;S356&gt;/Constant</a>'</span></td></tr>
<tr name="1343" id="1343">
<td><a id="l1343" class='ln'>1343</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1343">&lt;S357&gt;/Constant</a>'</span></td></tr>
<tr name="1344" id="1344">
<td><a id="l1344" class='ln'>1344</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1344">&lt;S358&gt;/Constant</a>'</span></td></tr>
<tr name="1345" id="1345">
<td><a id="l1345" class='ln'>1345</a></td><td>  <span class="ct">//   Logic: '<a class="ct blk" blk_line="1345">&lt;S351&gt;/Logical Operator</a>'</span></td></tr>
<tr name="1346" id="1346">
<td><a id="l1346" class='ln'>1346</a></td><td>  <span class="ct">//   Logic: '<a class="ct blk" blk_line="1346">&lt;S351&gt;/Logical Operator1</a>'</span></td></tr>
<tr name="1347" id="1347">
<td><a id="l1347" class='ln'>1347</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1347">&lt;S356&gt;/Compare</a>'</span></td></tr>
<tr name="1348" id="1348">
<td><a id="l1348" class='ln'>1348</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1348">&lt;S357&gt;/Compare</a>'</span></td></tr>
<tr name="1349" id="1349">
<td><a id="l1349" class='ln'>1349</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1349">&lt;S358&gt;/Compare</a>'</span></td></tr>
<tr name="1350" id="1350">
<td><a id="l1350" class='ln'>1350</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="1350">&lt;S351&gt;/Unit Delay</a>'</span></td></tr>
<tr name="1351" id="1351">
<td><a id="l1351" class='ln'>1351</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="1351">&lt;S351&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1352" id="1352">
<td><a id="l1352" class='ln'>1352</a></td><td></td></tr>
<tr name="1353" id="1353">
<td><a id="l1353" class='ln'>1353</a></td><td>  <a id="1353c3" class="tk">rtb_HiddenBuf_InsertedFor_contr</a> = (<a id="1353c38" class="tk">localDW</a>-&gt;<a id="1353c47" class="tk">UnitDelay_DSTATE</a> <a id="1353c64" class="tk">&amp;&amp;</a></td></tr>
<tr name="1354" id="1354">
<td><a id="l1354" class='ln'>1354</a></td><td>    (<a id="1354c6" class="tk">localDW</a>-&gt;<a id="1354c15" class="tk">UnitDelay1_DSTATE</a> <a id="1354c33" class="tk">==</a> <a id="1354c36" class="tk">NORMAL</a>) <a id="1354c44" class="tk">&amp;&amp;</a> <a id="1354c47" class="tk">rtu_enable_LoSide</a> <a id="1354c65" class="tk">&amp;&amp;</a></td></tr>
<tr name="1355" id="1355">
<td><a id="l1355" class='ln'>1355</a></td><td>    <a id="1355c5" class="tk">rtu_diag_enable</a> <a id="1355c21" class="tk">&amp;&amp;</a> ((<a id="1355c26" class="tk">rtu_i_cmd</a> <a id="1355c36" class="tk">&gt;</a> ((<a id="1355c40" class="tk">uint16_T</a>)0U)) <a id="1355c54" class="tk">||</a> (<a id="1355c58" class="tk">rtp_BIDIRECTIONAL_CTRL</a></td></tr>
<tr name="1356" id="1356">
<td><a id="l1356" class='ln'>1356</a></td><td>    <a id="1356c5" class="tk">!=</a> <a id="1356c8" class="tk">NON_FUNCTIONAL</a>)));</td></tr>
<tr name="1357" id="1357">
<td><a id="l1357" class='ln'>1357</a></td><td></td></tr>
<tr name="1358" id="1358">
<td><a id="l1358" class='ln'>1358</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="1358">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="1359" id="1359">
<td><a id="l1359" class='ln'>1359</a></td><td>  <a id="1359c3" class="tk">MX_Gateway_control_loop</a>(<a id="1359c27" class="tk">rtb_HiddenBuf_InsertedFor_contr</a>, <a id="1359c60" class="tk">rtu_i_cmd</a>, <a id="1359c71" class="tk">rtu_i_fbk</a>,</td></tr>
<tr name="1360" id="1360">
<td><a id="l1360" class='ln'>1360</a></td><td>    <a id="1360c5" class="tk">rty_error</a>, <a id="1360c16" class="tk">&amp;</a><a id="1360c17" class="tk">localB</a>-&gt;<a id="1360c25" class="tk">DataTypeConversion</a>, <a id="1360c45" class="tk">&amp;</a><a id="1360c46" class="tk">localB</a>-&gt;<a id="1360c54" class="tk">control_loop</a>,</td></tr>
<tr name="1361" id="1361">
<td><a id="l1361" class='ln'>1361</a></td><td>    <a id="1361c5" class="tk">&amp;</a><a id="1361c6" class="tk">localDW</a>-&gt;<a id="1361c15" class="tk">control_loop</a>, <a id="1361c29" class="tk">rtp_KP</a>, <a id="1361c37" class="tk">rtp_KI</a>);</td></tr>
<tr name="1362" id="1362">
<td><a id="l1362" class='ln'>1362</a></td><td></td></tr>
<tr name="1363" id="1363">
<td><a id="l1363" class='ln'>1363</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="1363">&lt;S351&gt;/control_loop</a>'</span></td></tr>
<tr name="1364" id="1364">
<td><a id="l1364" class='ln'>1364</a></td><td></td></tr>
<tr name="1365" id="1365">
<td><a id="l1365" class='ln'>1365</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="1365">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="1366" id="1366">
<td><a id="l1366" class='ln'>1366</a></td><td>  <a id="1366c3" class="tk">MX_Gateway_hc_pair_OpenLoop</a>(<a id="1366c31" class="tk">localB</a>-&gt;<a id="1366c39" class="tk">DataTypeConversion</a>, <a id="1366c59" class="tk">rtu_enable_LoSide</a>,</td></tr>
<tr name="1367" id="1367">
<td><a id="l1367" class='ln'>1367</a></td><td>    <a id="1367c5" class="tk">rtu_diag_enable</a>, <a id="1367c22" class="tk">rtu_afbk</a>, <a id="1367c32" class="tk">rtu_Vbatt</a>, <a id="1367c43" class="tk">rtu_i_fbk</a>, <a id="1367c54" class="tk">rtu_ocstg_check</a>, <a id="1367c71" class="tk">rty_hs_cmd</a>,</td></tr>
<tr name="1368" id="1368">
<td><a id="l1368" class='ln'>1368</a></td><td>    <a id="1368c5" class="tk">rty_ls_cmd</a>, <a id="1368c17" class="tk">rty_oc_state</a>, <a id="1368c31" class="tk">rty_diag_state</a>, <a id="1368c47" class="tk">&amp;</a><a id="1368c48" class="tk">localDW</a>-&gt;<a id="1368c57" class="tk">hc_pair_OpenLoop</a>,</td></tr>
<tr name="1369" id="1369">
<td><a id="l1369" class='ln'>1369</a></td><td>    <a id="1369c5" class="tk">rtp_IFBK_MAX</a>, <a id="1369c19" class="tk">rtp_NZ_DUTY</a>, <a id="1369c32" class="tk">rtp_NZ_IFBK</a>, <a id="1369c45" class="tk">rtp_OC_DB_CNT</a>, <a id="1369c60" class="tk">rtp_OPEN_DB_CNT</a>,</td></tr>
<tr name="1370" id="1370">
<td><a id="l1370" class='ln'>1370</a></td><td>    <a id="1370c5" class="tk">rtp_OSTG_DB_CNT</a>, <a id="1370c22" class="tk">rtp_STB_DB_CNT</a>, <a id="1370c38" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="1371" id="1371">
<td><a id="l1371" class='ln'>1371</a></td><td></td></tr>
<tr name="1372" id="1372">
<td><a id="l1372" class='ln'>1372</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="1372">&lt;S351&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="1373" id="1373">
<td><a id="l1373" class='ln'>1373</a></td><td></td></tr>
<tr name="1374" id="1374">
<td><a id="l1374" class='ln'>1374</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="1374">&lt;S351&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1375" id="1375">
<td><a id="l1375" class='ln'>1375</a></td><td>  <a id="1375c3" class="tk">localDW</a>-&gt;<a id="1375c12" class="tk">UnitDelay1_DSTATE</a> = <a id="1375c32" class="tk">*</a><a id="1375c33" class="tk">rty_diag_state</a>;</td></tr>
<tr name="1376" id="1376">
<td><a id="l1376" class='ln'>1376</a></td><td></td></tr>
<tr name="1377" id="1377">
<td><a id="l1377" class='ln'>1377</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="1377">&lt;S351&gt;/Unit Delay</a>'</span></td></tr>
<tr name="1378" id="1378">
<td><a id="l1378" class='ln'>1378</a></td><td>  <a id="1378c3" class="tk">localDW</a>-&gt;<a id="1378c12" class="tk">UnitDelay_DSTATE</a> = <a id="1378c31" class="tk">*</a><a id="1378c32" class="tk">rty_ls_cmd</a>;</td></tr>
<tr name="1379" id="1379">
<td><a id="l1379" class='ln'>1379</a></td><td><span class="br">}</span></td></tr>
<tr name="1380" id="1380">
<td><a id="l1380" class='ln'>1380</a></td><td></td></tr>
<tr name="1381" id="1381">
<td><a id="l1381" class='ln'>1381</a></td><td><span class="ct">//</span></td></tr>
<tr name="1382" id="1382">
<td><a id="l1382" class='ln'>1382</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="1383" id="1383">
<td><a id="l1383" class='ln'>1383</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1383">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1384" id="1384">
<td><a id="l1384" class='ln'>1384</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1384">&lt;S329&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1385" id="1385">
<td><a id="l1385" class='ln'>1385</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1385">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1386" id="1386">
<td><a id="l1386" class='ln'>1386</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1386">&lt;S409&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1387" id="1387">
<td><a id="l1387" class='ln'>1387</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1387">&lt;S457&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1388" id="1388">
<td><a id="l1388" class='ln'>1388</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1388">&lt;S476&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1389" id="1389">
<td><a id="l1389" class='ln'>1389</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1389">&lt;S514&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1390" id="1390">
<td><a id="l1390" class='ln'>1390</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1390">&lt;S515&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1391" id="1391">
<td><a id="l1391" class='ln'>1391</a></td><td></td></tr>
<tr name="1392" id="1392">
<td><a id="l1392" class='ln'>1392</a></td><td><span class="kw">void</span> <a id="1392c6" class="tk">MX_Gatewa_oc_stg_detection_Init</a>(<a id="1392c38" class="tk">uint8_T</a> <a id="1392c46" class="tk">*</a><a id="1392c47" class="tk">rty_diag_state_out</a>, <a id="1392c67" class="tk">uint8_T</a></td></tr>
<tr name="1393" id="1393">
<td><a id="l1393" class='ln'>1393</a></td><td>  <a id="1393c3" class="tk">*</a><a id="1393c4" class="tk">rty_ocstg_check</a>, <a id="1393c21" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="1393c53" class="tk">*</a><a id="1393c54" class="tk">localDW</a>)</td></tr>
<tr name="1394" id="1394">
<td><a id="l1394" class='ln'>1394</a></td><td><span class="br">{</span></td></tr>
<tr name="1395" id="1395">
<td><a id="l1395" class='ln'>1395</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="1395">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="1396" id="1396">
<td><a id="l1396" class='ln'>1396</a></td><td>  <a id="1396c3" class="tk">localDW</a>-&gt;<a id="1396c12" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="1397" id="1397">
<td><a id="l1397" class='ln'>1397</a></td><td>  <a id="1397c3" class="tk">localDW</a>-&gt;<a id="1397c12" class="tk">bitsForTID1</a>.<a id="1397c24" class="tk">is_active_c5_MX_Library</a> = 0U;</td></tr>
<tr name="1398" id="1398">
<td><a id="l1398" class='ln'>1398</a></td><td>  <a id="1398c3" class="tk">localDW</a>-&gt;<a id="1398c12" class="tk">bitsForTID1</a>.<a id="1398c24" class="tk">is_c5_MX_Library</a> = <a id="1398c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jstd</a>;</td></tr>
<tr name="1399" id="1399">
<td><a id="l1399" class='ln'>1399</a></td><td>  <a id="1399c3" class="tk">localDW</a>-&gt;<a id="1399c12" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1400" id="1400">
<td><a id="l1400" class='ln'>1400</a></td><td>  <a id="1400c3" class="tk">*</a><a id="1400c4" class="tk">rty_diag_state_out</a> = 0U;</td></tr>
<tr name="1401" id="1401">
<td><a id="l1401" class='ln'>1401</a></td><td>  <a id="1401c3" class="tk">*</a><a id="1401c4" class="tk">rty_ocstg_check</a> = 0U;</td></tr>
<tr name="1402" id="1402">
<td><a id="l1402" class='ln'>1402</a></td><td><span class="br">}</span></td></tr>
<tr name="1403" id="1403">
<td><a id="l1403" class='ln'>1403</a></td><td></td></tr>
<tr name="1404" id="1404">
<td><a id="l1404" class='ln'>1404</a></td><td><span class="ct">//</span></td></tr>
<tr name="1405" id="1405">
<td><a id="l1405" class='ln'>1405</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="1406" id="1406">
<td><a id="l1406" class='ln'>1406</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1406">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1407" id="1407">
<td><a id="l1407" class='ln'>1407</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1407">&lt;S329&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1408" id="1408">
<td><a id="l1408" class='ln'>1408</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1408">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1409" id="1409">
<td><a id="l1409" class='ln'>1409</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1409">&lt;S409&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1410" id="1410">
<td><a id="l1410" class='ln'>1410</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1410">&lt;S457&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1411" id="1411">
<td><a id="l1411" class='ln'>1411</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1411">&lt;S476&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1412" id="1412">
<td><a id="l1412" class='ln'>1412</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1412">&lt;S514&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1413" id="1413">
<td><a id="l1413" class='ln'>1413</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1413">&lt;S515&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1414" id="1414">
<td><a id="l1414" class='ln'>1414</a></td><td></td></tr>
<tr name="1415" id="1415">
<td><a id="l1415" class='ln'>1415</a></td><td><span class="kw">void</span> <a id="1415c6" class="tk">MX_Gatew_oc_stg_detection_Reset</a>(<a id="1415c38" class="tk">uint8_T</a> <a id="1415c46" class="tk">*</a><a id="1415c47" class="tk">rty_diag_state_out</a>, <a id="1415c67" class="tk">uint8_T</a></td></tr>
<tr name="1416" id="1416">
<td><a id="l1416" class='ln'>1416</a></td><td>  <a id="1416c3" class="tk">*</a><a id="1416c4" class="tk">rty_ocstg_check</a>, <a id="1416c21" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="1416c53" class="tk">*</a><a id="1416c54" class="tk">localDW</a>)</td></tr>
<tr name="1417" id="1417">
<td><a id="l1417" class='ln'>1417</a></td><td><span class="br">{</span></td></tr>
<tr name="1418" id="1418">
<td><a id="l1418" class='ln'>1418</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="1418">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="1419" id="1419">
<td><a id="l1419" class='ln'>1419</a></td><td>  <a id="1419c3" class="tk">localDW</a>-&gt;<a id="1419c12" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="1420" id="1420">
<td><a id="l1420" class='ln'>1420</a></td><td>  <a id="1420c3" class="tk">localDW</a>-&gt;<a id="1420c12" class="tk">bitsForTID1</a>.<a id="1420c24" class="tk">is_active_c5_MX_Library</a> = 0U;</td></tr>
<tr name="1421" id="1421">
<td><a id="l1421" class='ln'>1421</a></td><td>  <a id="1421c3" class="tk">localDW</a>-&gt;<a id="1421c12" class="tk">bitsForTID1</a>.<a id="1421c24" class="tk">is_c5_MX_Library</a> = <a id="1421c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jstd</a>;</td></tr>
<tr name="1422" id="1422">
<td><a id="l1422" class='ln'>1422</a></td><td>  <a id="1422c3" class="tk">localDW</a>-&gt;<a id="1422c12" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1423" id="1423">
<td><a id="l1423" class='ln'>1423</a></td><td>  <a id="1423c3" class="tk">*</a><a id="1423c4" class="tk">rty_diag_state_out</a> = 0U;</td></tr>
<tr name="1424" id="1424">
<td><a id="l1424" class='ln'>1424</a></td><td>  <a id="1424c3" class="tk">*</a><a id="1424c4" class="tk">rty_ocstg_check</a> = 0U;</td></tr>
<tr name="1425" id="1425">
<td><a id="l1425" class='ln'>1425</a></td><td><span class="br">}</span></td></tr>
<tr name="1426" id="1426">
<td><a id="l1426" class='ln'>1426</a></td><td></td></tr>
<tr name="1427" id="1427">
<td><a id="l1427" class='ln'>1427</a></td><td><span class="ct">//</span></td></tr>
<tr name="1428" id="1428">
<td><a id="l1428" class='ln'>1428</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="1429" id="1429">
<td><a id="l1429" class='ln'>1429</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1429">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1430" id="1430">
<td><a id="l1430" class='ln'>1430</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1430">&lt;S329&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1431" id="1431">
<td><a id="l1431" class='ln'>1431</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1431">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1432" id="1432">
<td><a id="l1432" class='ln'>1432</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1432">&lt;S409&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1433" id="1433">
<td><a id="l1433" class='ln'>1433</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1433">&lt;S457&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1434" id="1434">
<td><a id="l1434" class='ln'>1434</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1434">&lt;S476&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1435" id="1435">
<td><a id="l1435" class='ln'>1435</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1435">&lt;S514&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1436" id="1436">
<td><a id="l1436" class='ln'>1436</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1436">&lt;S515&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1437" id="1437">
<td><a id="l1437" class='ln'>1437</a></td><td></td></tr>
<tr name="1438" id="1438">
<td><a id="l1438" class='ln'>1438</a></td><td><span class="kw">void</span> <a id="1438c6" class="tk">MX_Gateway_oc_stg_detection</a>(<a id="1438c34" class="tk">uint8_T</a> <a id="1438c42" class="tk">rtu_oc_state</a>, <a id="1438c56" class="tk">uint8_T</a> <a id="1438c64" class="tk">rtu_diag_state_in</a>,</td></tr>
<tr name="1439" id="1439">
<td><a id="l1439" class='ln'>1439</a></td><td>  <a id="1439c3" class="tk">uint8_T</a> <a id="1439c11" class="tk">*</a><a id="1439c12" class="tk">rty_diag_state_out</a>, <a id="1439c32" class="tk">uint8_T</a> <a id="1439c40" class="tk">*</a><a id="1439c41" class="tk">rty_ocstg_check</a>,</td></tr>
<tr name="1440" id="1440">
<td><a id="l1440" class='ln'>1440</a></td><td>  <a id="1440c3" class="tk">rtDW_oc_stg_detection_MX_Gatewa</a> <a id="1440c35" class="tk">*</a><a id="1440c36" class="tk">localDW</a>, <a id="1440c45" class="tk">uint16_T</a> <a id="1440c54" class="tk">rtp_OPEN_DB_CNT</a>, <a id="1440c71" class="tk">uint16_T</a></td></tr>
<tr name="1441" id="1441">
<td><a id="l1441" class='ln'>1441</a></td><td>  <a id="1441c3" class="tk">rtp_STG_DB_CNT</a>)</td></tr>
<tr name="1442" id="1442">
<td><a id="l1442" class='ln'>1442</a></td><td><span class="br">{</span></td></tr>
<tr name="1443" id="1443">
<td><a id="l1443" class='ln'>1443</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="1443">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="1444" id="1444">
<td><a id="l1444" class='ln'>1444</a></td><td>  <span class="ct">// Gateway: oc_stg_detection/oc_operation_detection</span></td></tr>
<tr name="1445" id="1445">
<td><a id="l1445" class='ln'>1445</a></td><td>  <span class="kw">if</span> ((<a id="1445c8" class="tk">uint32_T</a>)<a id="1445c17" class="tk">localDW</a>-&gt;<a id="1445c26" class="tk">temporalCounter_i1</a> <a id="1445c45" class="tk">&lt;</a> 63U) <span class="br">{</span></td></tr>
<tr name="1446" id="1446">
<td><a id="l1446" class='ln'>1446</a></td><td>    <a id="1446c5" class="tk">localDW</a>-&gt;<a id="1446c14" class="tk">temporalCounter_i1</a> = (<a id="1446c36" class="tk">uint8_T</a>)(<a id="1446c45" class="tk">int32_T</a>)((<a id="1446c55" class="tk">int32_T</a>)</td></tr>
<tr name="1447" id="1447">
<td><a id="l1447" class='ln'>1447</a></td><td>      <a id="1447c7" class="tk">localDW</a>-&gt;<a id="1447c16" class="tk">temporalCounter_i1</a> <a id="1447c35" class="tk">+</a> 1);</td></tr>
<tr name="1448" id="1448">
<td><a id="l1448" class='ln'>1448</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1449" id="1449">
<td><a id="l1449" class='ln'>1449</a></td><td></td></tr>
<tr name="1450" id="1450">
<td><a id="l1450" class='ln'>1450</a></td><td>  <span class="ct">// During: oc_stg_detection/oc_operation_detection</span></td></tr>
<tr name="1451" id="1451">
<td><a id="l1451" class='ln'>1451</a></td><td>  <span class="kw">if</span> ((<a id="1451c8" class="tk">uint32_T</a>)<a id="1451c17" class="tk">localDW</a>-&gt;<a id="1451c26" class="tk">bitsForTID1</a>.<a id="1451c38" class="tk">is_active_c5_MX_Library</a> <a id="1451c62" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="1452" id="1452">
<td><a id="l1452" class='ln'>1452</a></td><td>    <span class="ct">// Entry: oc_stg_detection/oc_operation_detection</span></td></tr>
<tr name="1453" id="1453">
<td><a id="l1453" class='ln'>1453</a></td><td>    <a id="1453c5" class="tk">localDW</a>-&gt;<a id="1453c14" class="tk">bitsForTID1</a>.<a id="1453c26" class="tk">is_active_c5_MX_Library</a> = 1U;</td></tr>
<tr name="1454" id="1454">
<td><a id="l1454" class='ln'>1454</a></td><td></td></tr>
<tr name="1455" id="1455">
<td><a id="l1455" class='ln'>1455</a></td><td>    <span class="ct">// Entry Internal: oc_stg_detection/oc_operation_detection</span></td></tr>
<tr name="1456" id="1456">
<td><a id="l1456" class='ln'>1456</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="1456">&lt;S363&gt;:8</a>'</span></td></tr>
<tr name="1457" id="1457">
<td><a id="l1457" class='ln'>1457</a></td><td>    <a id="1457c5" class="tk">localDW</a>-&gt;<a id="1457c14" class="tk">bitsForTID1</a>.<a id="1457c26" class="tk">is_c5_MX_Library</a> = <a id="1457c45" class="tk">MX_Gateway_IN_NORMAL_ngcs</a>;</td></tr>
<tr name="1458" id="1458">
<td><a id="l1458" class='ln'>1458</a></td><td></td></tr>
<tr name="1459" id="1459">
<td><a id="l1459" class='ln'>1459</a></td><td>    <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1459">&lt;S363&gt;:1</a>'</span></td></tr>
<tr name="1460" id="1460">
<td><a id="l1460" class='ln'>1460</a></td><td>    <a id="1460c5" class="tk">*</a><a id="1460c6" class="tk">rty_diag_state_out</a> = <a id="1460c27" class="tk">NORMAL</a>;</td></tr>
<tr name="1461" id="1461">
<td><a id="l1461" class='ln'>1461</a></td><td>    <a id="1461c5" class="tk">*</a><a id="1461c6" class="tk">rty_ocstg_check</a> = <a id="1461c24" class="tk">INACTIVE</a>;</td></tr>
<tr name="1462" id="1462">
<td><a id="l1462" class='ln'>1462</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1463" id="1463">
<td><a id="l1463" class='ln'>1463</a></td><td>    <span class="kw">switch</span> (<a id="1463c13" class="tk">localDW</a>-&gt;<a id="1463c22" class="tk">bitsForTID1</a>.<a id="1463c34" class="tk">is_c5_MX_Library</a>) <span class="br">{</span></td></tr>
<tr name="1464" id="1464">
<td><a id="l1464" class='ln'>1464</a></td><td>     <span class="kw">case</span> <a id="1464c11" class="tk">MX_Gateway_IN_DIAG_STATE_ERROR</a><a id="1464c41" class="tk">:</a></td></tr>
<tr name="1465" id="1465">
<td><a id="l1465" class='ln'>1465</a></td><td>      <a id="1465c7" class="tk">*</a><a id="1465c8" class="tk">rty_ocstg_check</a> = <a id="1465c26" class="tk">INACTIVE</a>;</td></tr>
<tr name="1466" id="1466">
<td><a id="l1466" class='ln'>1466</a></td><td></td></tr>
<tr name="1467" id="1467">
<td><a id="l1467" class='ln'>1467</a></td><td>      <span class="ct">// During 'DIAG_STATE_ERROR': '<a class="ct blk" blk_line="1467">&lt;S363&gt;:5</a>'</span></td></tr>
<tr name="1468" id="1468">
<td><a id="l1468" class='ln'>1468</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1469" id="1469">
<td><a id="l1469" class='ln'>1469</a></td><td></td></tr>
<tr name="1470" id="1470">
<td><a id="l1470" class='ln'>1470</a></td><td>     <span class="kw">case</span> <a id="1470c11" class="tk">MX_Gateway_IN_NORMAL_ngcs</a><a id="1470c36" class="tk">:</a></td></tr>
<tr name="1471" id="1471">
<td><a id="l1471" class='ln'>1471</a></td><td>      <a id="1471c7" class="tk">*</a><a id="1471c8" class="tk">rty_ocstg_check</a> = <a id="1471c26" class="tk">INACTIVE</a>;</td></tr>
<tr name="1472" id="1472">
<td><a id="l1472" class='ln'>1472</a></td><td></td></tr>
<tr name="1473" id="1473">
<td><a id="l1473" class='ln'>1473</a></td><td>      <span class="ct">// During 'NORMAL': '<a class="ct blk" blk_line="1473">&lt;S363&gt;:1</a>'</span></td></tr>
<tr name="1474" id="1474">
<td><a id="l1474" class='ln'>1474</a></td><td>      <span class="ct">// Unable to distinguish</span></td></tr>
<tr name="1475" id="1475">
<td><a id="l1475" class='ln'>1475</a></td><td>      <span class="ct">// between Open or STG fault</span></td></tr>
<tr name="1476" id="1476">
<td><a id="l1476" class='ln'>1476</a></td><td>      <span class="kw">if</span> (<a id="1476c11" class="tk">rtu_diag_state_in</a> <a id="1476c29" class="tk">==</a> <a id="1476c32" class="tk">OPEN_STG</a>) <span class="br">{</span></td></tr>
<tr name="1477" id="1477">
<td><a id="l1477" class='ln'>1477</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1477">&lt;S363&gt;:9</a>'</span></td></tr>
<tr name="1478" id="1478">
<td><a id="l1478" class='ln'>1478</a></td><td>        <a id="1478c9" class="tk">localDW</a>-&gt;<a id="1478c18" class="tk">bitsForTID1</a>.<a id="1478c30" class="tk">is_c5_MX_Library</a> = <a id="1478c49" class="tk">MX_Gate_IN_OPEN_STG_ERROR_RESET</a>;</td></tr>
<tr name="1479" id="1479">
<td><a id="l1479" class='ln'>1479</a></td><td>        <a id="1479c9" class="tk">localDW</a>-&gt;<a id="1479c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="1480" id="1480">
<td><a id="l1480" class='ln'>1480</a></td><td></td></tr>
<tr name="1481" id="1481">
<td><a id="l1481" class='ln'>1481</a></td><td>        <span class="ct">// Entry 'OPEN_STG_ERROR_RESET': '<a class="ct blk" blk_line="1481">&lt;S363&gt;:3</a>'</span></td></tr>
<tr name="1482" id="1482">
<td><a id="l1482" class='ln'>1482</a></td><td>        <a id="1482c9" class="tk">*</a><a id="1482c10" class="tk">rty_diag_state_out</a> = <a id="1482c31" class="tk">NORMAL</a>;</td></tr>
<tr name="1483" id="1483">
<td><a id="l1483" class='ln'>1483</a></td><td>        <a id="1483c9" class="tk">*</a><a id="1483c10" class="tk">rty_ocstg_check</a> = <a id="1483c28" class="tk">ACTIVE</a>;</td></tr>
<tr name="1484" id="1484">
<td><a id="l1484" class='ln'>1484</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1485" id="1485">
<td><a id="l1485" class='ln'>1485</a></td><td>        <span class="ct">// Overcurrent Fault</span></td></tr>
<tr name="1486" id="1486">
<td><a id="l1486" class='ln'>1486</a></td><td>        <span class="kw">if</span> (<a id="1486c13" class="tk">rtu_oc_state</a> <a id="1486c26" class="tk">!=</a> <a id="1486c29" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="1487" id="1487">
<td><a id="l1487" class='ln'>1487</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="1487">&lt;S363&gt;:10</a>'</span></td></tr>
<tr name="1488" id="1488">
<td><a id="l1488" class='ln'>1488</a></td><td>          <a id="1488c11" class="tk">localDW</a>-&gt;<a id="1488c20" class="tk">bitsForTID1</a>.<a id="1488c32" class="tk">is_c5_MX_Library</a> = <a id="1488c51" class="tk">MX_Gateway_IN_OC_STATE_ERROR</a>;</td></tr>
<tr name="1489" id="1489">
<td><a id="l1489" class='ln'>1489</a></td><td></td></tr>
<tr name="1490" id="1490">
<td><a id="l1490" class='ln'>1490</a></td><td>          <span class="ct">// Entry 'OC_STATE_ERROR': '<a class="ct blk" blk_line="1490">&lt;S363&gt;:2</a>'</span></td></tr>
<tr name="1491" id="1491">
<td><a id="l1491" class='ln'>1491</a></td><td>          <a id="1491c11" class="tk">*</a><a id="1491c12" class="tk">rty_diag_state_out</a> = <a id="1491c33" class="tk">rtu_oc_state</a>;</td></tr>
<tr name="1492" id="1492">
<td><a id="l1492" class='ln'>1492</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1493" id="1493">
<td><a id="l1493" class='ln'>1493</a></td><td>          <span class="ct">// STB, STG or Open Circuit Fault</span></td></tr>
<tr name="1494" id="1494">
<td><a id="l1494" class='ln'>1494</a></td><td>          <span class="kw">if</span> ((<a id="1494c16" class="tk">rtu_diag_state_in</a> <a id="1494c34" class="tk">==</a> <a id="1494c37" class="tk">SHORT_TO_GROUND</a>) <a id="1494c54" class="tk">||</a> (<a id="1494c58" class="tk">rtu_diag_state_in</a> <a id="1494c76" class="tk">==</a></td></tr>
<tr name="1495" id="1495">
<td><a id="l1495" class='ln'>1495</a></td><td>               <a id="1495c16" class="tk">SHORT_TO_BATTERY</a>) <a id="1495c34" class="tk">||</a> (<a id="1495c38" class="tk">rtu_diag_state_in</a> <a id="1495c56" class="tk">==</a> <a id="1495c59" class="tk">OPEN_CIRCUIT</a>)) <span class="br">{</span></td></tr>
<tr name="1496" id="1496">
<td><a id="l1496" class='ln'>1496</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1496">&lt;S363&gt;:12</a>'</span></td></tr>
<tr name="1497" id="1497">
<td><a id="l1497" class='ln'>1497</a></td><td>            <a id="1497c13" class="tk">localDW</a>-&gt;<a id="1497c22" class="tk">bitsForTID1</a>.<a id="1497c34" class="tk">is_c5_MX_Library</a> =</td></tr>
<tr name="1498" id="1498">
<td><a id="l1498" class='ln'>1498</a></td><td>              <a id="1498c15" class="tk">MX_Gateway_IN_DIAG_STATE_ERROR</a>;</td></tr>
<tr name="1499" id="1499">
<td><a id="l1499" class='ln'>1499</a></td><td></td></tr>
<tr name="1500" id="1500">
<td><a id="l1500" class='ln'>1500</a></td><td>            <span class="ct">// Entry 'DIAG_STATE_ERROR': '<a class="ct blk" blk_line="1500">&lt;S363&gt;:5</a>'</span></td></tr>
<tr name="1501" id="1501">
<td><a id="l1501" class='ln'>1501</a></td><td>            <a id="1501c13" class="tk">*</a><a id="1501c14" class="tk">rty_diag_state_out</a> = <a id="1501c35" class="tk">rtu_diag_state_in</a>;</td></tr>
<tr name="1502" id="1502">
<td><a id="l1502" class='ln'>1502</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1503" id="1503">
<td><a id="l1503" class='ln'>1503</a></td><td>        <span class="br">}</span></td></tr>
<tr name="1504" id="1504">
<td><a id="l1504" class='ln'>1504</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1505" id="1505">
<td><a id="l1505" class='ln'>1505</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1506" id="1506">
<td><a id="l1506" class='ln'>1506</a></td><td></td></tr>
<tr name="1507" id="1507">
<td><a id="l1507" class='ln'>1507</a></td><td>     <span class="kw">case</span> <a id="1507c11" class="tk">MX_Gateway_IN_OC_STATE_ERROR</a><a id="1507c39" class="tk">:</a></td></tr>
<tr name="1508" id="1508">
<td><a id="l1508" class='ln'>1508</a></td><td>      <a id="1508c7" class="tk">*</a><a id="1508c8" class="tk">rty_ocstg_check</a> = <a id="1508c26" class="tk">INACTIVE</a>;</td></tr>
<tr name="1509" id="1509">
<td><a id="l1509" class='ln'>1509</a></td><td></td></tr>
<tr name="1510" id="1510">
<td><a id="l1510" class='ln'>1510</a></td><td>      <span class="ct">// During 'OC_STATE_ERROR': '<a class="ct blk" blk_line="1510">&lt;S363&gt;:2</a>'</span></td></tr>
<tr name="1511" id="1511">
<td><a id="l1511" class='ln'>1511</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1512" id="1512">
<td><a id="l1512" class='ln'>1512</a></td><td></td></tr>
<tr name="1513" id="1513">
<td><a id="l1513" class='ln'>1513</a></td><td>     <span class="kw">case</span> <a id="1513c11" class="tk">MX_Gatew_IN_OPEN_STG_DIAG_STATE</a><a id="1513c42" class="tk">:</a></td></tr>
<tr name="1514" id="1514">
<td><a id="l1514" class='ln'>1514</a></td><td>      <a id="1514c7" class="tk">*</a><a id="1514c8" class="tk">rty_ocstg_check</a> = <a id="1514c26" class="tk">INACTIVE</a>;</td></tr>
<tr name="1515" id="1515">
<td><a id="l1515" class='ln'>1515</a></td><td></td></tr>
<tr name="1516" id="1516">
<td><a id="l1516" class='ln'>1516</a></td><td>      <span class="ct">// During 'OPEN_STG_DIAG_STATE': '<a class="ct blk" blk_line="1516">&lt;S363&gt;:6</a>'</span></td></tr>
<tr name="1517" id="1517">
<td><a id="l1517" class='ln'>1517</a></td><td>      <span class="kw">if</span> ((<a id="1517c12" class="tk">int32_T</a>)<a id="1517c20" class="tk">localDW</a>-&gt;<a id="1517c29" class="tk">temporalCounter_i1</a> <a id="1517c48" class="tk">&gt;=</a> 5) <span class="br">{</span></td></tr>
<tr name="1518" id="1518">
<td><a id="l1518" class='ln'>1518</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1518">&lt;S363&gt;:11</a>'</span></td></tr>
<tr name="1519" id="1519">
<td><a id="l1519" class='ln'>1519</a></td><td>        <a id="1519c9" class="tk">localDW</a>-&gt;<a id="1519c18" class="tk">bitsForTID1</a>.<a id="1519c30" class="tk">is_c5_MX_Library</a> = <a id="1519c49" class="tk">MX_Gateway_IN_OPEN_STG_ERROR</a>;</td></tr>
<tr name="1520" id="1520">
<td><a id="l1520" class='ln'>1520</a></td><td></td></tr>
<tr name="1521" id="1521">
<td><a id="l1521" class='ln'>1521</a></td><td>        <span class="ct">// Entry 'OPEN_STG_ERROR': '<a class="ct blk" blk_line="1521">&lt;S363&gt;:4</a>'</span></td></tr>
<tr name="1522" id="1522">
<td><a id="l1522" class='ln'>1522</a></td><td>        <a id="1522c9" class="tk">localDW</a>-&gt;<a id="1522c18" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1523" id="1523">
<td><a id="l1523" class='ln'>1523</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1524" id="1524">
<td><a id="l1524" class='ln'>1524</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1525" id="1525">
<td><a id="l1525" class='ln'>1525</a></td><td></td></tr>
<tr name="1526" id="1526">
<td><a id="l1526" class='ln'>1526</a></td><td>     <span class="kw">case</span> <a id="1526c11" class="tk">MX_Gateway_IN_OPEN_STG_ERROR</a><a id="1526c39" class="tk">:</a></td></tr>
<tr name="1527" id="1527">
<td><a id="l1527" class='ln'>1527</a></td><td>      <a id="1527c7" class="tk">*</a><a id="1527c8" class="tk">rty_ocstg_check</a> = <a id="1527c26" class="tk">INACTIVE</a>;</td></tr>
<tr name="1528" id="1528">
<td><a id="l1528" class='ln'>1528</a></td><td></td></tr>
<tr name="1529" id="1529">
<td><a id="l1529" class='ln'>1529</a></td><td>      <span class="ct">// During 'OPEN_STG_ERROR': '<a class="ct blk" blk_line="1529">&lt;S363&gt;:4</a>'</span></td></tr>
<tr name="1530" id="1530">
<td><a id="l1530" class='ln'>1530</a></td><td>      <span class="kw">if</span> ((<a id="1530c12" class="tk">int32_T</a>)<a id="1530c20" class="tk">localDW</a>-&gt;<a id="1530c29" class="tk">debounceCount</a> <a id="1530c43" class="tk">&gt;=</a> (<a id="1530c47" class="tk">int32_T</a>)((<a id="1530c57" class="tk">int32_T</a>)((<a id="1530c67" class="tk">int32_T</a>)</td></tr>
<tr name="1531" id="1531">
<td><a id="l1531" class='ln'>1531</a></td><td>            <a id="1531c13" class="tk">rtp_OPEN_DB_CNT</a> <a id="1531c29" class="tk">+</a> (<a id="1531c32" class="tk">int32_T</a>)<a id="1531c40" class="tk">rtp_STG_DB_CNT</a>) <a id="1531c56" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="1532" id="1532">
<td><a id="l1532" class='ln'>1532</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1532">&lt;S363&gt;:15</a>'</span></td></tr>
<tr name="1533" id="1533">
<td><a id="l1533" class='ln'>1533</a></td><td>        <a id="1533c9" class="tk">localDW</a>-&gt;<a id="1533c18" class="tk">bitsForTID1</a>.<a id="1533c30" class="tk">is_c5_MX_Library</a> = <a id="1533c49" class="tk">MX_Gateway_IN_OPEN_STG_RESET</a>;</td></tr>
<tr name="1534" id="1534">
<td><a id="l1534" class='ln'>1534</a></td><td>        <a id="1534c9" class="tk">localDW</a>-&gt;<a id="1534c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="1535" id="1535">
<td><a id="l1535" class='ln'>1535</a></td><td></td></tr>
<tr name="1536" id="1536">
<td><a id="l1536" class='ln'>1536</a></td><td>        <span class="ct">// Entry 'OPEN_STG_RESET': '<a class="ct blk" blk_line="1536">&lt;S363&gt;:7</a>'</span></td></tr>
<tr name="1537" id="1537">
<td><a id="l1537" class='ln'>1537</a></td><td>        <a id="1537c9" class="tk">*</a><a id="1537c10" class="tk">rty_ocstg_check</a> = <a id="1537c28" class="tk">RESET</a>;</td></tr>
<tr name="1538" id="1538">
<td><a id="l1538" class='ln'>1538</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1539" id="1539">
<td><a id="l1539" class='ln'>1539</a></td><td>        <a id="1539c9" class="tk">*</a><a id="1539c10" class="tk">rty_diag_state_out</a> = <a id="1539c31" class="tk">rtu_diag_state_in</a>;</td></tr>
<tr name="1540" id="1540">
<td><a id="l1540" class='ln'>1540</a></td><td></td></tr>
<tr name="1541" id="1541">
<td><a id="l1541" class='ln'>1541</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1541">&lt;S363&gt;:17</a>'</span></td></tr>
<tr name="1542" id="1542">
<td><a id="l1542" class='ln'>1542</a></td><td>        <span class="kw">if</span> (<a id="1542c13" class="tk">rtu_diag_state_in</a> <a id="1542c31" class="tk">==</a> <a id="1542c34" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="1543" id="1543">
<td><a id="l1543" class='ln'>1543</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="1543">&lt;S363&gt;:16</a>'</span></td></tr>
<tr name="1544" id="1544">
<td><a id="l1544" class='ln'>1544</a></td><td>          <a id="1544c11" class="tk">localDW</a>-&gt;<a id="1544c20" class="tk">debounceCount</a> = (<a id="1544c37" class="tk">uint16_T</a>)(<a id="1544c47" class="tk">int32_T</a>)((<a id="1544c57" class="tk">int32_T</a>)</td></tr>
<tr name="1545" id="1545">
<td><a id="l1545" class='ln'>1545</a></td><td>            <a id="1545c13" class="tk">localDW</a>-&gt;<a id="1545c22" class="tk">debounceCount</a> <a id="1545c36" class="tk">+</a> 1);</td></tr>
<tr name="1546" id="1546">
<td><a id="l1546" class='ln'>1546</a></td><td>        <span class="br">}</span></td></tr>
<tr name="1547" id="1547">
<td><a id="l1547" class='ln'>1547</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1548" id="1548">
<td><a id="l1548" class='ln'>1548</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1549" id="1549">
<td><a id="l1549" class='ln'>1549</a></td><td></td></tr>
<tr name="1550" id="1550">
<td><a id="l1550" class='ln'>1550</a></td><td>     <span class="kw">case</span> <a id="1550c11" class="tk">MX_Gate_IN_OPEN_STG_ERROR_RESET</a><a id="1550c42" class="tk">:</a></td></tr>
<tr name="1551" id="1551">
<td><a id="l1551" class='ln'>1551</a></td><td>      <a id="1551c7" class="tk">*</a><a id="1551c8" class="tk">rty_ocstg_check</a> = <a id="1551c26" class="tk">ACTIVE</a>;</td></tr>
<tr name="1552" id="1552">
<td><a id="l1552" class='ln'>1552</a></td><td></td></tr>
<tr name="1553" id="1553">
<td><a id="l1553" class='ln'>1553</a></td><td>      <span class="ct">// During 'OPEN_STG_ERROR_RESET': '<a class="ct blk" blk_line="1553">&lt;S363&gt;:3</a>'</span></td></tr>
<tr name="1554" id="1554">
<td><a id="l1554" class='ln'>1554</a></td><td>      <span class="kw">if</span> ((<a id="1554c12" class="tk">int32_T</a>)<a id="1554c20" class="tk">localDW</a>-&gt;<a id="1554c29" class="tk">temporalCounter_i1</a> <a id="1554c48" class="tk">&gt;=</a> 5) <span class="br">{</span></td></tr>
<tr name="1555" id="1555">
<td><a id="l1555" class='ln'>1555</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1555">&lt;S363&gt;:13</a>'</span></td></tr>
<tr name="1556" id="1556">
<td><a id="l1556" class='ln'>1556</a></td><td>        <a id="1556c9" class="tk">localDW</a>-&gt;<a id="1556c18" class="tk">bitsForTID1</a>.<a id="1556c30" class="tk">is_c5_MX_Library</a> = <a id="1556c49" class="tk">MX_Gatew_IN_OPEN_STG_DIAG_STATE</a>;</td></tr>
<tr name="1557" id="1557">
<td><a id="l1557" class='ln'>1557</a></td><td>        <a id="1557c9" class="tk">localDW</a>-&gt;<a id="1557c18" class="tk">temporalCounter_i1</a> = 0U;</td></tr>
<tr name="1558" id="1558">
<td><a id="l1558" class='ln'>1558</a></td><td></td></tr>
<tr name="1559" id="1559">
<td><a id="l1559" class='ln'>1559</a></td><td>        <span class="ct">// Entry 'OPEN_STG_DIAG_STATE': '<a class="ct blk" blk_line="1559">&lt;S363&gt;:6</a>'</span></td></tr>
<tr name="1560" id="1560">
<td><a id="l1560" class='ln'>1560</a></td><td>        <a id="1560c9" class="tk">*</a><a id="1560c10" class="tk">rty_ocstg_check</a> = <a id="1560c28" class="tk">INACTIVE</a>;</td></tr>
<tr name="1561" id="1561">
<td><a id="l1561" class='ln'>1561</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1562" id="1562">
<td><a id="l1562" class='ln'>1562</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1563" id="1563">
<td><a id="l1563" class='ln'>1563</a></td><td></td></tr>
<tr name="1564" id="1564">
<td><a id="l1564" class='ln'>1564</a></td><td>     <span class="kw">default</span><a id="1564c13" class="tk">:</a></td></tr>
<tr name="1565" id="1565">
<td><a id="l1565" class='ln'>1565</a></td><td>      <a id="1565c7" class="tk">*</a><a id="1565c8" class="tk">rty_ocstg_check</a> = <a id="1565c26" class="tk">RESET</a>;</td></tr>
<tr name="1566" id="1566">
<td><a id="l1566" class='ln'>1566</a></td><td></td></tr>
<tr name="1567" id="1567">
<td><a id="l1567" class='ln'>1567</a></td><td>      <span class="ct">// During 'OPEN_STG_RESET': '<a class="ct blk" blk_line="1567">&lt;S363&gt;:7</a>'</span></td></tr>
<tr name="1568" id="1568">
<td><a id="l1568" class='ln'>1568</a></td><td>      <span class="kw">if</span> ((<a id="1568c12" class="tk">int32_T</a>)<a id="1568c20" class="tk">localDW</a>-&gt;<a id="1568c29" class="tk">temporalCounter_i1</a> <a id="1568c48" class="tk">&gt;=</a> 50) <span class="br">{</span></td></tr>
<tr name="1569" id="1569">
<td><a id="l1569" class='ln'>1569</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1569">&lt;S363&gt;:14</a>'</span></td></tr>
<tr name="1570" id="1570">
<td><a id="l1570" class='ln'>1570</a></td><td>        <a id="1570c9" class="tk">localDW</a>-&gt;<a id="1570c18" class="tk">bitsForTID1</a>.<a id="1570c30" class="tk">is_c5_MX_Library</a> = <a id="1570c49" class="tk">MX_Gateway_IN_NORMAL_ngcs</a>;</td></tr>
<tr name="1571" id="1571">
<td><a id="l1571" class='ln'>1571</a></td><td></td></tr>
<tr name="1572" id="1572">
<td><a id="l1572" class='ln'>1572</a></td><td>        <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="1572">&lt;S363&gt;:1</a>'</span></td></tr>
<tr name="1573" id="1573">
<td><a id="l1573" class='ln'>1573</a></td><td>        <a id="1573c9" class="tk">*</a><a id="1573c10" class="tk">rty_diag_state_out</a> = <a id="1573c31" class="tk">NORMAL</a>;</td></tr>
<tr name="1574" id="1574">
<td><a id="l1574" class='ln'>1574</a></td><td>        <a id="1574c9" class="tk">*</a><a id="1574c10" class="tk">rty_ocstg_check</a> = <a id="1574c28" class="tk">INACTIVE</a>;</td></tr>
<tr name="1575" id="1575">
<td><a id="l1575" class='ln'>1575</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1576" id="1576">
<td><a id="l1576" class='ln'>1576</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1577" id="1577">
<td><a id="l1577" class='ln'>1577</a></td><td>    <span class="br">}</span></td></tr>
<tr name="1578" id="1578">
<td><a id="l1578" class='ln'>1578</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1579" id="1579">
<td><a id="l1579" class='ln'>1579</a></td><td></td></tr>
<tr name="1580" id="1580">
<td><a id="l1580" class='ln'>1580</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="1580">&lt;S352&gt;/oc_operation_detection</a>'</span></td></tr>
<tr name="1581" id="1581">
<td><a id="l1581" class='ln'>1581</a></td><td><span class="br">}</span></td></tr>
<tr name="1582" id="1582">
<td><a id="l1582" class='ln'>1582</a></td><td></td></tr>
<tr name="1583" id="1583">
<td><a id="l1583" class='ln'>1583</a></td><td><span class="ct">//</span></td></tr>
<tr name="1584" id="1584">
<td><a id="l1584" class='ln'>1584</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="1585" id="1585">
<td><a id="l1585" class='ln'>1585</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1585">&lt;S321&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1586" id="1586">
<td><a id="l1586" class='ln'>1586</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1586">&lt;S321&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1587" id="1587">
<td><a id="l1587" class='ln'>1587</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1587">&lt;S406&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1588" id="1588">
<td><a id="l1588" class='ln'>1588</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1588">&lt;S507&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1589" id="1589">
<td><a id="l1589" class='ln'>1589</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1589">&lt;S507&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1590" id="1590">
<td><a id="l1590" class='ln'>1590</a></td><td></td></tr>
<tr name="1591" id="1591">
<td><a id="l1591" class='ln'>1591</a></td><td><span class="kw">void</span> <a id="1591c6" class="tk">MX__output_pair_ClosedLoop_Init</a>(<a id="1591c38" class="tk">uint16_T</a> <a id="1591c47" class="tk">*</a><a id="1591c48" class="tk">rty_hs_cmd</a>, <a id="1591c60" class="tk">boolean_T</a> <a id="1591c70" class="tk">*</a><a id="1591c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="1592" id="1592">
<td><a id="l1592" class='ln'>1592</a></td><td>  <a id="1592c3" class="tk">uint8_T</a> <a id="1592c11" class="tk">*</a><a id="1592c12" class="tk">rty_state_Output</a>, <a id="1592c30" class="tk">rtB_output_pair_ClosedLoop_MX_G</a> <a id="1592c62" class="tk">*</a><a id="1592c63" class="tk">localB</a>,</td></tr>
<tr name="1593" id="1593">
<td><a id="l1593" class='ln'>1593</a></td><td>  <a id="1593c3" class="tk">rtDW_output_pair_ClosedLoop_MX_</a> <a id="1593c35" class="tk">*</a><a id="1593c36" class="tk">localDW</a>)</td></tr>
<tr name="1594" id="1594">
<td><a id="l1594" class='ln'>1594</a></td><td><span class="br">{</span></td></tr>
<tr name="1595" id="1595">
<td><a id="l1595" class='ln'>1595</a></td><td>  <a id="1595c3" class="tk">uint8_T</a> <a id="1595c11" class="tk">rtb_ocstg_check</a>;</td></tr>
<tr name="1596" id="1596">
<td><a id="l1596" class='ln'>1596</a></td><td></td></tr>
<tr name="1597" id="1597">
<td><a id="l1597" class='ln'>1597</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1597">&lt;S328&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1598" id="1598">
<td><a id="l1598" class='ln'>1598</a></td><td>  <a id="1598c3" class="tk">localDW</a>-&gt;<a id="1598c12" class="tk">UnitDelay1_DSTATE</a> = ((<a id="1598c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="1599" id="1599">
<td><a id="l1599" class='ln'>1599</a></td><td></td></tr>
<tr name="1600" id="1600">
<td><a id="l1600" class='ln'>1600</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1600">&lt;S328&gt;/Unit Delay4</a>'</span></td></tr>
<tr name="1601" id="1601">
<td><a id="l1601" class='ln'>1601</a></td><td>  <a id="1601c3" class="tk">localDW</a>-&gt;<a id="1601c12" class="tk">UnitDelay4_DSTATE</a> = ((<a id="1601c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="1602" id="1602">
<td><a id="l1602" class='ln'>1602</a></td><td></td></tr>
<tr name="1603" id="1603">
<td><a id="l1603" class='ln'>1603</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="1603">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="1604" id="1604">
<td><a id="l1604" class='ln'>1604</a></td><td>  <a id="1604c3" class="tk">MX_Gate_LP_Filter_Adj_Gain_Init</a>(<a id="1604c35" class="tk">&amp;</a><a id="1604c36" class="tk">localB</a>-&gt;<a id="1604c44" class="tk">Output</a>, <a id="1604c52" class="tk">&amp;</a><a id="1604c53" class="tk">localDW</a>-&gt;<a id="1604c62" class="tk">LP_Filter_Adj_Gain</a>);</td></tr>
<tr name="1605" id="1605">
<td><a id="l1605" class='ln'>1605</a></td><td></td></tr>
<tr name="1606" id="1606">
<td><a id="l1606" class='ln'>1606</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="1606">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="1607" id="1607">
<td><a id="l1607" class='ln'>1607</a></td><td></td></tr>
<tr name="1608" id="1608">
<td><a id="l1608" class='ln'>1608</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="1608">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1609" id="1609">
<td><a id="l1609" class='ln'>1609</a></td><td>  <a id="1609c3" class="tk">MX_Gatewa_oc_stg_detection_Init</a>(<a id="1609c35" class="tk">&amp;</a><a id="1609c36" class="tk">localB</a>-&gt;<a id="1609c44" class="tk">diag_state_out</a>, <a id="1609c60" class="tk">&amp;</a><a id="1609c61" class="tk">rtb_ocstg_check</a>,</td></tr>
<tr name="1610" id="1610">
<td><a id="l1610" class='ln'>1610</a></td><td>    <a id="1610c5" class="tk">&amp;</a><a id="1610c6" class="tk">localDW</a>-&gt;<a id="1610c15" class="tk">oc_stg_detection</a>);</td></tr>
<tr name="1611" id="1611">
<td><a id="l1611" class='ln'>1611</a></td><td></td></tr>
<tr name="1612" id="1612">
<td><a id="l1612" class='ln'>1612</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="1612">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1613" id="1613">
<td><a id="l1613" class='ln'>1613</a></td><td></td></tr>
<tr name="1614" id="1614">
<td><a id="l1614" class='ln'>1614</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="1614">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="1615" id="1615">
<td><a id="l1615" class='ln'>1615</a></td><td>  <a id="1615c3" class="tk">localDW</a>-&gt;<a id="1615c12" class="tk">bitsForTID1</a>.<a id="1615c24" class="tk">is_DIAG_CHECK</a> = <a id="1615c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1616" id="1616">
<td><a id="l1616" class='ln'>1616</a></td><td>  <a id="1616c3" class="tk">localDW</a>-&gt;<a id="1616c12" class="tk">bitsForTID1</a>.<a id="1616c24" class="tk">is_FUNCTIONAL</a> = <a id="1616c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1617" id="1617">
<td><a id="l1617" class='ln'>1617</a></td><td>  <a id="1617c3" class="tk">localDW</a>-&gt;<a id="1617c12" class="tk">bitsForTID1</a>.<a id="1617c24" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="1617c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1618" id="1618">
<td><a id="l1618" class='ln'>1618</a></td><td>  <a id="1618c3" class="tk">localDW</a>-&gt;<a id="1618c12" class="tk">bitsForTID1</a>.<a id="1618c24" class="tk">is_STGOFF_DIAG_INACTIVE</a> = <a id="1618c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1619" id="1619">
<td><a id="l1619" class='ln'>1619</a></td><td>  <a id="1619c3" class="tk">localDW</a>-&gt;<a id="1619c12" class="tk">bitsForTID1</a>.<a id="1619c24" class="tk">is_active_c39_MX_Library</a> = 0U;</td></tr>
<tr name="1620" id="1620">
<td><a id="l1620" class='ln'>1620</a></td><td>  <a id="1620c3" class="tk">localDW</a>-&gt;<a id="1620c12" class="tk">bitsForTID1</a>.<a id="1620c24" class="tk">is_c39_MX_Library</a> = <a id="1620c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1621" id="1621">
<td><a id="l1621" class='ln'>1621</a></td><td>  <a id="1621c3" class="tk">localDW</a>-&gt;<a id="1621c12" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1622" id="1622">
<td><a id="l1622" class='ln'>1622</a></td><td>  <a id="1622c3" class="tk">*</a><a id="1622c4" class="tk">rty_state_Output</a> = 0U;</td></tr>
<tr name="1623" id="1623">
<td><a id="l1623" class='ln'>1623</a></td><td>  <a id="1623c3" class="tk">localB</a>-&gt;<a id="1623c11" class="tk">icmd_Out</a> = 0U;</td></tr>
<tr name="1624" id="1624">
<td><a id="l1624" class='ln'>1624</a></td><td>  <a id="1624c3" class="tk">localB</a>-&gt;<a id="1624c11" class="tk">enable_LoSide</a> = false;</td></tr>
<tr name="1625" id="1625">
<td><a id="l1625" class='ln'>1625</a></td><td></td></tr>
<tr name="1626" id="1626">
<td><a id="l1626" class='ln'>1626</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="1626">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1627" id="1627">
<td><a id="l1627" class='ln'>1627</a></td><td>  <a id="1627c3" class="tk">MX_G_hc_pair_ClosedLoop_v5_Init</a>(<a id="1627c35" class="tk">rty_hs_cmd</a>, <a id="1627c47" class="tk">rty_ls_cmd</a>, <a id="1627c59" class="tk">&amp;</a><a id="1627c60" class="tk">localB</a>-&gt;<a id="1627c68" class="tk">oc_state</a>,</td></tr>
<tr name="1628" id="1628">
<td><a id="l1628" class='ln'>1628</a></td><td>    <a id="1628c5" class="tk">&amp;</a><a id="1628c6" class="tk">localB</a>-&gt;<a id="1628c14" class="tk">diag_state</a>, <a id="1628c26" class="tk">&amp;</a><a id="1628c27" class="tk">localDW</a>-&gt;<a id="1628c36" class="tk">hc_pair_ClosedLoop_v5</a>);</td></tr>
<tr name="1629" id="1629">
<td><a id="l1629" class='ln'>1629</a></td><td></td></tr>
<tr name="1630" id="1630">
<td><a id="l1630" class='ln'>1630</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="1630">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1631" id="1631">
<td><a id="l1631" class='ln'>1631</a></td><td><span class="br">}</span></td></tr>
<tr name="1632" id="1632">
<td><a id="l1632" class='ln'>1632</a></td><td></td></tr>
<tr name="1633" id="1633">
<td><a id="l1633" class='ln'>1633</a></td><td><span class="ct">//</span></td></tr>
<tr name="1634" id="1634">
<td><a id="l1634" class='ln'>1634</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="1635" id="1635">
<td><a id="l1635" class='ln'>1635</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1635">&lt;S321&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1636" id="1636">
<td><a id="l1636" class='ln'>1636</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1636">&lt;S321&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1637" id="1637">
<td><a id="l1637" class='ln'>1637</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1637">&lt;S406&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1638" id="1638">
<td><a id="l1638" class='ln'>1638</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1638">&lt;S507&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1639" id="1639">
<td><a id="l1639" class='ln'>1639</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1639">&lt;S507&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1640" id="1640">
<td><a id="l1640" class='ln'>1640</a></td><td></td></tr>
<tr name="1641" id="1641">
<td><a id="l1641" class='ln'>1641</a></td><td><span class="kw">void</span> <a id="1641c6" class="tk">MX_output_pair_ClosedLoop_Reset</a>(<a id="1641c38" class="tk">uint16_T</a> <a id="1641c47" class="tk">*</a><a id="1641c48" class="tk">rty_hs_cmd</a>, <a id="1641c60" class="tk">boolean_T</a> <a id="1641c70" class="tk">*</a><a id="1641c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="1642" id="1642">
<td><a id="l1642" class='ln'>1642</a></td><td>  <a id="1642c3" class="tk">uint8_T</a> <a id="1642c11" class="tk">*</a><a id="1642c12" class="tk">rty_state_Output</a>, <a id="1642c30" class="tk">rtB_output_pair_ClosedLoop_MX_G</a> <a id="1642c62" class="tk">*</a><a id="1642c63" class="tk">localB</a>,</td></tr>
<tr name="1643" id="1643">
<td><a id="l1643" class='ln'>1643</a></td><td>  <a id="1643c3" class="tk">rtDW_output_pair_ClosedLoop_MX_</a> <a id="1643c35" class="tk">*</a><a id="1643c36" class="tk">localDW</a>)</td></tr>
<tr name="1644" id="1644">
<td><a id="l1644" class='ln'>1644</a></td><td><span class="br">{</span></td></tr>
<tr name="1645" id="1645">
<td><a id="l1645" class='ln'>1645</a></td><td>  <a id="1645c3" class="tk">uint8_T</a> <a id="1645c11" class="tk">rtb_ocstg_check</a>;</td></tr>
<tr name="1646" id="1646">
<td><a id="l1646" class='ln'>1646</a></td><td></td></tr>
<tr name="1647" id="1647">
<td><a id="l1647" class='ln'>1647</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1647">&lt;S328&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1648" id="1648">
<td><a id="l1648" class='ln'>1648</a></td><td>  <a id="1648c3" class="tk">localDW</a>-&gt;<a id="1648c12" class="tk">UnitDelay1_DSTATE</a> = ((<a id="1648c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="1649" id="1649">
<td><a id="l1649" class='ln'>1649</a></td><td></td></tr>
<tr name="1650" id="1650">
<td><a id="l1650" class='ln'>1650</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="1650">&lt;S328&gt;/Unit Delay4</a>'</span></td></tr>
<tr name="1651" id="1651">
<td><a id="l1651" class='ln'>1651</a></td><td>  <a id="1651c3" class="tk">localDW</a>-&gt;<a id="1651c12" class="tk">UnitDelay4_DSTATE</a> = ((<a id="1651c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="1652" id="1652">
<td><a id="l1652" class='ln'>1652</a></td><td></td></tr>
<tr name="1653" id="1653">
<td><a id="l1653" class='ln'>1653</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="1653">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="1654" id="1654">
<td><a id="l1654" class='ln'>1654</a></td><td>  <a id="1654c3" class="tk">MX_Gat_LP_Filter_Adj_Gain_Reset</a>(<a id="1654c35" class="tk">&amp;</a><a id="1654c36" class="tk">localB</a>-&gt;<a id="1654c44" class="tk">Output</a>, <a id="1654c52" class="tk">&amp;</a><a id="1654c53" class="tk">localDW</a>-&gt;<a id="1654c62" class="tk">LP_Filter_Adj_Gain</a>);</td></tr>
<tr name="1655" id="1655">
<td><a id="l1655" class='ln'>1655</a></td><td></td></tr>
<tr name="1656" id="1656">
<td><a id="l1656" class='ln'>1656</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="1656">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="1657" id="1657">
<td><a id="l1657" class='ln'>1657</a></td><td></td></tr>
<tr name="1658" id="1658">
<td><a id="l1658" class='ln'>1658</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="1658">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1659" id="1659">
<td><a id="l1659" class='ln'>1659</a></td><td>  <a id="1659c3" class="tk">MX_Gatew_oc_stg_detection_Reset</a>(<a id="1659c35" class="tk">&amp;</a><a id="1659c36" class="tk">localB</a>-&gt;<a id="1659c44" class="tk">diag_state_out</a>, <a id="1659c60" class="tk">&amp;</a><a id="1659c61" class="tk">rtb_ocstg_check</a>,</td></tr>
<tr name="1660" id="1660">
<td><a id="l1660" class='ln'>1660</a></td><td>    <a id="1660c5" class="tk">&amp;</a><a id="1660c6" class="tk">localDW</a>-&gt;<a id="1660c15" class="tk">oc_stg_detection</a>);</td></tr>
<tr name="1661" id="1661">
<td><a id="l1661" class='ln'>1661</a></td><td></td></tr>
<tr name="1662" id="1662">
<td><a id="l1662" class='ln'>1662</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="1662">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1663" id="1663">
<td><a id="l1663" class='ln'>1663</a></td><td></td></tr>
<tr name="1664" id="1664">
<td><a id="l1664" class='ln'>1664</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="1664">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="1665" id="1665">
<td><a id="l1665" class='ln'>1665</a></td><td>  <a id="1665c3" class="tk">localDW</a>-&gt;<a id="1665c12" class="tk">bitsForTID1</a>.<a id="1665c24" class="tk">is_DIAG_CHECK</a> = <a id="1665c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1666" id="1666">
<td><a id="l1666" class='ln'>1666</a></td><td>  <a id="1666c3" class="tk">localDW</a>-&gt;<a id="1666c12" class="tk">bitsForTID1</a>.<a id="1666c24" class="tk">is_FUNCTIONAL</a> = <a id="1666c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1667" id="1667">
<td><a id="l1667" class='ln'>1667</a></td><td>  <a id="1667c3" class="tk">localDW</a>-&gt;<a id="1667c12" class="tk">bitsForTID1</a>.<a id="1667c24" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="1667c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1668" id="1668">
<td><a id="l1668" class='ln'>1668</a></td><td>  <a id="1668c3" class="tk">localDW</a>-&gt;<a id="1668c12" class="tk">bitsForTID1</a>.<a id="1668c24" class="tk">is_STGOFF_DIAG_INACTIVE</a> = <a id="1668c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1669" id="1669">
<td><a id="l1669" class='ln'>1669</a></td><td>  <a id="1669c3" class="tk">localDW</a>-&gt;<a id="1669c12" class="tk">bitsForTID1</a>.<a id="1669c24" class="tk">is_active_c39_MX_Library</a> = 0U;</td></tr>
<tr name="1670" id="1670">
<td><a id="l1670" class='ln'>1670</a></td><td>  <a id="1670c3" class="tk">localDW</a>-&gt;<a id="1670c12" class="tk">bitsForTID1</a>.<a id="1670c24" class="tk">is_c39_MX_Library</a> = <a id="1670c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1671" id="1671">
<td><a id="l1671" class='ln'>1671</a></td><td>  <a id="1671c3" class="tk">localDW</a>-&gt;<a id="1671c12" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1672" id="1672">
<td><a id="l1672" class='ln'>1672</a></td><td>  <a id="1672c3" class="tk">*</a><a id="1672c4" class="tk">rty_state_Output</a> = 0U;</td></tr>
<tr name="1673" id="1673">
<td><a id="l1673" class='ln'>1673</a></td><td>  <a id="1673c3" class="tk">localB</a>-&gt;<a id="1673c11" class="tk">icmd_Out</a> = 0U;</td></tr>
<tr name="1674" id="1674">
<td><a id="l1674" class='ln'>1674</a></td><td>  <a id="1674c3" class="tk">localB</a>-&gt;<a id="1674c11" class="tk">enable_LoSide</a> = false;</td></tr>
<tr name="1675" id="1675">
<td><a id="l1675" class='ln'>1675</a></td><td></td></tr>
<tr name="1676" id="1676">
<td><a id="l1676" class='ln'>1676</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="1676">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1677" id="1677">
<td><a id="l1677" class='ln'>1677</a></td><td>  <a id="1677c3" class="tk">MX__hc_pair_ClosedLoop_v5_Reset</a>(<a id="1677c35" class="tk">rty_hs_cmd</a>, <a id="1677c47" class="tk">rty_ls_cmd</a>, <a id="1677c59" class="tk">&amp;</a><a id="1677c60" class="tk">localB</a>-&gt;<a id="1677c68" class="tk">oc_state</a>,</td></tr>
<tr name="1678" id="1678">
<td><a id="l1678" class='ln'>1678</a></td><td>    <a id="1678c5" class="tk">&amp;</a><a id="1678c6" class="tk">localB</a>-&gt;<a id="1678c14" class="tk">diag_state</a>, <a id="1678c26" class="tk">&amp;</a><a id="1678c27" class="tk">localDW</a>-&gt;<a id="1678c36" class="tk">hc_pair_ClosedLoop_v5</a>);</td></tr>
<tr name="1679" id="1679">
<td><a id="l1679" class='ln'>1679</a></td><td></td></tr>
<tr name="1680" id="1680">
<td><a id="l1680" class='ln'>1680</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="1680">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1681" id="1681">
<td><a id="l1681" class='ln'>1681</a></td><td><span class="br">}</span></td></tr>
<tr name="1682" id="1682">
<td><a id="l1682" class='ln'>1682</a></td><td></td></tr>
<tr name="1683" id="1683">
<td><a id="l1683" class='ln'>1683</a></td><td><span class="ct">//</span></td></tr>
<tr name="1684" id="1684">
<td><a id="l1684" class='ln'>1684</a></td><td><span class="ct">//  Disable for atomic system:</span></td></tr>
<tr name="1685" id="1685">
<td><a id="l1685" class='ln'>1685</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1685">&lt;S321&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1686" id="1686">
<td><a id="l1686" class='ln'>1686</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1686">&lt;S321&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1687" id="1687">
<td><a id="l1687" class='ln'>1687</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1687">&lt;S406&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1688" id="1688">
<td><a id="l1688" class='ln'>1688</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1688">&lt;S507&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1689" id="1689">
<td><a id="l1689" class='ln'>1689</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1689">&lt;S507&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1690" id="1690">
<td><a id="l1690" class='ln'>1690</a></td><td></td></tr>
<tr name="1691" id="1691">
<td><a id="l1691" class='ln'>1691</a></td><td><span class="kw">void</span> <a id="1691c6" class="tk">output_pair_ClosedLoop_Disable</a>(<a id="1691c37" class="tk">int16_T</a> <a id="1691c45" class="tk">*</a><a id="1691c46" class="tk">rty_errorCC</a>,</td></tr>
<tr name="1692" id="1692">
<td><a id="l1692" class='ln'>1692</a></td><td>  <a id="1692c3" class="tk">rtB_output_pair_ClosedLoop_MX_G</a> <a id="1692c35" class="tk">*</a><a id="1692c36" class="tk">localB</a>, <a id="1692c44" class="tk">rtDW_output_pair_ClosedLoop_MX_</a></td></tr>
<tr name="1693" id="1693">
<td><a id="l1693" class='ln'>1693</a></td><td>  <a id="1693c3" class="tk">*</a><a id="1693c4" class="tk">localDW</a>)</td></tr>
<tr name="1694" id="1694">
<td><a id="l1694" class='ln'>1694</a></td><td><span class="br">{</span></td></tr>
<tr name="1695" id="1695">
<td><a id="l1695" class='ln'>1695</a></td><td>  <span class="ct">// Disable for Atomic SubSystem: '<a class="ct blk" blk_line="1695">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1696" id="1696">
<td><a id="l1696" class='ln'>1696</a></td><td>  <a id="1696c3" class="tk">M_hc_pair_ClosedLoop_v5_Disable</a>(<a id="1696c35" class="tk">rty_errorCC</a>, <a id="1696c48" class="tk">&amp;</a><a id="1696c49" class="tk">localB</a>-&gt;<a id="1696c57" class="tk">hc_pair_ClosedLoop_v5</a>,</td></tr>
<tr name="1697" id="1697">
<td><a id="l1697" class='ln'>1697</a></td><td>    <a id="1697c5" class="tk">&amp;</a><a id="1697c6" class="tk">localDW</a>-&gt;<a id="1697c15" class="tk">hc_pair_ClosedLoop_v5</a>);</td></tr>
<tr name="1698" id="1698">
<td><a id="l1698" class='ln'>1698</a></td><td></td></tr>
<tr name="1699" id="1699">
<td><a id="l1699" class='ln'>1699</a></td><td>  <span class="ct">// End of Disable for SubSystem: '<a class="ct blk" blk_line="1699">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="1700" id="1700">
<td><a id="l1700" class='ln'>1700</a></td><td><span class="br">}</span></td></tr>
<tr name="1701" id="1701">
<td><a id="l1701" class='ln'>1701</a></td><td></td></tr>
<tr name="1702" id="1702">
<td><a id="l1702" class='ln'>1702</a></td><td><span class="ct">//</span></td></tr>
<tr name="1703" id="1703">
<td><a id="l1703" class='ln'>1703</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="1704" id="1704">
<td><a id="l1704" class='ln'>1704</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1704">&lt;S321&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1705" id="1705">
<td><a id="l1705" class='ln'>1705</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1705">&lt;S321&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1706" id="1706">
<td><a id="l1706" class='ln'>1706</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1706">&lt;S406&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1707" id="1707">
<td><a id="l1707" class='ln'>1707</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1707">&lt;S507&gt;/hc_pair_control</a>'</span></td></tr>
<tr name="1708" id="1708">
<td><a id="l1708" class='ln'>1708</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="1708">&lt;S507&gt;/hc_pair_control1</a>'</span></td></tr>
<tr name="1709" id="1709">
<td><a id="l1709" class='ln'>1709</a></td><td></td></tr>
<tr name="1710" id="1710">
<td><a id="l1710" class='ln'>1710</a></td><td><span class="kw">void</span> <a id="1710c6" class="tk">MX_Gatew_output_pair_ClosedLoop</a>(<a id="1710c38" class="tk">uint16_T</a> <a id="1710c47" class="tk">rtu_i_cmd</a>, <a id="1710c58" class="tk">boolean_T</a></td></tr>
<tr name="1711" id="1711">
<td><a id="l1711" class='ln'>1711</a></td><td>  <a id="1711c3" class="tk">rtu_enable_STGOffDiag</a>, <a id="1711c26" class="tk">uint16_T</a> <a id="1711c35" class="tk">rtu_afbk_A2D</a>, <a id="1711c49" class="tk">uint16_T</a> <a id="1711c58" class="tk">rtu_ifbk_A2D</a>, <a id="1711c72" class="tk">uint8_T</a></td></tr>
<tr name="1712" id="1712">
<td><a id="l1712" class='ln'>1712</a></td><td>  <a id="1712c3" class="tk">rtu_state_Vbattery</a>, <a id="1712c23" class="tk">uint8_T</a> <a id="1712c31" class="tk">rtu_state_Engine</a>, <a id="1712c49" class="tk">uint16_T</a> <a id="1712c58" class="tk">rtu_calc_Vbattery</a>,</td></tr>
<tr name="1713" id="1713">
<td><a id="l1713" class='ln'>1713</a></td><td>  <a id="1713c3" class="tk">uint16_T</a> <a id="1713c12" class="tk">rtu_ain_PrecRef</a>, <a id="1713c29" class="tk">uint16_T</a> <a id="1713c38" class="tk">*</a><a id="1713c39" class="tk">rty_hs_cmd</a>, <a id="1713c51" class="tk">boolean_T</a> <a id="1713c61" class="tk">*</a><a id="1713c62" class="tk">rty_ls_cmd</a>, <a id="1713c74" class="tk">int16_T</a></td></tr>
<tr name="1714" id="1714">
<td><a id="l1714" class='ln'>1714</a></td><td>  <a id="1714c3" class="tk">*</a><a id="1714c4" class="tk">rty_errorCC</a>, <a id="1714c17" class="tk">uint16_T</a> <a id="1714c26" class="tk">*</a><a id="1714c27" class="tk">rty_calc_ifbk</a>, <a id="1714c42" class="tk">uint8_T</a> <a id="1714c50" class="tk">*</a><a id="1714c51" class="tk">rty_state_Output</a>,</td></tr>
<tr name="1715" id="1715">
<td><a id="l1715" class='ln'>1715</a></td><td>  <a id="1715c3" class="tk">rtB_output_pair_ClosedLoop_MX_G</a> <a id="1715c35" class="tk">*</a><a id="1715c36" class="tk">localB</a>, <a id="1715c44" class="tk">rtDW_output_pair_ClosedLoop_MX_</a></td></tr>
<tr name="1716" id="1716">
<td><a id="l1716" class='ln'>1716</a></td><td>  <a id="1716c3" class="tk">*</a><a id="1716c4" class="tk">localDW</a>, <a id="1716c13" class="tk">uint16_T</a> <a id="1716c22" class="tk">rtp_OPEN_DB_CNT</a>, <a id="1716c39" class="tk">uint16_T</a> <a id="1716c48" class="tk">rtp_STG_DB_CNT</a>, <a id="1716c64" class="tk">uint16_T</a> <a id="1716c73" class="tk">rtp_KP</a>,</td></tr>
<tr name="1717" id="1717">
<td><a id="l1717" class='ln'>1717</a></td><td>  <a id="1717c3" class="tk">uint16_T</a> <a id="1717c12" class="tk">rtp_KI</a>, <a id="1717c20" class="tk">uint16_T</a> <a id="1717c29" class="tk">rtp_IFBK_MAX</a>, <a id="1717c43" class="tk">uint16_T</a> <a id="1717c52" class="tk">rtp_NZ_DUTY</a>, <a id="1717c65" class="tk">uint16_T</a></td></tr>
<tr name="1718" id="1718">
<td><a id="l1718" class='ln'>1718</a></td><td>  <a id="1718c3" class="tk">rtp_NZ_IFBK</a>, <a id="1718c16" class="tk">uint16_T</a> <a id="1718c25" class="tk">rtp_OC_DB_CNT</a>, <a id="1718c40" class="tk">uint16_T</a> <a id="1718c49" class="tk">rtp_OSTG_DB_CNT</a>, <a id="1718c66" class="tk">uint16_T</a></td></tr>
<tr name="1719" id="1719">
<td><a id="l1719" class='ln'>1719</a></td><td>  <a id="1719c3" class="tk">rtp_STB_DB_CNT</a>, <a id="1719c19" class="tk">uint8_T</a> <a id="1719c27" class="tk">rtp_BIDIRECTIONAL_CTRL</a>, <a id="1719c51" class="tk">uint16_T</a> <a id="1719c60" class="tk">rtp_AFBK_GAIN</a>,</td></tr>
<tr name="1720" id="1720">
<td><a id="l1720" class='ln'>1720</a></td><td>  <a id="1720c3" class="tk">uint16_T</a> <a id="1720c12" class="tk">rtp_IFBK_GAIN</a>)</td></tr>
<tr name="1721" id="1721">
<td><a id="l1721" class='ln'>1721</a></td><td><span class="br">{</span></td></tr>
<tr name="1722" id="1722">
<td><a id="l1722" class='ln'>1722</a></td><td>  <a id="1722c3" class="tk">uint16_T</a> <a id="1722c12" class="tk">rtb_DataTypeConversion1_kha5</a>;</td></tr>
<tr name="1723" id="1723">
<td><a id="l1723" class='ln'>1723</a></td><td>  <a id="1723c3" class="tk">uint8_T</a> <a id="1723c11" class="tk">rtb_ocstg_check</a>;</td></tr>
<tr name="1724" id="1724">
<td><a id="l1724" class='ln'>1724</a></td><td>  <a id="1724c3" class="tk">boolean_T</a> <a id="1724c13" class="tk">rtb_LogicalOperator2_d2ht</a>;</td></tr>
<tr name="1725" id="1725">
<td><a id="l1725" class='ln'>1725</a></td><td>  <a id="1725c3" class="tk">int16_T</a> <a id="1725c11" class="tk">rtb_DataTypeConversion_mxva</a>;</td></tr>
<tr name="1726" id="1726">
<td><a id="l1726" class='ln'>1726</a></td><td>  <a id="1726c3" class="tk">uint8_T</a> <a id="1726c11" class="tk">rtb_UnitDelay1_dj5h</a>;</td></tr>
<tr name="1727" id="1727">
<td><a id="l1727" class='ln'>1727</a></td><td>  <a id="1727c3" class="tk">uint8_T</a> <a id="1727c11" class="tk">rtb_UnitDelay4</a>;</td></tr>
<tr name="1728" id="1728">
<td><a id="l1728" class='ln'>1728</a></td><td>  <a id="1728c3" class="tk">uint16_T</a> <a id="1728c12" class="tk">rtb_Gain_ftue</a>;</td></tr>
<tr name="1729" id="1729">
<td><a id="l1729" class='ln'>1729</a></td><td>  <a id="1729c3" class="tk">uint32_T</a> <a id="1729c12" class="tk">tmp</a>;</td></tr>
<tr name="1730" id="1730">
<td><a id="l1730" class='ln'>1730</a></td><td></td></tr>
<tr name="1731" id="1731">
<td><a id="l1731" class='ln'>1731</a></td><td>  <span class="ct">// Gain: '<a class="ct blk" blk_line="1731">&lt;S328&gt;/Gain</a>'</span></td></tr>
<tr name="1732" id="1732">
<td><a id="l1732" class='ln'>1732</a></td><td>  <a id="1732c3" class="tk">tmp</a> = (<a id="1732c10" class="tk">uint32_T</a>)((<a id="1732c21" class="tk">uint32_T</a>)<a id="1732c30" class="tk">rtp_AFBK_GAIN</a> <a id="1732c44" class="tk">*</a> (<a id="1732c47" class="tk">uint32_T</a>)<a id="1732c56" class="tk">rtu_afbk_A2D</a>);</td></tr>
<tr name="1733" id="1733">
<td><a id="l1733" class='ln'>1733</a></td><td>  <span class="kw">if</span> (<a id="1733c7" class="tk">tmp</a> <a id="1733c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="1734" id="1734">
<td><a id="l1734" class='ln'>1734</a></td><td>    <a id="1734c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="1735" id="1735">
<td><a id="l1735" class='ln'>1735</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1736" id="1736">
<td><a id="l1736" class='ln'>1736</a></td><td></td></tr>
<tr name="1737" id="1737">
<td><a id="l1737" class='ln'>1737</a></td><td>  <a id="1737c3" class="tk">rtb_Gain_ftue</a> = (<a id="1737c20" class="tk">uint16_T</a>)<a id="1737c29" class="tk">tmp</a>;</td></tr>
<tr name="1738" id="1738">
<td><a id="l1738" class='ln'>1738</a></td><td></td></tr>
<tr name="1739" id="1739">
<td><a id="l1739" class='ln'>1739</a></td><td>  <span class="ct">// End of Gain: '<a class="ct blk" blk_line="1739">&lt;S328&gt;/Gain</a>'</span></td></tr>
<tr name="1740" id="1740">
<td><a id="l1740" class='ln'>1740</a></td><td></td></tr>
<tr name="1741" id="1741">
<td><a id="l1741" class='ln'>1741</a></td><td>  <span class="ct">// Logic: '<a class="ct blk" blk_line="1741">&lt;S328&gt;/Logical Operator2</a>' incorporates:</span></td></tr>
<tr name="1742" id="1742">
<td><a id="l1742" class='ln'>1742</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1742">&lt;S347&gt;/Constant</a>'</span></td></tr>
<tr name="1743" id="1743">
<td><a id="l1743" class='ln'>1743</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1743">&lt;S348&gt;/Constant</a>'</span></td></tr>
<tr name="1744" id="1744">
<td><a id="l1744" class='ln'>1744</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1744">&lt;S347&gt;/Compare</a>'</span></td></tr>
<tr name="1745" id="1745">
<td><a id="l1745" class='ln'>1745</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1745">&lt;S348&gt;/Compare</a>'</span></td></tr>
<tr name="1746" id="1746">
<td><a id="l1746" class='ln'>1746</a></td><td></td></tr>
<tr name="1747" id="1747">
<td><a id="l1747" class='ln'>1747</a></td><td>  <a id="1747c3" class="tk">rtb_LogicalOperator2_d2ht</a> = ((<a id="1747c33" class="tk">rtu_state_Vbattery</a> <a id="1747c52" class="tk">!=</a> <a id="1747c55" class="tk">OORL</a>) <a id="1747c61" class="tk">&amp;&amp;</a> (<a id="1747c65" class="tk">rtu_state_Engine</a></td></tr>
<tr name="1748" id="1748">
<td><a id="l1748" class='ln'>1748</a></td><td>    <a id="1748c5" class="tk">!=</a> <a id="1748c8" class="tk">ENGINE_CRANKING</a>));</td></tr>
<tr name="1749" id="1749">
<td><a id="l1749" class='ln'>1749</a></td><td></td></tr>
<tr name="1750" id="1750">
<td><a id="l1750" class='ln'>1750</a></td><td>  <span class="ct">// UnitDelay: '<a class="ct blk" blk_line="1750">&lt;S328&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="1751" id="1751">
<td><a id="l1751" class='ln'>1751</a></td><td>  <a id="1751c3" class="tk">rtb_UnitDelay1_dj5h</a> = <a id="1751c25" class="tk">localDW</a>-&gt;<a id="1751c34" class="tk">UnitDelay1_DSTATE</a>;</td></tr>
<tr name="1752" id="1752">
<td><a id="l1752" class='ln'>1752</a></td><td></td></tr>
<tr name="1753" id="1753">
<td><a id="l1753" class='ln'>1753</a></td><td>  <span class="ct">// UnitDelay: '<a class="ct blk" blk_line="1753">&lt;S328&gt;/Unit Delay4</a>'</span></td></tr>
<tr name="1754" id="1754">
<td><a id="l1754" class='ln'>1754</a></td><td>  <a id="1754c3" class="tk">rtb_UnitDelay4</a> = <a id="1754c20" class="tk">localDW</a>-&gt;<a id="1754c29" class="tk">UnitDelay4_DSTATE</a>;</td></tr>
<tr name="1755" id="1755">
<td><a id="l1755" class='ln'>1755</a></td><td></td></tr>
<tr name="1756" id="1756">
<td><a id="l1756" class='ln'>1756</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="1756">&lt;S349&gt;/Data Type Conversion</a>'</span></td></tr>
<tr name="1757" id="1757">
<td><a id="l1757" class='ln'>1757</a></td><td>  <a id="1757c3" class="tk">rtb_DataTypeConversion_mxva</a> = (<a id="1757c34" class="tk">int16_T</a>)<a id="1757c42" class="tk">rtu_ain_PrecRef</a>;</td></tr>
<tr name="1758" id="1758">
<td><a id="l1758" class='ln'>1758</a></td><td></td></tr>
<tr name="1759" id="1759">
<td><a id="l1759" class='ln'>1759</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="1759">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="1760" id="1760">
<td><a id="l1760" class='ln'>1760</a></td><td></td></tr>
<tr name="1761" id="1761">
<td><a id="l1761" class='ln'>1761</a></td><td>  <span class="ct">// Constant: '<a class="ct blk" blk_line="1761">&lt;S349&gt;/Constant</a>'</span></td></tr>
<tr name="1762" id="1762">
<td><a id="l1762" class='ln'>1762</a></td><td>  <a id="1762c3" class="tk">MX_Gateway_LP_Filter_Adj_Gain</a>(((<a id="1762c35" class="tk">uint8_T</a>)6U), <a id="1762c48" class="tk">rtb_DataTypeConversion_mxva</a>,</td></tr>
<tr name="1763" id="1763">
<td><a id="l1763" class='ln'>1763</a></td><td>    <a id="1763c5" class="tk">&amp;</a><a id="1763c6" class="tk">localB</a>-&gt;<a id="1763c14" class="tk">Output</a>, <a id="1763c22" class="tk">&amp;</a><a id="1763c23" class="tk">localDW</a>-&gt;<a id="1763c32" class="tk">LP_Filter_Adj_Gain</a>);</td></tr>
<tr name="1764" id="1764">
<td><a id="l1764" class='ln'>1764</a></td><td></td></tr>
<tr name="1765" id="1765">
<td><a id="l1765" class='ln'>1765</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="1765">&lt;S349&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="1766" id="1766">
<td><a id="l1766" class='ln'>1766</a></td><td></td></tr>
<tr name="1767" id="1767">
<td><a id="l1767" class='ln'>1767</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="1767">&lt;S349&gt;/Data Type Conversion1</a>'</span></td></tr>
<tr name="1768" id="1768">
<td><a id="l1768" class='ln'>1768</a></td><td>  <a id="1768c3" class="tk">rtb_DataTypeConversion1_kha5</a> = (<a id="1768c35" class="tk">uint16_T</a>)(<a id="1768c45" class="tk">int32_T</a>)(<a id="1768c54" class="tk">localB</a>-&gt;<a id="1768c62" class="tk">Output</a> <a id="1768c69" class="tk">&gt;&gt;</a> 16);</td></tr>
<tr name="1769" id="1769">
<td><a id="l1769" class='ln'>1769</a></td><td></td></tr>
<tr name="1770" id="1770">
<td><a id="l1770" class='ln'>1770</a></td><td>  <span class="ct">// Switch: '<a class="ct blk" blk_line="1770">&lt;S349&gt;/Switch</a>' incorporates:</span></td></tr>
<tr name="1771" id="1771">
<td><a id="l1771" class='ln'>1771</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1771">&lt;S349&gt;/Constant1</a>'</span></td></tr>
<tr name="1772" id="1772">
<td><a id="l1772" class='ln'>1772</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1772">&lt;S353&gt;/Lower Limit</a>'</span></td></tr>
<tr name="1773" id="1773">
<td><a id="l1773" class='ln'>1773</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1773">&lt;S353&gt;/Upper Limit</a>'</span></td></tr>
<tr name="1774" id="1774">
<td><a id="l1774" class='ln'>1774</a></td><td>  <span class="ct">//   Logic: '<a class="ct blk" blk_line="1774">&lt;S353&gt;/AND</a>'</span></td></tr>
<tr name="1775" id="1775">
<td><a id="l1775" class='ln'>1775</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1775">&lt;S353&gt;/Lower Test</a>'</span></td></tr>
<tr name="1776" id="1776">
<td><a id="l1776" class='ln'>1776</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="1776">&lt;S353&gt;/Upper Test</a>'</span></td></tr>
<tr name="1777" id="1777">
<td><a id="l1777" class='ln'>1777</a></td><td></td></tr>
<tr name="1778" id="1778">
<td><a id="l1778" class='ln'>1778</a></td><td>  <span class="kw">if</span> ((((<a id="1778c10" class="tk">uint16_T</a>)465U) <a id="1778c25" class="tk">&lt;</a> <a id="1778c27" class="tk">rtb_DataTypeConversion1_kha5</a>) <a id="1778c57" class="tk">&amp;&amp;</a></td></tr>
<tr name="1779" id="1779">
<td><a id="l1779" class='ln'>1779</a></td><td>      (<a id="1779c8" class="tk">rtb_DataTypeConversion1_kha5</a> <a id="1779c37" class="tk">&lt;</a> ((<a id="1779c41" class="tk">uint16_T</a>)569U))) <span class="br">{</span></td></tr>
<tr name="1780" id="1780">
<td><a id="l1780" class='ln'>1780</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1781" id="1781">
<td><a id="l1781" class='ln'>1781</a></td><td>    <a id="1781c5" class="tk">rtb_DataTypeConversion1_kha5</a> = <a id="1781c36" class="tk">CONSTANT_DATA</a>-&gt;<a id="1781c51" class="tk">PRECISION_REF_NOMINAL_VALUE</a>;</td></tr>
<tr name="1782" id="1782">
<td><a id="l1782" class='ln'>1782</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1783" id="1783">
<td><a id="l1783" class='ln'>1783</a></td><td></td></tr>
<tr name="1784" id="1784">
<td><a id="l1784" class='ln'>1784</a></td><td>  <span class="ct">// End of Switch: '<a class="ct blk" blk_line="1784">&lt;S349&gt;/Switch</a>'</span></td></tr>
<tr name="1785" id="1785">
<td><a id="l1785" class='ln'>1785</a></td><td></td></tr>
<tr name="1786" id="1786">
<td><a id="l1786" class='ln'>1786</a></td><td>  <span class="ct">// Gain: '<a class="ct blk" blk_line="1786">&lt;S328&gt;/Gain1</a>'</span></td></tr>
<tr name="1787" id="1787">
<td><a id="l1787" class='ln'>1787</a></td><td>  <a id="1787c3" class="tk">tmp</a> = (<a id="1787c10" class="tk">uint32_T</a>)((<a id="1787c21" class="tk">uint32_T</a>)((<a id="1787c32" class="tk">uint32_T</a>)<a id="1787c41" class="tk">rtp_IFBK_GAIN</a> <a id="1787c55" class="tk">*</a> (<a id="1787c58" class="tk">uint32_T</a>)<a id="1787c67" class="tk">rtu_ifbk_A2D</a>) <a id="1787c81" class="tk">&gt;&gt;</a></td></tr>
<tr name="1788" id="1788">
<td><a id="l1788" class='ln'>1788</a></td><td>                   4);</td></tr>
<tr name="1789" id="1789">
<td><a id="l1789" class='ln'>1789</a></td><td>  <span class="kw">if</span> (<a id="1789c7" class="tk">tmp</a> <a id="1789c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="1790" id="1790">
<td><a id="l1790" class='ln'>1790</a></td><td>    <a id="1790c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="1791" id="1791">
<td><a id="l1791" class='ln'>1791</a></td><td>  <span class="br">}</span></td></tr>
<tr name="1792" id="1792">
<td><a id="l1792" class='ln'>1792</a></td><td></td></tr>
<tr name="1793" id="1793">
<td><a id="l1793" class='ln'>1793</a></td><td>  <span class="ct">// Product: '<a class="ct blk" blk_line="1793">&lt;S349&gt;/Divide</a>' incorporates:</span></td></tr>
<tr name="1794" id="1794">
<td><a id="l1794" class='ln'>1794</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="1794">&lt;S349&gt;/Constant1</a>'</span></td></tr>
<tr name="1795" id="1795">
<td><a id="l1795" class='ln'>1795</a></td><td>  <span class="ct">//   Gain: '<a class="ct blk" blk_line="1795">&lt;S328&gt;/Gain1</a>'</span></td></tr>
<tr name="1796" id="1796">
<td><a id="l1796" class='ln'>1796</a></td><td>  <span class="ct">//   Product: '<a class="ct blk" blk_line="1796">&lt;S349&gt;/Divide1</a>'</span></td></tr>
<tr name="1797" id="1797">
<td><a id="l1797" class='ln'>1797</a></td><td></td></tr>
<tr name="1798" id="1798">
<td><a id="l1798" class='ln'>1798</a></td><td>  <a id="1798c3" class="tk">*</a><a id="1798c4" class="tk">rty_calc_ifbk</a> = (<a id="1798c21" class="tk">uint16_T</a>)(<a id="1798c31" class="tk">uint32_T</a>)((<a id="1798c42" class="tk">uint32_T</a>)(<a id="1798c52" class="tk">tmp</a> <a id="1798c56" class="tk">*</a> (<a id="1798c59" class="tk">uint32_T</a>)(<a id="1798c69" class="tk">uint16_T</a>)</td></tr>
<tr name="1799" id="1799">
<td><a id="l1799" class='ln'>1799</a></td><td>    ((<a id="1799c7" class="tk">uint32_T</a>)<a id="1799c16" class="tk">rtb_DataTypeConversion1_kha5</a> <a id="1799c45" class="tk">==</a> 0U <a id="1799c51" class="tk">?</a> <a id="1799c53" class="tk">MAX_uint32_T</a> <a id="1799c66" class="tk">:</a> (<a id="1799c69" class="tk">uint32_T</a>)</td></tr>
<tr name="1800" id="1800">
<td><a id="l1800" class='ln'>1800</a></td><td>     ((<a id="1800c8" class="tk">uint32_T</a>)((<a id="1800c19" class="tk">uint32_T</a>)<a id="1800c28" class="tk">CONSTANT_DATA</a>-&gt;<a id="1800c43" class="tk">PRECISION_REF_NOMINAL_VALUE</a> <a id="1800c71" class="tk">&lt;&lt;</a> 15) <a id="1800c78" class="tk">/</a></td></tr>
<tr name="1801" id="1801">
<td><a id="l1801" class='ln'>1801</a></td><td>      (<a id="1801c8" class="tk">uint32_T</a>)<a id="1801c17" class="tk">rtb_DataTypeConversion1_kha5</a>))) <a id="1801c49" class="tk">&gt;&gt;</a> 15);</td></tr>
<tr name="1802" id="1802">
<td><a id="l1802" class='ln'>1802</a></td><td></td></tr>
<tr name="1803" id="1803">
<td><a id="l1803" class='ln'>1803</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="1803">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1804" id="1804">
<td><a id="l1804" class='ln'>1804</a></td><td>  <a id="1804c3" class="tk">MX_Gateway_oc_stg_detection</a>(<a id="1804c31" class="tk">rtb_UnitDelay1_dj5h</a>, <a id="1804c52" class="tk">rtb_UnitDelay4</a>,</td></tr>
<tr name="1805" id="1805">
<td><a id="l1805" class='ln'>1805</a></td><td>    <a id="1805c5" class="tk">&amp;</a><a id="1805c6" class="tk">localB</a>-&gt;<a id="1805c14" class="tk">diag_state_out</a>, <a id="1805c30" class="tk">&amp;</a><a id="1805c31" class="tk">rtb_ocstg_check</a>, <a id="1805c48" class="tk">&amp;</a><a id="1805c49" class="tk">localDW</a>-&gt;<a id="1805c58" class="tk">oc_stg_detection</a>,</td></tr>
<tr name="1806" id="1806">
<td><a id="l1806" class='ln'>1806</a></td><td>    <a id="1806c5" class="tk">rtp_OPEN_DB_CNT</a>, <a id="1806c22" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="1807" id="1807">
<td><a id="l1807" class='ln'>1807</a></td><td></td></tr>
<tr name="1808" id="1808">
<td><a id="l1808" class='ln'>1808</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="1808">&lt;S328&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="1809" id="1809">
<td><a id="l1809" class='ln'>1809</a></td><td></td></tr>
<tr name="1810" id="1810">
<td><a id="l1810" class='ln'>1810</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="1810">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="1811" id="1811">
<td><a id="l1811" class='ln'>1811</a></td><td>  <span class="ct">// Gateway: output_pair_ClosedLoop/control</span></td></tr>
<tr name="1812" id="1812">
<td><a id="l1812" class='ln'>1812</a></td><td>  <span class="ct">// During: output_pair_ClosedLoop/control</span></td></tr>
<tr name="1813" id="1813">
<td><a id="l1813" class='ln'>1813</a></td><td>  <span class="kw">if</span> ((<a id="1813c8" class="tk">uint32_T</a>)<a id="1813c17" class="tk">localDW</a>-&gt;<a id="1813c26" class="tk">bitsForTID1</a>.<a id="1813c38" class="tk">is_active_c39_MX_Library</a> <a id="1813c63" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="1814" id="1814">
<td><a id="l1814" class='ln'>1814</a></td><td>    <span class="ct">// Entry: output_pair_ClosedLoop/control</span></td></tr>
<tr name="1815" id="1815">
<td><a id="l1815" class='ln'>1815</a></td><td>    <a id="1815c5" class="tk">localDW</a>-&gt;<a id="1815c14" class="tk">bitsForTID1</a>.<a id="1815c26" class="tk">is_active_c39_MX_Library</a> = 1U;</td></tr>
<tr name="1816" id="1816">
<td><a id="l1816" class='ln'>1816</a></td><td></td></tr>
<tr name="1817" id="1817">
<td><a id="l1817" class='ln'>1817</a></td><td>    <span class="ct">// Entry Internal: output_pair_ClosedLoop/control</span></td></tr>
<tr name="1818" id="1818">
<td><a id="l1818" class='ln'>1818</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="1818">&lt;S350&gt;:28</a>'</span></td></tr>
<tr name="1819" id="1819">
<td><a id="l1819" class='ln'>1819</a></td><td>    <a id="1819c5" class="tk">localDW</a>-&gt;<a id="1819c14" class="tk">bitsForTID1</a>.<a id="1819c26" class="tk">is_c39_MX_Library</a> = <a id="1819c46" class="tk">MX_Gateway_IN_FUNCTIONAL</a>;</td></tr>
<tr name="1820" id="1820">
<td><a id="l1820" class='ln'>1820</a></td><td></td></tr>
<tr name="1821" id="1821">
<td><a id="l1821" class='ln'>1821</a></td><td>    <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="1821">&lt;S350&gt;:11</a>'</span></td></tr>
<tr name="1822" id="1822">
<td><a id="l1822" class='ln'>1822</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="1822">&lt;S350&gt;:26</a>'</span></td></tr>
<tr name="1823" id="1823">
<td><a id="l1823" class='ln'>1823</a></td><td>    <a id="1823c5" class="tk">localDW</a>-&gt;<a id="1823c14" class="tk">bitsForTID1</a>.<a id="1823c26" class="tk">is_FUNCTIONAL</a> = <a id="1823c42" class="tk">MX_Gatewa_IN_STGOFF_DIAG_ACTIVE</a>;</td></tr>
<tr name="1824" id="1824">
<td><a id="l1824" class='ln'>1824</a></td><td></td></tr>
<tr name="1825" id="1825">
<td><a id="l1825" class='ln'>1825</a></td><td>    <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1825">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1826" id="1826">
<td><a id="l1826" class='ln'>1826</a></td><td>    <a id="1826c5" class="tk">localB</a>-&gt;<a id="1826c13" class="tk">icmd_Out</a> = (<a id="1826c25" class="tk">uint16_T</a>)(<a id="1826c35" class="tk">int32_T</a>)((<a id="1826c45" class="tk">int32_T</a>)<a id="1826c53" class="tk">INACTIVE</a> <a id="1826c62" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1827" id="1827">
<td><a id="l1827" class='ln'>1827</a></td><td>    <a id="1827c5" class="tk">*</a><a id="1827c6" class="tk">rty_state_Output</a> = <a id="1827c25" class="tk">INACTIVE</a>;</td></tr>
<tr name="1828" id="1828">
<td><a id="l1828" class='ln'>1828</a></td><td></td></tr>
<tr name="1829" id="1829">
<td><a id="l1829" class='ln'>1829</a></td><td>    <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1829">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1830" id="1830">
<td><a id="l1830" class='ln'>1830</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="1830">&lt;S350&gt;:37</a>'</span></td></tr>
<tr name="1831" id="1831">
<td><a id="l1831" class='ln'>1831</a></td><td>    <a id="1831c5" class="tk">localDW</a>-&gt;<a id="1831c14" class="tk">bitsForTID1</a>.<a id="1831c26" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="1831c50" class="tk">MX_Gateway_IN_Test_OC</a>;</td></tr>
<tr name="1832" id="1832">
<td><a id="l1832" class='ln'>1832</a></td><td></td></tr>
<tr name="1833" id="1833">
<td><a id="l1833" class='ln'>1833</a></td><td>    <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="1833">&lt;S350&gt;:8</a>'</span></td></tr>
<tr name="1834" id="1834">
<td><a id="l1834" class='ln'>1834</a></td><td>    <a id="1834c5" class="tk">localDW</a>-&gt;<a id="1834c14" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1835" id="1835">
<td><a id="l1835" class='ln'>1835</a></td><td>    <a id="1835c5" class="tk">localB</a>-&gt;<a id="1835c13" class="tk">enable_LoSide</a> = ((<a id="1835c31" class="tk">int32_T</a>)<a id="1835c39" class="tk">ACTIVE</a> <a id="1835c46" class="tk">!=</a> 0);</td></tr>
<tr name="1836" id="1836">
<td><a id="l1836" class='ln'>1836</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1837" id="1837">
<td><a id="l1837" class='ln'>1837</a></td><td>    <span class="kw">switch</span> (<a id="1837c13" class="tk">localDW</a>-&gt;<a id="1837c22" class="tk">bitsForTID1</a>.<a id="1837c34" class="tk">is_c39_MX_Library</a>) <span class="br">{</span></td></tr>
<tr name="1838" id="1838">
<td><a id="l1838" class='ln'>1838</a></td><td>     <span class="kw">case</span> <a id="1838c11" class="tk">MX_Gateway_IN_DIAG_CHECK</a><a id="1838c35" class="tk">:</a></td></tr>
<tr name="1839" id="1839">
<td><a id="l1839" class='ln'>1839</a></td><td>      <span class="ct">// During 'DIAG_CHECK': '<a class="ct blk" blk_line="1839">&lt;S350&gt;:4</a>'</span></td></tr>
<tr name="1840" id="1840">
<td><a id="l1840" class='ln'>1840</a></td><td>      <span class="ct">// Couldn't find a fault, so go back to working</span></td></tr>
<tr name="1841" id="1841">
<td><a id="l1841" class='ln'>1841</a></td><td>      <span class="ct">// ?? should this condition really be recoverable??</span></td></tr>
<tr name="1842" id="1842">
<td><a id="l1842" class='ln'>1842</a></td><td>      <span class="kw">if</span> (<a id="1842c11" class="tk">rtb_ocstg_check</a> <a id="1842c27" class="tk">==</a> <a id="1842c30" class="tk">RESET</a>) <span class="br">{</span></td></tr>
<tr name="1843" id="1843">
<td><a id="l1843" class='ln'>1843</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1843">&lt;S350&gt;:18</a>'</span></td></tr>
<tr name="1844" id="1844">
<td><a id="l1844" class='ln'>1844</a></td><td>        <span class="ct">// Exit Internal 'DIAG_CHECK': '<a class="ct blk" blk_line="1844">&lt;S350&gt;:4</a>'</span></td></tr>
<tr name="1845" id="1845">
<td><a id="l1845" class='ln'>1845</a></td><td>        <a id="1845c9" class="tk">localDW</a>-&gt;<a id="1845c18" class="tk">bitsForTID1</a>.<a id="1845c30" class="tk">is_DIAG_CHECK</a> = <a id="1845c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1846" id="1846">
<td><a id="l1846" class='ln'>1846</a></td><td>        <a id="1846c9" class="tk">localDW</a>-&gt;<a id="1846c18" class="tk">bitsForTID1</a>.<a id="1846c30" class="tk">is_c39_MX_Library</a> = <a id="1846c50" class="tk">MX_Gateway_IN_FUNCTIONAL</a>;</td></tr>
<tr name="1847" id="1847">
<td><a id="l1847" class='ln'>1847</a></td><td></td></tr>
<tr name="1848" id="1848">
<td><a id="l1848" class='ln'>1848</a></td><td>        <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="1848">&lt;S350&gt;:11</a>'</span></td></tr>
<tr name="1849" id="1849">
<td><a id="l1849" class='ln'>1849</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1849">&lt;S350&gt;:26</a>'</span></td></tr>
<tr name="1850" id="1850">
<td><a id="l1850" class='ln'>1850</a></td><td>        <a id="1850c9" class="tk">localDW</a>-&gt;<a id="1850c18" class="tk">bitsForTID1</a>.<a id="1850c30" class="tk">is_FUNCTIONAL</a> = <a id="1850c46" class="tk">MX_Gatewa_IN_STGOFF_DIAG_ACTIVE</a>;</td></tr>
<tr name="1851" id="1851">
<td><a id="l1851" class='ln'>1851</a></td><td></td></tr>
<tr name="1852" id="1852">
<td><a id="l1852" class='ln'>1852</a></td><td>        <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1852">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1853" id="1853">
<td><a id="l1853" class='ln'>1853</a></td><td>        <a id="1853c9" class="tk">localB</a>-&gt;<a id="1853c17" class="tk">icmd_Out</a> = (<a id="1853c29" class="tk">uint16_T</a>)(<a id="1853c39" class="tk">int32_T</a>)((<a id="1853c49" class="tk">int32_T</a>)<a id="1853c57" class="tk">INACTIVE</a> <a id="1853c66" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1854" id="1854">
<td><a id="l1854" class='ln'>1854</a></td><td>        <a id="1854c9" class="tk">*</a><a id="1854c10" class="tk">rty_state_Output</a> = <a id="1854c29" class="tk">INACTIVE</a>;</td></tr>
<tr name="1855" id="1855">
<td><a id="l1855" class='ln'>1855</a></td><td></td></tr>
<tr name="1856" id="1856">
<td><a id="l1856" class='ln'>1856</a></td><td>        <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1856">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1857" id="1857">
<td><a id="l1857" class='ln'>1857</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1857">&lt;S350&gt;:37</a>'</span></td></tr>
<tr name="1858" id="1858">
<td><a id="l1858" class='ln'>1858</a></td><td>        <a id="1858c9" class="tk">localDW</a>-&gt;<a id="1858c18" class="tk">bitsForTID1</a>.<a id="1858c30" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="1858c54" class="tk">MX_Gateway_IN_Test_OC</a>;</td></tr>
<tr name="1859" id="1859">
<td><a id="l1859" class='ln'>1859</a></td><td></td></tr>
<tr name="1860" id="1860">
<td><a id="l1860" class='ln'>1860</a></td><td>        <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="1860">&lt;S350&gt;:8</a>'</span></td></tr>
<tr name="1861" id="1861">
<td><a id="l1861" class='ln'>1861</a></td><td>        <a id="1861c9" class="tk">localDW</a>-&gt;<a id="1861c18" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1862" id="1862">
<td><a id="l1862" class='ln'>1862</a></td><td>        <a id="1862c9" class="tk">localB</a>-&gt;<a id="1862c17" class="tk">enable_LoSide</a> = ((<a id="1862c35" class="tk">int32_T</a>)<a id="1862c43" class="tk">ACTIVE</a> <a id="1862c50" class="tk">!=</a> 0);</td></tr>
<tr name="1863" id="1863">
<td><a id="l1863" class='ln'>1863</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1864" id="1864">
<td><a id="l1864" class='ln'>1864</a></td><td>        <span class="ct">// Fault Detected</span></td></tr>
<tr name="1865" id="1865">
<td><a id="l1865" class='ln'>1865</a></td><td>        <span class="kw">if</span> (<a id="1865c13" class="tk">localB</a>-&gt;<a id="1865c21" class="tk">diag_state_out</a> <a id="1865c36" class="tk">!=</a> <a id="1865c39" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="1866" id="1866">
<td><a id="l1866" class='ln'>1866</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="1866">&lt;S350&gt;:29</a>'</span></td></tr>
<tr name="1867" id="1867">
<td><a id="l1867" class='ln'>1867</a></td><td>          <span class="ct">// Exit Internal 'DIAG_CHECK': '<a class="ct blk" blk_line="1867">&lt;S350&gt;:4</a>'</span></td></tr>
<tr name="1868" id="1868">
<td><a id="l1868" class='ln'>1868</a></td><td>          <a id="1868c11" class="tk">localDW</a>-&gt;<a id="1868c20" class="tk">bitsForTID1</a>.<a id="1868c32" class="tk">is_DIAG_CHECK</a> = <a id="1868c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1869" id="1869">
<td><a id="l1869" class='ln'>1869</a></td><td>          <a id="1869c11" class="tk">localDW</a>-&gt;<a id="1869c20" class="tk">bitsForTID1</a>.<a id="1869c32" class="tk">is_c39_MX_Library</a> = <a id="1869c52" class="tk">MX_Gateway_IN_ERROR</a>;</td></tr>
<tr name="1870" id="1870">
<td><a id="l1870" class='ln'>1870</a></td><td></td></tr>
<tr name="1871" id="1871">
<td><a id="l1871" class='ln'>1871</a></td><td>          <span class="ct">// Entry 'ERROR': '<a class="ct blk" blk_line="1871">&lt;S350&gt;:12</a>'</span></td></tr>
<tr name="1872" id="1872">
<td><a id="l1872" class='ln'>1872</a></td><td>          <a id="1872c11" class="tk">localB</a>-&gt;<a id="1872c19" class="tk">icmd_Out</a> = (<a id="1872c31" class="tk">uint16_T</a>)(<a id="1872c41" class="tk">int32_T</a>)((<a id="1872c51" class="tk">int32_T</a>)<a id="1872c59" class="tk">INACTIVE</a> <a id="1872c68" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1873" id="1873">
<td><a id="l1873" class='ln'>1873</a></td><td>          <a id="1873c11" class="tk">localB</a>-&gt;<a id="1873c19" class="tk">enable_LoSide</a> = ((<a id="1873c37" class="tk">int32_T</a>)<a id="1873c45" class="tk">INACTIVE</a> <a id="1873c54" class="tk">!=</a> 0);</td></tr>
<tr name="1874" id="1874">
<td><a id="l1874" class='ln'>1874</a></td><td>          <a id="1874c11" class="tk">*</a><a id="1874c12" class="tk">rty_state_Output</a> = <a id="1874c31" class="tk">localB</a>-&gt;<a id="1874c39" class="tk">diag_state_out</a>;</td></tr>
<tr name="1875" id="1875">
<td><a id="l1875" class='ln'>1875</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1875c20" class="tk">localDW</a>-&gt;<a id="1875c29" class="tk">bitsForTID1</a>.<a id="1875c41" class="tk">is_DIAG_CHECK</a> <a id="1875c55" class="tk">==</a></td></tr>
<tr name="1876" id="1876">
<td><a id="l1876" class='ln'>1876</a></td><td>                   <a id="1876c20" class="tk">MX_Gateway_IN_ENABLE_OFF</a>) <span class="br">{</span></td></tr>
<tr name="1877" id="1877">
<td><a id="l1877" class='ln'>1877</a></td><td>          <span class="ct">// During 'ENABLE_OFF': '<a class="ct blk" blk_line="1877">&lt;S350&gt;:6</a>'</span></td></tr>
<tr name="1878" id="1878">
<td><a id="l1878" class='ln'>1878</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1879" id="1879">
<td><a id="l1879" class='ln'>1879</a></td><td>          <span class="ct">// During 'ENABLE_ON': '<a class="ct blk" blk_line="1879">&lt;S350&gt;:5</a>'</span></td></tr>
<tr name="1880" id="1880">
<td><a id="l1880" class='ln'>1880</a></td><td>          <span class="ct">// Give it some time to ensure low side is on</span></td></tr>
<tr name="1881" id="1881">
<td><a id="l1881" class='ln'>1881</a></td><td>          <span class="ct">// and detect open circuit</span></td></tr>
<tr name="1882" id="1882">
<td><a id="l1882" class='ln'>1882</a></td><td>          <span class="kw">if</span> ((<a id="1882c16" class="tk">int32_T</a>)<a id="1882c24" class="tk">localDW</a>-&gt;<a id="1882c33" class="tk">debounceCount</a> <a id="1882c47" class="tk">&gt;=</a> (<a id="1882c51" class="tk">int32_T</a>)((<a id="1882c61" class="tk">int32_T</a>)</td></tr>
<tr name="1883" id="1883">
<td><a id="l1883" class='ln'>1883</a></td><td>               <a id="1883c16" class="tk">rtp_OPEN_DB_CNT</a> <a id="1883c32" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="1884" id="1884">
<td><a id="l1884" class='ln'>1884</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1884">&lt;S350&gt;:24</a>'</span></td></tr>
<tr name="1885" id="1885">
<td><a id="l1885" class='ln'>1885</a></td><td>            <a id="1885c13" class="tk">localDW</a>-&gt;<a id="1885c22" class="tk">bitsForTID1</a>.<a id="1885c34" class="tk">is_DIAG_CHECK</a> = <a id="1885c50" class="tk">MX_Gateway_IN_ENABLE_OFF</a>;</td></tr>
<tr name="1886" id="1886">
<td><a id="l1886" class='ln'>1886</a></td><td></td></tr>
<tr name="1887" id="1887">
<td><a id="l1887" class='ln'>1887</a></td><td>            <span class="ct">// Entry 'ENABLE_OFF': '<a class="ct blk" blk_line="1887">&lt;S350&gt;:6</a>'</span></td></tr>
<tr name="1888" id="1888">
<td><a id="l1888" class='ln'>1888</a></td><td>            <a id="1888c13" class="tk">localB</a>-&gt;<a id="1888c21" class="tk">enable_LoSide</a> = ((<a id="1888c39" class="tk">int32_T</a>)<a id="1888c47" class="tk">INACTIVE</a> <a id="1888c56" class="tk">!=</a> 0);</td></tr>
<tr name="1889" id="1889">
<td><a id="l1889" class='ln'>1889</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1890" id="1890">
<td><a id="l1890" class='ln'>1890</a></td><td>            <a id="1890c13" class="tk">localDW</a>-&gt;<a id="1890c22" class="tk">debounceCount</a> = (<a id="1890c39" class="tk">uint16_T</a>)(<a id="1890c49" class="tk">int32_T</a>)((<a id="1890c59" class="tk">int32_T</a>)</td></tr>
<tr name="1891" id="1891">
<td><a id="l1891" class='ln'>1891</a></td><td>              <a id="1891c15" class="tk">localDW</a>-&gt;<a id="1891c24" class="tk">debounceCount</a> <a id="1891c38" class="tk">+</a> 1);</td></tr>
<tr name="1892" id="1892">
<td><a id="l1892" class='ln'>1892</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1893" id="1893">
<td><a id="l1893" class='ln'>1893</a></td><td>        <span class="br">}</span></td></tr>
<tr name="1894" id="1894">
<td><a id="l1894" class='ln'>1894</a></td><td>      <span class="br">}</span></td></tr>
<tr name="1895" id="1895">
<td><a id="l1895" class='ln'>1895</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1896" id="1896">
<td><a id="l1896" class='ln'>1896</a></td><td></td></tr>
<tr name="1897" id="1897">
<td><a id="l1897" class='ln'>1897</a></td><td>     <span class="kw">case</span> <a id="1897c11" class="tk">MX_Gateway_IN_ERROR</a><a id="1897c30" class="tk">:</a></td></tr>
<tr name="1898" id="1898">
<td><a id="l1898" class='ln'>1898</a></td><td>      <span class="ct">// During 'ERROR': '<a class="ct blk" blk_line="1898">&lt;S350&gt;:12</a>'</span></td></tr>
<tr name="1899" id="1899">
<td><a id="l1899" class='ln'>1899</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="1900" id="1900">
<td><a id="l1900" class='ln'>1900</a></td><td></td></tr>
<tr name="1901" id="1901">
<td><a id="l1901" class='ln'>1901</a></td><td>     <span class="kw">default</span><a id="1901c13" class="tk">:</a></td></tr>
<tr name="1902" id="1902">
<td><a id="l1902" class='ln'>1902</a></td><td>      <span class="ct">// During 'FUNCTIONAL': '<a class="ct blk" blk_line="1902">&lt;S350&gt;:11</a>'</span></td></tr>
<tr name="1903" id="1903">
<td><a id="l1903" class='ln'>1903</a></td><td>      <span class="ct">// Fault Detected</span></td></tr>
<tr name="1904" id="1904">
<td><a id="l1904" class='ln'>1904</a></td><td>      <span class="kw">if</span> (<a id="1904c11" class="tk">localB</a>-&gt;<a id="1904c19" class="tk">diag_state_out</a> <a id="1904c34" class="tk">!=</a> <a id="1904c37" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="1905" id="1905">
<td><a id="l1905" class='ln'>1905</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="1905">&lt;S350&gt;:30</a>'</span></td></tr>
<tr name="1906" id="1906">
<td><a id="l1906" class='ln'>1906</a></td><td>        <span class="ct">// Exit Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="1906">&lt;S350&gt;:11</a>'</span></td></tr>
<tr name="1907" id="1907">
<td><a id="l1907" class='ln'>1907</a></td><td>        <span class="ct">// Exit Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1907">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1908" id="1908">
<td><a id="l1908" class='ln'>1908</a></td><td>        <a id="1908c9" class="tk">localDW</a>-&gt;<a id="1908c18" class="tk">bitsForTID1</a>.<a id="1908c30" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="1909" id="1909">
<td><a id="l1909" class='ln'>1909</a></td><td>          <a id="1909c11" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1910" id="1910">
<td><a id="l1910" class='ln'>1910</a></td><td>        <a id="1910c9" class="tk">localDW</a>-&gt;<a id="1910c18" class="tk">bitsForTID1</a>.<a id="1910c30" class="tk">is_FUNCTIONAL</a> = <a id="1910c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1911" id="1911">
<td><a id="l1911" class='ln'>1911</a></td><td></td></tr>
<tr name="1912" id="1912">
<td><a id="l1912" class='ln'>1912</a></td><td>        <span class="ct">// Exit Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="1912">&lt;S350&gt;:2</a>'</span></td></tr>
<tr name="1913" id="1913">
<td><a id="l1913" class='ln'>1913</a></td><td>        <a id="1913c9" class="tk">localDW</a>-&gt;<a id="1913c18" class="tk">bitsForTID1</a>.<a id="1913c30" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="1914" id="1914">
<td><a id="l1914" class='ln'>1914</a></td><td>          <a id="1914c11" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1915" id="1915">
<td><a id="l1915" class='ln'>1915</a></td><td>        <a id="1915c9" class="tk">localDW</a>-&gt;<a id="1915c18" class="tk">bitsForTID1</a>.<a id="1915c30" class="tk">is_c39_MX_Library</a> = <a id="1915c50" class="tk">MX_Gateway_IN_ERROR</a>;</td></tr>
<tr name="1916" id="1916">
<td><a id="l1916" class='ln'>1916</a></td><td></td></tr>
<tr name="1917" id="1917">
<td><a id="l1917" class='ln'>1917</a></td><td>        <span class="ct">// Entry 'ERROR': '<a class="ct blk" blk_line="1917">&lt;S350&gt;:12</a>'</span></td></tr>
<tr name="1918" id="1918">
<td><a id="l1918" class='ln'>1918</a></td><td>        <a id="1918c9" class="tk">localB</a>-&gt;<a id="1918c17" class="tk">icmd_Out</a> = (<a id="1918c29" class="tk">uint16_T</a>)(<a id="1918c39" class="tk">int32_T</a>)((<a id="1918c49" class="tk">int32_T</a>)<a id="1918c57" class="tk">INACTIVE</a> <a id="1918c66" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1919" id="1919">
<td><a id="l1919" class='ln'>1919</a></td><td>        <a id="1919c9" class="tk">localB</a>-&gt;<a id="1919c17" class="tk">enable_LoSide</a> = ((<a id="1919c35" class="tk">int32_T</a>)<a id="1919c43" class="tk">INACTIVE</a> <a id="1919c52" class="tk">!=</a> 0);</td></tr>
<tr name="1920" id="1920">
<td><a id="l1920" class='ln'>1920</a></td><td>        <a id="1920c9" class="tk">*</a><a id="1920c10" class="tk">rty_state_Output</a> = <a id="1920c29" class="tk">localB</a>-&gt;<a id="1920c37" class="tk">diag_state_out</a>;</td></tr>
<tr name="1921" id="1921">
<td><a id="l1921" class='ln'>1921</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1922" id="1922">
<td><a id="l1922" class='ln'>1922</a></td><td>        <span class="ct">// Open or STG Fault detected</span></td></tr>
<tr name="1923" id="1923">
<td><a id="l1923" class='ln'>1923</a></td><td>        <span class="ct">// while output is on</span></td></tr>
<tr name="1924" id="1924">
<td><a id="l1924" class='ln'>1924</a></td><td>        <span class="kw">if</span> (<a id="1924c13" class="tk">rtb_ocstg_check</a> <a id="1924c29" class="tk">==</a> <a id="1924c32" class="tk">ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="1925" id="1925">
<td><a id="l1925" class='ln'>1925</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="1925">&lt;S350&gt;:25</a>'</span></td></tr>
<tr name="1926" id="1926">
<td><a id="l1926" class='ln'>1926</a></td><td>          <span class="ct">// Exit Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="1926">&lt;S350&gt;:11</a>'</span></td></tr>
<tr name="1927" id="1927">
<td><a id="l1927" class='ln'>1927</a></td><td>          <span class="ct">// Exit Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1927">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1928" id="1928">
<td><a id="l1928" class='ln'>1928</a></td><td>          <a id="1928c11" class="tk">localDW</a>-&gt;<a id="1928c20" class="tk">bitsForTID1</a>.<a id="1928c32" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="1929" id="1929">
<td><a id="l1929" class='ln'>1929</a></td><td>            <a id="1929c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1930" id="1930">
<td><a id="l1930" class='ln'>1930</a></td><td>          <a id="1930c11" class="tk">localDW</a>-&gt;<a id="1930c20" class="tk">bitsForTID1</a>.<a id="1930c32" class="tk">is_FUNCTIONAL</a> = <a id="1930c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1931" id="1931">
<td><a id="l1931" class='ln'>1931</a></td><td></td></tr>
<tr name="1932" id="1932">
<td><a id="l1932" class='ln'>1932</a></td><td>          <span class="ct">// Exit Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="1932">&lt;S350&gt;:2</a>'</span></td></tr>
<tr name="1933" id="1933">
<td><a id="l1933" class='ln'>1933</a></td><td>          <a id="1933c11" class="tk">localDW</a>-&gt;<a id="1933c20" class="tk">bitsForTID1</a>.<a id="1933c32" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="1934" id="1934">
<td><a id="l1934" class='ln'>1934</a></td><td>            <a id="1934c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1935" id="1935">
<td><a id="l1935" class='ln'>1935</a></td><td>          <a id="1935c11" class="tk">localDW</a>-&gt;<a id="1935c20" class="tk">bitsForTID1</a>.<a id="1935c32" class="tk">is_c39_MX_Library</a> = <a id="1935c52" class="tk">MX_Gateway_IN_DIAG_CHECK</a>;</td></tr>
<tr name="1936" id="1936">
<td><a id="l1936" class='ln'>1936</a></td><td></td></tr>
<tr name="1937" id="1937">
<td><a id="l1937" class='ln'>1937</a></td><td>          <span class="ct">// Entry 'DIAG_CHECK': '<a class="ct blk" blk_line="1937">&lt;S350&gt;:4</a>'</span></td></tr>
<tr name="1938" id="1938">
<td><a id="l1938" class='ln'>1938</a></td><td>          <a id="1938c11" class="tk">localB</a>-&gt;<a id="1938c19" class="tk">icmd_Out</a> = (<a id="1938c31" class="tk">uint16_T</a>)(<a id="1938c41" class="tk">int32_T</a>)((<a id="1938c51" class="tk">int32_T</a>)<a id="1938c59" class="tk">INACTIVE</a> <a id="1938c68" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1939" id="1939">
<td><a id="l1939" class='ln'>1939</a></td><td></td></tr>
<tr name="1940" id="1940">
<td><a id="l1940" class='ln'>1940</a></td><td>          <span class="ct">// Entry Internal 'DIAG_CHECK': '<a class="ct blk" blk_line="1940">&lt;S350&gt;:4</a>'</span></td></tr>
<tr name="1941" id="1941">
<td><a id="l1941" class='ln'>1941</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="1941">&lt;S350&gt;:23</a>'</span></td></tr>
<tr name="1942" id="1942">
<td><a id="l1942" class='ln'>1942</a></td><td>          <a id="1942c11" class="tk">localDW</a>-&gt;<a id="1942c20" class="tk">bitsForTID1</a>.<a id="1942c32" class="tk">is_DIAG_CHECK</a> = <a id="1942c48" class="tk">MX_Gateway_IN_ENABLE_ON</a>;</td></tr>
<tr name="1943" id="1943">
<td><a id="l1943" class='ln'>1943</a></td><td></td></tr>
<tr name="1944" id="1944">
<td><a id="l1944" class='ln'>1944</a></td><td>          <span class="ct">// Entry 'ENABLE_ON': '<a class="ct blk" blk_line="1944">&lt;S350&gt;:5</a>'</span></td></tr>
<tr name="1945" id="1945">
<td><a id="l1945" class='ln'>1945</a></td><td>          <a id="1945c11" class="tk">localB</a>-&gt;<a id="1945c19" class="tk">enable_LoSide</a> = ((<a id="1945c37" class="tk">int32_T</a>)<a id="1945c45" class="tk">ACTIVE</a> <a id="1945c52" class="tk">!=</a> 0);</td></tr>
<tr name="1946" id="1946">
<td><a id="l1946" class='ln'>1946</a></td><td>          <a id="1946c11" class="tk">localDW</a>-&gt;<a id="1946c20" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1947" id="1947">
<td><a id="l1947" class='ln'>1947</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1947c20" class="tk">localDW</a>-&gt;<a id="1947c29" class="tk">bitsForTID1</a>.<a id="1947c41" class="tk">is_FUNCTIONAL</a> <a id="1947c55" class="tk">==</a></td></tr>
<tr name="1948" id="1948">
<td><a id="l1948" class='ln'>1948</a></td><td>                   <a id="1948c20" class="tk">MX_Gatewa_IN_STGOFF_DIAG_ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="1949" id="1949">
<td><a id="l1949" class='ln'>1949</a></td><td>          <span class="ct">// During 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1949">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1950" id="1950">
<td><a id="l1950" class='ln'>1950</a></td><td>          <span class="kw">if</span> (<a id="1950c15" class="tk">!</a><a id="1950c16" class="tk">rtu_enable_STGOffDiag</a>) <span class="br">{</span></td></tr>
<tr name="1951" id="1951">
<td><a id="l1951" class='ln'>1951</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1951">&lt;S350&gt;:19</a>'</span></td></tr>
<tr name="1952" id="1952">
<td><a id="l1952" class='ln'>1952</a></td><td>            <span class="ct">// Exit Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="1952">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="1953" id="1953">
<td><a id="l1953" class='ln'>1953</a></td><td>            <a id="1953c13" class="tk">localDW</a>-&gt;<a id="1953c22" class="tk">bitsForTID1</a>.<a id="1953c34" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="1954" id="1954">
<td><a id="l1954" class='ln'>1954</a></td><td>              <a id="1954c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="1955" id="1955">
<td><a id="l1955" class='ln'>1955</a></td><td>            <a id="1955c13" class="tk">localDW</a>-&gt;<a id="1955c22" class="tk">bitsForTID1</a>.<a id="1955c34" class="tk">is_FUNCTIONAL</a> = <a id="1955c50" class="tk">MX_Gate_IN_STGOFF_DIAG_INACTIVE</a>;</td></tr>
<tr name="1956" id="1956">
<td><a id="l1956" class='ln'>1956</a></td><td></td></tr>
<tr name="1957" id="1957">
<td><a id="l1957" class='ln'>1957</a></td><td>            <span class="ct">// Entry 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="1957">&lt;S350&gt;:2</a>'</span></td></tr>
<tr name="1958" id="1958">
<td><a id="l1958" class='ln'>1958</a></td><td>            <a id="1958c13" class="tk">localB</a>-&gt;<a id="1958c21" class="tk">enable_LoSide</a> = ((<a id="1958c39" class="tk">int32_T</a>)<a id="1958c47" class="tk">ACTIVE</a> <a id="1958c54" class="tk">!=</a> 0);</td></tr>
<tr name="1959" id="1959">
<td><a id="l1959" class='ln'>1959</a></td><td></td></tr>
<tr name="1960" id="1960">
<td><a id="l1960" class='ln'>1960</a></td><td>            <span class="ct">// Entry Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="1960">&lt;S350&gt;:2</a>'</span></td></tr>
<tr name="1961" id="1961">
<td><a id="l1961" class='ln'>1961</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="1961">&lt;S350&gt;:21</a>'</span></td></tr>
<tr name="1962" id="1962">
<td><a id="l1962" class='ln'>1962</a></td><td>            <a id="1962c13" class="tk">localDW</a>-&gt;<a id="1962c22" class="tk">bitsForTID1</a>.<a id="1962c34" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="1963" id="1963">
<td><a id="l1963" class='ln'>1963</a></td><td>              <a id="1963c15" class="tk">MX_Gateway_IN_ACTIVE_OFF</a>;</td></tr>
<tr name="1964" id="1964">
<td><a id="l1964" class='ln'>1964</a></td><td></td></tr>
<tr name="1965" id="1965">
<td><a id="l1965" class='ln'>1965</a></td><td>            <span class="ct">// Entry 'ACTIVE_OFF': '<a class="ct blk" blk_line="1965">&lt;S350&gt;:13</a>'</span></td></tr>
<tr name="1966" id="1966">
<td><a id="l1966" class='ln'>1966</a></td><td>            <a id="1966c13" class="tk">localB</a>-&gt;<a id="1966c21" class="tk">icmd_Out</a> = (<a id="1966c33" class="tk">uint16_T</a>)(<a id="1966c43" class="tk">int32_T</a>)((<a id="1966c53" class="tk">int32_T</a>)<a id="1966c61" class="tk">INACTIVE</a> <a id="1966c70" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="1967" id="1967">
<td><a id="l1967" class='ln'>1967</a></td><td>            <a id="1967c13" class="tk">*</a><a id="1967c14" class="tk">rty_state_Output</a> = <a id="1967c33" class="tk">INACTIVE</a>;</td></tr>
<tr name="1968" id="1968">
<td><a id="l1968" class='ln'>1968</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="1968c22" class="tk">localDW</a>-&gt;<a id="1968c31" class="tk">bitsForTID1</a>.<a id="1968c43" class="tk">is_STGOFF_DIAG_ACTIVE</a> <a id="1968c65" class="tk">==</a></td></tr>
<tr name="1969" id="1969">
<td><a id="l1969" class='ln'>1969</a></td><td>                     <a id="1969c22" class="tk">MX_Gateway_IN_Test_OC</a>) <span class="br">{</span></td></tr>
<tr name="1970" id="1970">
<td><a id="l1970" class='ln'>1970</a></td><td>            <span class="ct">// During 'Test_OC': '<a class="ct blk" blk_line="1970">&lt;S350&gt;:8</a>'</span></td></tr>
<tr name="1971" id="1971">
<td><a id="l1971" class='ln'>1971</a></td><td>            <span class="kw">if</span> ((<a id="1971c18" class="tk">int32_T</a>)<a id="1971c26" class="tk">localDW</a>-&gt;<a id="1971c35" class="tk">debounceCount</a> <a id="1971c49" class="tk">&gt;=</a> (<a id="1971c53" class="tk">int32_T</a>)((<a id="1971c63" class="tk">int32_T</a>)</td></tr>
<tr name="1972" id="1972">
<td><a id="l1972" class='ln'>1972</a></td><td>                 <a id="1972c18" class="tk">rtp_OPEN_DB_CNT</a> <a id="1972c34" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="1973" id="1973">
<td><a id="l1973" class='ln'>1973</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1973">&lt;S350&gt;:36</a>'</span></td></tr>
<tr name="1974" id="1974">
<td><a id="l1974" class='ln'>1974</a></td><td>              <a id="1974c15" class="tk">localDW</a>-&gt;<a id="1974c24" class="tk">bitsForTID1</a>.<a id="1974c36" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="1975" id="1975">
<td><a id="l1975" class='ln'>1975</a></td><td>                <a id="1975c17" class="tk">MX_Gateway_IN_Test_STG</a>;</td></tr>
<tr name="1976" id="1976">
<td><a id="l1976" class='ln'>1976</a></td><td></td></tr>
<tr name="1977" id="1977">
<td><a id="l1977" class='ln'>1977</a></td><td>              <span class="ct">// Entry 'Test_STG': '<a class="ct blk" blk_line="1977">&lt;S350&gt;:9</a>'</span></td></tr>
<tr name="1978" id="1978">
<td><a id="l1978" class='ln'>1978</a></td><td>              <a id="1978c15" class="tk">localDW</a>-&gt;<a id="1978c24" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1979" id="1979">
<td><a id="l1979" class='ln'>1979</a></td><td>              <a id="1979c15" class="tk">localB</a>-&gt;<a id="1979c23" class="tk">enable_LoSide</a> = ((<a id="1979c41" class="tk">int32_T</a>)<a id="1979c49" class="tk">INACTIVE</a> <a id="1979c58" class="tk">!=</a> 0);</td></tr>
<tr name="1980" id="1980">
<td><a id="l1980" class='ln'>1980</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1981" id="1981">
<td><a id="l1981" class='ln'>1981</a></td><td>              <a id="1981c15" class="tk">localDW</a>-&gt;<a id="1981c24" class="tk">debounceCount</a> = (<a id="1981c41" class="tk">uint16_T</a>)(<a id="1981c51" class="tk">int32_T</a>)((<a id="1981c61" class="tk">int32_T</a>)</td></tr>
<tr name="1982" id="1982">
<td><a id="l1982" class='ln'>1982</a></td><td>                <a id="1982c17" class="tk">localDW</a>-&gt;<a id="1982c26" class="tk">debounceCount</a> <a id="1982c40" class="tk">+</a> 1);</td></tr>
<tr name="1983" id="1983">
<td><a id="l1983" class='ln'>1983</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1984" id="1984">
<td><a id="l1984" class='ln'>1984</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1985" id="1985">
<td><a id="l1985" class='ln'>1985</a></td><td>            <span class="ct">// During 'Test_STG': '<a class="ct blk" blk_line="1985">&lt;S350&gt;:9</a>'</span></td></tr>
<tr name="1986" id="1986">
<td><a id="l1986" class='ln'>1986</a></td><td>            <span class="kw">if</span> ((<a id="1986c18" class="tk">int32_T</a>)<a id="1986c26" class="tk">localDW</a>-&gt;<a id="1986c35" class="tk">debounceCount</a> <a id="1986c49" class="tk">&gt;=</a> (<a id="1986c53" class="tk">int32_T</a>)((<a id="1986c63" class="tk">int32_T</a>)</td></tr>
<tr name="1987" id="1987">
<td><a id="l1987" class='ln'>1987</a></td><td>                 <a id="1987c18" class="tk">rtp_STG_DB_CNT</a> <a id="1987c33" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="1988" id="1988">
<td><a id="l1988" class='ln'>1988</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="1988">&lt;S350&gt;:35</a>'</span></td></tr>
<tr name="1989" id="1989">
<td><a id="l1989" class='ln'>1989</a></td><td>              <a id="1989c15" class="tk">localDW</a>-&gt;<a id="1989c24" class="tk">bitsForTID1</a>.<a id="1989c36" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="1989c60" class="tk">MX_Gateway_IN_Test_OC</a>;</td></tr>
<tr name="1990" id="1990">
<td><a id="l1990" class='ln'>1990</a></td><td></td></tr>
<tr name="1991" id="1991">
<td><a id="l1991" class='ln'>1991</a></td><td>              <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="1991">&lt;S350&gt;:8</a>'</span></td></tr>
<tr name="1992" id="1992">
<td><a id="l1992" class='ln'>1992</a></td><td>              <a id="1992c15" class="tk">localDW</a>-&gt;<a id="1992c24" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="1993" id="1993">
<td><a id="l1993" class='ln'>1993</a></td><td>              <a id="1993c15" class="tk">localB</a>-&gt;<a id="1993c23" class="tk">enable_LoSide</a> = ((<a id="1993c41" class="tk">int32_T</a>)<a id="1993c49" class="tk">ACTIVE</a> <a id="1993c56" class="tk">!=</a> 0);</td></tr>
<tr name="1994" id="1994">
<td><a id="l1994" class='ln'>1994</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="1995" id="1995">
<td><a id="l1995" class='ln'>1995</a></td><td>              <a id="1995c15" class="tk">localDW</a>-&gt;<a id="1995c24" class="tk">debounceCount</a> = (<a id="1995c41" class="tk">uint16_T</a>)(<a id="1995c51" class="tk">int32_T</a>)((<a id="1995c61" class="tk">int32_T</a>)</td></tr>
<tr name="1996" id="1996">
<td><a id="l1996" class='ln'>1996</a></td><td>                <a id="1996c17" class="tk">localDW</a>-&gt;<a id="1996c26" class="tk">debounceCount</a> <a id="1996c40" class="tk">+</a> 1);</td></tr>
<tr name="1997" id="1997">
<td><a id="l1997" class='ln'>1997</a></td><td>            <span class="br">}</span></td></tr>
<tr name="1998" id="1998">
<td><a id="l1998" class='ln'>1998</a></td><td>          <span class="br">}</span></td></tr>
<tr name="1999" id="1999">
<td><a id="l1999" class='ln'>1999</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2000" id="2000">
<td><a id="l2000" class='ln'>2000</a></td><td>          <span class="ct">// During 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2000">&lt;S350&gt;:2</a>'</span></td></tr>
<tr name="2001" id="2001">
<td><a id="l2001" class='ln'>2001</a></td><td>          <span class="kw">if</span> (<a id="2001c15" class="tk">rtu_enable_STGOffDiag</a>) <span class="br">{</span></td></tr>
<tr name="2002" id="2002">
<td><a id="l2002" class='ln'>2002</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2002">&lt;S350&gt;:20</a>'</span></td></tr>
<tr name="2003" id="2003">
<td><a id="l2003" class='ln'>2003</a></td><td>            <span class="ct">// Exit Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2003">&lt;S350&gt;:2</a>'</span></td></tr>
<tr name="2004" id="2004">
<td><a id="l2004" class='ln'>2004</a></td><td>            <a id="2004c13" class="tk">localDW</a>-&gt;<a id="2004c22" class="tk">bitsForTID1</a>.<a id="2004c34" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2005" id="2005">
<td><a id="l2005" class='ln'>2005</a></td><td>              <a id="2005c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_jgad</a>;</td></tr>
<tr name="2006" id="2006">
<td><a id="l2006" class='ln'>2006</a></td><td>            <a id="2006c13" class="tk">localDW</a>-&gt;<a id="2006c22" class="tk">bitsForTID1</a>.<a id="2006c34" class="tk">is_FUNCTIONAL</a> = <a id="2006c50" class="tk">MX_Gatewa_IN_STGOFF_DIAG_ACTIVE</a>;</td></tr>
<tr name="2007" id="2007">
<td><a id="l2007" class='ln'>2007</a></td><td></td></tr>
<tr name="2008" id="2008">
<td><a id="l2008" class='ln'>2008</a></td><td>            <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2008">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="2009" id="2009">
<td><a id="l2009" class='ln'>2009</a></td><td>            <a id="2009c13" class="tk">localB</a>-&gt;<a id="2009c21" class="tk">icmd_Out</a> = (<a id="2009c33" class="tk">uint16_T</a>)(<a id="2009c43" class="tk">int32_T</a>)((<a id="2009c53" class="tk">int32_T</a>)<a id="2009c61" class="tk">INACTIVE</a> <a id="2009c70" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="2010" id="2010">
<td><a id="l2010" class='ln'>2010</a></td><td>            <a id="2010c13" class="tk">*</a><a id="2010c14" class="tk">rty_state_Output</a> = <a id="2010c33" class="tk">INACTIVE</a>;</td></tr>
<tr name="2011" id="2011">
<td><a id="l2011" class='ln'>2011</a></td><td></td></tr>
<tr name="2012" id="2012">
<td><a id="l2012" class='ln'>2012</a></td><td>            <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2012">&lt;S350&gt;:1</a>'</span></td></tr>
<tr name="2013" id="2013">
<td><a id="l2013" class='ln'>2013</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2013">&lt;S350&gt;:37</a>'</span></td></tr>
<tr name="2014" id="2014">
<td><a id="l2014" class='ln'>2014</a></td><td>            <a id="2014c13" class="tk">localDW</a>-&gt;<a id="2014c22" class="tk">bitsForTID1</a>.<a id="2014c34" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="2014c58" class="tk">MX_Gateway_IN_Test_OC</a>;</td></tr>
<tr name="2015" id="2015">
<td><a id="l2015" class='ln'>2015</a></td><td></td></tr>
<tr name="2016" id="2016">
<td><a id="l2016" class='ln'>2016</a></td><td>            <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="2016">&lt;S350&gt;:8</a>'</span></td></tr>
<tr name="2017" id="2017">
<td><a id="l2017" class='ln'>2017</a></td><td>            <a id="2017c13" class="tk">localDW</a>-&gt;<a id="2017c22" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2018" id="2018">
<td><a id="l2018" class='ln'>2018</a></td><td>            <a id="2018c13" class="tk">localB</a>-&gt;<a id="2018c21" class="tk">enable_LoSide</a> = ((<a id="2018c39" class="tk">int32_T</a>)<a id="2018c47" class="tk">ACTIVE</a> <a id="2018c54" class="tk">!=</a> 0);</td></tr>
<tr name="2019" id="2019">
<td><a id="l2019" class='ln'>2019</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2019c22" class="tk">localDW</a>-&gt;<a id="2019c31" class="tk">bitsForTID1</a>.<a id="2019c43" class="tk">is_STGOFF_DIAG_INACTIVE</a> <a id="2019c67" class="tk">==</a></td></tr>
<tr name="2020" id="2020">
<td><a id="l2020" class='ln'>2020</a></td><td>                     <a id="2020c22" class="tk">MX_Gateway_IN_ACTIVE_OFF</a>) <span class="br">{</span></td></tr>
<tr name="2021" id="2021">
<td><a id="l2021" class='ln'>2021</a></td><td>            <span class="ct">// During 'ACTIVE_OFF': '<a class="ct blk" blk_line="2021">&lt;S350&gt;:13</a>'</span></td></tr>
<tr name="2022" id="2022">
<td><a id="l2022" class='ln'>2022</a></td><td>            <span class="kw">if</span> ((<a id="2022c18" class="tk">int32_T</a>)<a id="2022c26" class="tk">rtu_i_cmd</a> <a id="2022c36" class="tk">&gt;</a> 0) <span class="br">{</span></td></tr>
<tr name="2023" id="2023">
<td><a id="l2023" class='ln'>2023</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2023">&lt;S350&gt;:50</a>'</span></td></tr>
<tr name="2024" id="2024">
<td><a id="l2024" class='ln'>2024</a></td><td>              <a id="2024c15" class="tk">localDW</a>-&gt;<a id="2024c24" class="tk">bitsForTID1</a>.<a id="2024c36" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2025" id="2025">
<td><a id="l2025" class='ln'>2025</a></td><td>                <a id="2025c17" class="tk">MX_Gateway_IN_ACTIVE_ON</a>;</td></tr>
<tr name="2026" id="2026">
<td><a id="l2026" class='ln'>2026</a></td><td></td></tr>
<tr name="2027" id="2027">
<td><a id="l2027" class='ln'>2027</a></td><td>              <span class="ct">// Entry 'ACTIVE_ON': '<a class="ct blk" blk_line="2027">&lt;S350&gt;:3</a>'</span></td></tr>
<tr name="2028" id="2028">
<td><a id="l2028" class='ln'>2028</a></td><td>              <a id="2028c15" class="tk">localB</a>-&gt;<a id="2028c23" class="tk">icmd_Out</a> = <a id="2028c34" class="tk">rtu_i_cmd</a>;</td></tr>
<tr name="2029" id="2029">
<td><a id="l2029" class='ln'>2029</a></td><td>              <a id="2029c15" class="tk">*</a><a id="2029c16" class="tk">rty_state_Output</a> = <a id="2029c35" class="tk">ACTIVE</a>;</td></tr>
<tr name="2030" id="2030">
<td><a id="l2030" class='ln'>2030</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2031" id="2031">
<td><a id="l2031" class='ln'>2031</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2032" id="2032">
<td><a id="l2032" class='ln'>2032</a></td><td>            <span class="ct">// During 'ACTIVE_ON': '<a class="ct blk" blk_line="2032">&lt;S350&gt;:3</a>'</span></td></tr>
<tr name="2033" id="2033">
<td><a id="l2033" class='ln'>2033</a></td><td>            <span class="kw">if</span> ((<a id="2033c18" class="tk">int32_T</a>)<a id="2033c26" class="tk">rtu_i_cmd</a> <a id="2033c36" class="tk">==</a> 0) <span class="br">{</span></td></tr>
<tr name="2034" id="2034">
<td><a id="l2034" class='ln'>2034</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2034">&lt;S350&gt;:22</a>'</span></td></tr>
<tr name="2035" id="2035">
<td><a id="l2035" class='ln'>2035</a></td><td>              <a id="2035c15" class="tk">localDW</a>-&gt;<a id="2035c24" class="tk">bitsForTID1</a>.<a id="2035c36" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2036" id="2036">
<td><a id="l2036" class='ln'>2036</a></td><td>                <a id="2036c17" class="tk">MX_Gateway_IN_ACTIVE_OFF</a>;</td></tr>
<tr name="2037" id="2037">
<td><a id="l2037" class='ln'>2037</a></td><td></td></tr>
<tr name="2038" id="2038">
<td><a id="l2038" class='ln'>2038</a></td><td>              <span class="ct">// Entry 'ACTIVE_OFF': '<a class="ct blk" blk_line="2038">&lt;S350&gt;:13</a>'</span></td></tr>
<tr name="2039" id="2039">
<td><a id="l2039" class='ln'>2039</a></td><td>              <a id="2039c15" class="tk">localB</a>-&gt;<a id="2039c23" class="tk">icmd_Out</a> = (<a id="2039c35" class="tk">uint16_T</a>)(<a id="2039c45" class="tk">int32_T</a>)((<a id="2039c55" class="tk">int32_T</a>)<a id="2039c63" class="tk">INACTIVE</a> <a id="2039c72" class="tk">&lt;&lt;</a> 12);</td></tr>
<tr name="2040" id="2040">
<td><a id="l2040" class='ln'>2040</a></td><td>              <a id="2040c15" class="tk">*</a><a id="2040c16" class="tk">rty_state_Output</a> = <a id="2040c35" class="tk">INACTIVE</a>;</td></tr>
<tr name="2041" id="2041">
<td><a id="l2041" class='ln'>2041</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2042" id="2042">
<td><a id="l2042" class='ln'>2042</a></td><td>              <a id="2042c15" class="tk">localB</a>-&gt;<a id="2042c23" class="tk">icmd_Out</a> = <a id="2042c34" class="tk">rtu_i_cmd</a>;</td></tr>
<tr name="2043" id="2043">
<td><a id="l2043" class='ln'>2043</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2044" id="2044">
<td><a id="l2044" class='ln'>2044</a></td><td>          <span class="br">}</span></td></tr>
<tr name="2045" id="2045">
<td><a id="l2045" class='ln'>2045</a></td><td>        <span class="br">}</span></td></tr>
<tr name="2046" id="2046">
<td><a id="l2046" class='ln'>2046</a></td><td>      <span class="br">}</span></td></tr>
<tr name="2047" id="2047">
<td><a id="l2047" class='ln'>2047</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="2048" id="2048">
<td><a id="l2048" class='ln'>2048</a></td><td>    <span class="br">}</span></td></tr>
<tr name="2049" id="2049">
<td><a id="l2049" class='ln'>2049</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2050" id="2050">
<td><a id="l2050" class='ln'>2050</a></td><td></td></tr>
<tr name="2051" id="2051">
<td><a id="l2051" class='ln'>2051</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="2051">&lt;S328&gt;/control</a>'</span></td></tr>
<tr name="2052" id="2052">
<td><a id="l2052" class='ln'>2052</a></td><td></td></tr>
<tr name="2053" id="2053">
<td><a id="l2053" class='ln'>2053</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="2053">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="2054" id="2054">
<td><a id="l2054" class='ln'>2054</a></td><td>  <a id="2054c3" class="tk">MX_Gatewa_hc_pair_ClosedLoop_v5</a>(<a id="2054c35" class="tk">localB</a>-&gt;<a id="2054c43" class="tk">icmd_Out</a>, <a id="2054c53" class="tk">localB</a>-&gt;<a id="2054c61" class="tk">enable_LoSide</a>,</td></tr>
<tr name="2055" id="2055">
<td><a id="l2055" class='ln'>2055</a></td><td>    <a id="2055c5" class="tk">rtb_LogicalOperator2_d2ht</a>, <a id="2055c32" class="tk">rtb_Gain_ftue</a>, <a id="2055c47" class="tk">rtu_calc_Vbattery</a>, <a id="2055c66" class="tk">*</a><a id="2055c67" class="tk">rty_calc_ifbk</a>,</td></tr>
<tr name="2056" id="2056">
<td><a id="l2056" class='ln'>2056</a></td><td>    <a id="2056c5" class="tk">rtb_ocstg_check</a>, <a id="2056c22" class="tk">rty_hs_cmd</a>, <a id="2056c34" class="tk">rty_ls_cmd</a>, <a id="2056c46" class="tk">&amp;</a><a id="2056c47" class="tk">localB</a>-&gt;<a id="2056c55" class="tk">oc_state</a>,</td></tr>
<tr name="2057" id="2057">
<td><a id="l2057" class='ln'>2057</a></td><td>    <a id="2057c5" class="tk">&amp;</a><a id="2057c6" class="tk">localB</a>-&gt;<a id="2057c14" class="tk">diag_state</a>, <a id="2057c26" class="tk">rty_errorCC</a>, <a id="2057c39" class="tk">&amp;</a><a id="2057c40" class="tk">localB</a>-&gt;<a id="2057c48" class="tk">hc_pair_ClosedLoop_v5</a>,</td></tr>
<tr name="2058" id="2058">
<td><a id="l2058" class='ln'>2058</a></td><td>    <a id="2058c5" class="tk">&amp;</a><a id="2058c6" class="tk">localDW</a>-&gt;<a id="2058c15" class="tk">hc_pair_ClosedLoop_v5</a>, <a id="2058c38" class="tk">rtp_KP</a>, <a id="2058c46" class="tk">rtp_KI</a>, <a id="2058c54" class="tk">rtp_IFBK_MAX</a>, <a id="2058c68" class="tk">rtp_NZ_DUTY</a>,</td></tr>
<tr name="2059" id="2059">
<td><a id="l2059" class='ln'>2059</a></td><td>    <a id="2059c5" class="tk">rtp_NZ_IFBK</a>, <a id="2059c18" class="tk">rtp_OC_DB_CNT</a>, <a id="2059c33" class="tk">rtp_OPEN_DB_CNT</a>, <a id="2059c50" class="tk">rtp_OSTG_DB_CNT</a>, <a id="2059c67" class="tk">rtp_STB_DB_CNT</a>,</td></tr>
<tr name="2060" id="2060">
<td><a id="l2060" class='ln'>2060</a></td><td>    <a id="2060c5" class="tk">rtp_STG_DB_CNT</a>, <a id="2060c21" class="tk">rtp_BIDIRECTIONAL_CTRL</a>);</td></tr>
<tr name="2061" id="2061">
<td><a id="l2061" class='ln'>2061</a></td><td></td></tr>
<tr name="2062" id="2062">
<td><a id="l2062" class='ln'>2062</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="2062">&lt;S328&gt;/hc_pair_ClosedLoop_v5</a>'</span></td></tr>
<tr name="2063" id="2063">
<td><a id="l2063" class='ln'>2063</a></td><td></td></tr>
<tr name="2064" id="2064">
<td><a id="l2064" class='ln'>2064</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="2064">&lt;S328&gt;/Unit Delay1</a>'</span></td></tr>
<tr name="2065" id="2065">
<td><a id="l2065" class='ln'>2065</a></td><td>  <a id="2065c3" class="tk">localDW</a>-&gt;<a id="2065c12" class="tk">UnitDelay1_DSTATE</a> = <a id="2065c32" class="tk">localB</a>-&gt;<a id="2065c40" class="tk">oc_state</a>;</td></tr>
<tr name="2066" id="2066">
<td><a id="l2066" class='ln'>2066</a></td><td></td></tr>
<tr name="2067" id="2067">
<td><a id="l2067" class='ln'>2067</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="2067">&lt;S328&gt;/Unit Delay4</a>'</span></td></tr>
<tr name="2068" id="2068">
<td><a id="l2068" class='ln'>2068</a></td><td>  <a id="2068c3" class="tk">localDW</a>-&gt;<a id="2068c12" class="tk">UnitDelay4_DSTATE</a> = <a id="2068c32" class="tk">localB</a>-&gt;<a id="2068c40" class="tk">diag_state</a>;</td></tr>
<tr name="2069" id="2069">
<td><a id="l2069" class='ln'>2069</a></td><td><span class="br">}</span></td></tr>
<tr name="2070" id="2070">
<td><a id="l2070" class='ln'>2070</a></td><td></td></tr>
<tr name="2071" id="2071">
<td><a id="l2071" class='ln'>2071</a></td><td><span class="ct">//</span></td></tr>
<tr name="2072" id="2072">
<td><a id="l2072" class='ln'>2072</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="2073" id="2073">
<td><a id="l2073" class='ln'>2073</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2073">&lt;S389&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="2074" id="2074">
<td><a id="l2074" class='ln'>2074</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2074">&lt;S457&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="2075" id="2075">
<td><a id="l2075" class='ln'>2075</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2075">&lt;S476&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="2076" id="2076">
<td><a id="l2076" class='ln'>2076</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2076">&lt;S583&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="2077" id="2077">
<td><a id="l2077" class='ln'>2077</a></td><td></td></tr>
<tr name="2078" id="2078">
<td><a id="l2078" class='ln'>2078</a></td><td><span class="kw">void</span> <a id="2078c6" class="tk">MX_Gateway_Voltage_Limiter</a>(<a id="2078c33" class="tk">uint16_T</a> <a id="2078c42" class="tk">rtu_calc_VBattery</a>, <a id="2078c61" class="tk">uint16_T</a> <a id="2078c70" class="tk">rtu_duty_in</a>,</td></tr>
<tr name="2079" id="2079">
<td><a id="l2079" class='ln'>2079</a></td><td>  <a id="2079c3" class="tk">uint16_T</a> <a id="2079c12" class="tk">*</a><a id="2079c13" class="tk">rty_duty_out</a>, <a id="2079c27" class="tk">uint16_T</a> <a id="2079c36" class="tk">rtp_MAX_VOLTS</a>)</td></tr>
<tr name="2080" id="2080">
<td><a id="l2080" class='ln'>2080</a></td><td><span class="br">{</span></td></tr>
<tr name="2081" id="2081">
<td><a id="l2081" class='ln'>2081</a></td><td>  <a id="2081c3" class="tk">uint16_T</a> <a id="2081c12" class="tk">rtb_Saturation_bsq0</a>;</td></tr>
<tr name="2082" id="2082">
<td><a id="l2082" class='ln'>2082</a></td><td>  <a id="2082c3" class="tk">uint32_T</a> <a id="2082c12" class="tk">tmp</a>;</td></tr>
<tr name="2083" id="2083">
<td><a id="l2083" class='ln'>2083</a></td><td></td></tr>
<tr name="2084" id="2084">
<td><a id="l2084" class='ln'>2084</a></td><td>  <span class="ct">// Product: '<a class="ct blk" blk_line="2084">&lt;S393&gt;/Divide</a>' incorporates:</span></td></tr>
<tr name="2085" id="2085">
<td><a id="l2085" class='ln'>2085</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2085">&lt;S393&gt;/FunctionState2</a>'</span></td></tr>
<tr name="2086" id="2086">
<td><a id="l2086" class='ln'>2086</a></td><td></td></tr>
<tr name="2087" id="2087">
<td><a id="l2087" class='ln'>2087</a></td><td>  <a id="2087c3" class="tk">tmp</a> = (<a id="2087c10" class="tk">uint32_T</a>)<a id="2087c19" class="tk">rtu_calc_VBattery</a> <a id="2087c37" class="tk">==</a> 0U <a id="2087c43" class="tk">?</a> <a id="2087c45" class="tk">MAX_uint32_T</a> <a id="2087c58" class="tk">:</a> (<a id="2087c61" class="tk">uint32_T</a>)((<a id="2087c72" class="tk">uint32_T</a>)</td></tr>
<tr name="2088" id="2088">
<td><a id="l2088" class='ln'>2088</a></td><td>    ((<a id="2088c7" class="tk">uint32_T</a>)<a id="2088c16" class="tk">rtp_MAX_VOLTS</a> <a id="2088c30" class="tk">&lt;&lt;</a> 12) <a id="2088c37" class="tk">/</a> (<a id="2088c40" class="tk">uint32_T</a>)<a id="2088c49" class="tk">rtu_calc_VBattery</a>);</td></tr>
<tr name="2089" id="2089">
<td><a id="l2089" class='ln'>2089</a></td><td>  <span class="kw">if</span> (<a id="2089c7" class="tk">tmp</a> <a id="2089c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="2090" id="2090">
<td><a id="l2090" class='ln'>2090</a></td><td>    <a id="2090c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="2091" id="2091">
<td><a id="l2091" class='ln'>2091</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2092" id="2092">
<td><a id="l2092" class='ln'>2092</a></td><td></td></tr>
<tr name="2093" id="2093">
<td><a id="l2093" class='ln'>2093</a></td><td>  <a id="2093c3" class="tk">rtb_Saturation_bsq0</a> = (<a id="2093c26" class="tk">uint16_T</a>)<a id="2093c35" class="tk">tmp</a>;</td></tr>
<tr name="2094" id="2094">
<td><a id="l2094" class='ln'>2094</a></td><td></td></tr>
<tr name="2095" id="2095">
<td><a id="l2095" class='ln'>2095</a></td><td>  <span class="ct">// Saturate: '<a class="ct blk" blk_line="2095">&lt;S393&gt;/Saturation</a>' incorporates:</span></td></tr>
<tr name="2096" id="2096">
<td><a id="l2096" class='ln'>2096</a></td><td>  <span class="ct">//   Product: '<a class="ct blk" blk_line="2096">&lt;S393&gt;/Divide</a>'</span></td></tr>
<tr name="2097" id="2097">
<td><a id="l2097" class='ln'>2097</a></td><td></td></tr>
<tr name="2098" id="2098">
<td><a id="l2098" class='ln'>2098</a></td><td>  <span class="kw">if</span> ((<a id="2098c8" class="tk">uint16_T</a>)<a id="2098c17" class="tk">tmp</a> <a id="2098c21" class="tk">&lt;</a> ((<a id="2098c25" class="tk">uint16_T</a>)4096U)) <span class="br">{</span></td></tr>
<tr name="2099" id="2099">
<td><a id="l2099" class='ln'>2099</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2100" id="2100">
<td><a id="l2100" class='ln'>2100</a></td><td>    <a id="2100c5" class="tk">rtb_Saturation_bsq0</a> = ((<a id="2100c29" class="tk">uint16_T</a>)4096U);</td></tr>
<tr name="2101" id="2101">
<td><a id="l2101" class='ln'>2101</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2102" id="2102">
<td><a id="l2102" class='ln'>2102</a></td><td></td></tr>
<tr name="2103" id="2103">
<td><a id="l2103" class='ln'>2103</a></td><td>  <span class="ct">// End of Saturate: '<a class="ct blk" blk_line="2103">&lt;S393&gt;/Saturation</a>'</span></td></tr>
<tr name="2104" id="2104">
<td><a id="l2104" class='ln'>2104</a></td><td></td></tr>
<tr name="2105" id="2105">
<td><a id="l2105" class='ln'>2105</a></td><td>  <span class="ct">// Product: '<a class="ct blk" blk_line="2105">&lt;S393&gt;/Divide1</a>'</span></td></tr>
<tr name="2106" id="2106">
<td><a id="l2106" class='ln'>2106</a></td><td>  <a id="2106c3" class="tk">tmp</a> = (<a id="2106c10" class="tk">uint32_T</a>)((<a id="2106c21" class="tk">uint32_T</a>)((<a id="2106c32" class="tk">uint32_T</a>)<a id="2106c41" class="tk">rtu_duty_in</a> <a id="2106c53" class="tk">*</a> (<a id="2106c56" class="tk">uint32_T</a>)</td></tr>
<tr name="2107" id="2107">
<td><a id="l2107" class='ln'>2107</a></td><td>    <a id="2107c5" class="tk">rtb_Saturation_bsq0</a>) <a id="2107c26" class="tk">&gt;&gt;</a> 12);</td></tr>
<tr name="2108" id="2108">
<td><a id="l2108" class='ln'>2108</a></td><td>  <span class="kw">if</span> (<a id="2108c7" class="tk">tmp</a> <a id="2108c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="2109" id="2109">
<td><a id="l2109" class='ln'>2109</a></td><td>    <a id="2109c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="2110" id="2110">
<td><a id="l2110" class='ln'>2110</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2111" id="2111">
<td><a id="l2111" class='ln'>2111</a></td><td></td></tr>
<tr name="2112" id="2112">
<td><a id="l2112" class='ln'>2112</a></td><td>  <a id="2112c3" class="tk">*</a><a id="2112c4" class="tk">rty_duty_out</a> = (<a id="2112c20" class="tk">uint16_T</a>)<a id="2112c29" class="tk">tmp</a>;</td></tr>
<tr name="2113" id="2113">
<td><a id="l2113" class='ln'>2113</a></td><td></td></tr>
<tr name="2114" id="2114">
<td><a id="l2114" class='ln'>2114</a></td><td>  <span class="ct">// End of Product: '<a class="ct blk" blk_line="2114">&lt;S393&gt;/Divide1</a>'</span></td></tr>
<tr name="2115" id="2115">
<td><a id="l2115" class='ln'>2115</a></td><td><span class="br">}</span></td></tr>
<tr name="2116" id="2116">
<td><a id="l2116" class='ln'>2116</a></td><td></td></tr>
<tr name="2117" id="2117">
<td><a id="l2117" class='ln'>2117</a></td><td><span class="ct">//</span></td></tr>
<tr name="2118" id="2118">
<td><a id="l2118" class='ln'>2118</a></td><td><span class="ct">//  System initialize for atomic system:</span></td></tr>
<tr name="2119" id="2119">
<td><a id="l2119" class='ln'>2119</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2119">&lt;S386&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2120" id="2120">
<td><a id="l2120" class='ln'>2120</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2120">&lt;S454&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2121" id="2121">
<td><a id="l2121" class='ln'>2121</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2121">&lt;S473&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2122" id="2122">
<td><a id="l2122" class='ln'>2122</a></td><td></td></tr>
<tr name="2123" id="2123">
<td><a id="l2123" class='ln'>2123</a></td><td><span class="kw">void</span> <a id="2123c6" class="tk">MX_Ga_output_pair_OpenLoop_Init</a>(<a id="2123c38" class="tk">uint16_T</a> <a id="2123c47" class="tk">*</a><a id="2123c48" class="tk">rty_hs_cmd</a>, <a id="2123c60" class="tk">boolean_T</a> <a id="2123c70" class="tk">*</a><a id="2123c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="2124" id="2124">
<td><a id="l2124" class='ln'>2124</a></td><td>  <a id="2124c3" class="tk">uint8_T</a> <a id="2124c11" class="tk">*</a><a id="2124c12" class="tk">rty_state_Output</a>, <a id="2124c30" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a> <a id="2124c62" class="tk">*</a><a id="2124c63" class="tk">localB</a>,</td></tr>
<tr name="2125" id="2125">
<td><a id="l2125" class='ln'>2125</a></td><td>  <a id="2125c3" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a> <a id="2125c35" class="tk">*</a><a id="2125c36" class="tk">localDW</a>)</td></tr>
<tr name="2126" id="2126">
<td><a id="l2126" class='ln'>2126</a></td><td><span class="br">{</span></td></tr>
<tr name="2127" id="2127">
<td><a id="l2127" class='ln'>2127</a></td><td>  <a id="2127c3" class="tk">uint16_T</a> <a id="2127c12" class="tk">rtb_duty_Output</a>;</td></tr>
<tr name="2128" id="2128">
<td><a id="l2128" class='ln'>2128</a></td><td>  <a id="2128c3" class="tk">uint8_T</a> <a id="2128c11" class="tk">rtb_ocstg_check</a>;</td></tr>
<tr name="2129" id="2129">
<td><a id="l2129" class='ln'>2129</a></td><td></td></tr>
<tr name="2130" id="2130">
<td><a id="l2130" class='ln'>2130</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="2130">&lt;S389&gt;/Unit Delay2</a>'</span></td></tr>
<tr name="2131" id="2131">
<td><a id="l2131" class='ln'>2131</a></td><td>  <a id="2131c3" class="tk">localDW</a>-&gt;<a id="2131c12" class="tk">UnitDelay2_DSTATE</a> = ((<a id="2131c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="2132" id="2132">
<td><a id="l2132" class='ln'>2132</a></td><td></td></tr>
<tr name="2133" id="2133">
<td><a id="l2133" class='ln'>2133</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="2133">&lt;S389&gt;/Unit Delay3</a>'</span></td></tr>
<tr name="2134" id="2134">
<td><a id="l2134" class='ln'>2134</a></td><td>  <a id="2134c3" class="tk">localDW</a>-&gt;<a id="2134c12" class="tk">UnitDelay3_DSTATE</a> = ((<a id="2134c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="2135" id="2135">
<td><a id="l2135" class='ln'>2135</a></td><td></td></tr>
<tr name="2136" id="2136">
<td><a id="l2136" class='ln'>2136</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="2136">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="2137" id="2137">
<td><a id="l2137" class='ln'>2137</a></td><td>  <a id="2137c3" class="tk">MX_Gatewa_oc_stg_detection_Init</a>(<a id="2137c35" class="tk">&amp;</a><a id="2137c36" class="tk">localB</a>-&gt;<a id="2137c44" class="tk">diag_state_out</a>, <a id="2137c60" class="tk">&amp;</a><a id="2137c61" class="tk">rtb_ocstg_check</a>,</td></tr>
<tr name="2138" id="2138">
<td><a id="l2138" class='ln'>2138</a></td><td>    <a id="2138c5" class="tk">&amp;</a><a id="2138c6" class="tk">localDW</a>-&gt;<a id="2138c15" class="tk">oc_stg_detection</a>);</td></tr>
<tr name="2139" id="2139">
<td><a id="l2139" class='ln'>2139</a></td><td></td></tr>
<tr name="2140" id="2140">
<td><a id="l2140" class='ln'>2140</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="2140">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="2141" id="2141">
<td><a id="l2141" class='ln'>2141</a></td><td></td></tr>
<tr name="2142" id="2142">
<td><a id="l2142" class='ln'>2142</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="2142">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="2143" id="2143">
<td><a id="l2143" class='ln'>2143</a></td><td>  <a id="2143c3" class="tk">localDW</a>-&gt;<a id="2143c12" class="tk">bitsForTID1</a>.<a id="2143c24" class="tk">is_DIAG_CHECK</a> = <a id="2143c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2144" id="2144">
<td><a id="l2144" class='ln'>2144</a></td><td>  <a id="2144c3" class="tk">localDW</a>-&gt;<a id="2144c12" class="tk">bitsForTID1</a>.<a id="2144c24" class="tk">is_FUNCTIONAL</a> = <a id="2144c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2145" id="2145">
<td><a id="l2145" class='ln'>2145</a></td><td>  <a id="2145c3" class="tk">localDW</a>-&gt;<a id="2145c12" class="tk">bitsForTID1</a>.<a id="2145c24" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="2145c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2146" id="2146">
<td><a id="l2146" class='ln'>2146</a></td><td>  <a id="2146c3" class="tk">localDW</a>-&gt;<a id="2146c12" class="tk">bitsForTID1</a>.<a id="2146c24" class="tk">is_STGOFF_DIAG_INACTIVE</a> = <a id="2146c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2147" id="2147">
<td><a id="l2147" class='ln'>2147</a></td><td>  <a id="2147c3" class="tk">localDW</a>-&gt;<a id="2147c12" class="tk">bitsForTID1</a>.<a id="2147c24" class="tk">is_active_c51_MX_Library</a> = 0U;</td></tr>
<tr name="2148" id="2148">
<td><a id="l2148" class='ln'>2148</a></td><td>  <a id="2148c3" class="tk">localDW</a>-&gt;<a id="2148c12" class="tk">bitsForTID1</a>.<a id="2148c24" class="tk">is_c51_MX_Library</a> = <a id="2148c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2149" id="2149">
<td><a id="l2149" class='ln'>2149</a></td><td>  <a id="2149c3" class="tk">localDW</a>-&gt;<a id="2149c12" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2150" id="2150">
<td><a id="l2150" class='ln'>2150</a></td><td>  <a id="2150c3" class="tk">*</a><a id="2150c4" class="tk">rty_state_Output</a> = 0U;</td></tr>
<tr name="2151" id="2151">
<td><a id="l2151" class='ln'>2151</a></td><td>  <a id="2151c3" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2152" id="2152">
<td><a id="l2152" class='ln'>2152</a></td><td>  <a id="2152c3" class="tk">localB</a>-&gt;<a id="2152c11" class="tk">enable_LoSide</a> = false;</td></tr>
<tr name="2153" id="2153">
<td><a id="l2153" class='ln'>2153</a></td><td></td></tr>
<tr name="2154" id="2154">
<td><a id="l2154" class='ln'>2154</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="2154">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="2155" id="2155">
<td><a id="l2155" class='ln'>2155</a></td><td>  <a id="2155c3" class="tk">MX_Gate_LP_Filter_Adj_Gain_Init</a>(<a id="2155c35" class="tk">&amp;</a><a id="2155c36" class="tk">localB</a>-&gt;<a id="2155c44" class="tk">Output</a>, <a id="2155c52" class="tk">&amp;</a><a id="2155c53" class="tk">localDW</a>-&gt;<a id="2155c62" class="tk">LP_Filter_Adj_Gain</a>);</td></tr>
<tr name="2156" id="2156">
<td><a id="l2156" class='ln'>2156</a></td><td></td></tr>
<tr name="2157" id="2157">
<td><a id="l2157" class='ln'>2157</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="2157">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="2158" id="2158">
<td><a id="l2158" class='ln'>2158</a></td><td></td></tr>
<tr name="2159" id="2159">
<td><a id="l2159" class='ln'>2159</a></td><td>  <span class="ct">// SystemInitialize for Atomic SubSystem: '<a class="ct blk" blk_line="2159">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="2160" id="2160">
<td><a id="l2160" class='ln'>2160</a></td><td>  <a id="2160c3" class="tk">MX_Gatewa_hc_pair_OpenLoop_Init</a>(<a id="2160c35" class="tk">rty_hs_cmd</a>, <a id="2160c47" class="tk">rty_ls_cmd</a>, <a id="2160c59" class="tk">&amp;</a><a id="2160c60" class="tk">localB</a>-&gt;<a id="2160c68" class="tk">oc_state</a>,</td></tr>
<tr name="2161" id="2161">
<td><a id="l2161" class='ln'>2161</a></td><td>    <a id="2161c5" class="tk">&amp;</a><a id="2161c6" class="tk">localB</a>-&gt;<a id="2161c14" class="tk">diag_state</a>, <a id="2161c26" class="tk">&amp;</a><a id="2161c27" class="tk">localDW</a>-&gt;<a id="2161c36" class="tk">hc_pair_OpenLoop</a>);</td></tr>
<tr name="2162" id="2162">
<td><a id="l2162" class='ln'>2162</a></td><td></td></tr>
<tr name="2163" id="2163">
<td><a id="l2163" class='ln'>2163</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="2163">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="2164" id="2164">
<td><a id="l2164" class='ln'>2164</a></td><td><span class="br">}</span></td></tr>
<tr name="2165" id="2165">
<td><a id="l2165" class='ln'>2165</a></td><td></td></tr>
<tr name="2166" id="2166">
<td><a id="l2166" class='ln'>2166</a></td><td><span class="ct">//</span></td></tr>
<tr name="2167" id="2167">
<td><a id="l2167" class='ln'>2167</a></td><td><span class="ct">//  System reset for atomic system:</span></td></tr>
<tr name="2168" id="2168">
<td><a id="l2168" class='ln'>2168</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2168">&lt;S386&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2169" id="2169">
<td><a id="l2169" class='ln'>2169</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2169">&lt;S454&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2170" id="2170">
<td><a id="l2170" class='ln'>2170</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2170">&lt;S473&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2171" id="2171">
<td><a id="l2171" class='ln'>2171</a></td><td></td></tr>
<tr name="2172" id="2172">
<td><a id="l2172" class='ln'>2172</a></td><td><span class="kw">void</span> <a id="2172c6" class="tk">MX_G_output_pair_OpenLoop_Reset</a>(<a id="2172c38" class="tk">uint16_T</a> <a id="2172c47" class="tk">*</a><a id="2172c48" class="tk">rty_hs_cmd</a>, <a id="2172c60" class="tk">boolean_T</a> <a id="2172c70" class="tk">*</a><a id="2172c71" class="tk">rty_ls_cmd</a>,</td></tr>
<tr name="2173" id="2173">
<td><a id="l2173" class='ln'>2173</a></td><td>  <a id="2173c3" class="tk">uint8_T</a> <a id="2173c11" class="tk">*</a><a id="2173c12" class="tk">rty_state_Output</a>, <a id="2173c30" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a> <a id="2173c62" class="tk">*</a><a id="2173c63" class="tk">localB</a>,</td></tr>
<tr name="2174" id="2174">
<td><a id="l2174" class='ln'>2174</a></td><td>  <a id="2174c3" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a> <a id="2174c35" class="tk">*</a><a id="2174c36" class="tk">localDW</a>)</td></tr>
<tr name="2175" id="2175">
<td><a id="l2175" class='ln'>2175</a></td><td><span class="br">{</span></td></tr>
<tr name="2176" id="2176">
<td><a id="l2176" class='ln'>2176</a></td><td>  <a id="2176c3" class="tk">uint16_T</a> <a id="2176c12" class="tk">rtb_duty_Output</a>;</td></tr>
<tr name="2177" id="2177">
<td><a id="l2177" class='ln'>2177</a></td><td>  <a id="2177c3" class="tk">uint8_T</a> <a id="2177c11" class="tk">rtb_ocstg_check</a>;</td></tr>
<tr name="2178" id="2178">
<td><a id="l2178" class='ln'>2178</a></td><td></td></tr>
<tr name="2179" id="2179">
<td><a id="l2179" class='ln'>2179</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="2179">&lt;S389&gt;/Unit Delay2</a>'</span></td></tr>
<tr name="2180" id="2180">
<td><a id="l2180" class='ln'>2180</a></td><td>  <a id="2180c3" class="tk">localDW</a>-&gt;<a id="2180c12" class="tk">UnitDelay2_DSTATE</a> = ((<a id="2180c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="2181" id="2181">
<td><a id="l2181" class='ln'>2181</a></td><td></td></tr>
<tr name="2182" id="2182">
<td><a id="l2182" class='ln'>2182</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="2182">&lt;S389&gt;/Unit Delay3</a>'</span></td></tr>
<tr name="2183" id="2183">
<td><a id="l2183" class='ln'>2183</a></td><td>  <a id="2183c3" class="tk">localDW</a>-&gt;<a id="2183c12" class="tk">UnitDelay3_DSTATE</a> = ((<a id="2183c34" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="2184" id="2184">
<td><a id="l2184" class='ln'>2184</a></td><td></td></tr>
<tr name="2185" id="2185">
<td><a id="l2185" class='ln'>2185</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="2185">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="2186" id="2186">
<td><a id="l2186" class='ln'>2186</a></td><td>  <a id="2186c3" class="tk">MX_Gatew_oc_stg_detection_Reset</a>(<a id="2186c35" class="tk">&amp;</a><a id="2186c36" class="tk">localB</a>-&gt;<a id="2186c44" class="tk">diag_state_out</a>, <a id="2186c60" class="tk">&amp;</a><a id="2186c61" class="tk">rtb_ocstg_check</a>,</td></tr>
<tr name="2187" id="2187">
<td><a id="l2187" class='ln'>2187</a></td><td>    <a id="2187c5" class="tk">&amp;</a><a id="2187c6" class="tk">localDW</a>-&gt;<a id="2187c15" class="tk">oc_stg_detection</a>);</td></tr>
<tr name="2188" id="2188">
<td><a id="l2188" class='ln'>2188</a></td><td></td></tr>
<tr name="2189" id="2189">
<td><a id="l2189" class='ln'>2189</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="2189">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="2190" id="2190">
<td><a id="l2190" class='ln'>2190</a></td><td></td></tr>
<tr name="2191" id="2191">
<td><a id="l2191" class='ln'>2191</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="2191">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="2192" id="2192">
<td><a id="l2192" class='ln'>2192</a></td><td>  <a id="2192c3" class="tk">localDW</a>-&gt;<a id="2192c12" class="tk">bitsForTID1</a>.<a id="2192c24" class="tk">is_DIAG_CHECK</a> = <a id="2192c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2193" id="2193">
<td><a id="l2193" class='ln'>2193</a></td><td>  <a id="2193c3" class="tk">localDW</a>-&gt;<a id="2193c12" class="tk">bitsForTID1</a>.<a id="2193c24" class="tk">is_FUNCTIONAL</a> = <a id="2193c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2194" id="2194">
<td><a id="l2194" class='ln'>2194</a></td><td>  <a id="2194c3" class="tk">localDW</a>-&gt;<a id="2194c12" class="tk">bitsForTID1</a>.<a id="2194c24" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="2194c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2195" id="2195">
<td><a id="l2195" class='ln'>2195</a></td><td>  <a id="2195c3" class="tk">localDW</a>-&gt;<a id="2195c12" class="tk">bitsForTID1</a>.<a id="2195c24" class="tk">is_STGOFF_DIAG_INACTIVE</a> = <a id="2195c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2196" id="2196">
<td><a id="l2196" class='ln'>2196</a></td><td>  <a id="2196c3" class="tk">localDW</a>-&gt;<a id="2196c12" class="tk">bitsForTID1</a>.<a id="2196c24" class="tk">is_active_c51_MX_Library</a> = 0U;</td></tr>
<tr name="2197" id="2197">
<td><a id="l2197" class='ln'>2197</a></td><td>  <a id="2197c3" class="tk">localDW</a>-&gt;<a id="2197c12" class="tk">bitsForTID1</a>.<a id="2197c24" class="tk">is_c51_MX_Library</a> = <a id="2197c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2198" id="2198">
<td><a id="l2198" class='ln'>2198</a></td><td>  <a id="2198c3" class="tk">localDW</a>-&gt;<a id="2198c12" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2199" id="2199">
<td><a id="l2199" class='ln'>2199</a></td><td>  <a id="2199c3" class="tk">*</a><a id="2199c4" class="tk">rty_state_Output</a> = 0U;</td></tr>
<tr name="2200" id="2200">
<td><a id="l2200" class='ln'>2200</a></td><td>  <a id="2200c3" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2201" id="2201">
<td><a id="l2201" class='ln'>2201</a></td><td>  <a id="2201c3" class="tk">localB</a>-&gt;<a id="2201c11" class="tk">enable_LoSide</a> = false;</td></tr>
<tr name="2202" id="2202">
<td><a id="l2202" class='ln'>2202</a></td><td></td></tr>
<tr name="2203" id="2203">
<td><a id="l2203" class='ln'>2203</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="2203">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="2204" id="2204">
<td><a id="l2204" class='ln'>2204</a></td><td>  <a id="2204c3" class="tk">MX_Gat_LP_Filter_Adj_Gain_Reset</a>(<a id="2204c35" class="tk">&amp;</a><a id="2204c36" class="tk">localB</a>-&gt;<a id="2204c44" class="tk">Output</a>, <a id="2204c52" class="tk">&amp;</a><a id="2204c53" class="tk">localDW</a>-&gt;<a id="2204c62" class="tk">LP_Filter_Adj_Gain</a>);</td></tr>
<tr name="2205" id="2205">
<td><a id="l2205" class='ln'>2205</a></td><td></td></tr>
<tr name="2206" id="2206">
<td><a id="l2206" class='ln'>2206</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="2206">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="2207" id="2207">
<td><a id="l2207" class='ln'>2207</a></td><td></td></tr>
<tr name="2208" id="2208">
<td><a id="l2208" class='ln'>2208</a></td><td>  <span class="ct">// SystemReset for Atomic SubSystem: '<a class="ct blk" blk_line="2208">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="2209" id="2209">
<td><a id="l2209" class='ln'>2209</a></td><td>  <a id="2209c3" class="tk">MX_Gatew_hc_pair_OpenLoop_Reset</a>(<a id="2209c35" class="tk">rty_hs_cmd</a>, <a id="2209c47" class="tk">rty_ls_cmd</a>, <a id="2209c59" class="tk">&amp;</a><a id="2209c60" class="tk">localB</a>-&gt;<a id="2209c68" class="tk">oc_state</a>,</td></tr>
<tr name="2210" id="2210">
<td><a id="l2210" class='ln'>2210</a></td><td>    <a id="2210c5" class="tk">&amp;</a><a id="2210c6" class="tk">localB</a>-&gt;<a id="2210c14" class="tk">diag_state</a>, <a id="2210c26" class="tk">&amp;</a><a id="2210c27" class="tk">localDW</a>-&gt;<a id="2210c36" class="tk">hc_pair_OpenLoop</a>);</td></tr>
<tr name="2211" id="2211">
<td><a id="l2211" class='ln'>2211</a></td><td></td></tr>
<tr name="2212" id="2212">
<td><a id="l2212" class='ln'>2212</a></td><td>  <span class="ct">// End of SystemReset for SubSystem: '<a class="ct blk" blk_line="2212">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="2213" id="2213">
<td><a id="l2213" class='ln'>2213</a></td><td><span class="br">}</span></td></tr>
<tr name="2214" id="2214">
<td><a id="l2214" class='ln'>2214</a></td><td></td></tr>
<tr name="2215" id="2215">
<td><a id="l2215" class='ln'>2215</a></td><td><span class="ct">//</span></td></tr>
<tr name="2216" id="2216">
<td><a id="l2216" class='ln'>2216</a></td><td><span class="ct">//  Output and update for atomic system:</span></td></tr>
<tr name="2217" id="2217">
<td><a id="l2217" class='ln'>2217</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2217">&lt;S386&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2218" id="2218">
<td><a id="l2218" class='ln'>2218</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2218">&lt;S454&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2219" id="2219">
<td><a id="l2219" class='ln'>2219</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2219">&lt;S473&gt;/output_pair_open_loop</a>'</span></td></tr>
<tr name="2220" id="2220">
<td><a id="l2220" class='ln'>2220</a></td><td></td></tr>
<tr name="2221" id="2221">
<td><a id="l2221" class='ln'>2221</a></td><td><span class="kw">void</span> <a id="2221c6" class="tk">MX_Gateway_output_pair_OpenLoop</a>(<a id="2221c38" class="tk">boolean_T</a> <a id="2221c48" class="tk">rtu_cmd_Output</a>, <a id="2221c64" class="tk">boolean_T</a></td></tr>
<tr name="2222" id="2222">
<td><a id="l2222" class='ln'>2222</a></td><td>  <a id="2222c3" class="tk">rtu_enable_STGOffDiag</a>, <a id="2222c26" class="tk">uint8_T</a> <a id="2222c34" class="tk">rtu_state_Engine</a>, <a id="2222c52" class="tk">uint16_T</a> <a id="2222c61" class="tk">rtu_afbk_A2D</a>,</td></tr>
<tr name="2223" id="2223">
<td><a id="l2223" class='ln'>2223</a></td><td>  <a id="2223c3" class="tk">uint16_T</a> <a id="2223c12" class="tk">rtu_ifbk_A2D</a>, <a id="2223c26" class="tk">uint8_T</a> <a id="2223c34" class="tk">rtu_state_VBattery</a>, <a id="2223c54" class="tk">uint16_T</a> <a id="2223c63" class="tk">rtu_calc_VBattery</a>,</td></tr>
<tr name="2224" id="2224">
<td><a id="l2224" class='ln'>2224</a></td><td>  <a id="2224c3" class="tk">uint16_T</a> <a id="2224c12" class="tk">rtu_ain_PrecRef</a>, <a id="2224c29" class="tk">uint16_T</a> <a id="2224c38" class="tk">*</a><a id="2224c39" class="tk">rty_hs_cmd</a>, <a id="2224c51" class="tk">boolean_T</a> <a id="2224c61" class="tk">*</a><a id="2224c62" class="tk">rty_ls_cmd</a>, <a id="2224c74" class="tk">uint8_T</a></td></tr>
<tr name="2225" id="2225">
<td><a id="l2225" class='ln'>2225</a></td><td>  <a id="2225c3" class="tk">*</a><a id="2225c4" class="tk">rty_state_Output</a>, <a id="2225c22" class="tk">rtB_output_pair_OpenLoop_MX_Gat</a> <a id="2225c54" class="tk">*</a><a id="2225c55" class="tk">localB</a>,</td></tr>
<tr name="2226" id="2226">
<td><a id="l2226" class='ln'>2226</a></td><td>  <a id="2226c3" class="tk">rtDW_output_pair_OpenLoop_MX_Ga</a> <a id="2226c35" class="tk">*</a><a id="2226c36" class="tk">localDW</a>, <a id="2226c45" class="tk">uint16_T</a> <a id="2226c54" class="tk">rtp_MAX_VOLTS</a>, <a id="2226c69" class="tk">uint16_T</a></td></tr>
<tr name="2227" id="2227">
<td><a id="l2227" class='ln'>2227</a></td><td>  <a id="2227c3" class="tk">rtp_OPEN_DB_CNT</a>, <a id="2227c20" class="tk">uint16_T</a> <a id="2227c29" class="tk">rtp_STG_DB_CNT</a>, <a id="2227c45" class="tk">uint16_T</a> <a id="2227c54" class="tk">rtp_IFBK_MAX</a>, <a id="2227c68" class="tk">uint16_T</a></td></tr>
<tr name="2228" id="2228">
<td><a id="l2228" class='ln'>2228</a></td><td>  <a id="2228c3" class="tk">rtp_NZ_DUTY</a>, <a id="2228c16" class="tk">uint16_T</a> <a id="2228c25" class="tk">rtp_NZ_IFBK</a>, <a id="2228c38" class="tk">uint16_T</a> <a id="2228c47" class="tk">rtp_OC_DB_CNT</a>, <a id="2228c62" class="tk">uint16_T</a></td></tr>
<tr name="2229" id="2229">
<td><a id="l2229" class='ln'>2229</a></td><td>  <a id="2229c3" class="tk">rtp_OSTG_DB_CNT</a>, <a id="2229c20" class="tk">uint16_T</a> <a id="2229c29" class="tk">rtp_STB_DB_CNT</a>, <a id="2229c45" class="tk">uint8_T</a> <a id="2229c53" class="tk">rtp_FEEDBACK_ENABLE</a>,</td></tr>
<tr name="2230" id="2230">
<td><a id="l2230" class='ln'>2230</a></td><td>  <a id="2230c3" class="tk">uint16_T</a> <a id="2230c12" class="tk">rtp_AFBK_GAIN</a>, <a id="2230c27" class="tk">uint16_T</a> <a id="2230c36" class="tk">rtp_IFBK_GAIN</a>)</td></tr>
<tr name="2231" id="2231">
<td><a id="l2231" class='ln'>2231</a></td><td><span class="br">{</span></td></tr>
<tr name="2232" id="2232">
<td><a id="l2232" class='ln'>2232</a></td><td>  <a id="2232c3" class="tk">uint16_T</a> <a id="2232c12" class="tk">rtb_DataTypeConversion1_ptgy</a>;</td></tr>
<tr name="2233" id="2233">
<td><a id="l2233" class='ln'>2233</a></td><td>  <a id="2233c3" class="tk">uint16_T</a> <a id="2233c12" class="tk">rtb_duty_Output</a>;</td></tr>
<tr name="2234" id="2234">
<td><a id="l2234" class='ln'>2234</a></td><td>  <a id="2234c3" class="tk">uint8_T</a> <a id="2234c11" class="tk">rtb_ocstg_check</a>;</td></tr>
<tr name="2235" id="2235">
<td><a id="l2235" class='ln'>2235</a></td><td>  <a id="2235c3" class="tk">boolean_T</a> <a id="2235c13" class="tk">rtb_LogicalOperator1_kyfp</a>;</td></tr>
<tr name="2236" id="2236">
<td><a id="l2236" class='ln'>2236</a></td><td>  <a id="2236c3" class="tk">int16_T</a> <a id="2236c11" class="tk">rtb_DataTypeConversion_cdc3</a>;</td></tr>
<tr name="2237" id="2237">
<td><a id="l2237" class='ln'>2237</a></td><td>  <a id="2237c3" class="tk">uint8_T</a> <a id="2237c11" class="tk">rtb_oc_state</a>;</td></tr>
<tr name="2238" id="2238">
<td><a id="l2238" class='ln'>2238</a></td><td>  <a id="2238c3" class="tk">uint8_T</a> <a id="2238c11" class="tk">rtb_diag_state</a>;</td></tr>
<tr name="2239" id="2239">
<td><a id="l2239" class='ln'>2239</a></td><td>  <a id="2239c3" class="tk">uint16_T</a> <a id="2239c12" class="tk">rtb_Gain2</a>;</td></tr>
<tr name="2240" id="2240">
<td><a id="l2240" class='ln'>2240</a></td><td>  <a id="2240c3" class="tk">uint16_T</a> <a id="2240c12" class="tk">rtb_Divide_if5c</a>;</td></tr>
<tr name="2241" id="2241">
<td><a id="l2241" class='ln'>2241</a></td><td>  <a id="2241c3" class="tk">uint16_T</a> <a id="2241c12" class="tk">rtb_Divide1_hbnh</a>;</td></tr>
<tr name="2242" id="2242">
<td><a id="l2242" class='ln'>2242</a></td><td>  <a id="2242c3" class="tk">uint32_T</a> <a id="2242c12" class="tk">tmp</a>;</td></tr>
<tr name="2243" id="2243">
<td><a id="l2243" class='ln'>2243</a></td><td></td></tr>
<tr name="2244" id="2244">
<td><a id="l2244" class='ln'>2244</a></td><td>  <span class="ct">// Gain: '<a class="ct blk" blk_line="2244">&lt;S389&gt;/Gain2</a>'</span></td></tr>
<tr name="2245" id="2245">
<td><a id="l2245" class='ln'>2245</a></td><td>  <a id="2245c3" class="tk">tmp</a> = (<a id="2245c10" class="tk">uint32_T</a>)((<a id="2245c21" class="tk">uint32_T</a>)<a id="2245c30" class="tk">rtp_AFBK_GAIN</a> <a id="2245c44" class="tk">*</a> (<a id="2245c47" class="tk">uint32_T</a>)<a id="2245c56" class="tk">rtu_afbk_A2D</a>);</td></tr>
<tr name="2246" id="2246">
<td><a id="l2246" class='ln'>2246</a></td><td>  <span class="kw">if</span> (<a id="2246c7" class="tk">tmp</a> <a id="2246c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="2247" id="2247">
<td><a id="l2247" class='ln'>2247</a></td><td>    <a id="2247c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="2248" id="2248">
<td><a id="l2248" class='ln'>2248</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2249" id="2249">
<td><a id="l2249" class='ln'>2249</a></td><td></td></tr>
<tr name="2250" id="2250">
<td><a id="l2250" class='ln'>2250</a></td><td>  <a id="2250c3" class="tk">rtb_Gain2</a> = (<a id="2250c16" class="tk">uint16_T</a>)<a id="2250c25" class="tk">tmp</a>;</td></tr>
<tr name="2251" id="2251">
<td><a id="l2251" class='ln'>2251</a></td><td></td></tr>
<tr name="2252" id="2252">
<td><a id="l2252" class='ln'>2252</a></td><td>  <span class="ct">// End of Gain: '<a class="ct blk" blk_line="2252">&lt;S389&gt;/Gain2</a>'</span></td></tr>
<tr name="2253" id="2253">
<td><a id="l2253" class='ln'>2253</a></td><td></td></tr>
<tr name="2254" id="2254">
<td><a id="l2254" class='ln'>2254</a></td><td>  <span class="ct">// Logic: '<a class="ct blk" blk_line="2254">&lt;S389&gt;/Logical Operator1</a>' incorporates:</span></td></tr>
<tr name="2255" id="2255">
<td><a id="l2255" class='ln'>2255</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2255">&lt;S389&gt;/FunctionState1</a>'</span></td></tr>
<tr name="2256" id="2256">
<td><a id="l2256" class='ln'>2256</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2256">&lt;S390&gt;/Constant</a>'</span></td></tr>
<tr name="2257" id="2257">
<td><a id="l2257" class='ln'>2257</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2257">&lt;S391&gt;/Constant</a>'</span></td></tr>
<tr name="2258" id="2258">
<td><a id="l2258" class='ln'>2258</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2258">&lt;S392&gt;/Constant</a>'</span></td></tr>
<tr name="2259" id="2259">
<td><a id="l2259" class='ln'>2259</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="2259">&lt;S390&gt;/Compare</a>'</span></td></tr>
<tr name="2260" id="2260">
<td><a id="l2260" class='ln'>2260</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="2260">&lt;S391&gt;/Compare</a>'</span></td></tr>
<tr name="2261" id="2261">
<td><a id="l2261" class='ln'>2261</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="2261">&lt;S392&gt;/Compare</a>'</span></td></tr>
<tr name="2262" id="2262">
<td><a id="l2262" class='ln'>2262</a></td><td></td></tr>
<tr name="2263" id="2263">
<td><a id="l2263" class='ln'>2263</a></td><td>  <a id="2263c3" class="tk">rtb_LogicalOperator1_kyfp</a> = ((<a id="2263c33" class="tk">rtp_FEEDBACK_ENABLE</a> <a id="2263c53" class="tk">!=</a> <a id="2263c56" class="tk">NON_FUNCTIONAL</a>) <a id="2263c72" class="tk">&amp;&amp;</a></td></tr>
<tr name="2264" id="2264">
<td><a id="l2264" class='ln'>2264</a></td><td>    (<a id="2264c6" class="tk">rtu_state_VBattery</a> <a id="2264c25" class="tk">!=</a> <a id="2264c28" class="tk">OORL</a>) <a id="2264c34" class="tk">&amp;&amp;</a> (<a id="2264c38" class="tk">rtu_state_Engine</a> <a id="2264c55" class="tk">!=</a> <a id="2264c58" class="tk">ENGINE_CRANKING</a>));</td></tr>
<tr name="2265" id="2265">
<td><a id="l2265" class='ln'>2265</a></td><td></td></tr>
<tr name="2266" id="2266">
<td><a id="l2266" class='ln'>2266</a></td><td>  <span class="ct">// UnitDelay: '<a class="ct blk" blk_line="2266">&lt;S389&gt;/Unit Delay2</a>'</span></td></tr>
<tr name="2267" id="2267">
<td><a id="l2267" class='ln'>2267</a></td><td>  <a id="2267c3" class="tk">rtb_oc_state</a> = <a id="2267c18" class="tk">localDW</a>-&gt;<a id="2267c27" class="tk">UnitDelay2_DSTATE</a>;</td></tr>
<tr name="2268" id="2268">
<td><a id="l2268" class='ln'>2268</a></td><td></td></tr>
<tr name="2269" id="2269">
<td><a id="l2269" class='ln'>2269</a></td><td>  <span class="ct">// UnitDelay: '<a class="ct blk" blk_line="2269">&lt;S389&gt;/Unit Delay3</a>'</span></td></tr>
<tr name="2270" id="2270">
<td><a id="l2270" class='ln'>2270</a></td><td>  <a id="2270c3" class="tk">rtb_diag_state</a> = <a id="2270c20" class="tk">localDW</a>-&gt;<a id="2270c29" class="tk">UnitDelay3_DSTATE</a>;</td></tr>
<tr name="2271" id="2271">
<td><a id="l2271" class='ln'>2271</a></td><td></td></tr>
<tr name="2272" id="2272">
<td><a id="l2272" class='ln'>2272</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="2272">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="2273" id="2273">
<td><a id="l2273" class='ln'>2273</a></td><td>  <a id="2273c3" class="tk">MX_Gateway_oc_stg_detection</a>(<a id="2273c31" class="tk">rtb_oc_state</a>, <a id="2273c45" class="tk">rtb_diag_state</a>,</td></tr>
<tr name="2274" id="2274">
<td><a id="l2274" class='ln'>2274</a></td><td>    <a id="2274c5" class="tk">&amp;</a><a id="2274c6" class="tk">localB</a>-&gt;<a id="2274c14" class="tk">diag_state_out</a>, <a id="2274c30" class="tk">&amp;</a><a id="2274c31" class="tk">rtb_ocstg_check</a>, <a id="2274c48" class="tk">&amp;</a><a id="2274c49" class="tk">localDW</a>-&gt;<a id="2274c58" class="tk">oc_stg_detection</a>,</td></tr>
<tr name="2275" id="2275">
<td><a id="l2275" class='ln'>2275</a></td><td>    <a id="2275c5" class="tk">rtp_OPEN_DB_CNT</a>, <a id="2275c22" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="2276" id="2276">
<td><a id="l2276" class='ln'>2276</a></td><td></td></tr>
<tr name="2277" id="2277">
<td><a id="l2277" class='ln'>2277</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="2277">&lt;S389&gt;/oc_stg_detection</a>'</span></td></tr>
<tr name="2278" id="2278">
<td><a id="l2278" class='ln'>2278</a></td><td></td></tr>
<tr name="2279" id="2279">
<td><a id="l2279" class='ln'>2279</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="2279">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="2280" id="2280">
<td><a id="l2280" class='ln'>2280</a></td><td>  <span class="ct">// Gateway: output_pair_OpenLoop/control</span></td></tr>
<tr name="2281" id="2281">
<td><a id="l2281" class='ln'>2281</a></td><td>  <span class="ct">// During: output_pair_OpenLoop/control</span></td></tr>
<tr name="2282" id="2282">
<td><a id="l2282" class='ln'>2282</a></td><td>  <span class="kw">if</span> ((<a id="2282c8" class="tk">uint32_T</a>)<a id="2282c17" class="tk">localDW</a>-&gt;<a id="2282c26" class="tk">bitsForTID1</a>.<a id="2282c38" class="tk">is_active_c51_MX_Library</a> <a id="2282c63" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="2283" id="2283">
<td><a id="l2283" class='ln'>2283</a></td><td>    <span class="ct">// Entry: output_pair_OpenLoop/control</span></td></tr>
<tr name="2284" id="2284">
<td><a id="l2284" class='ln'>2284</a></td><td>    <a id="2284c5" class="tk">localDW</a>-&gt;<a id="2284c14" class="tk">bitsForTID1</a>.<a id="2284c26" class="tk">is_active_c51_MX_Library</a> = 1U;</td></tr>
<tr name="2285" id="2285">
<td><a id="l2285" class='ln'>2285</a></td><td></td></tr>
<tr name="2286" id="2286">
<td><a id="l2286" class='ln'>2286</a></td><td>    <span class="ct">// Entry Internal: output_pair_OpenLoop/control</span></td></tr>
<tr name="2287" id="2287">
<td><a id="l2287" class='ln'>2287</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="2287">&lt;S395&gt;:28</a>'</span></td></tr>
<tr name="2288" id="2288">
<td><a id="l2288" class='ln'>2288</a></td><td>    <a id="2288c5" class="tk">localDW</a>-&gt;<a id="2288c14" class="tk">bitsForTID1</a>.<a id="2288c26" class="tk">is_c51_MX_Library</a> = <a id="2288c46" class="tk">MX_Gateway_IN_FUNCTIONAL_blpp</a>;</td></tr>
<tr name="2289" id="2289">
<td><a id="l2289" class='ln'>2289</a></td><td></td></tr>
<tr name="2290" id="2290">
<td><a id="l2290" class='ln'>2290</a></td><td>    <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="2290">&lt;S395&gt;:11</a>'</span></td></tr>
<tr name="2291" id="2291">
<td><a id="l2291" class='ln'>2291</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="2291">&lt;S395&gt;:26</a>'</span></td></tr>
<tr name="2292" id="2292">
<td><a id="l2292" class='ln'>2292</a></td><td>    <a id="2292c5" class="tk">localDW</a>-&gt;<a id="2292c14" class="tk">bitsForTID1</a>.<a id="2292c26" class="tk">is_FUNCTIONAL</a> = <a id="2292c42" class="tk">MX_G_IN_STGOFF_DIAG_ACTIVE_hsaz</a>;</td></tr>
<tr name="2293" id="2293">
<td><a id="l2293" class='ln'>2293</a></td><td></td></tr>
<tr name="2294" id="2294">
<td><a id="l2294" class='ln'>2294</a></td><td>    <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2294">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2295" id="2295">
<td><a id="l2295" class='ln'>2295</a></td><td>    <a id="2295c5" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2296" id="2296">
<td><a id="l2296" class='ln'>2296</a></td><td>    <a id="2296c5" class="tk">*</a><a id="2296c6" class="tk">rty_state_Output</a> = <a id="2296c25" class="tk">INACTIVE</a>;</td></tr>
<tr name="2297" id="2297">
<td><a id="l2297" class='ln'>2297</a></td><td></td></tr>
<tr name="2298" id="2298">
<td><a id="l2298" class='ln'>2298</a></td><td>    <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2298">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2299" id="2299">
<td><a id="l2299" class='ln'>2299</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="2299">&lt;S395&gt;:37</a>'</span></td></tr>
<tr name="2300" id="2300">
<td><a id="l2300" class='ln'>2300</a></td><td>    <a id="2300c5" class="tk">localDW</a>-&gt;<a id="2300c14" class="tk">bitsForTID1</a>.<a id="2300c26" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="2300c50" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>;</td></tr>
<tr name="2301" id="2301">
<td><a id="l2301" class='ln'>2301</a></td><td></td></tr>
<tr name="2302" id="2302">
<td><a id="l2302" class='ln'>2302</a></td><td>    <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="2302">&lt;S395&gt;:8</a>'</span></td></tr>
<tr name="2303" id="2303">
<td><a id="l2303" class='ln'>2303</a></td><td>    <a id="2303c5" class="tk">localDW</a>-&gt;<a id="2303c14" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2304" id="2304">
<td><a id="l2304" class='ln'>2304</a></td><td>    <a id="2304c5" class="tk">localB</a>-&gt;<a id="2304c13" class="tk">enable_LoSide</a> = ((<a id="2304c31" class="tk">int32_T</a>)<a id="2304c39" class="tk">ACTIVE</a> <a id="2304c46" class="tk">!=</a> 0);</td></tr>
<tr name="2305" id="2305">
<td><a id="l2305" class='ln'>2305</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2306" id="2306">
<td><a id="l2306" class='ln'>2306</a></td><td>    <span class="kw">switch</span> (<a id="2306c13" class="tk">localDW</a>-&gt;<a id="2306c22" class="tk">bitsForTID1</a>.<a id="2306c34" class="tk">is_c51_MX_Library</a>) <span class="br">{</span></td></tr>
<tr name="2307" id="2307">
<td><a id="l2307" class='ln'>2307</a></td><td>     <span class="kw">case</span> <a id="2307c11" class="tk">MX_Gateway_IN_DIAG_CHECK_gfxy</a><a id="2307c40" class="tk">:</a></td></tr>
<tr name="2308" id="2308">
<td><a id="l2308" class='ln'>2308</a></td><td>      <a id="2308c7" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2309" id="2309">
<td><a id="l2309" class='ln'>2309</a></td><td></td></tr>
<tr name="2310" id="2310">
<td><a id="l2310" class='ln'>2310</a></td><td>      <span class="ct">// During 'DIAG_CHECK': '<a class="ct blk" blk_line="2310">&lt;S395&gt;:4</a>'</span></td></tr>
<tr name="2311" id="2311">
<td><a id="l2311" class='ln'>2311</a></td><td>      <span class="ct">// Couldn't find a fault, so go back to working</span></td></tr>
<tr name="2312" id="2312">
<td><a id="l2312" class='ln'>2312</a></td><td>      <span class="ct">// ?? should this condition really be recoverable??</span></td></tr>
<tr name="2313" id="2313">
<td><a id="l2313" class='ln'>2313</a></td><td>      <span class="kw">if</span> (<a id="2313c11" class="tk">rtb_ocstg_check</a> <a id="2313c27" class="tk">==</a> <a id="2313c30" class="tk">RESET</a>) <span class="br">{</span></td></tr>
<tr name="2314" id="2314">
<td><a id="l2314" class='ln'>2314</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2314">&lt;S395&gt;:18</a>'</span></td></tr>
<tr name="2315" id="2315">
<td><a id="l2315" class='ln'>2315</a></td><td>        <span class="ct">// Exit Internal 'DIAG_CHECK': '<a class="ct blk" blk_line="2315">&lt;S395&gt;:4</a>'</span></td></tr>
<tr name="2316" id="2316">
<td><a id="l2316" class='ln'>2316</a></td><td>        <a id="2316c9" class="tk">localDW</a>-&gt;<a id="2316c18" class="tk">bitsForTID1</a>.<a id="2316c30" class="tk">is_DIAG_CHECK</a> = <a id="2316c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2317" id="2317">
<td><a id="l2317" class='ln'>2317</a></td><td>        <a id="2317c9" class="tk">localDW</a>-&gt;<a id="2317c18" class="tk">bitsForTID1</a>.<a id="2317c30" class="tk">is_c51_MX_Library</a> = <a id="2317c50" class="tk">MX_Gateway_IN_FUNCTIONAL_blpp</a>;</td></tr>
<tr name="2318" id="2318">
<td><a id="l2318" class='ln'>2318</a></td><td></td></tr>
<tr name="2319" id="2319">
<td><a id="l2319" class='ln'>2319</a></td><td>        <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="2319">&lt;S395&gt;:11</a>'</span></td></tr>
<tr name="2320" id="2320">
<td><a id="l2320" class='ln'>2320</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2320">&lt;S395&gt;:26</a>'</span></td></tr>
<tr name="2321" id="2321">
<td><a id="l2321" class='ln'>2321</a></td><td>        <a id="2321c9" class="tk">localDW</a>-&gt;<a id="2321c18" class="tk">bitsForTID1</a>.<a id="2321c30" class="tk">is_FUNCTIONAL</a> = <a id="2321c46" class="tk">MX_G_IN_STGOFF_DIAG_ACTIVE_hsaz</a>;</td></tr>
<tr name="2322" id="2322">
<td><a id="l2322" class='ln'>2322</a></td><td></td></tr>
<tr name="2323" id="2323">
<td><a id="l2323" class='ln'>2323</a></td><td>        <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2323">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2324" id="2324">
<td><a id="l2324" class='ln'>2324</a></td><td>        <a id="2324c9" class="tk">*</a><a id="2324c10" class="tk">rty_state_Output</a> = <a id="2324c29" class="tk">INACTIVE</a>;</td></tr>
<tr name="2325" id="2325">
<td><a id="l2325" class='ln'>2325</a></td><td></td></tr>
<tr name="2326" id="2326">
<td><a id="l2326" class='ln'>2326</a></td><td>        <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2326">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2327" id="2327">
<td><a id="l2327" class='ln'>2327</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2327">&lt;S395&gt;:37</a>'</span></td></tr>
<tr name="2328" id="2328">
<td><a id="l2328" class='ln'>2328</a></td><td>        <a id="2328c9" class="tk">localDW</a>-&gt;<a id="2328c18" class="tk">bitsForTID1</a>.<a id="2328c30" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="2328c54" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>;</td></tr>
<tr name="2329" id="2329">
<td><a id="l2329" class='ln'>2329</a></td><td></td></tr>
<tr name="2330" id="2330">
<td><a id="l2330" class='ln'>2330</a></td><td>        <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="2330">&lt;S395&gt;:8</a>'</span></td></tr>
<tr name="2331" id="2331">
<td><a id="l2331" class='ln'>2331</a></td><td>        <a id="2331c9" class="tk">localDW</a>-&gt;<a id="2331c18" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2332" id="2332">
<td><a id="l2332" class='ln'>2332</a></td><td>        <a id="2332c9" class="tk">localB</a>-&gt;<a id="2332c17" class="tk">enable_LoSide</a> = ((<a id="2332c35" class="tk">int32_T</a>)<a id="2332c43" class="tk">ACTIVE</a> <a id="2332c50" class="tk">!=</a> 0);</td></tr>
<tr name="2333" id="2333">
<td><a id="l2333" class='ln'>2333</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2334" id="2334">
<td><a id="l2334" class='ln'>2334</a></td><td>        <span class="ct">// Fault Detected</span></td></tr>
<tr name="2335" id="2335">
<td><a id="l2335" class='ln'>2335</a></td><td>        <span class="kw">if</span> (<a id="2335c13" class="tk">localB</a>-&gt;<a id="2335c21" class="tk">diag_state_out</a> <a id="2335c36" class="tk">!=</a> <a id="2335c39" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="2336" id="2336">
<td><a id="l2336" class='ln'>2336</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="2336">&lt;S395&gt;:29</a>'</span></td></tr>
<tr name="2337" id="2337">
<td><a id="l2337" class='ln'>2337</a></td><td>          <span class="ct">// Exit Internal 'DIAG_CHECK': '<a class="ct blk" blk_line="2337">&lt;S395&gt;:4</a>'</span></td></tr>
<tr name="2338" id="2338">
<td><a id="l2338" class='ln'>2338</a></td><td>          <a id="2338c11" class="tk">localDW</a>-&gt;<a id="2338c20" class="tk">bitsForTID1</a>.<a id="2338c32" class="tk">is_DIAG_CHECK</a> = <a id="2338c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2339" id="2339">
<td><a id="l2339" class='ln'>2339</a></td><td>          <a id="2339c11" class="tk">localDW</a>-&gt;<a id="2339c20" class="tk">bitsForTID1</a>.<a id="2339c32" class="tk">is_c51_MX_Library</a> = <a id="2339c52" class="tk">MX_Gateway_IN_ERROR_jnvd</a>;</td></tr>
<tr name="2340" id="2340">
<td><a id="l2340" class='ln'>2340</a></td><td></td></tr>
<tr name="2341" id="2341">
<td><a id="l2341" class='ln'>2341</a></td><td>          <span class="ct">// Entry 'ERROR': '<a class="ct blk" blk_line="2341">&lt;S395&gt;:12</a>'</span></td></tr>
<tr name="2342" id="2342">
<td><a id="l2342" class='ln'>2342</a></td><td>          <a id="2342c11" class="tk">localB</a>-&gt;<a id="2342c19" class="tk">enable_LoSide</a> = ((<a id="2342c37" class="tk">int32_T</a>)<a id="2342c45" class="tk">INACTIVE</a> <a id="2342c54" class="tk">!=</a> 0);</td></tr>
<tr name="2343" id="2343">
<td><a id="l2343" class='ln'>2343</a></td><td>          <a id="2343c11" class="tk">*</a><a id="2343c12" class="tk">rty_state_Output</a> = <a id="2343c31" class="tk">localB</a>-&gt;<a id="2343c39" class="tk">diag_state_out</a>;</td></tr>
<tr name="2344" id="2344">
<td><a id="l2344" class='ln'>2344</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2344c20" class="tk">localDW</a>-&gt;<a id="2344c29" class="tk">bitsForTID1</a>.<a id="2344c41" class="tk">is_DIAG_CHECK</a> <a id="2344c55" class="tk">==</a></td></tr>
<tr name="2345" id="2345">
<td><a id="l2345" class='ln'>2345</a></td><td>                   <a id="2345c20" class="tk">MX_Gateway_IN_ENABLE_OFF_ifnc</a>) <span class="br">{</span></td></tr>
<tr name="2346" id="2346">
<td><a id="l2346" class='ln'>2346</a></td><td>          <span class="ct">// During 'ENABLE_OFF': '<a class="ct blk" blk_line="2346">&lt;S395&gt;:6</a>'</span></td></tr>
<tr name="2347" id="2347">
<td><a id="l2347" class='ln'>2347</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2348" id="2348">
<td><a id="l2348" class='ln'>2348</a></td><td>          <span class="ct">// During 'ENABLE_ON': '<a class="ct blk" blk_line="2348">&lt;S395&gt;:5</a>'</span></td></tr>
<tr name="2349" id="2349">
<td><a id="l2349" class='ln'>2349</a></td><td>          <span class="ct">// Give it some time to ensure low side is on</span></td></tr>
<tr name="2350" id="2350">
<td><a id="l2350" class='ln'>2350</a></td><td>          <span class="ct">// and detect open circuit</span></td></tr>
<tr name="2351" id="2351">
<td><a id="l2351" class='ln'>2351</a></td><td>          <span class="kw">if</span> ((<a id="2351c16" class="tk">int32_T</a>)<a id="2351c24" class="tk">localDW</a>-&gt;<a id="2351c33" class="tk">debounceCount</a> <a id="2351c47" class="tk">&gt;=</a> (<a id="2351c51" class="tk">int32_T</a>)((<a id="2351c61" class="tk">int32_T</a>)</td></tr>
<tr name="2352" id="2352">
<td><a id="l2352" class='ln'>2352</a></td><td>               <a id="2352c16" class="tk">rtp_OPEN_DB_CNT</a> <a id="2352c32" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="2353" id="2353">
<td><a id="l2353" class='ln'>2353</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2353">&lt;S395&gt;:24</a>'</span></td></tr>
<tr name="2354" id="2354">
<td><a id="l2354" class='ln'>2354</a></td><td>            <a id="2354c13" class="tk">localDW</a>-&gt;<a id="2354c22" class="tk">bitsForTID1</a>.<a id="2354c34" class="tk">is_DIAG_CHECK</a> = <a id="2354c50" class="tk">MX_Gateway_IN_ENABLE_OFF_ifnc</a>;</td></tr>
<tr name="2355" id="2355">
<td><a id="l2355" class='ln'>2355</a></td><td></td></tr>
<tr name="2356" id="2356">
<td><a id="l2356" class='ln'>2356</a></td><td>            <span class="ct">// Entry 'ENABLE_OFF': '<a class="ct blk" blk_line="2356">&lt;S395&gt;:6</a>'</span></td></tr>
<tr name="2357" id="2357">
<td><a id="l2357" class='ln'>2357</a></td><td>            <a id="2357c13" class="tk">localB</a>-&gt;<a id="2357c21" class="tk">enable_LoSide</a> = ((<a id="2357c39" class="tk">int32_T</a>)<a id="2357c47" class="tk">INACTIVE</a> <a id="2357c56" class="tk">!=</a> 0);</td></tr>
<tr name="2358" id="2358">
<td><a id="l2358" class='ln'>2358</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2359" id="2359">
<td><a id="l2359" class='ln'>2359</a></td><td>            <a id="2359c13" class="tk">localDW</a>-&gt;<a id="2359c22" class="tk">debounceCount</a> = (<a id="2359c39" class="tk">uint16_T</a>)(<a id="2359c49" class="tk">int32_T</a>)((<a id="2359c59" class="tk">int32_T</a>)</td></tr>
<tr name="2360" id="2360">
<td><a id="l2360" class='ln'>2360</a></td><td>              <a id="2360c15" class="tk">localDW</a>-&gt;<a id="2360c24" class="tk">debounceCount</a> <a id="2360c38" class="tk">+</a> 1);</td></tr>
<tr name="2361" id="2361">
<td><a id="l2361" class='ln'>2361</a></td><td>          <span class="br">}</span></td></tr>
<tr name="2362" id="2362">
<td><a id="l2362" class='ln'>2362</a></td><td>        <span class="br">}</span></td></tr>
<tr name="2363" id="2363">
<td><a id="l2363" class='ln'>2363</a></td><td>      <span class="br">}</span></td></tr>
<tr name="2364" id="2364">
<td><a id="l2364" class='ln'>2364</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="2365" id="2365">
<td><a id="l2365" class='ln'>2365</a></td><td></td></tr>
<tr name="2366" id="2366">
<td><a id="l2366" class='ln'>2366</a></td><td>     <span class="kw">case</span> <a id="2366c11" class="tk">MX_Gateway_IN_ERROR_jnvd</a><a id="2366c35" class="tk">:</a></td></tr>
<tr name="2367" id="2367">
<td><a id="l2367" class='ln'>2367</a></td><td>      <a id="2367c7" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2368" id="2368">
<td><a id="l2368" class='ln'>2368</a></td><td></td></tr>
<tr name="2369" id="2369">
<td><a id="l2369" class='ln'>2369</a></td><td>      <span class="ct">// During 'ERROR': '<a class="ct blk" blk_line="2369">&lt;S395&gt;:12</a>'</span></td></tr>
<tr name="2370" id="2370">
<td><a id="l2370" class='ln'>2370</a></td><td>      <span class="kw">if</span> (<a id="2370c11" class="tk">localB</a>-&gt;<a id="2370c19" class="tk">diag_state_out</a> <a id="2370c34" class="tk">==</a> <a id="2370c37" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="2371" id="2371">
<td><a id="l2371" class='ln'>2371</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2371">&lt;S395&gt;:127</a>'</span></td></tr>
<tr name="2372" id="2372">
<td><a id="l2372" class='ln'>2372</a></td><td>        <a id="2372c9" class="tk">localDW</a>-&gt;<a id="2372c18" class="tk">bitsForTID1</a>.<a id="2372c30" class="tk">is_c51_MX_Library</a> = <a id="2372c50" class="tk">MX_Gateway_IN_FUNCTIONAL_blpp</a>;</td></tr>
<tr name="2373" id="2373">
<td><a id="l2373" class='ln'>2373</a></td><td></td></tr>
<tr name="2374" id="2374">
<td><a id="l2374" class='ln'>2374</a></td><td>        <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="2374">&lt;S395&gt;:11</a>'</span></td></tr>
<tr name="2375" id="2375">
<td><a id="l2375" class='ln'>2375</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2375">&lt;S395&gt;:26</a>'</span></td></tr>
<tr name="2376" id="2376">
<td><a id="l2376" class='ln'>2376</a></td><td>        <a id="2376c9" class="tk">localDW</a>-&gt;<a id="2376c18" class="tk">bitsForTID1</a>.<a id="2376c30" class="tk">is_FUNCTIONAL</a> = <a id="2376c46" class="tk">MX_G_IN_STGOFF_DIAG_ACTIVE_hsaz</a>;</td></tr>
<tr name="2377" id="2377">
<td><a id="l2377" class='ln'>2377</a></td><td></td></tr>
<tr name="2378" id="2378">
<td><a id="l2378" class='ln'>2378</a></td><td>        <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2378">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2379" id="2379">
<td><a id="l2379" class='ln'>2379</a></td><td>        <a id="2379c9" class="tk">*</a><a id="2379c10" class="tk">rty_state_Output</a> = <a id="2379c29" class="tk">INACTIVE</a>;</td></tr>
<tr name="2380" id="2380">
<td><a id="l2380" class='ln'>2380</a></td><td></td></tr>
<tr name="2381" id="2381">
<td><a id="l2381" class='ln'>2381</a></td><td>        <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2381">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2382" id="2382">
<td><a id="l2382" class='ln'>2382</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2382">&lt;S395&gt;:37</a>'</span></td></tr>
<tr name="2383" id="2383">
<td><a id="l2383" class='ln'>2383</a></td><td>        <a id="2383c9" class="tk">localDW</a>-&gt;<a id="2383c18" class="tk">bitsForTID1</a>.<a id="2383c30" class="tk">is_STGOFF_DIAG_ACTIVE</a> = <a id="2383c54" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>;</td></tr>
<tr name="2384" id="2384">
<td><a id="l2384" class='ln'>2384</a></td><td></td></tr>
<tr name="2385" id="2385">
<td><a id="l2385" class='ln'>2385</a></td><td>        <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="2385">&lt;S395&gt;:8</a>'</span></td></tr>
<tr name="2386" id="2386">
<td><a id="l2386" class='ln'>2386</a></td><td>        <a id="2386c9" class="tk">localDW</a>-&gt;<a id="2386c18" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2387" id="2387">
<td><a id="l2387" class='ln'>2387</a></td><td>        <a id="2387c9" class="tk">localB</a>-&gt;<a id="2387c17" class="tk">enable_LoSide</a> = ((<a id="2387c35" class="tk">int32_T</a>)<a id="2387c43" class="tk">ACTIVE</a> <a id="2387c50" class="tk">!=</a> 0);</td></tr>
<tr name="2388" id="2388">
<td><a id="l2388" class='ln'>2388</a></td><td>      <span class="br">}</span></td></tr>
<tr name="2389" id="2389">
<td><a id="l2389" class='ln'>2389</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="2390" id="2390">
<td><a id="l2390" class='ln'>2390</a></td><td></td></tr>
<tr name="2391" id="2391">
<td><a id="l2391" class='ln'>2391</a></td><td>     <span class="kw">default</span><a id="2391c13" class="tk">:</a></td></tr>
<tr name="2392" id="2392">
<td><a id="l2392" class='ln'>2392</a></td><td>      <span class="ct">// During 'FUNCTIONAL': '<a class="ct blk" blk_line="2392">&lt;S395&gt;:11</a>'</span></td></tr>
<tr name="2393" id="2393">
<td><a id="l2393" class='ln'>2393</a></td><td>      <span class="ct">// Fault Detected</span></td></tr>
<tr name="2394" id="2394">
<td><a id="l2394" class='ln'>2394</a></td><td>      <span class="kw">if</span> (<a id="2394c11" class="tk">localB</a>-&gt;<a id="2394c19" class="tk">diag_state_out</a> <a id="2394c34" class="tk">!=</a> <a id="2394c37" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="2395" id="2395">
<td><a id="l2395" class='ln'>2395</a></td><td>        <span class="ct">// Transition: '<a class="ct blk" blk_line="2395">&lt;S395&gt;:30</a>'</span></td></tr>
<tr name="2396" id="2396">
<td><a id="l2396" class='ln'>2396</a></td><td>        <span class="ct">// Exit Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="2396">&lt;S395&gt;:11</a>'</span></td></tr>
<tr name="2397" id="2397">
<td><a id="l2397" class='ln'>2397</a></td><td>        <span class="ct">// Exit Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2397">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2398" id="2398">
<td><a id="l2398" class='ln'>2398</a></td><td>        <a id="2398c9" class="tk">localDW</a>-&gt;<a id="2398c18" class="tk">bitsForTID1</a>.<a id="2398c30" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="2399" id="2399">
<td><a id="l2399" class='ln'>2399</a></td><td>          <a id="2399c11" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2400" id="2400">
<td><a id="l2400" class='ln'>2400</a></td><td>        <a id="2400c9" class="tk">localDW</a>-&gt;<a id="2400c18" class="tk">bitsForTID1</a>.<a id="2400c30" class="tk">is_FUNCTIONAL</a> = <a id="2400c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2401" id="2401">
<td><a id="l2401" class='ln'>2401</a></td><td></td></tr>
<tr name="2402" id="2402">
<td><a id="l2402" class='ln'>2402</a></td><td>        <span class="ct">// Exit Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2402">&lt;S395&gt;:2</a>'</span></td></tr>
<tr name="2403" id="2403">
<td><a id="l2403" class='ln'>2403</a></td><td>        <a id="2403c9" class="tk">localDW</a>-&gt;<a id="2403c18" class="tk">bitsForTID1</a>.<a id="2403c30" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2404" id="2404">
<td><a id="l2404" class='ln'>2404</a></td><td>          <a id="2404c11" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2405" id="2405">
<td><a id="l2405" class='ln'>2405</a></td><td>        <a id="2405c9" class="tk">localDW</a>-&gt;<a id="2405c18" class="tk">bitsForTID1</a>.<a id="2405c30" class="tk">is_c51_MX_Library</a> = <a id="2405c50" class="tk">MX_Gateway_IN_ERROR_jnvd</a>;</td></tr>
<tr name="2406" id="2406">
<td><a id="l2406" class='ln'>2406</a></td><td></td></tr>
<tr name="2407" id="2407">
<td><a id="l2407" class='ln'>2407</a></td><td>        <span class="ct">// Entry 'ERROR': '<a class="ct blk" blk_line="2407">&lt;S395&gt;:12</a>'</span></td></tr>
<tr name="2408" id="2408">
<td><a id="l2408" class='ln'>2408</a></td><td>        <a id="2408c9" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2409" id="2409">
<td><a id="l2409" class='ln'>2409</a></td><td>        <a id="2409c9" class="tk">localB</a>-&gt;<a id="2409c17" class="tk">enable_LoSide</a> = ((<a id="2409c35" class="tk">int32_T</a>)<a id="2409c43" class="tk">INACTIVE</a> <a id="2409c52" class="tk">!=</a> 0);</td></tr>
<tr name="2410" id="2410">
<td><a id="l2410" class='ln'>2410</a></td><td>        <a id="2410c9" class="tk">*</a><a id="2410c10" class="tk">rty_state_Output</a> = <a id="2410c29" class="tk">localB</a>-&gt;<a id="2410c37" class="tk">diag_state_out</a>;</td></tr>
<tr name="2411" id="2411">
<td><a id="l2411" class='ln'>2411</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2412" id="2412">
<td><a id="l2412" class='ln'>2412</a></td><td>        <span class="ct">// Open or STG Fault detected</span></td></tr>
<tr name="2413" id="2413">
<td><a id="l2413" class='ln'>2413</a></td><td>        <span class="ct">// while output is on</span></td></tr>
<tr name="2414" id="2414">
<td><a id="l2414" class='ln'>2414</a></td><td>        <span class="kw">if</span> (<a id="2414c13" class="tk">rtb_ocstg_check</a> <a id="2414c29" class="tk">==</a> <a id="2414c32" class="tk">ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="2415" id="2415">
<td><a id="l2415" class='ln'>2415</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="2415">&lt;S395&gt;:25</a>'</span></td></tr>
<tr name="2416" id="2416">
<td><a id="l2416" class='ln'>2416</a></td><td>          <span class="ct">// Exit Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="2416">&lt;S395&gt;:11</a>'</span></td></tr>
<tr name="2417" id="2417">
<td><a id="l2417" class='ln'>2417</a></td><td>          <span class="ct">// Exit Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2417">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2418" id="2418">
<td><a id="l2418" class='ln'>2418</a></td><td>          <a id="2418c11" class="tk">localDW</a>-&gt;<a id="2418c20" class="tk">bitsForTID1</a>.<a id="2418c32" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="2419" id="2419">
<td><a id="l2419" class='ln'>2419</a></td><td>            <a id="2419c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2420" id="2420">
<td><a id="l2420" class='ln'>2420</a></td><td>          <a id="2420c11" class="tk">localDW</a>-&gt;<a id="2420c20" class="tk">bitsForTID1</a>.<a id="2420c32" class="tk">is_FUNCTIONAL</a> = <a id="2420c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2421" id="2421">
<td><a id="l2421" class='ln'>2421</a></td><td></td></tr>
<tr name="2422" id="2422">
<td><a id="l2422" class='ln'>2422</a></td><td>          <span class="ct">// Exit Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2422">&lt;S395&gt;:2</a>'</span></td></tr>
<tr name="2423" id="2423">
<td><a id="l2423" class='ln'>2423</a></td><td>          <a id="2423c11" class="tk">localDW</a>-&gt;<a id="2423c20" class="tk">bitsForTID1</a>.<a id="2423c32" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2424" id="2424">
<td><a id="l2424" class='ln'>2424</a></td><td>            <a id="2424c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2425" id="2425">
<td><a id="l2425" class='ln'>2425</a></td><td>          <a id="2425c11" class="tk">localDW</a>-&gt;<a id="2425c20" class="tk">bitsForTID1</a>.<a id="2425c32" class="tk">is_c51_MX_Library</a> = <a id="2425c52" class="tk">MX_Gateway_IN_DIAG_CHECK_gfxy</a>;</td></tr>
<tr name="2426" id="2426">
<td><a id="l2426" class='ln'>2426</a></td><td></td></tr>
<tr name="2427" id="2427">
<td><a id="l2427" class='ln'>2427</a></td><td>          <span class="ct">// Entry 'DIAG_CHECK': '<a class="ct blk" blk_line="2427">&lt;S395&gt;:4</a>'</span></td></tr>
<tr name="2428" id="2428">
<td><a id="l2428" class='ln'>2428</a></td><td>          <a id="2428c11" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2429" id="2429">
<td><a id="l2429" class='ln'>2429</a></td><td></td></tr>
<tr name="2430" id="2430">
<td><a id="l2430" class='ln'>2430</a></td><td>          <span class="ct">// Entry Internal 'DIAG_CHECK': '<a class="ct blk" blk_line="2430">&lt;S395&gt;:4</a>'</span></td></tr>
<tr name="2431" id="2431">
<td><a id="l2431" class='ln'>2431</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="2431">&lt;S395&gt;:23</a>'</span></td></tr>
<tr name="2432" id="2432">
<td><a id="l2432" class='ln'>2432</a></td><td>          <a id="2432c11" class="tk">localDW</a>-&gt;<a id="2432c20" class="tk">bitsForTID1</a>.<a id="2432c32" class="tk">is_DIAG_CHECK</a> = <a id="2432c48" class="tk">MX_Gateway_IN_ENABLE_ON_p4th</a>;</td></tr>
<tr name="2433" id="2433">
<td><a id="l2433" class='ln'>2433</a></td><td></td></tr>
<tr name="2434" id="2434">
<td><a id="l2434" class='ln'>2434</a></td><td>          <span class="ct">// Entry 'ENABLE_ON': '<a class="ct blk" blk_line="2434">&lt;S395&gt;:5</a>'</span></td></tr>
<tr name="2435" id="2435">
<td><a id="l2435" class='ln'>2435</a></td><td>          <a id="2435c11" class="tk">localB</a>-&gt;<a id="2435c19" class="tk">enable_LoSide</a> = ((<a id="2435c37" class="tk">int32_T</a>)<a id="2435c45" class="tk">ACTIVE</a> <a id="2435c52" class="tk">!=</a> 0);</td></tr>
<tr name="2436" id="2436">
<td><a id="l2436" class='ln'>2436</a></td><td>          <a id="2436c11" class="tk">localDW</a>-&gt;<a id="2436c20" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2437" id="2437">
<td><a id="l2437" class='ln'>2437</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2437c20" class="tk">localDW</a>-&gt;<a id="2437c29" class="tk">bitsForTID1</a>.<a id="2437c41" class="tk">is_FUNCTIONAL</a> <a id="2437c55" class="tk">==</a></td></tr>
<tr name="2438" id="2438">
<td><a id="l2438" class='ln'>2438</a></td><td>                   <a id="2438c20" class="tk">MX_G_IN_STGOFF_DIAG_ACTIVE_hsaz</a>) <span class="br">{</span></td></tr>
<tr name="2439" id="2439">
<td><a id="l2439" class='ln'>2439</a></td><td>          <a id="2439c11" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2440" id="2440">
<td><a id="l2440" class='ln'>2440</a></td><td></td></tr>
<tr name="2441" id="2441">
<td><a id="l2441" class='ln'>2441</a></td><td>          <span class="ct">// During 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2441">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2442" id="2442">
<td><a id="l2442" class='ln'>2442</a></td><td>          <span class="kw">if</span> (<a id="2442c15" class="tk">!</a><a id="2442c16" class="tk">rtu_enable_STGOffDiag</a>) <span class="br">{</span></td></tr>
<tr name="2443" id="2443">
<td><a id="l2443" class='ln'>2443</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2443">&lt;S395&gt;:19</a>'</span></td></tr>
<tr name="2444" id="2444">
<td><a id="l2444" class='ln'>2444</a></td><td>            <span class="ct">// Exit Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2444">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2445" id="2445">
<td><a id="l2445" class='ln'>2445</a></td><td>            <a id="2445c13" class="tk">localDW</a>-&gt;<a id="2445c22" class="tk">bitsForTID1</a>.<a id="2445c34" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="2446" id="2446">
<td><a id="l2446" class='ln'>2446</a></td><td>              <a id="2446c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2447" id="2447">
<td><a id="l2447" class='ln'>2447</a></td><td>            <a id="2447c13" class="tk">localDW</a>-&gt;<a id="2447c22" class="tk">bitsForTID1</a>.<a id="2447c34" class="tk">is_FUNCTIONAL</a> = <a id="2447c50" class="tk">MX_IN_STGOFF_DIAG_INACTIVE_o1ij</a>;</td></tr>
<tr name="2448" id="2448">
<td><a id="l2448" class='ln'>2448</a></td><td></td></tr>
<tr name="2449" id="2449">
<td><a id="l2449" class='ln'>2449</a></td><td>            <span class="ct">// Entry 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2449">&lt;S395&gt;:2</a>'</span></td></tr>
<tr name="2450" id="2450">
<td><a id="l2450" class='ln'>2450</a></td><td>            <a id="2450c13" class="tk">localB</a>-&gt;<a id="2450c21" class="tk">enable_LoSide</a> = ((<a id="2450c39" class="tk">int32_T</a>)<a id="2450c47" class="tk">ACTIVE</a> <a id="2450c54" class="tk">!=</a> 0);</td></tr>
<tr name="2451" id="2451">
<td><a id="l2451" class='ln'>2451</a></td><td></td></tr>
<tr name="2452" id="2452">
<td><a id="l2452" class='ln'>2452</a></td><td>            <span class="ct">// Entry Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2452">&lt;S395&gt;:2</a>'</span></td></tr>
<tr name="2453" id="2453">
<td><a id="l2453" class='ln'>2453</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2453">&lt;S395&gt;:21</a>'</span></td></tr>
<tr name="2454" id="2454">
<td><a id="l2454" class='ln'>2454</a></td><td>            <a id="2454c13" class="tk">localDW</a>-&gt;<a id="2454c22" class="tk">bitsForTID1</a>.<a id="2454c34" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2455" id="2455">
<td><a id="l2455" class='ln'>2455</a></td><td>              <a id="2455c15" class="tk">MX_Gateway_IN_ACTIVE_OFF_o5z1</a>;</td></tr>
<tr name="2456" id="2456">
<td><a id="l2456" class='ln'>2456</a></td><td></td></tr>
<tr name="2457" id="2457">
<td><a id="l2457" class='ln'>2457</a></td><td>            <span class="ct">// Entry 'ACTIVE_OFF': '<a class="ct blk" blk_line="2457">&lt;S395&gt;:13</a>'</span></td></tr>
<tr name="2458" id="2458">
<td><a id="l2458" class='ln'>2458</a></td><td>            <a id="2458c13" class="tk">*</a><a id="2458c14" class="tk">rty_state_Output</a> = <a id="2458c33" class="tk">INACTIVE</a>;</td></tr>
<tr name="2459" id="2459">
<td><a id="l2459" class='ln'>2459</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2459c22" class="tk">localDW</a>-&gt;<a id="2459c31" class="tk">bitsForTID1</a>.<a id="2459c43" class="tk">is_STGOFF_DIAG_ACTIVE</a> <a id="2459c65" class="tk">==</a></td></tr>
<tr name="2460" id="2460">
<td><a id="l2460" class='ln'>2460</a></td><td>                     <a id="2460c22" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>) <span class="br">{</span></td></tr>
<tr name="2461" id="2461">
<td><a id="l2461" class='ln'>2461</a></td><td>            <span class="ct">// During 'Test_OC': '<a class="ct blk" blk_line="2461">&lt;S395&gt;:8</a>'</span></td></tr>
<tr name="2462" id="2462">
<td><a id="l2462" class='ln'>2462</a></td><td>            <span class="kw">if</span> ((<a id="2462c18" class="tk">int32_T</a>)<a id="2462c26" class="tk">localDW</a>-&gt;<a id="2462c35" class="tk">debounceCount</a> <a id="2462c49" class="tk">&gt;=</a> (<a id="2462c53" class="tk">int32_T</a>)((<a id="2462c63" class="tk">int32_T</a>)</td></tr>
<tr name="2463" id="2463">
<td><a id="l2463" class='ln'>2463</a></td><td>                 <a id="2463c18" class="tk">rtp_OPEN_DB_CNT</a> <a id="2463c34" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="2464" id="2464">
<td><a id="l2464" class='ln'>2464</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2464">&lt;S395&gt;:36</a>'</span></td></tr>
<tr name="2465" id="2465">
<td><a id="l2465" class='ln'>2465</a></td><td>              <a id="2465c15" class="tk">localDW</a>-&gt;<a id="2465c24" class="tk">bitsForTID1</a>.<a id="2465c36" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="2466" id="2466">
<td><a id="l2466" class='ln'>2466</a></td><td>                <a id="2466c17" class="tk">MX_Gateway_IN_Test_STG_a1mc</a>;</td></tr>
<tr name="2467" id="2467">
<td><a id="l2467" class='ln'>2467</a></td><td></td></tr>
<tr name="2468" id="2468">
<td><a id="l2468" class='ln'>2468</a></td><td>              <span class="ct">// Entry 'Test_STG': '<a class="ct blk" blk_line="2468">&lt;S395&gt;:9</a>'</span></td></tr>
<tr name="2469" id="2469">
<td><a id="l2469" class='ln'>2469</a></td><td>              <a id="2469c15" class="tk">localDW</a>-&gt;<a id="2469c24" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2470" id="2470">
<td><a id="l2470" class='ln'>2470</a></td><td>              <a id="2470c15" class="tk">localB</a>-&gt;<a id="2470c23" class="tk">enable_LoSide</a> = ((<a id="2470c41" class="tk">int32_T</a>)<a id="2470c49" class="tk">INACTIVE</a> <a id="2470c58" class="tk">!=</a> 0);</td></tr>
<tr name="2471" id="2471">
<td><a id="l2471" class='ln'>2471</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2472" id="2472">
<td><a id="l2472" class='ln'>2472</a></td><td>              <a id="2472c15" class="tk">localDW</a>-&gt;<a id="2472c24" class="tk">debounceCount</a> = (<a id="2472c41" class="tk">uint16_T</a>)(<a id="2472c51" class="tk">int32_T</a>)((<a id="2472c61" class="tk">int32_T</a>)</td></tr>
<tr name="2473" id="2473">
<td><a id="l2473" class='ln'>2473</a></td><td>                <a id="2473c17" class="tk">localDW</a>-&gt;<a id="2473c26" class="tk">debounceCount</a> <a id="2473c40" class="tk">+</a> 1);</td></tr>
<tr name="2474" id="2474">
<td><a id="l2474" class='ln'>2474</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2475" id="2475">
<td><a id="l2475" class='ln'>2475</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2476" id="2476">
<td><a id="l2476" class='ln'>2476</a></td><td>            <span class="ct">// During 'Test_STG': '<a class="ct blk" blk_line="2476">&lt;S395&gt;:9</a>'</span></td></tr>
<tr name="2477" id="2477">
<td><a id="l2477" class='ln'>2477</a></td><td>            <span class="kw">if</span> ((<a id="2477c18" class="tk">int32_T</a>)<a id="2477c26" class="tk">localDW</a>-&gt;<a id="2477c35" class="tk">debounceCount</a> <a id="2477c49" class="tk">&gt;=</a> (<a id="2477c53" class="tk">int32_T</a>)((<a id="2477c63" class="tk">int32_T</a>)</td></tr>
<tr name="2478" id="2478">
<td><a id="l2478" class='ln'>2478</a></td><td>                 <a id="2478c18" class="tk">rtp_STG_DB_CNT</a> <a id="2478c33" class="tk">+</a> 100)) <span class="br">{</span></td></tr>
<tr name="2479" id="2479">
<td><a id="l2479" class='ln'>2479</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2479">&lt;S395&gt;:35</a>'</span></td></tr>
<tr name="2480" id="2480">
<td><a id="l2480" class='ln'>2480</a></td><td>              <a id="2480c15" class="tk">localDW</a>-&gt;<a id="2480c24" class="tk">bitsForTID1</a>.<a id="2480c36" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="2481" id="2481">
<td><a id="l2481" class='ln'>2481</a></td><td>                <a id="2481c17" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>;</td></tr>
<tr name="2482" id="2482">
<td><a id="l2482" class='ln'>2482</a></td><td></td></tr>
<tr name="2483" id="2483">
<td><a id="l2483" class='ln'>2483</a></td><td>              <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="2483">&lt;S395&gt;:8</a>'</span></td></tr>
<tr name="2484" id="2484">
<td><a id="l2484" class='ln'>2484</a></td><td>              <a id="2484c15" class="tk">localDW</a>-&gt;<a id="2484c24" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2485" id="2485">
<td><a id="l2485" class='ln'>2485</a></td><td>              <a id="2485c15" class="tk">localB</a>-&gt;<a id="2485c23" class="tk">enable_LoSide</a> = ((<a id="2485c41" class="tk">int32_T</a>)<a id="2485c49" class="tk">ACTIVE</a> <a id="2485c56" class="tk">!=</a> 0);</td></tr>
<tr name="2486" id="2486">
<td><a id="l2486" class='ln'>2486</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2487" id="2487">
<td><a id="l2487" class='ln'>2487</a></td><td>              <a id="2487c15" class="tk">localDW</a>-&gt;<a id="2487c24" class="tk">debounceCount</a> = (<a id="2487c41" class="tk">uint16_T</a>)(<a id="2487c51" class="tk">int32_T</a>)((<a id="2487c61" class="tk">int32_T</a>)</td></tr>
<tr name="2488" id="2488">
<td><a id="l2488" class='ln'>2488</a></td><td>                <a id="2488c17" class="tk">localDW</a>-&gt;<a id="2488c26" class="tk">debounceCount</a> <a id="2488c40" class="tk">+</a> 1);</td></tr>
<tr name="2489" id="2489">
<td><a id="l2489" class='ln'>2489</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2490" id="2490">
<td><a id="l2490" class='ln'>2490</a></td><td>          <span class="br">}</span></td></tr>
<tr name="2491" id="2491">
<td><a id="l2491" class='ln'>2491</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2492" id="2492">
<td><a id="l2492" class='ln'>2492</a></td><td>          <span class="ct">// During 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2492">&lt;S395&gt;:2</a>'</span></td></tr>
<tr name="2493" id="2493">
<td><a id="l2493" class='ln'>2493</a></td><td>          <span class="kw">if</span> (<a id="2493c15" class="tk">rtu_enable_STGOffDiag</a>) <span class="br">{</span></td></tr>
<tr name="2494" id="2494">
<td><a id="l2494" class='ln'>2494</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2494">&lt;S395&gt;:20</a>'</span></td></tr>
<tr name="2495" id="2495">
<td><a id="l2495" class='ln'>2495</a></td><td>            <span class="ct">// Exit Internal 'STGOFF_DIAG_INACTIVE': '<a class="ct blk" blk_line="2495">&lt;S395&gt;:2</a>'</span></td></tr>
<tr name="2496" id="2496">
<td><a id="l2496" class='ln'>2496</a></td><td>            <a id="2496c13" class="tk">localDW</a>-&gt;<a id="2496c22" class="tk">bitsForTID1</a>.<a id="2496c34" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2497" id="2497">
<td><a id="l2497" class='ln'>2497</a></td><td>              <a id="2497c15" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_eulg</a>;</td></tr>
<tr name="2498" id="2498">
<td><a id="l2498" class='ln'>2498</a></td><td>            <a id="2498c13" class="tk">localDW</a>-&gt;<a id="2498c22" class="tk">bitsForTID1</a>.<a id="2498c34" class="tk">is_FUNCTIONAL</a> = <a id="2498c50" class="tk">MX_G_IN_STGOFF_DIAG_ACTIVE_hsaz</a>;</td></tr>
<tr name="2499" id="2499">
<td><a id="l2499" class='ln'>2499</a></td><td></td></tr>
<tr name="2500" id="2500">
<td><a id="l2500" class='ln'>2500</a></td><td>            <span class="ct">// Entry 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2500">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2501" id="2501">
<td><a id="l2501" class='ln'>2501</a></td><td>            <a id="2501c13" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2502" id="2502">
<td><a id="l2502" class='ln'>2502</a></td><td>            <a id="2502c13" class="tk">*</a><a id="2502c14" class="tk">rty_state_Output</a> = <a id="2502c33" class="tk">INACTIVE</a>;</td></tr>
<tr name="2503" id="2503">
<td><a id="l2503" class='ln'>2503</a></td><td></td></tr>
<tr name="2504" id="2504">
<td><a id="l2504" class='ln'>2504</a></td><td>            <span class="ct">// Entry Internal 'STGOFF_DIAG_ACTIVE': '<a class="ct blk" blk_line="2504">&lt;S395&gt;:1</a>'</span></td></tr>
<tr name="2505" id="2505">
<td><a id="l2505" class='ln'>2505</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="2505">&lt;S395&gt;:37</a>'</span></td></tr>
<tr name="2506" id="2506">
<td><a id="l2506" class='ln'>2506</a></td><td>            <a id="2506c13" class="tk">localDW</a>-&gt;<a id="2506c22" class="tk">bitsForTID1</a>.<a id="2506c34" class="tk">is_STGOFF_DIAG_ACTIVE</a> =</td></tr>
<tr name="2507" id="2507">
<td><a id="l2507" class='ln'>2507</a></td><td>              <a id="2507c15" class="tk">MX_Gateway_IN_Test_OC_dpgv</a>;</td></tr>
<tr name="2508" id="2508">
<td><a id="l2508" class='ln'>2508</a></td><td></td></tr>
<tr name="2509" id="2509">
<td><a id="l2509" class='ln'>2509</a></td><td>            <span class="ct">// Entry 'Test_OC': '<a class="ct blk" blk_line="2509">&lt;S395&gt;:8</a>'</span></td></tr>
<tr name="2510" id="2510">
<td><a id="l2510" class='ln'>2510</a></td><td>            <a id="2510c13" class="tk">localDW</a>-&gt;<a id="2510c22" class="tk">debounceCount</a> = 0U;</td></tr>
<tr name="2511" id="2511">
<td><a id="l2511" class='ln'>2511</a></td><td>            <a id="2511c13" class="tk">localB</a>-&gt;<a id="2511c21" class="tk">enable_LoSide</a> = ((<a id="2511c39" class="tk">int32_T</a>)<a id="2511c47" class="tk">ACTIVE</a> <a id="2511c54" class="tk">!=</a> 0);</td></tr>
<tr name="2512" id="2512">
<td><a id="l2512" class='ln'>2512</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2512c22" class="tk">localDW</a>-&gt;<a id="2512c31" class="tk">bitsForTID1</a>.<a id="2512c43" class="tk">is_STGOFF_DIAG_INACTIVE</a> <a id="2512c67" class="tk">==</a></td></tr>
<tr name="2513" id="2513">
<td><a id="l2513" class='ln'>2513</a></td><td>                     <a id="2513c22" class="tk">MX_Gateway_IN_ACTIVE_OFF_o5z1</a>) <span class="br">{</span></td></tr>
<tr name="2514" id="2514">
<td><a id="l2514" class='ln'>2514</a></td><td>            <a id="2514c13" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2515" id="2515">
<td><a id="l2515" class='ln'>2515</a></td><td></td></tr>
<tr name="2516" id="2516">
<td><a id="l2516" class='ln'>2516</a></td><td>            <span class="ct">// During 'ACTIVE_OFF': '<a class="ct blk" blk_line="2516">&lt;S395&gt;:13</a>'</span></td></tr>
<tr name="2517" id="2517">
<td><a id="l2517" class='ln'>2517</a></td><td>            <span class="kw">if</span> (<a id="2517c17" class="tk">rtu_cmd_Output</a> <a id="2517c32" class="tk">==</a> (<a id="2517c36" class="tk">int32_T</a>)<a id="2517c44" class="tk">ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="2518" id="2518">
<td><a id="l2518" class='ln'>2518</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2518">&lt;S395&gt;:50</a>'</span></td></tr>
<tr name="2519" id="2519">
<td><a id="l2519" class='ln'>2519</a></td><td>              <a id="2519c15" class="tk">localDW</a>-&gt;<a id="2519c24" class="tk">bitsForTID1</a>.<a id="2519c36" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2520" id="2520">
<td><a id="l2520" class='ln'>2520</a></td><td>                <a id="2520c17" class="tk">MX_Gateway_IN_ACTIVE_ON_aqdk</a>;</td></tr>
<tr name="2521" id="2521">
<td><a id="l2521" class='ln'>2521</a></td><td></td></tr>
<tr name="2522" id="2522">
<td><a id="l2522" class='ln'>2522</a></td><td>              <span class="ct">// Entry 'ACTIVE_ON': '<a class="ct blk" blk_line="2522">&lt;S395&gt;:3</a>'</span></td></tr>
<tr name="2523" id="2523">
<td><a id="l2523" class='ln'>2523</a></td><td>              <a id="2523c15" class="tk">rtb_duty_Output</a> = <a id="2523c33" class="tk">FULL_ON</a>;</td></tr>
<tr name="2524" id="2524">
<td><a id="l2524" class='ln'>2524</a></td><td>              <a id="2524c15" class="tk">*</a><a id="2524c16" class="tk">rty_state_Output</a> = <a id="2524c35" class="tk">ACTIVE</a>;</td></tr>
<tr name="2525" id="2525">
<td><a id="l2525" class='ln'>2525</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2526" id="2526">
<td><a id="l2526" class='ln'>2526</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2527" id="2527">
<td><a id="l2527" class='ln'>2527</a></td><td>            <a id="2527c13" class="tk">rtb_duty_Output</a> = <a id="2527c31" class="tk">FULL_ON</a>;</td></tr>
<tr name="2528" id="2528">
<td><a id="l2528" class='ln'>2528</a></td><td></td></tr>
<tr name="2529" id="2529">
<td><a id="l2529" class='ln'>2529</a></td><td>            <span class="ct">// During 'ACTIVE_ON': '<a class="ct blk" blk_line="2529">&lt;S395&gt;:3</a>'</span></td></tr>
<tr name="2530" id="2530">
<td><a id="l2530" class='ln'>2530</a></td><td>            <span class="kw">if</span> (<a id="2530c17" class="tk">rtu_cmd_Output</a> <a id="2530c32" class="tk">!=</a> (<a id="2530c36" class="tk">int32_T</a>)<a id="2530c44" class="tk">ACTIVE</a>) <span class="br">{</span></td></tr>
<tr name="2531" id="2531">
<td><a id="l2531" class='ln'>2531</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2531">&lt;S395&gt;:22</a>'</span></td></tr>
<tr name="2532" id="2532">
<td><a id="l2532" class='ln'>2532</a></td><td>              <a id="2532c15" class="tk">localDW</a>-&gt;<a id="2532c24" class="tk">bitsForTID1</a>.<a id="2532c36" class="tk">is_STGOFF_DIAG_INACTIVE</a> =</td></tr>
<tr name="2533" id="2533">
<td><a id="l2533" class='ln'>2533</a></td><td>                <a id="2533c17" class="tk">MX_Gateway_IN_ACTIVE_OFF_o5z1</a>;</td></tr>
<tr name="2534" id="2534">
<td><a id="l2534" class='ln'>2534</a></td><td></td></tr>
<tr name="2535" id="2535">
<td><a id="l2535" class='ln'>2535</a></td><td>              <span class="ct">// Entry 'ACTIVE_OFF': '<a class="ct blk" blk_line="2535">&lt;S395&gt;:13</a>'</span></td></tr>
<tr name="2536" id="2536">
<td><a id="l2536" class='ln'>2536</a></td><td>              <a id="2536c15" class="tk">rtb_duty_Output</a> = 0U;</td></tr>
<tr name="2537" id="2537">
<td><a id="l2537" class='ln'>2537</a></td><td>              <a id="2537c15" class="tk">*</a><a id="2537c16" class="tk">rty_state_Output</a> = <a id="2537c35" class="tk">INACTIVE</a>;</td></tr>
<tr name="2538" id="2538">
<td><a id="l2538" class='ln'>2538</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2539" id="2539">
<td><a id="l2539" class='ln'>2539</a></td><td>          <span class="br">}</span></td></tr>
<tr name="2540" id="2540">
<td><a id="l2540" class='ln'>2540</a></td><td>        <span class="br">}</span></td></tr>
<tr name="2541" id="2541">
<td><a id="l2541" class='ln'>2541</a></td><td>      <span class="br">}</span></td></tr>
<tr name="2542" id="2542">
<td><a id="l2542" class='ln'>2542</a></td><td>      <span class="kw">break</span>;</td></tr>
<tr name="2543" id="2543">
<td><a id="l2543" class='ln'>2543</a></td><td>    <span class="br">}</span></td></tr>
<tr name="2544" id="2544">
<td><a id="l2544" class='ln'>2544</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2545" id="2545">
<td><a id="l2545" class='ln'>2545</a></td><td></td></tr>
<tr name="2546" id="2546">
<td><a id="l2546" class='ln'>2546</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="2546">&lt;S389&gt;/control</a>'</span></td></tr>
<tr name="2547" id="2547">
<td><a id="l2547" class='ln'>2547</a></td><td></td></tr>
<tr name="2548" id="2548">
<td><a id="l2548" class='ln'>2548</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="2548">&lt;S389&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="2549" id="2549">
<td><a id="l2549" class='ln'>2549</a></td><td>  <a id="2549c3" class="tk">MX_Gateway_Voltage_Limiter</a>(<a id="2549c30" class="tk">rtu_calc_VBattery</a>, <a id="2549c49" class="tk">rtb_duty_Output</a>,</td></tr>
<tr name="2550" id="2550">
<td><a id="l2550" class='ln'>2550</a></td><td>    <a id="2550c5" class="tk">&amp;</a><a id="2550c6" class="tk">rtb_Divide1_hbnh</a>, <a id="2550c24" class="tk">rtp_MAX_VOLTS</a>);</td></tr>
<tr name="2551" id="2551">
<td><a id="l2551" class='ln'>2551</a></td><td></td></tr>
<tr name="2552" id="2552">
<td><a id="l2552" class='ln'>2552</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="2552">&lt;S389&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="2553" id="2553">
<td><a id="l2553" class='ln'>2553</a></td><td></td></tr>
<tr name="2554" id="2554">
<td><a id="l2554" class='ln'>2554</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="2554">&lt;S394&gt;/Data Type Conversion</a>'</span></td></tr>
<tr name="2555" id="2555">
<td><a id="l2555" class='ln'>2555</a></td><td>  <a id="2555c3" class="tk">rtb_DataTypeConversion_cdc3</a> = (<a id="2555c34" class="tk">int16_T</a>)<a id="2555c42" class="tk">rtu_ain_PrecRef</a>;</td></tr>
<tr name="2556" id="2556">
<td><a id="l2556" class='ln'>2556</a></td><td></td></tr>
<tr name="2557" id="2557">
<td><a id="l2557" class='ln'>2557</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="2557">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="2558" id="2558">
<td><a id="l2558" class='ln'>2558</a></td><td></td></tr>
<tr name="2559" id="2559">
<td><a id="l2559" class='ln'>2559</a></td><td>  <span class="ct">// Constant: '<a class="ct blk" blk_line="2559">&lt;S394&gt;/Constant</a>'</span></td></tr>
<tr name="2560" id="2560">
<td><a id="l2560" class='ln'>2560</a></td><td>  <a id="2560c3" class="tk">MX_Gateway_LP_Filter_Adj_Gain</a>(((<a id="2560c35" class="tk">uint8_T</a>)6U), <a id="2560c48" class="tk">rtb_DataTypeConversion_cdc3</a>,</td></tr>
<tr name="2561" id="2561">
<td><a id="l2561" class='ln'>2561</a></td><td>    <a id="2561c5" class="tk">&amp;</a><a id="2561c6" class="tk">localB</a>-&gt;<a id="2561c14" class="tk">Output</a>, <a id="2561c22" class="tk">&amp;</a><a id="2561c23" class="tk">localDW</a>-&gt;<a id="2561c32" class="tk">LP_Filter_Adj_Gain</a>);</td></tr>
<tr name="2562" id="2562">
<td><a id="l2562" class='ln'>2562</a></td><td></td></tr>
<tr name="2563" id="2563">
<td><a id="l2563" class='ln'>2563</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="2563">&lt;S394&gt;/LP_Filter_Adj_Gain</a>'</span></td></tr>
<tr name="2564" id="2564">
<td><a id="l2564" class='ln'>2564</a></td><td></td></tr>
<tr name="2565" id="2565">
<td><a id="l2565" class='ln'>2565</a></td><td>  <span class="ct">// DataTypeConversion: '<a class="ct blk" blk_line="2565">&lt;S394&gt;/Data Type Conversion1</a>'</span></td></tr>
<tr name="2566" id="2566">
<td><a id="l2566" class='ln'>2566</a></td><td>  <a id="2566c3" class="tk">rtb_DataTypeConversion1_ptgy</a> = (<a id="2566c35" class="tk">uint16_T</a>)(<a id="2566c45" class="tk">int32_T</a>)(<a id="2566c54" class="tk">localB</a>-&gt;<a id="2566c62" class="tk">Output</a> <a id="2566c69" class="tk">&gt;&gt;</a> 16);</td></tr>
<tr name="2567" id="2567">
<td><a id="l2567" class='ln'>2567</a></td><td></td></tr>
<tr name="2568" id="2568">
<td><a id="l2568" class='ln'>2568</a></td><td>  <span class="ct">// Switch: '<a class="ct blk" blk_line="2568">&lt;S394&gt;/Switch</a>' incorporates:</span></td></tr>
<tr name="2569" id="2569">
<td><a id="l2569" class='ln'>2569</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2569">&lt;S394&gt;/Constant1</a>'</span></td></tr>
<tr name="2570" id="2570">
<td><a id="l2570" class='ln'>2570</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2570">&lt;S398&gt;/Lower Limit</a>'</span></td></tr>
<tr name="2571" id="2571">
<td><a id="l2571" class='ln'>2571</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2571">&lt;S398&gt;/Upper Limit</a>'</span></td></tr>
<tr name="2572" id="2572">
<td><a id="l2572" class='ln'>2572</a></td><td>  <span class="ct">//   Logic: '<a class="ct blk" blk_line="2572">&lt;S398&gt;/AND</a>'</span></td></tr>
<tr name="2573" id="2573">
<td><a id="l2573" class='ln'>2573</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="2573">&lt;S398&gt;/Lower Test</a>'</span></td></tr>
<tr name="2574" id="2574">
<td><a id="l2574" class='ln'>2574</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="2574">&lt;S398&gt;/Upper Test</a>'</span></td></tr>
<tr name="2575" id="2575">
<td><a id="l2575" class='ln'>2575</a></td><td></td></tr>
<tr name="2576" id="2576">
<td><a id="l2576" class='ln'>2576</a></td><td>  <span class="kw">if</span> ((((<a id="2576c10" class="tk">uint16_T</a>)465U) <a id="2576c25" class="tk">&lt;</a> <a id="2576c27" class="tk">rtb_DataTypeConversion1_ptgy</a>) <a id="2576c57" class="tk">&amp;&amp;</a></td></tr>
<tr name="2577" id="2577">
<td><a id="l2577" class='ln'>2577</a></td><td>      (<a id="2577c8" class="tk">rtb_DataTypeConversion1_ptgy</a> <a id="2577c37" class="tk">&lt;</a> ((<a id="2577c41" class="tk">uint16_T</a>)569U))) <span class="br">{</span></td></tr>
<tr name="2578" id="2578">
<td><a id="l2578" class='ln'>2578</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2579" id="2579">
<td><a id="l2579" class='ln'>2579</a></td><td>    <a id="2579c5" class="tk">rtb_DataTypeConversion1_ptgy</a> = <a id="2579c36" class="tk">CONSTANT_DATA</a>-&gt;<a id="2579c51" class="tk">PRECISION_REF_NOMINAL_VALUE</a>;</td></tr>
<tr name="2580" id="2580">
<td><a id="l2580" class='ln'>2580</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2581" id="2581">
<td><a id="l2581" class='ln'>2581</a></td><td></td></tr>
<tr name="2582" id="2582">
<td><a id="l2582" class='ln'>2582</a></td><td>  <span class="ct">// End of Switch: '<a class="ct blk" blk_line="2582">&lt;S394&gt;/Switch</a>'</span></td></tr>
<tr name="2583" id="2583">
<td><a id="l2583" class='ln'>2583</a></td><td></td></tr>
<tr name="2584" id="2584">
<td><a id="l2584" class='ln'>2584</a></td><td>  <span class="ct">// Gain: '<a class="ct blk" blk_line="2584">&lt;S389&gt;/Gain3</a>'</span></td></tr>
<tr name="2585" id="2585">
<td><a id="l2585" class='ln'>2585</a></td><td>  <a id="2585c3" class="tk">tmp</a> = (<a id="2585c10" class="tk">uint32_T</a>)((<a id="2585c21" class="tk">uint32_T</a>)((<a id="2585c32" class="tk">uint32_T</a>)<a id="2585c41" class="tk">rtp_IFBK_GAIN</a> <a id="2585c55" class="tk">*</a> (<a id="2585c58" class="tk">uint32_T</a>)<a id="2585c67" class="tk">rtu_ifbk_A2D</a>) <a id="2585c81" class="tk">&gt;&gt;</a></td></tr>
<tr name="2586" id="2586">
<td><a id="l2586" class='ln'>2586</a></td><td>                   4);</td></tr>
<tr name="2587" id="2587">
<td><a id="l2587" class='ln'>2587</a></td><td>  <span class="kw">if</span> (<a id="2587c7" class="tk">tmp</a> <a id="2587c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="2588" id="2588">
<td><a id="l2588" class='ln'>2588</a></td><td>    <a id="2588c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="2589" id="2589">
<td><a id="l2589" class='ln'>2589</a></td><td>  <span class="br">}</span></td></tr>
<tr name="2590" id="2590">
<td><a id="l2590" class='ln'>2590</a></td><td></td></tr>
<tr name="2591" id="2591">
<td><a id="l2591" class='ln'>2591</a></td><td>  <span class="ct">// Product: '<a class="ct blk" blk_line="2591">&lt;S394&gt;/Divide</a>' incorporates:</span></td></tr>
<tr name="2592" id="2592">
<td><a id="l2592" class='ln'>2592</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="2592">&lt;S394&gt;/Constant1</a>'</span></td></tr>
<tr name="2593" id="2593">
<td><a id="l2593" class='ln'>2593</a></td><td>  <span class="ct">//   Gain: '<a class="ct blk" blk_line="2593">&lt;S389&gt;/Gain3</a>'</span></td></tr>
<tr name="2594" id="2594">
<td><a id="l2594" class='ln'>2594</a></td><td>  <span class="ct">//   Product: '<a class="ct blk" blk_line="2594">&lt;S394&gt;/Divide1</a>'</span></td></tr>
<tr name="2595" id="2595">
<td><a id="l2595" class='ln'>2595</a></td><td></td></tr>
<tr name="2596" id="2596">
<td><a id="l2596" class='ln'>2596</a></td><td>  <a id="2596c3" class="tk">rtb_Divide_if5c</a> = (<a id="2596c22" class="tk">uint16_T</a>)(<a id="2596c32" class="tk">uint32_T</a>)((<a id="2596c43" class="tk">uint32_T</a>)(<a id="2596c53" class="tk">tmp</a> <a id="2596c57" class="tk">*</a> (<a id="2596c60" class="tk">uint32_T</a>)(<a id="2596c70" class="tk">uint16_T</a>)</td></tr>
<tr name="2597" id="2597">
<td><a id="l2597" class='ln'>2597</a></td><td>    ((<a id="2597c7" class="tk">uint32_T</a>)<a id="2597c16" class="tk">rtb_DataTypeConversion1_ptgy</a> <a id="2597c45" class="tk">==</a> 0U <a id="2597c51" class="tk">?</a> <a id="2597c53" class="tk">MAX_uint32_T</a> <a id="2597c66" class="tk">:</a> (<a id="2597c69" class="tk">uint32_T</a>)</td></tr>
<tr name="2598" id="2598">
<td><a id="l2598" class='ln'>2598</a></td><td>     ((<a id="2598c8" class="tk">uint32_T</a>)((<a id="2598c19" class="tk">uint32_T</a>)<a id="2598c28" class="tk">CONSTANT_DATA</a>-&gt;<a id="2598c43" class="tk">PRECISION_REF_NOMINAL_VALUE</a> <a id="2598c71" class="tk">&lt;&lt;</a> 15) <a id="2598c78" class="tk">/</a></td></tr>
<tr name="2599" id="2599">
<td><a id="l2599" class='ln'>2599</a></td><td>      (<a id="2599c8" class="tk">uint32_T</a>)<a id="2599c17" class="tk">rtb_DataTypeConversion1_ptgy</a>))) <a id="2599c49" class="tk">&gt;&gt;</a> 15);</td></tr>
<tr name="2600" id="2600">
<td><a id="l2600" class='ln'>2600</a></td><td></td></tr>
<tr name="2601" id="2601">
<td><a id="l2601" class='ln'>2601</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="2601">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="2602" id="2602">
<td><a id="l2602" class='ln'>2602</a></td><td>  <a id="2602c3" class="tk">MX_Gateway_hc_pair_OpenLoop</a>(<a id="2602c31" class="tk">rtb_Divide1_hbnh</a>, <a id="2602c49" class="tk">localB</a>-&gt;<a id="2602c57" class="tk">enable_LoSide</a>,</td></tr>
<tr name="2603" id="2603">
<td><a id="l2603" class='ln'>2603</a></td><td>    <a id="2603c5" class="tk">rtb_LogicalOperator1_kyfp</a>, <a id="2603c32" class="tk">rtb_Gain2</a>, <a id="2603c43" class="tk">rtu_calc_VBattery</a>, <a id="2603c62" class="tk">rtb_Divide_if5c</a>,</td></tr>
<tr name="2604" id="2604">
<td><a id="l2604" class='ln'>2604</a></td><td>    <a id="2604c5" class="tk">rtb_ocstg_check</a>, <a id="2604c22" class="tk">rty_hs_cmd</a>, <a id="2604c34" class="tk">rty_ls_cmd</a>, <a id="2604c46" class="tk">&amp;</a><a id="2604c47" class="tk">localB</a>-&gt;<a id="2604c55" class="tk">oc_state</a>,</td></tr>
<tr name="2605" id="2605">
<td><a id="l2605" class='ln'>2605</a></td><td>    <a id="2605c5" class="tk">&amp;</a><a id="2605c6" class="tk">localB</a>-&gt;<a id="2605c14" class="tk">diag_state</a>, <a id="2605c26" class="tk">&amp;</a><a id="2605c27" class="tk">localDW</a>-&gt;<a id="2605c36" class="tk">hc_pair_OpenLoop</a>, <a id="2605c54" class="tk">rtp_IFBK_MAX</a>, <a id="2605c68" class="tk">rtp_NZ_DUTY</a>,</td></tr>
<tr name="2606" id="2606">
<td><a id="l2606" class='ln'>2606</a></td><td>    <a id="2606c5" class="tk">rtp_NZ_IFBK</a>, <a id="2606c18" class="tk">rtp_OC_DB_CNT</a>, <a id="2606c33" class="tk">rtp_OPEN_DB_CNT</a>, <a id="2606c50" class="tk">rtp_OSTG_DB_CNT</a>, <a id="2606c67" class="tk">rtp_STB_DB_CNT</a>,</td></tr>
<tr name="2607" id="2607">
<td><a id="l2607" class='ln'>2607</a></td><td>    <a id="2607c5" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="2608" id="2608">
<td><a id="l2608" class='ln'>2608</a></td><td></td></tr>
<tr name="2609" id="2609">
<td><a id="l2609" class='ln'>2609</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="2609">&lt;S389&gt;/hc_pair_OpenLoop</a>'</span></td></tr>
<tr name="2610" id="2610">
<td><a id="l2610" class='ln'>2610</a></td><td></td></tr>
<tr name="2611" id="2611">
<td><a id="l2611" class='ln'>2611</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="2611">&lt;S389&gt;/Unit Delay2</a>'</span></td></tr>
<tr name="2612" id="2612">
<td><a id="l2612" class='ln'>2612</a></td><td>  <a id="2612c3" class="tk">localDW</a>-&gt;<a id="2612c12" class="tk">UnitDelay2_DSTATE</a> = <a id="2612c32" class="tk">localB</a>-&gt;<a id="2612c40" class="tk">oc_state</a>;</td></tr>
<tr name="2613" id="2613">
<td><a id="l2613" class='ln'>2613</a></td><td></td></tr>
<tr name="2614" id="2614">
<td><a id="l2614" class='ln'>2614</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="2614">&lt;S389&gt;/Unit Delay3</a>'</span></td></tr>
<tr name="2615" id="2615">
<td><a id="l2615" class='ln'>2615</a></td><td>  <a id="2615c3" class="tk">localDW</a>-&gt;<a id="2615c12" class="tk">UnitDelay3_DSTATE</a> = <a id="2615c32" class="tk">localB</a>-&gt;<a id="2615c40" class="tk">diag_state</a>;</td></tr>
<tr name="2616" id="2616">
<td><a id="l2616" class='ln'>2616</a></td><td><span class="br">}</span></td></tr>
<tr name="2617" id="2617">
<td><a id="l2617" class='ln'>2617</a></td><td></td></tr>
<tr name="2618" id="2618">
<td><a id="l2618" class='ln'>2618</a></td><td><span class="ct">//</span></td></tr>
<tr name="2619" id="2619">
<td><a id="l2619" class='ln'>2619</a></td><td><span class="ct">//  System initialize for enable system:</span></td></tr>
<tr name="2620" id="2620">
<td><a id="l2620" class='ln'>2620</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2620">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="2621" id="2621">
<td><a id="l2621" class='ln'>2621</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2621">&lt;S310&gt;/relay_oc</a>'</span></td></tr>
<tr name="2622" id="2622">
<td><a id="l2622" class='ln'>2622</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2622">&lt;S314&gt;/relay_oc</a>'</span></td></tr>
<tr name="2623" id="2623">
<td><a id="l2623" class='ln'>2623</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2623">&lt;S316&gt;/relay_oc</a>'</span></td></tr>
<tr name="2624" id="2624">
<td><a id="l2624" class='ln'>2624</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2624">&lt;S317&gt;/relay_oc</a>'</span></td></tr>
<tr name="2625" id="2625">
<td><a id="l2625" class='ln'>2625</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2625">&lt;S319&gt;/relay_oc</a>'</span></td></tr>
<tr name="2626" id="2626">
<td><a id="l2626" class='ln'>2626</a></td><td></td></tr>
<tr name="2627" id="2627">
<td><a id="l2627" class='ln'>2627</a></td><td><span class="kw">void</span> <a id="2627c6" class="tk">MX_Gateway_relay_oc_Init</a>(<a id="2627c31" class="tk">uint8_T</a> <a id="2627c39" class="tk">*</a><a id="2627c40" class="tk">rty_state_Output</a>, <a id="2627c58" class="tk">uint8_T</a></td></tr>
<tr name="2628" id="2628">
<td><a id="l2628" class='ln'>2628</a></td><td>  <a id="2628c3" class="tk">*</a><a id="2628c4" class="tk">rty_state_Relay</a>, <a id="2628c21" class="tk">rtB_relay_oc_MX_Gateway</a> <a id="2628c45" class="tk">*</a><a id="2628c46" class="tk">localB</a>, <a id="2628c54" class="tk">rtDW_relay_oc_MX_Gateway</a></td></tr>
<tr name="2629" id="2629">
<td><a id="l2629" class='ln'>2629</a></td><td>  <a id="2629c3" class="tk">*</a><a id="2629c4" class="tk">localDW</a>)</td></tr>
<tr name="2630" id="2630">
<td><a id="l2630" class='ln'>2630</a></td><td><span class="br">{</span></td></tr>
<tr name="2631" id="2631">
<td><a id="l2631" class='ln'>2631</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="2631">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="2632" id="2632">
<td><a id="l2632" class='ln'>2632</a></td><td>  <a id="2632c3" class="tk">localDW</a>-&gt;<a id="2632c12" class="tk">bitsForTID1</a>.<a id="2632c24" class="tk">is_STATE_OUTPUT</a> = <a id="2632c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2633" id="2633">
<td><a id="l2633" class='ln'>2633</a></td><td>  <a id="2633c3" class="tk">localDW</a>-&gt;<a id="2633c12" class="tk">bitsForTID1</a>.<a id="2633c24" class="tk">is_OUTPUT</a> = <a id="2633c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2634" id="2634">
<td><a id="l2634" class='ln'>2634</a></td><td>  <a id="2634c3" class="tk">localDW</a>-&gt;<a id="2634c12" class="tk">bitsForTID1</a>.<a id="2634c24" class="tk">is_ERROR_OFF_cild</a> = <a id="2634c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2635" id="2635">
<td><a id="l2635" class='ln'>2635</a></td><td>  <a id="2635c3" class="tk">localDW</a>-&gt;<a id="2635c12" class="tk">bitsForTID1</a>.<a id="2635c24" class="tk">is_ERROR_ON_lmya</a> = <a id="2635c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2636" id="2636">
<td><a id="l2636" class='ln'>2636</a></td><td>  <a id="2636c3" class="tk">localDW</a>-&gt;<a id="2636c12" class="tk">bitsForTID1</a>.<a id="2636c24" class="tk">is_FAILURE</a> = <a id="2636c37" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2637" id="2637">
<td><a id="l2637" class='ln'>2637</a></td><td>  <a id="2637c3" class="tk">localDW</a>-&gt;<a id="2637c12" class="tk">bitsForTID1</a>.<a id="2637c24" class="tk">is_NORMAL_food</a> = <a id="2637c41" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2638" id="2638">
<td><a id="l2638" class='ln'>2638</a></td><td>  <a id="2638c3" class="tk">localDW</a>-&gt;<a id="2638c12" class="tk">bitsForTID1</a>.<a id="2638c24" class="tk">is_OPEN_CIRCUIT</a> = <a id="2638c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2639" id="2639">
<td><a id="l2639" class='ln'>2639</a></td><td>  <a id="2639c3" class="tk">localDW</a>-&gt;<a id="2639c12" class="tk">bitsForTID1</a>.<a id="2639c24" class="tk">is_STATE_RELAY</a> = <a id="2639c41" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2640" id="2640">
<td><a id="l2640" class='ln'>2640</a></td><td>  <a id="2640c3" class="tk">localDW</a>-&gt;<a id="2640c12" class="tk">bitsForTID1</a>.<a id="2640c24" class="tk">is_RELAY</a> = <a id="2640c35" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2641" id="2641">
<td><a id="l2641" class='ln'>2641</a></td><td>  <a id="2641c3" class="tk">localDW</a>-&gt;<a id="2641c12" class="tk">bitsForTID1</a>.<a id="2641c24" class="tk">is_ERROR_OFF</a> = <a id="2641c39" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2642" id="2642">
<td><a id="l2642" class='ln'>2642</a></td><td>  <a id="2642c3" class="tk">localDW</a>-&gt;<a id="2642c12" class="tk">bitsForTID1</a>.<a id="2642c24" class="tk">is_ERROR_ON</a> = <a id="2642c38" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2643" id="2643">
<td><a id="l2643" class='ln'>2643</a></td><td>  <a id="2643c3" class="tk">localDW</a>-&gt;<a id="2643c12" class="tk">bitsForTID1</a>.<a id="2643c24" class="tk">is_NORMAL</a> = <a id="2643c36" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2644" id="2644">
<td><a id="l2644" class='ln'>2644</a></td><td>  <a id="2644c3" class="tk">localDW</a>-&gt;<a id="2644c12" class="tk">bitsForTID1</a>.<a id="2644c24" class="tk">is_active_c3_MX_Library</a> = 0U;</td></tr>
<tr name="2645" id="2645">
<td><a id="l2645" class='ln'>2645</a></td><td>  <a id="2645c3" class="tk">localDW</a>-&gt;<a id="2645c12" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2646" id="2646">
<td><a id="l2646" class='ln'>2646</a></td><td>  <a id="2646c3" class="tk">localDW</a>-&gt;<a id="2646c12" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="2647" id="2647">
<td><a id="l2647" class='ln'>2647</a></td><td>  <a id="2647c3" class="tk">localB</a>-&gt;<a id="2647c11" class="tk">state_Relay</a> = 0U;</td></tr>
<tr name="2648" id="2648">
<td><a id="l2648" class='ln'>2648</a></td><td>  <a id="2648c3" class="tk">localB</a>-&gt;<a id="2648c11" class="tk">state_Output</a> = 0U;</td></tr>
<tr name="2649" id="2649">
<td><a id="l2649" class='ln'>2649</a></td><td></td></tr>
<tr name="2650" id="2650">
<td><a id="l2650" class='ln'>2650</a></td><td>  <span class="ct">// SystemInitialize for Outport: '<a class="ct blk" blk_line="2650">&lt;S432&gt;/state_Output</a>'</span></td></tr>
<tr name="2651" id="2651">
<td><a id="l2651" class='ln'>2651</a></td><td>  <a id="2651c3" class="tk">*</a><a id="2651c4" class="tk">rty_state_Output</a> = ((<a id="2651c25" class="tk">uint8_T</a>)8U);</td></tr>
<tr name="2652" id="2652">
<td><a id="l2652" class='ln'>2652</a></td><td></td></tr>
<tr name="2653" id="2653">
<td><a id="l2653" class='ln'>2653</a></td><td>  <span class="ct">// SystemInitialize for Outport: '<a class="ct blk" blk_line="2653">&lt;S432&gt;/state_Relay</a>'</span></td></tr>
<tr name="2654" id="2654">
<td><a id="l2654" class='ln'>2654</a></td><td>  <a id="2654c3" class="tk">*</a><a id="2654c4" class="tk">rty_state_Relay</a> = ((<a id="2654c24" class="tk">uint8_T</a>)8U);</td></tr>
<tr name="2655" id="2655">
<td><a id="l2655" class='ln'>2655</a></td><td><span class="br">}</span></td></tr>
<tr name="2656" id="2656">
<td><a id="l2656" class='ln'>2656</a></td><td></td></tr>
<tr name="2657" id="2657">
<td><a id="l2657" class='ln'>2657</a></td><td><span class="ct">//</span></td></tr>
<tr name="2658" id="2658">
<td><a id="l2658" class='ln'>2658</a></td><td><span class="ct">//  Disable for enable system:</span></td></tr>
<tr name="2659" id="2659">
<td><a id="l2659" class='ln'>2659</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2659">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="2660" id="2660">
<td><a id="l2660" class='ln'>2660</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2660">&lt;S310&gt;/relay_oc</a>'</span></td></tr>
<tr name="2661" id="2661">
<td><a id="l2661" class='ln'>2661</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2661">&lt;S314&gt;/relay_oc</a>'</span></td></tr>
<tr name="2662" id="2662">
<td><a id="l2662" class='ln'>2662</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2662">&lt;S316&gt;/relay_oc</a>'</span></td></tr>
<tr name="2663" id="2663">
<td><a id="l2663" class='ln'>2663</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2663">&lt;S317&gt;/relay_oc</a>'</span></td></tr>
<tr name="2664" id="2664">
<td><a id="l2664" class='ln'>2664</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2664">&lt;S319&gt;/relay_oc</a>'</span></td></tr>
<tr name="2665" id="2665">
<td><a id="l2665" class='ln'>2665</a></td><td></td></tr>
<tr name="2666" id="2666">
<td><a id="l2666" class='ln'>2666</a></td><td><span class="kw">void</span> <a id="2666c6" class="tk">MX_Gateway_relay_oc_Disable</a>(<a id="2666c34" class="tk">uint8_T</a> <a id="2666c42" class="tk">*</a><a id="2666c43" class="tk">rty_state_Output</a>, <a id="2666c61" class="tk">uint8_T</a></td></tr>
<tr name="2667" id="2667">
<td><a id="l2667" class='ln'>2667</a></td><td>  <a id="2667c3" class="tk">*</a><a id="2667c4" class="tk">rty_state_Relay</a>, <a id="2667c21" class="tk">rtDW_relay_oc_MX_Gateway</a> <a id="2667c46" class="tk">*</a><a id="2667c47" class="tk">localDW</a>)</td></tr>
<tr name="2668" id="2668">
<td><a id="l2668" class='ln'>2668</a></td><td><span class="br">{</span></td></tr>
<tr name="2669" id="2669">
<td><a id="l2669" class='ln'>2669</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="2669">&lt;S427&gt;/relay_oc</a>' incorporates:</span></td></tr>
<tr name="2670" id="2670">
<td><a id="l2670" class='ln'>2670</a></td><td>  <span class="ct">//   EnablePort: '<a class="ct blk" blk_line="2670">&lt;S432&gt;/Enable</a>'</span></td></tr>
<tr name="2671" id="2671">
<td><a id="l2671" class='ln'>2671</a></td><td></td></tr>
<tr name="2672" id="2672">
<td><a id="l2672" class='ln'>2672</a></td><td>  <span class="ct">// Disable for Outport: '<a class="ct blk" blk_line="2672">&lt;S432&gt;/state_Output</a>'</span></td></tr>
<tr name="2673" id="2673">
<td><a id="l2673" class='ln'>2673</a></td><td>  <a id="2673c3" class="tk">*</a><a id="2673c4" class="tk">rty_state_Output</a> = ((<a id="2673c25" class="tk">uint8_T</a>)8U);</td></tr>
<tr name="2674" id="2674">
<td><a id="l2674" class='ln'>2674</a></td><td></td></tr>
<tr name="2675" id="2675">
<td><a id="l2675" class='ln'>2675</a></td><td>  <span class="ct">// Disable for Outport: '<a class="ct blk" blk_line="2675">&lt;S432&gt;/state_Relay</a>'</span></td></tr>
<tr name="2676" id="2676">
<td><a id="l2676" class='ln'>2676</a></td><td>  <a id="2676c3" class="tk">*</a><a id="2676c4" class="tk">rty_state_Relay</a> = ((<a id="2676c24" class="tk">uint8_T</a>)8U);</td></tr>
<tr name="2677" id="2677">
<td><a id="l2677" class='ln'>2677</a></td><td></td></tr>
<tr name="2678" id="2678">
<td><a id="l2678" class='ln'>2678</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="2678">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="2679" id="2679">
<td><a id="l2679" class='ln'>2679</a></td><td>  <a id="2679c3" class="tk">localDW</a>-&gt;<a id="2679c12" class="tk">relay_oc_MODE</a> = false;</td></tr>
<tr name="2680" id="2680">
<td><a id="l2680" class='ln'>2680</a></td><td><span class="br">}</span></td></tr>
<tr name="2681" id="2681">
<td><a id="l2681" class='ln'>2681</a></td><td></td></tr>
<tr name="2682" id="2682">
<td><a id="l2682" class='ln'>2682</a></td><td><span class="ct">//</span></td></tr>
<tr name="2683" id="2683">
<td><a id="l2683" class='ln'>2683</a></td><td><span class="ct">//  Output and update for enable system:</span></td></tr>
<tr name="2684" id="2684">
<td><a id="l2684" class='ln'>2684</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2684">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="2685" id="2685">
<td><a id="l2685" class='ln'>2685</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2685">&lt;S310&gt;/relay_oc</a>'</span></td></tr>
<tr name="2686" id="2686">
<td><a id="l2686" class='ln'>2686</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2686">&lt;S314&gt;/relay_oc</a>'</span></td></tr>
<tr name="2687" id="2687">
<td><a id="l2687" class='ln'>2687</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2687">&lt;S316&gt;/relay_oc</a>'</span></td></tr>
<tr name="2688" id="2688">
<td><a id="l2688" class='ln'>2688</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2688">&lt;S317&gt;/relay_oc</a>'</span></td></tr>
<tr name="2689" id="2689">
<td><a id="l2689" class='ln'>2689</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="2689">&lt;S319&gt;/relay_oc</a>'</span></td></tr>
<tr name="2690" id="2690">
<td><a id="l2690" class='ln'>2690</a></td><td></td></tr>
<tr name="2691" id="2691">
<td><a id="l2691" class='ln'>2691</a></td><td><span class="kw">void</span> <a id="2691c6" class="tk">MX_Gateway_relay_oc</a>(<a id="2691c26" class="tk">boolean_T</a> <a id="2691c36" class="tk">rtu_Enable</a>, <a id="2691c48" class="tk">boolean_T</a> <a id="2691c58" class="tk">rtu_cmd</a>, <a id="2691c67" class="tk">boolean_T</a></td></tr>
<tr name="2692" id="2692">
<td><a id="l2692" class='ln'>2692</a></td><td>  <a id="2692c3" class="tk">rtu_dfbk</a>, <a id="2692c13" class="tk">boolean_T</a> <a id="2692c23" class="tk">rtu_din</a>, <a id="2692c32" class="tk">uint8_T</a> <a id="2692c40" class="tk">*</a><a id="2692c41" class="tk">rty_state_Output</a>, <a id="2692c59" class="tk">uint8_T</a></td></tr>
<tr name="2693" id="2693">
<td><a id="l2693" class='ln'>2693</a></td><td>  <a id="2693c3" class="tk">*</a><a id="2693c4" class="tk">rty_state_Relay</a>, <a id="2693c21" class="tk">rtB_relay_oc_MX_Gateway</a> <a id="2693c45" class="tk">*</a><a id="2693c46" class="tk">localB</a>, <a id="2693c54" class="tk">rtDW_relay_oc_MX_Gateway</a></td></tr>
<tr name="2694" id="2694">
<td><a id="l2694" class='ln'>2694</a></td><td>  <a id="2694c3" class="tk">*</a><a id="2694c4" class="tk">localDW</a>, <a id="2694c13" class="tk">uint16_T</a> <a id="2694c22" class="tk">rtp_ERROR_OFF_DB_CNT</a>, <a id="2694c44" class="tk">uint16_T</a> <a id="2694c53" class="tk">rtp_ERROR_ON_DB_CNT</a>,</td></tr>
<tr name="2695" id="2695">
<td><a id="l2695" class='ln'>2695</a></td><td>  <a id="2695c3" class="tk">uint16_T</a> <a id="2695c12" class="tk">rtp_NORMAL_DB_CNT</a>)</td></tr>
<tr name="2696" id="2696">
<td><a id="l2696" class='ln'>2696</a></td><td><span class="br">{</span></td></tr>
<tr name="2697" id="2697">
<td><a id="l2697" class='ln'>2697</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="2697">&lt;S427&gt;/relay_oc</a>' incorporates:</span></td></tr>
<tr name="2698" id="2698">
<td><a id="l2698" class='ln'>2698</a></td><td>  <span class="ct">//   EnablePort: '<a class="ct blk" blk_line="2698">&lt;S432&gt;/Enable</a>'</span></td></tr>
<tr name="2699" id="2699">
<td><a id="l2699" class='ln'>2699</a></td><td></td></tr>
<tr name="2700" id="2700">
<td><a id="l2700" class='ln'>2700</a></td><td>  <span class="kw">if</span> (<a id="2700c7" class="tk">rtu_Enable</a>) <span class="br">{</span></td></tr>
<tr name="2701" id="2701">
<td><a id="l2701" class='ln'>2701</a></td><td>    <span class="kw">if</span> (<a id="2701c9" class="tk">!</a><a id="2701c10" class="tk">localDW</a>-&gt;<a id="2701c19" class="tk">relay_oc_MODE</a>) <span class="br">{</span></td></tr>
<tr name="2702" id="2702">
<td><a id="l2702" class='ln'>2702</a></td><td>      <a id="2702c7" class="tk">localDW</a>-&gt;<a id="2702c16" class="tk">relay_oc_MODE</a> = true;</td></tr>
<tr name="2703" id="2703">
<td><a id="l2703" class='ln'>2703</a></td><td>    <span class="br">}</span></td></tr>
<tr name="2704" id="2704">
<td><a id="l2704" class='ln'>2704</a></td><td></td></tr>
<tr name="2705" id="2705">
<td><a id="l2705" class='ln'>2705</a></td><td>    <span class="ct">// Chart: '<a class="ct blk" blk_line="2705">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="2706" id="2706">
<td><a id="l2706" class='ln'>2706</a></td><td>    <span class="ct">// Gateway: relay_oc/relay_error_state</span></td></tr>
<tr name="2707" id="2707">
<td><a id="l2707" class='ln'>2707</a></td><td>    <span class="ct">// During: relay_oc/relay_error_state</span></td></tr>
<tr name="2708" id="2708">
<td><a id="l2708" class='ln'>2708</a></td><td>    <span class="kw">if</span> ((<a id="2708c10" class="tk">uint32_T</a>)<a id="2708c19" class="tk">localDW</a>-&gt;<a id="2708c28" class="tk">bitsForTID1</a>.<a id="2708c40" class="tk">is_active_c3_MX_Library</a> <a id="2708c64" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="2709" id="2709">
<td><a id="l2709" class='ln'>2709</a></td><td>      <span class="ct">// Entry: relay_oc/relay_error_state</span></td></tr>
<tr name="2710" id="2710">
<td><a id="l2710" class='ln'>2710</a></td><td>      <a id="2710c7" class="tk">localDW</a>-&gt;<a id="2710c16" class="tk">bitsForTID1</a>.<a id="2710c28" class="tk">is_active_c3_MX_Library</a> = 1U;</td></tr>
<tr name="2711" id="2711">
<td><a id="l2711" class='ln'>2711</a></td><td></td></tr>
<tr name="2712" id="2712">
<td><a id="l2712" class='ln'>2712</a></td><td>      <span class="ct">// Entry Internal: relay_oc/relay_error_state</span></td></tr>
<tr name="2713" id="2713">
<td><a id="l2713" class='ln'>2713</a></td><td>      <span class="ct">// Entry Internal 'STATE_OUTPUT': '<a class="ct blk" blk_line="2713">&lt;S433&gt;:30</a>'</span></td></tr>
<tr name="2714" id="2714">
<td><a id="l2714" class='ln'>2714</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="2714">&lt;S433&gt;:121</a>'</span></td></tr>
<tr name="2715" id="2715">
<td><a id="l2715" class='ln'>2715</a></td><td>      <a id="2715c7" class="tk">localDW</a>-&gt;<a id="2715c16" class="tk">bitsForTID1</a>.<a id="2715c28" class="tk">is_STATE_OUTPUT</a> = <a id="2715c46" class="tk">MX_Gateway_IN_OUTPUT</a>;</td></tr>
<tr name="2716" id="2716">
<td><a id="l2716" class='ln'>2716</a></td><td></td></tr>
<tr name="2717" id="2717">
<td><a id="l2717" class='ln'>2717</a></td><td>      <span class="ct">// Entry Internal 'OUTPUT': '<a class="ct blk" blk_line="2717">&lt;S433&gt;:82</a>'</span></td></tr>
<tr name="2718" id="2718">
<td><a id="l2718" class='ln'>2718</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="2718">&lt;S433&gt;:31</a>'</span></td></tr>
<tr name="2719" id="2719">
<td><a id="l2719" class='ln'>2719</a></td><td>      <a id="2719c7" class="tk">localB</a>-&gt;<a id="2719c15" class="tk">state_Output</a> = <a id="2719c30" class="tk">NORMAL</a>;</td></tr>
<tr name="2720" id="2720">
<td><a id="l2720" class='ln'>2720</a></td><td>      <a id="2720c7" class="tk">localDW</a>-&gt;<a id="2720c16" class="tk">bitsForTID1</a>.<a id="2720c28" class="tk">is_OUTPUT</a> = <a id="2720c40" class="tk">MX_Gateway_IN_NORMAL_pqen</a>;</td></tr>
<tr name="2721" id="2721">
<td><a id="l2721" class='ln'>2721</a></td><td></td></tr>
<tr name="2722" id="2722">
<td><a id="l2722" class='ln'>2722</a></td><td>      <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="2722">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2723" id="2723">
<td><a id="l2723" class='ln'>2723</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="2723">&lt;S433&gt;:49</a>'</span></td></tr>
<tr name="2724" id="2724">
<td><a id="l2724" class='ln'>2724</a></td><td>      <a id="2724c7" class="tk">localDW</a>-&gt;<a id="2724c16" class="tk">bitsForTID1</a>.<a id="2724c28" class="tk">is_NORMAL_food</a> = <a id="2724c45" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2725" id="2725">
<td><a id="l2725" class='ln'>2725</a></td><td></td></tr>
<tr name="2726" id="2726">
<td><a id="l2726" class='ln'>2726</a></td><td>      <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2726">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="2727" id="2727">
<td><a id="l2727" class='ln'>2727</a></td><td>      <a id="2727c7" class="tk">localDW</a>-&gt;<a id="2727c16" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2728" id="2728">
<td><a id="l2728" class='ln'>2728</a></td><td></td></tr>
<tr name="2729" id="2729">
<td><a id="l2729" class='ln'>2729</a></td><td>      <span class="ct">// Entry Internal 'STATE_RELAY': '<a class="ct blk" blk_line="2729">&lt;S433&gt;:124</a>'</span></td></tr>
<tr name="2730" id="2730">
<td><a id="l2730" class='ln'>2730</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="2730">&lt;S433&gt;:125</a>'</span></td></tr>
<tr name="2731" id="2731">
<td><a id="l2731" class='ln'>2731</a></td><td>      <a id="2731c7" class="tk">localDW</a>-&gt;<a id="2731c16" class="tk">bitsForTID1</a>.<a id="2731c28" class="tk">is_STATE_RELAY</a> = <a id="2731c45" class="tk">MX_Gateway_IN_RELAY</a>;</td></tr>
<tr name="2732" id="2732">
<td><a id="l2732" class='ln'>2732</a></td><td></td></tr>
<tr name="2733" id="2733">
<td><a id="l2733" class='ln'>2733</a></td><td>      <span class="ct">// Entry Internal 'RELAY': '<a class="ct blk" blk_line="2733">&lt;S433&gt;:128</a>'</span></td></tr>
<tr name="2734" id="2734">
<td><a id="l2734" class='ln'>2734</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="2734">&lt;S433&gt;:131</a>'</span></td></tr>
<tr name="2735" id="2735">
<td><a id="l2735" class='ln'>2735</a></td><td>      <a id="2735c7" class="tk">localB</a>-&gt;<a id="2735c15" class="tk">state_Relay</a> = <a id="2735c29" class="tk">NORMAL</a>;</td></tr>
<tr name="2736" id="2736">
<td><a id="l2736" class='ln'>2736</a></td><td>      <a id="2736c7" class="tk">localDW</a>-&gt;<a id="2736c16" class="tk">bitsForTID1</a>.<a id="2736c28" class="tk">is_RELAY</a> = <a id="2736c39" class="tk">MX_Gateway_IN_NORMAL_pqenz</a>;</td></tr>
<tr name="2737" id="2737">
<td><a id="l2737" class='ln'>2737</a></td><td></td></tr>
<tr name="2738" id="2738">
<td><a id="l2738" class='ln'>2738</a></td><td>      <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="2738">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="2739" id="2739">
<td><a id="l2739" class='ln'>2739</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="2739">&lt;S433&gt;:149</a>'</span></td></tr>
<tr name="2740" id="2740">
<td><a id="l2740" class='ln'>2740</a></td><td>      <a id="2740c7" class="tk">localDW</a>-&gt;<a id="2740c16" class="tk">bitsForTID1</a>.<a id="2740c28" class="tk">is_NORMAL</a> = <a id="2740c40" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2741" id="2741">
<td><a id="l2741" class='ln'>2741</a></td><td></td></tr>
<tr name="2742" id="2742">
<td><a id="l2742" class='ln'>2742</a></td><td>      <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2742">&lt;S433&gt;:151</a>'</span></td></tr>
<tr name="2743" id="2743">
<td><a id="l2743" class='ln'>2743</a></td><td>      <a id="2743c7" class="tk">localDW</a>-&gt;<a id="2743c16" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="2744" id="2744">
<td><a id="l2744" class='ln'>2744</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2745" id="2745">
<td><a id="l2745" class='ln'>2745</a></td><td>      <span class="ct">// During 'STATE_OUTPUT': '<a class="ct blk" blk_line="2745">&lt;S433&gt;:30</a>'</span></td></tr>
<tr name="2746" id="2746">
<td><a id="l2746" class='ln'>2746</a></td><td>      <span class="kw">if</span> (<a id="2746c11" class="tk">localDW</a>-&gt;<a id="2746c20" class="tk">bitsForTID1</a>.<a id="2746c32" class="tk">is_STATE_OUTPUT</a> <a id="2746c48" class="tk">==</a> <a id="2746c51" class="tk">MX_Gateway_IN_OUTPUT</a>) <span class="br">{</span></td></tr>
<tr name="2747" id="2747">
<td><a id="l2747" class='ln'>2747</a></td><td>        <span class="ct">// During 'OUTPUT': '<a class="ct blk" blk_line="2747">&lt;S433&gt;:82</a>'</span></td></tr>
<tr name="2748" id="2748">
<td><a id="l2748" class='ln'>2748</a></td><td>        <span class="kw">if</span> ((<a id="2748c14" class="tk">localB</a>-&gt;<a id="2748c22" class="tk">state_Relay</a> <a id="2748c34" class="tk">!=</a> <a id="2748c37" class="tk">NORMAL</a>) <a id="2748c45" class="tk">&amp;&amp;</a> (<a id="2748c49" class="tk">localB</a>-&gt;<a id="2748c57" class="tk">state_Output</a> <a id="2748c70" class="tk">==</a> <a id="2748c73" class="tk">NORMAL</a>))</td></tr>
<tr name="2749" id="2749">
<td><a id="l2749" class='ln'>2749</a></td><td>        <span class="br">{</span></td></tr>
<tr name="2750" id="2750">
<td><a id="l2750" class='ln'>2750</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="2750">&lt;S433&gt;:120</a>'</span></td></tr>
<tr name="2751" id="2751">
<td><a id="l2751" class='ln'>2751</a></td><td>          <span class="ct">// Exit Internal 'OUTPUT': '<a class="ct blk" blk_line="2751">&lt;S433&gt;:82</a>'</span></td></tr>
<tr name="2752" id="2752">
<td><a id="l2752" class='ln'>2752</a></td><td>          <span class="ct">// Exit Internal 'ERROR_OFF': '<a class="ct blk" blk_line="2752">&lt;S433&gt;:52</a>'</span></td></tr>
<tr name="2753" id="2753">
<td><a id="l2753" class='ln'>2753</a></td><td>          <a id="2753c11" class="tk">localDW</a>-&gt;<a id="2753c20" class="tk">bitsForTID1</a>.<a id="2753c32" class="tk">is_ERROR_OFF_cild</a> =</td></tr>
<tr name="2754" id="2754">
<td><a id="l2754" class='ln'>2754</a></td><td>            <a id="2754c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2755" id="2755">
<td><a id="l2755" class='ln'>2755</a></td><td>          <a id="2755c11" class="tk">localDW</a>-&gt;<a id="2755c20" class="tk">bitsForTID1</a>.<a id="2755c32" class="tk">is_OUTPUT</a> = <a id="2755c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2756" id="2756">
<td><a id="l2756" class='ln'>2756</a></td><td></td></tr>
<tr name="2757" id="2757">
<td><a id="l2757" class='ln'>2757</a></td><td>          <span class="ct">// Exit Internal 'ERROR_ON': '<a class="ct blk" blk_line="2757">&lt;S433&gt;:42</a>'</span></td></tr>
<tr name="2758" id="2758">
<td><a id="l2758" class='ln'>2758</a></td><td>          <a id="2758c11" class="tk">localDW</a>-&gt;<a id="2758c20" class="tk">bitsForTID1</a>.<a id="2758c32" class="tk">is_ERROR_ON_lmya</a> =</td></tr>
<tr name="2759" id="2759">
<td><a id="l2759" class='ln'>2759</a></td><td>            <a id="2759c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2760" id="2760">
<td><a id="l2760" class='ln'>2760</a></td><td></td></tr>
<tr name="2761" id="2761">
<td><a id="l2761" class='ln'>2761</a></td><td>          <span class="ct">// Exit Internal 'FAILURE': '<a class="ct blk" blk_line="2761">&lt;S433&gt;:64</a>'</span></td></tr>
<tr name="2762" id="2762">
<td><a id="l2762" class='ln'>2762</a></td><td>          <a id="2762c11" class="tk">localDW</a>-&gt;<a id="2762c20" class="tk">bitsForTID1</a>.<a id="2762c32" class="tk">is_FAILURE</a> = <a id="2762c45" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2763" id="2763">
<td><a id="l2763" class='ln'>2763</a></td><td></td></tr>
<tr name="2764" id="2764">
<td><a id="l2764" class='ln'>2764</a></td><td>          <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="2764">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2765" id="2765">
<td><a id="l2765" class='ln'>2765</a></td><td>          <a id="2765c11" class="tk">localDW</a>-&gt;<a id="2765c20" class="tk">bitsForTID1</a>.<a id="2765c32" class="tk">is_NORMAL_food</a> = <a id="2765c49" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2766" id="2766">
<td><a id="l2766" class='ln'>2766</a></td><td></td></tr>
<tr name="2767" id="2767">
<td><a id="l2767" class='ln'>2767</a></td><td>          <span class="ct">// Exit Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="2767">&lt;S433&gt;:57</a>'</span></td></tr>
<tr name="2768" id="2768">
<td><a id="l2768" class='ln'>2768</a></td><td>          <a id="2768c11" class="tk">localDW</a>-&gt;<a id="2768c20" class="tk">bitsForTID1</a>.<a id="2768c32" class="tk">is_OPEN_CIRCUIT</a> = <a id="2768c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2769" id="2769">
<td><a id="l2769" class='ln'>2769</a></td><td>          <a id="2769c11" class="tk">localDW</a>-&gt;<a id="2769c20" class="tk">bitsForTID1</a>.<a id="2769c32" class="tk">is_STATE_OUTPUT</a> = <a id="2769c50" class="tk">MX_Gateway_IN_RELAY</a>;</td></tr>
<tr name="2770" id="2770">
<td><a id="l2770" class='ln'>2770</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2771" id="2771">
<td><a id="l2771" class='ln'>2771</a></td><td>          <span class="kw">switch</span> (<a id="2771c19" class="tk">localDW</a>-&gt;<a id="2771c28" class="tk">bitsForTID1</a>.<a id="2771c40" class="tk">is_OUTPUT</a>) <span class="br">{</span></td></tr>
<tr name="2772" id="2772">
<td><a id="l2772" class='ln'>2772</a></td><td>           <span class="kw">case</span> <a id="2772c17" class="tk">MX_Gateway_IN_ERROR_OFF</a><a id="2772c40" class="tk">:</a></td></tr>
<tr name="2773" id="2773">
<td><a id="l2773" class='ln'>2773</a></td><td>            <span class="ct">// During 'ERROR_OFF': '<a class="ct blk" blk_line="2773">&lt;S433&gt;:52</a>'</span></td></tr>
<tr name="2774" id="2774">
<td><a id="l2774" class='ln'>2774</a></td><td>            <span class="kw">if</span> (((<a id="2774c19" class="tk">!</a><a id="2774c20" class="tk">rtu_cmd</a>) <a id="2774c29" class="tk">||</a> <a id="2774c32" class="tk">rtu_dfbk</a> <a id="2774c41" class="tk">||</a> <a id="2774c44" class="tk">rtu_din</a>) <a id="2774c53" class="tk">&amp;&amp;</a> ((<a id="2774c58" class="tk">localB</a>-&gt;<a id="2774c66" class="tk">state_Output</a> <a id="2774c79" class="tk">==</a></td></tr>
<tr name="2775" id="2775">
<td><a id="l2775" class='ln'>2775</a></td><td>                  <a id="2775c19" class="tk">NORMAL</a>) <a id="2775c27" class="tk">||</a> (<a id="2775c31" class="tk">rtp_NORMAL_DB_CNT</a> <a id="2775c49" class="tk">!=</a> <a id="2775c52" class="tk">UNLIMITED</a>))) <span class="br">{</span></td></tr>
<tr name="2776" id="2776">
<td><a id="l2776" class='ln'>2776</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2776">&lt;S433&gt;:76</a>'</span></td></tr>
<tr name="2777" id="2777">
<td><a id="l2777" class='ln'>2777</a></td><td>              <span class="ct">// Exit Internal 'ERROR_OFF': '<a class="ct blk" blk_line="2777">&lt;S433&gt;:52</a>'</span></td></tr>
<tr name="2778" id="2778">
<td><a id="l2778" class='ln'>2778</a></td><td>              <a id="2778c15" class="tk">localDW</a>-&gt;<a id="2778c24" class="tk">bitsForTID1</a>.<a id="2778c36" class="tk">is_ERROR_OFF_cild</a> =</td></tr>
<tr name="2779" id="2779">
<td><a id="l2779" class='ln'>2779</a></td><td>                <a id="2779c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2780" id="2780">
<td><a id="l2780" class='ln'>2780</a></td><td>              <a id="2780c15" class="tk">localDW</a>-&gt;<a id="2780c24" class="tk">bitsForTID1</a>.<a id="2780c36" class="tk">is_OUTPUT</a> = <a id="2780c48" class="tk">MX_Gateway_IN_NORMAL_pqen</a>;</td></tr>
<tr name="2781" id="2781">
<td><a id="l2781" class='ln'>2781</a></td><td></td></tr>
<tr name="2782" id="2782">
<td><a id="l2782" class='ln'>2782</a></td><td>              <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="2782">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2783" id="2783">
<td><a id="l2783" class='ln'>2783</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2783">&lt;S433&gt;:49</a>'</span></td></tr>
<tr name="2784" id="2784">
<td><a id="l2784" class='ln'>2784</a></td><td>              <a id="2784c15" class="tk">localDW</a>-&gt;<a id="2784c24" class="tk">bitsForTID1</a>.<a id="2784c36" class="tk">is_NORMAL_food</a> = <a id="2784c53" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2785" id="2785">
<td><a id="l2785" class='ln'>2785</a></td><td></td></tr>
<tr name="2786" id="2786">
<td><a id="l2786" class='ln'>2786</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2786">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="2787" id="2787">
<td><a id="l2787" class='ln'>2787</a></td><td>              <a id="2787c15" class="tk">localDW</a>-&gt;<a id="2787c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2788" id="2788">
<td><a id="l2788" class='ln'>2788</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2788c24" class="tk">localDW</a>-&gt;<a id="2788c33" class="tk">bitsForTID1</a>.<a id="2788c45" class="tk">is_ERROR_OFF_cild</a> <a id="2788c63" class="tk">==</a></td></tr>
<tr name="2789" id="2789">
<td><a id="l2789" class='ln'>2789</a></td><td>                       <a id="2789c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="2790" id="2790">
<td><a id="l2790" class='ln'>2790</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="2790">&lt;S433&gt;:55</a>'</span></td></tr>
<tr name="2791" id="2791">
<td><a id="l2791" class='ln'>2791</a></td><td>              <span class="kw">if</span> ((<a id="2791c20" class="tk">localDW</a>-&gt;<a id="2791c29" class="tk">debounceOutput</a> <a id="2791c44" class="tk">&gt;=</a> <a id="2791c47" class="tk">rtp_ERROR_OFF_DB_CNT</a>) <a id="2791c69" class="tk">||</a></td></tr>
<tr name="2792" id="2792">
<td><a id="l2792" class='ln'>2792</a></td><td>                  (<a id="2792c20" class="tk">localB</a>-&gt;<a id="2792c28" class="tk">state_Output</a> <a id="2792c41" class="tk">==</a> <a id="2792c44" class="tk">ERROR_OFF</a>)) <span class="br">{</span></td></tr>
<tr name="2793" id="2793">
<td><a id="l2793" class='ln'>2793</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="2793">&lt;S433&gt;:54</a>'</span></td></tr>
<tr name="2794" id="2794">
<td><a id="l2794" class='ln'>2794</a></td><td>                <a id="2794c17" class="tk">localDW</a>-&gt;<a id="2794c26" class="tk">bitsForTID1</a>.<a id="2794c38" class="tk">is_ERROR_OFF_cild</a> =</td></tr>
<tr name="2795" id="2795">
<td><a id="l2795" class='ln'>2795</a></td><td>                  <a id="2795c19" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="2796" id="2796">
<td><a id="l2796" class='ln'>2796</a></td><td></td></tr>
<tr name="2797" id="2797">
<td><a id="l2797" class='ln'>2797</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="2797">&lt;S433&gt;:56</a>'</span></td></tr>
<tr name="2798" id="2798">
<td><a id="l2798" class='ln'>2798</a></td><td>                <a id="2798c17" class="tk">localB</a>-&gt;<a id="2798c25" class="tk">state_Output</a> = <a id="2798c40" class="tk">ERROR_OFF</a>;</td></tr>
<tr name="2799" id="2799">
<td><a id="l2799" class='ln'>2799</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2800" id="2800">
<td><a id="l2800" class='ln'>2800</a></td><td>                <a id="2800c17" class="tk">localDW</a>-&gt;<a id="2800c26" class="tk">debounceOutput</a> = (<a id="2800c44" class="tk">uint16_T</a>)(<a id="2800c54" class="tk">int32_T</a>)((<a id="2800c64" class="tk">int32_T</a>)</td></tr>
<tr name="2801" id="2801">
<td><a id="l2801" class='ln'>2801</a></td><td>                  <a id="2801c19" class="tk">localDW</a>-&gt;<a id="2801c28" class="tk">debounceOutput</a> <a id="2801c43" class="tk">+</a> 1);</td></tr>
<tr name="2802" id="2802">
<td><a id="l2802" class='ln'>2802</a></td><td>              <span class="br">}</span></td></tr>
<tr name="2803" id="2803">
<td><a id="l2803" class='ln'>2803</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2804" id="2804">
<td><a id="l2804" class='ln'>2804</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="2804">&lt;S433&gt;:56</a>'</span></td></tr>
<tr name="2805" id="2805">
<td><a id="l2805" class='ln'>2805</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2806" id="2806">
<td><a id="l2806" class='ln'>2806</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="2807" id="2807">
<td><a id="l2807" class='ln'>2807</a></td><td></td></tr>
<tr name="2808" id="2808">
<td><a id="l2808" class='ln'>2808</a></td><td>           <span class="kw">case</span> <a id="2808c17" class="tk">MX_Gateway_IN_ERROR_ON</a><a id="2808c39" class="tk">:</a></td></tr>
<tr name="2809" id="2809">
<td><a id="l2809" class='ln'>2809</a></td><td>            <span class="ct">// During 'ERROR_ON': '<a class="ct blk" blk_line="2809">&lt;S433&gt;:42</a>'</span></td></tr>
<tr name="2810" id="2810">
<td><a id="l2810" class='ln'>2810</a></td><td>            <span class="kw">if</span> ((<a id="2810c18" class="tk">rtu_cmd</a> <a id="2810c26" class="tk">||</a> (<a id="2810c30" class="tk">!</a><a id="2810c31" class="tk">rtu_dfbk</a>) <a id="2810c41" class="tk">||</a> (<a id="2810c45" class="tk">!</a><a id="2810c46" class="tk">rtu_din</a>)) <a id="2810c56" class="tk">&amp;&amp;</a> ((<a id="2810c61" class="tk">localB</a>-&gt;<a id="2810c69" class="tk">state_Output</a></td></tr>
<tr name="2811" id="2811">
<td><a id="l2811" class='ln'>2811</a></td><td>                  <a id="2811c19" class="tk">==</a> <a id="2811c22" class="tk">NORMAL</a>) <a id="2811c30" class="tk">||</a> (<a id="2811c34" class="tk">rtp_NORMAL_DB_CNT</a> <a id="2811c52" class="tk">!=</a> <a id="2811c55" class="tk">UNLIMITED</a>))) <span class="br">{</span></td></tr>
<tr name="2812" id="2812">
<td><a id="l2812" class='ln'>2812</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2812">&lt;S433&gt;:71</a>'</span></td></tr>
<tr name="2813" id="2813">
<td><a id="l2813" class='ln'>2813</a></td><td>              <span class="ct">// Exit Internal 'ERROR_ON': '<a class="ct blk" blk_line="2813">&lt;S433&gt;:42</a>'</span></td></tr>
<tr name="2814" id="2814">
<td><a id="l2814" class='ln'>2814</a></td><td>              <a id="2814c15" class="tk">localDW</a>-&gt;<a id="2814c24" class="tk">bitsForTID1</a>.<a id="2814c36" class="tk">is_ERROR_ON_lmya</a> =</td></tr>
<tr name="2815" id="2815">
<td><a id="l2815" class='ln'>2815</a></td><td>                <a id="2815c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2816" id="2816">
<td><a id="l2816" class='ln'>2816</a></td><td>              <a id="2816c15" class="tk">localDW</a>-&gt;<a id="2816c24" class="tk">bitsForTID1</a>.<a id="2816c36" class="tk">is_OUTPUT</a> = <a id="2816c48" class="tk">MX_Gateway_IN_NORMAL_pqen</a>;</td></tr>
<tr name="2817" id="2817">
<td><a id="l2817" class='ln'>2817</a></td><td></td></tr>
<tr name="2818" id="2818">
<td><a id="l2818" class='ln'>2818</a></td><td>              <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="2818">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2819" id="2819">
<td><a id="l2819" class='ln'>2819</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2819">&lt;S433&gt;:49</a>'</span></td></tr>
<tr name="2820" id="2820">
<td><a id="l2820" class='ln'>2820</a></td><td>              <a id="2820c15" class="tk">localDW</a>-&gt;<a id="2820c24" class="tk">bitsForTID1</a>.<a id="2820c36" class="tk">is_NORMAL_food</a> = <a id="2820c53" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2821" id="2821">
<td><a id="l2821" class='ln'>2821</a></td><td></td></tr>
<tr name="2822" id="2822">
<td><a id="l2822" class='ln'>2822</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2822">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="2823" id="2823">
<td><a id="l2823" class='ln'>2823</a></td><td>              <a id="2823c15" class="tk">localDW</a>-&gt;<a id="2823c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2824" id="2824">
<td><a id="l2824" class='ln'>2824</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2824c24" class="tk">localDW</a>-&gt;<a id="2824c33" class="tk">bitsForTID1</a>.<a id="2824c45" class="tk">is_ERROR_ON_lmya</a> <a id="2824c62" class="tk">==</a></td></tr>
<tr name="2825" id="2825">
<td><a id="l2825" class='ln'>2825</a></td><td>                       <a id="2825c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="2826" id="2826">
<td><a id="l2826" class='ln'>2826</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="2826">&lt;S433&gt;:43</a>'</span></td></tr>
<tr name="2827" id="2827">
<td><a id="l2827" class='ln'>2827</a></td><td>              <span class="kw">if</span> ((<a id="2827c20" class="tk">localDW</a>-&gt;<a id="2827c29" class="tk">debounceOutput</a> <a id="2827c44" class="tk">&gt;=</a> <a id="2827c47" class="tk">rtp_ERROR_ON_DB_CNT</a>) <a id="2827c68" class="tk">||</a></td></tr>
<tr name="2828" id="2828">
<td><a id="l2828" class='ln'>2828</a></td><td>                  (<a id="2828c20" class="tk">localB</a>-&gt;<a id="2828c28" class="tk">state_Output</a> <a id="2828c41" class="tk">==</a> <a id="2828c44" class="tk">ERROR_ON</a>)) <span class="br">{</span></td></tr>
<tr name="2829" id="2829">
<td><a id="l2829" class='ln'>2829</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="2829">&lt;S433&gt;:46</a>'</span></td></tr>
<tr name="2830" id="2830">
<td><a id="l2830" class='ln'>2830</a></td><td>                <a id="2830c17" class="tk">localDW</a>-&gt;<a id="2830c26" class="tk">bitsForTID1</a>.<a id="2830c38" class="tk">is_ERROR_ON_lmya</a> = <a id="2830c57" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="2831" id="2831">
<td><a id="l2831" class='ln'>2831</a></td><td></td></tr>
<tr name="2832" id="2832">
<td><a id="l2832" class='ln'>2832</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="2832">&lt;S433&gt;:45</a>'</span></td></tr>
<tr name="2833" id="2833">
<td><a id="l2833" class='ln'>2833</a></td><td>                <a id="2833c17" class="tk">localB</a>-&gt;<a id="2833c25" class="tk">state_Output</a> = <a id="2833c40" class="tk">ERROR_ON</a>;</td></tr>
<tr name="2834" id="2834">
<td><a id="l2834" class='ln'>2834</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2835" id="2835">
<td><a id="l2835" class='ln'>2835</a></td><td>                <a id="2835c17" class="tk">localDW</a>-&gt;<a id="2835c26" class="tk">debounceOutput</a> = (<a id="2835c44" class="tk">uint16_T</a>)(<a id="2835c54" class="tk">int32_T</a>)((<a id="2835c64" class="tk">int32_T</a>)</td></tr>
<tr name="2836" id="2836">
<td><a id="l2836" class='ln'>2836</a></td><td>                  <a id="2836c19" class="tk">localDW</a>-&gt;<a id="2836c28" class="tk">debounceOutput</a> <a id="2836c43" class="tk">+</a> 1);</td></tr>
<tr name="2837" id="2837">
<td><a id="l2837" class='ln'>2837</a></td><td>              <span class="br">}</span></td></tr>
<tr name="2838" id="2838">
<td><a id="l2838" class='ln'>2838</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2839" id="2839">
<td><a id="l2839" class='ln'>2839</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="2839">&lt;S433&gt;:45</a>'</span></td></tr>
<tr name="2840" id="2840">
<td><a id="l2840" class='ln'>2840</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2841" id="2841">
<td><a id="l2841" class='ln'>2841</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="2842" id="2842">
<td><a id="l2842" class='ln'>2842</a></td><td></td></tr>
<tr name="2843" id="2843">
<td><a id="l2843" class='ln'>2843</a></td><td>           <span class="kw">case</span> <a id="2843c17" class="tk">MX_Gateway_IN_FAILURE</a><a id="2843c38" class="tk">:</a></td></tr>
<tr name="2844" id="2844">
<td><a id="l2844" class='ln'>2844</a></td><td>            <span class="ct">// During 'FAILURE': '<a class="ct blk" blk_line="2844">&lt;S433&gt;:64</a>'</span></td></tr>
<tr name="2845" id="2845">
<td><a id="l2845" class='ln'>2845</a></td><td>            <span class="kw">if</span> (((<a id="2845c19" class="tk">!</a><a id="2845c20" class="tk">rtu_cmd</a>) <a id="2845c29" class="tk">||</a> <a id="2845c32" class="tk">rtu_dfbk</a> <a id="2845c41" class="tk">||</a> (<a id="2845c45" class="tk">!</a><a id="2845c46" class="tk">rtu_din</a>)) <a id="2845c56" class="tk">&amp;&amp;</a> ((<a id="2845c61" class="tk">localB</a>-&gt;<a id="2845c69" class="tk">state_Output</a></td></tr>
<tr name="2846" id="2846">
<td><a id="l2846" class='ln'>2846</a></td><td>                  <a id="2846c19" class="tk">==</a> <a id="2846c22" class="tk">NORMAL</a>) <a id="2846c30" class="tk">||</a> (<a id="2846c34" class="tk">rtp_NORMAL_DB_CNT</a> <a id="2846c52" class="tk">!=</a> <a id="2846c55" class="tk">UNLIMITED</a>))) <span class="br">{</span></td></tr>
<tr name="2847" id="2847">
<td><a id="l2847" class='ln'>2847</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2847">&lt;S433&gt;:73</a>'</span></td></tr>
<tr name="2848" id="2848">
<td><a id="l2848" class='ln'>2848</a></td><td>              <span class="ct">// Exit Internal 'FAILURE': '<a class="ct blk" blk_line="2848">&lt;S433&gt;:64</a>'</span></td></tr>
<tr name="2849" id="2849">
<td><a id="l2849" class='ln'>2849</a></td><td>              <a id="2849c15" class="tk">localDW</a>-&gt;<a id="2849c24" class="tk">bitsForTID1</a>.<a id="2849c36" class="tk">is_FAILURE</a> = <a id="2849c49" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2850" id="2850">
<td><a id="l2850" class='ln'>2850</a></td><td>              <a id="2850c15" class="tk">localDW</a>-&gt;<a id="2850c24" class="tk">bitsForTID1</a>.<a id="2850c36" class="tk">is_OUTPUT</a> = <a id="2850c48" class="tk">MX_Gateway_IN_NORMAL_pqen</a>;</td></tr>
<tr name="2851" id="2851">
<td><a id="l2851" class='ln'>2851</a></td><td></td></tr>
<tr name="2852" id="2852">
<td><a id="l2852" class='ln'>2852</a></td><td>              <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="2852">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2853" id="2853">
<td><a id="l2853" class='ln'>2853</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2853">&lt;S433&gt;:49</a>'</span></td></tr>
<tr name="2854" id="2854">
<td><a id="l2854" class='ln'>2854</a></td><td>              <a id="2854c15" class="tk">localDW</a>-&gt;<a id="2854c24" class="tk">bitsForTID1</a>.<a id="2854c36" class="tk">is_NORMAL_food</a> = <a id="2854c53" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2855" id="2855">
<td><a id="l2855" class='ln'>2855</a></td><td></td></tr>
<tr name="2856" id="2856">
<td><a id="l2856" class='ln'>2856</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2856">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="2857" id="2857">
<td><a id="l2857" class='ln'>2857</a></td><td>              <a id="2857c15" class="tk">localDW</a>-&gt;<a id="2857c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2858" id="2858">
<td><a id="l2858" class='ln'>2858</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2858c24" class="tk">localDW</a>-&gt;<a id="2858c33" class="tk">bitsForTID1</a>.<a id="2858c45" class="tk">is_FAILURE</a> <a id="2858c56" class="tk">==</a></td></tr>
<tr name="2859" id="2859">
<td><a id="l2859" class='ln'>2859</a></td><td>                       <a id="2859c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="2860" id="2860">
<td><a id="l2860" class='ln'>2860</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="2860">&lt;S433&gt;:67</a>'</span></td></tr>
<tr name="2861" id="2861">
<td><a id="l2861" class='ln'>2861</a></td><td>              <span class="kw">if</span> ((<a id="2861c20" class="tk">localDW</a>-&gt;<a id="2861c29" class="tk">debounceOutput</a> <a id="2861c44" class="tk">&gt;=</a> <a id="2861c47" class="tk">rtp_ERROR_OFF_DB_CNT</a>) <a id="2861c69" class="tk">||</a></td></tr>
<tr name="2862" id="2862">
<td><a id="l2862" class='ln'>2862</a></td><td>                  (<a id="2862c20" class="tk">localB</a>-&gt;<a id="2862c28" class="tk">state_Output</a> <a id="2862c41" class="tk">==</a> <a id="2862c44" class="tk">FAILURE</a>)) <span class="br">{</span></td></tr>
<tr name="2863" id="2863">
<td><a id="l2863" class='ln'>2863</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="2863">&lt;S433&gt;:66</a>'</span></td></tr>
<tr name="2864" id="2864">
<td><a id="l2864" class='ln'>2864</a></td><td>                <a id="2864c17" class="tk">localDW</a>-&gt;<a id="2864c26" class="tk">bitsForTID1</a>.<a id="2864c38" class="tk">is_FAILURE</a> = <a id="2864c51" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="2865" id="2865">
<td><a id="l2865" class='ln'>2865</a></td><td></td></tr>
<tr name="2866" id="2866">
<td><a id="l2866" class='ln'>2866</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="2866">&lt;S433&gt;:68</a>'</span></td></tr>
<tr name="2867" id="2867">
<td><a id="l2867" class='ln'>2867</a></td><td>                <a id="2867c17" class="tk">localB</a>-&gt;<a id="2867c25" class="tk">state_Output</a> = <a id="2867c40" class="tk">FAILURE</a>;</td></tr>
<tr name="2868" id="2868">
<td><a id="l2868" class='ln'>2868</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2869" id="2869">
<td><a id="l2869" class='ln'>2869</a></td><td>                <a id="2869c17" class="tk">localDW</a>-&gt;<a id="2869c26" class="tk">debounceOutput</a> = (<a id="2869c44" class="tk">uint16_T</a>)(<a id="2869c54" class="tk">int32_T</a>)((<a id="2869c64" class="tk">int32_T</a>)</td></tr>
<tr name="2870" id="2870">
<td><a id="l2870" class='ln'>2870</a></td><td>                  <a id="2870c19" class="tk">localDW</a>-&gt;<a id="2870c28" class="tk">debounceOutput</a> <a id="2870c43" class="tk">+</a> 1);</td></tr>
<tr name="2871" id="2871">
<td><a id="l2871" class='ln'>2871</a></td><td>              <span class="br">}</span></td></tr>
<tr name="2872" id="2872">
<td><a id="l2872" class='ln'>2872</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2873" id="2873">
<td><a id="l2873" class='ln'>2873</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="2873">&lt;S433&gt;:68</a>'</span></td></tr>
<tr name="2874" id="2874">
<td><a id="l2874" class='ln'>2874</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2875" id="2875">
<td><a id="l2875" class='ln'>2875</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="2876" id="2876">
<td><a id="l2876" class='ln'>2876</a></td><td></td></tr>
<tr name="2877" id="2877">
<td><a id="l2877" class='ln'>2877</a></td><td>           <span class="kw">case</span> <a id="2877c17" class="tk">MX_Gateway_IN_NORMAL_pqen</a><a id="2877c42" class="tk">:</a></td></tr>
<tr name="2878" id="2878">
<td><a id="l2878" class='ln'>2878</a></td><td>            <span class="ct">// During 'NORMAL': '<a class="ct blk" blk_line="2878">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2879" id="2879">
<td><a id="l2879" class='ln'>2879</a></td><td>            <span class="kw">if</span> ((<a id="2879c18" class="tk">!</a><a id="2879c19" class="tk">rtu_cmd</a>) <a id="2879c28" class="tk">&amp;&amp;</a> <a id="2879c31" class="tk">rtu_dfbk</a> <a id="2879c40" class="tk">&amp;&amp;</a> <a id="2879c43" class="tk">rtu_din</a>) <span class="br">{</span></td></tr>
<tr name="2880" id="2880">
<td><a id="l2880" class='ln'>2880</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2880">&lt;S433&gt;:70</a>'</span></td></tr>
<tr name="2881" id="2881">
<td><a id="l2881" class='ln'>2881</a></td><td>              <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="2881">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2882" id="2882">
<td><a id="l2882" class='ln'>2882</a></td><td>              <a id="2882c15" class="tk">localDW</a>-&gt;<a id="2882c24" class="tk">bitsForTID1</a>.<a id="2882c36" class="tk">is_NORMAL_food</a> =</td></tr>
<tr name="2883" id="2883">
<td><a id="l2883" class='ln'>2883</a></td><td>                <a id="2883c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2884" id="2884">
<td><a id="l2884" class='ln'>2884</a></td><td>              <a id="2884c15" class="tk">localDW</a>-&gt;<a id="2884c24" class="tk">bitsForTID1</a>.<a id="2884c36" class="tk">is_OUTPUT</a> = <a id="2884c48" class="tk">MX_Gateway_IN_ERROR_ON</a>;</td></tr>
<tr name="2885" id="2885">
<td><a id="l2885" class='ln'>2885</a></td><td></td></tr>
<tr name="2886" id="2886">
<td><a id="l2886" class='ln'>2886</a></td><td>              <span class="ct">// Entry Internal 'ERROR_ON': '<a class="ct blk" blk_line="2886">&lt;S433&gt;:42</a>'</span></td></tr>
<tr name="2887" id="2887">
<td><a id="l2887" class='ln'>2887</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2887">&lt;S433&gt;:44</a>'</span></td></tr>
<tr name="2888" id="2888">
<td><a id="l2888" class='ln'>2888</a></td><td>              <a id="2888c15" class="tk">localDW</a>-&gt;<a id="2888c24" class="tk">bitsForTID1</a>.<a id="2888c36" class="tk">is_ERROR_ON_lmya</a> =</td></tr>
<tr name="2889" id="2889">
<td><a id="l2889" class='ln'>2889</a></td><td>                <a id="2889c17" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2890" id="2890">
<td><a id="l2890" class='ln'>2890</a></td><td></td></tr>
<tr name="2891" id="2891">
<td><a id="l2891" class='ln'>2891</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2891">&lt;S433&gt;:43</a>'</span></td></tr>
<tr name="2892" id="2892">
<td><a id="l2892" class='ln'>2892</a></td><td>              <a id="2892c15" class="tk">localDW</a>-&gt;<a id="2892c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2893" id="2893">
<td><a id="l2893" class='ln'>2893</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2893c24" class="tk">rtu_cmd</a> <a id="2893c32" class="tk">&amp;&amp;</a> (<a id="2893c36" class="tk">!</a><a id="2893c37" class="tk">rtu_dfbk</a>) <a id="2893c47" class="tk">&amp;&amp;</a> <a id="2893c50" class="tk">rtu_din</a>) <span class="br">{</span></td></tr>
<tr name="2894" id="2894">
<td><a id="l2894" class='ln'>2894</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2894">&lt;S433&gt;:72</a>'</span></td></tr>
<tr name="2895" id="2895">
<td><a id="l2895" class='ln'>2895</a></td><td>              <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="2895">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2896" id="2896">
<td><a id="l2896" class='ln'>2896</a></td><td>              <a id="2896c15" class="tk">localDW</a>-&gt;<a id="2896c24" class="tk">bitsForTID1</a>.<a id="2896c36" class="tk">is_NORMAL_food</a> =</td></tr>
<tr name="2897" id="2897">
<td><a id="l2897" class='ln'>2897</a></td><td>                <a id="2897c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2898" id="2898">
<td><a id="l2898" class='ln'>2898</a></td><td>              <a id="2898c15" class="tk">localDW</a>-&gt;<a id="2898c24" class="tk">bitsForTID1</a>.<a id="2898c36" class="tk">is_OUTPUT</a> = <a id="2898c48" class="tk">MX_Gateway_IN_FAILURE</a>;</td></tr>
<tr name="2899" id="2899">
<td><a id="l2899" class='ln'>2899</a></td><td></td></tr>
<tr name="2900" id="2900">
<td><a id="l2900" class='ln'>2900</a></td><td>              <span class="ct">// Entry Internal 'FAILURE': '<a class="ct blk" blk_line="2900">&lt;S433&gt;:64</a>'</span></td></tr>
<tr name="2901" id="2901">
<td><a id="l2901" class='ln'>2901</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2901">&lt;S433&gt;:65</a>'</span></td></tr>
<tr name="2902" id="2902">
<td><a id="l2902" class='ln'>2902</a></td><td>              <a id="2902c15" class="tk">localDW</a>-&gt;<a id="2902c24" class="tk">bitsForTID1</a>.<a id="2902c36" class="tk">is_FAILURE</a> = <a id="2902c49" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2903" id="2903">
<td><a id="l2903" class='ln'>2903</a></td><td></td></tr>
<tr name="2904" id="2904">
<td><a id="l2904" class='ln'>2904</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2904">&lt;S433&gt;:67</a>'</span></td></tr>
<tr name="2905" id="2905">
<td><a id="l2905" class='ln'>2905</a></td><td>              <a id="2905c15" class="tk">localDW</a>-&gt;<a id="2905c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2906" id="2906">
<td><a id="l2906" class='ln'>2906</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2906c24" class="tk">rtu_cmd</a> <a id="2906c32" class="tk">&amp;&amp;</a> (<a id="2906c36" class="tk">!</a><a id="2906c37" class="tk">rtu_dfbk</a>)) <span class="br">{</span></td></tr>
<tr name="2907" id="2907">
<td><a id="l2907" class='ln'>2907</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2907">&lt;S433&gt;:75</a>'</span></td></tr>
<tr name="2908" id="2908">
<td><a id="l2908" class='ln'>2908</a></td><td>              <span class="ct">// &amp;&amp; !(din) for coverage</span></td></tr>
<tr name="2909" id="2909">
<td><a id="l2909" class='ln'>2909</a></td><td>              <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="2909">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2910" id="2910">
<td><a id="l2910" class='ln'>2910</a></td><td>              <a id="2910c15" class="tk">localDW</a>-&gt;<a id="2910c24" class="tk">bitsForTID1</a>.<a id="2910c36" class="tk">is_NORMAL_food</a> =</td></tr>
<tr name="2911" id="2911">
<td><a id="l2911" class='ln'>2911</a></td><td>                <a id="2911c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2912" id="2912">
<td><a id="l2912" class='ln'>2912</a></td><td>              <a id="2912c15" class="tk">localDW</a>-&gt;<a id="2912c24" class="tk">bitsForTID1</a>.<a id="2912c36" class="tk">is_OUTPUT</a> = <a id="2912c48" class="tk">MX_Gateway_IN_ERROR_OFF</a>;</td></tr>
<tr name="2913" id="2913">
<td><a id="l2913" class='ln'>2913</a></td><td></td></tr>
<tr name="2914" id="2914">
<td><a id="l2914" class='ln'>2914</a></td><td>              <span class="ct">// Entry Internal 'ERROR_OFF': '<a class="ct blk" blk_line="2914">&lt;S433&gt;:52</a>'</span></td></tr>
<tr name="2915" id="2915">
<td><a id="l2915" class='ln'>2915</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2915">&lt;S433&gt;:53</a>'</span></td></tr>
<tr name="2916" id="2916">
<td><a id="l2916" class='ln'>2916</a></td><td>              <a id="2916c15" class="tk">localDW</a>-&gt;<a id="2916c24" class="tk">bitsForTID1</a>.<a id="2916c36" class="tk">is_ERROR_OFF_cild</a> =</td></tr>
<tr name="2917" id="2917">
<td><a id="l2917" class='ln'>2917</a></td><td>                <a id="2917c17" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2918" id="2918">
<td><a id="l2918" class='ln'>2918</a></td><td></td></tr>
<tr name="2919" id="2919">
<td><a id="l2919" class='ln'>2919</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2919">&lt;S433&gt;:55</a>'</span></td></tr>
<tr name="2920" id="2920">
<td><a id="l2920" class='ln'>2920</a></td><td>              <a id="2920c15" class="tk">localDW</a>-&gt;<a id="2920c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2921" id="2921">
<td><a id="l2921" class='ln'>2921</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> ((<a id="2921c25" class="tk">!</a><a id="2921c26" class="tk">rtu_cmd</a>) <a id="2921c35" class="tk">&amp;&amp;</a> <a id="2921c38" class="tk">rtu_dfbk</a>) <span class="br">{</span></td></tr>
<tr name="2922" id="2922">
<td><a id="l2922" class='ln'>2922</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2922">&lt;S433&gt;:77</a>'</span></td></tr>
<tr name="2923" id="2923">
<td><a id="l2923" class='ln'>2923</a></td><td>              <span class="ct">// &amp;&amp; !(din) for coverage</span></td></tr>
<tr name="2924" id="2924">
<td><a id="l2924" class='ln'>2924</a></td><td>              <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="2924">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2925" id="2925">
<td><a id="l2925" class='ln'>2925</a></td><td>              <a id="2925c15" class="tk">localDW</a>-&gt;<a id="2925c24" class="tk">bitsForTID1</a>.<a id="2925c36" class="tk">is_NORMAL_food</a> =</td></tr>
<tr name="2926" id="2926">
<td><a id="l2926" class='ln'>2926</a></td><td>                <a id="2926c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2927" id="2927">
<td><a id="l2927" class='ln'>2927</a></td><td>              <a id="2927c15" class="tk">localDW</a>-&gt;<a id="2927c24" class="tk">bitsForTID1</a>.<a id="2927c36" class="tk">is_OUTPUT</a> = <a id="2927c48" class="tk">MX_Gateway_IN_OPEN_CIRCUIT_pa2m</a>;</td></tr>
<tr name="2928" id="2928">
<td><a id="l2928" class='ln'>2928</a></td><td></td></tr>
<tr name="2929" id="2929">
<td><a id="l2929" class='ln'>2929</a></td><td>              <span class="ct">// Entry Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="2929">&lt;S433&gt;:57</a>'</span></td></tr>
<tr name="2930" id="2930">
<td><a id="l2930" class='ln'>2930</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2930">&lt;S433&gt;:58</a>'</span></td></tr>
<tr name="2931" id="2931">
<td><a id="l2931" class='ln'>2931</a></td><td>              <a id="2931c15" class="tk">localDW</a>-&gt;<a id="2931c24" class="tk">bitsForTID1</a>.<a id="2931c36" class="tk">is_OPEN_CIRCUIT</a> = <a id="2931c54" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2932" id="2932">
<td><a id="l2932" class='ln'>2932</a></td><td></td></tr>
<tr name="2933" id="2933">
<td><a id="l2933" class='ln'>2933</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2933">&lt;S433&gt;:60</a>'</span></td></tr>
<tr name="2934" id="2934">
<td><a id="l2934" class='ln'>2934</a></td><td>              <a id="2934c15" class="tk">localDW</a>-&gt;<a id="2934c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2935" id="2935">
<td><a id="l2935" class='ln'>2935</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2935c24" class="tk">localDW</a>-&gt;<a id="2935c33" class="tk">bitsForTID1</a>.<a id="2935c45" class="tk">is_NORMAL_food</a> <a id="2935c60" class="tk">==</a></td></tr>
<tr name="2936" id="2936">
<td><a id="l2936" class='ln'>2936</a></td><td>                       <a id="2936c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="2937" id="2937">
<td><a id="l2937" class='ln'>2937</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="2937">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="2938" id="2938">
<td><a id="l2938" class='ln'>2938</a></td><td>              <span class="kw">if</span> ((<a id="2938c20" class="tk">localDW</a>-&gt;<a id="2938c29" class="tk">debounceOutput</a> <a id="2938c44" class="tk">&gt;=</a> <a id="2938c47" class="tk">rtp_NORMAL_DB_CNT</a>) <a id="2938c66" class="tk">||</a></td></tr>
<tr name="2939" id="2939">
<td><a id="l2939" class='ln'>2939</a></td><td>                  (<a id="2939c20" class="tk">localB</a>-&gt;<a id="2939c28" class="tk">state_Output</a> <a id="2939c41" class="tk">==</a> <a id="2939c44" class="tk">NORMAL</a>)) <span class="br">{</span></td></tr>
<tr name="2940" id="2940">
<td><a id="l2940" class='ln'>2940</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="2940">&lt;S433&gt;:51</a>'</span></td></tr>
<tr name="2941" id="2941">
<td><a id="l2941" class='ln'>2941</a></td><td>                <a id="2941c17" class="tk">localDW</a>-&gt;<a id="2941c26" class="tk">bitsForTID1</a>.<a id="2941c38" class="tk">is_NORMAL_food</a> = <a id="2941c55" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="2942" id="2942">
<td><a id="l2942" class='ln'>2942</a></td><td></td></tr>
<tr name="2943" id="2943">
<td><a id="l2943" class='ln'>2943</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="2943">&lt;S433&gt;:50</a>'</span></td></tr>
<tr name="2944" id="2944">
<td><a id="l2944" class='ln'>2944</a></td><td>                <a id="2944c17" class="tk">localB</a>-&gt;<a id="2944c25" class="tk">state_Output</a> = <a id="2944c40" class="tk">NORMAL</a>;</td></tr>
<tr name="2945" id="2945">
<td><a id="l2945" class='ln'>2945</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2946" id="2946">
<td><a id="l2946" class='ln'>2946</a></td><td>                <a id="2946c17" class="tk">localDW</a>-&gt;<a id="2946c26" class="tk">debounceOutput</a> = (<a id="2946c44" class="tk">uint16_T</a>)(<a id="2946c54" class="tk">int32_T</a>)((<a id="2946c64" class="tk">int32_T</a>)</td></tr>
<tr name="2947" id="2947">
<td><a id="l2947" class='ln'>2947</a></td><td>                  <a id="2947c19" class="tk">localDW</a>-&gt;<a id="2947c28" class="tk">debounceOutput</a> <a id="2947c43" class="tk">+</a> 1);</td></tr>
<tr name="2948" id="2948">
<td><a id="l2948" class='ln'>2948</a></td><td>              <span class="br">}</span></td></tr>
<tr name="2949" id="2949">
<td><a id="l2949" class='ln'>2949</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2950" id="2950">
<td><a id="l2950" class='ln'>2950</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="2950">&lt;S433&gt;:50</a>'</span></td></tr>
<tr name="2951" id="2951">
<td><a id="l2951" class='ln'>2951</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2952" id="2952">
<td><a id="l2952" class='ln'>2952</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="2953" id="2953">
<td><a id="l2953" class='ln'>2953</a></td><td></td></tr>
<tr name="2954" id="2954">
<td><a id="l2954" class='ln'>2954</a></td><td>           <span class="kw">default</span><a id="2954c19" class="tk">:</a></td></tr>
<tr name="2955" id="2955">
<td><a id="l2955" class='ln'>2955</a></td><td>            <span class="ct">// During 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="2955">&lt;S433&gt;:57</a>'</span></td></tr>
<tr name="2956" id="2956">
<td><a id="l2956" class='ln'>2956</a></td><td>            <span class="kw">if</span> ((<a id="2956c18" class="tk">rtu_cmd</a> <a id="2956c26" class="tk">||</a> (<a id="2956c30" class="tk">!</a><a id="2956c31" class="tk">rtu_dfbk</a>) <a id="2956c41" class="tk">||</a> <a id="2956c44" class="tk">rtu_din</a>) <a id="2956c53" class="tk">&amp;&amp;</a> ((<a id="2956c58" class="tk">localB</a>-&gt;<a id="2956c66" class="tk">state_Output</a> <a id="2956c79" class="tk">==</a></td></tr>
<tr name="2957" id="2957">
<td><a id="l2957" class='ln'>2957</a></td><td>                  <a id="2957c19" class="tk">NORMAL</a>) <a id="2957c27" class="tk">||</a> (<a id="2957c31" class="tk">rtp_NORMAL_DB_CNT</a> <a id="2957c49" class="tk">!=</a> <a id="2957c52" class="tk">UNLIMITED</a>))) <span class="br">{</span></td></tr>
<tr name="2958" id="2958">
<td><a id="l2958" class='ln'>2958</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2958">&lt;S433&gt;:78</a>'</span></td></tr>
<tr name="2959" id="2959">
<td><a id="l2959" class='ln'>2959</a></td><td>              <span class="ct">// Exit Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="2959">&lt;S433&gt;:57</a>'</span></td></tr>
<tr name="2960" id="2960">
<td><a id="l2960" class='ln'>2960</a></td><td>              <a id="2960c15" class="tk">localDW</a>-&gt;<a id="2960c24" class="tk">bitsForTID1</a>.<a id="2960c36" class="tk">is_OPEN_CIRCUIT</a> =</td></tr>
<tr name="2961" id="2961">
<td><a id="l2961" class='ln'>2961</a></td><td>                <a id="2961c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="2962" id="2962">
<td><a id="l2962" class='ln'>2962</a></td><td>              <a id="2962c15" class="tk">localDW</a>-&gt;<a id="2962c24" class="tk">bitsForTID1</a>.<a id="2962c36" class="tk">is_OUTPUT</a> = <a id="2962c48" class="tk">MX_Gateway_IN_NORMAL_pqen</a>;</td></tr>
<tr name="2963" id="2963">
<td><a id="l2963" class='ln'>2963</a></td><td></td></tr>
<tr name="2964" id="2964">
<td><a id="l2964" class='ln'>2964</a></td><td>              <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="2964">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="2965" id="2965">
<td><a id="l2965" class='ln'>2965</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="2965">&lt;S433&gt;:49</a>'</span></td></tr>
<tr name="2966" id="2966">
<td><a id="l2966" class='ln'>2966</a></td><td>              <a id="2966c15" class="tk">localDW</a>-&gt;<a id="2966c24" class="tk">bitsForTID1</a>.<a id="2966c36" class="tk">is_NORMAL_food</a> = <a id="2966c53" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="2967" id="2967">
<td><a id="l2967" class='ln'>2967</a></td><td></td></tr>
<tr name="2968" id="2968">
<td><a id="l2968" class='ln'>2968</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="2968">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="2969" id="2969">
<td><a id="l2969" class='ln'>2969</a></td><td>              <a id="2969c15" class="tk">localDW</a>-&gt;<a id="2969c24" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="2970" id="2970">
<td><a id="l2970" class='ln'>2970</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="2970c24" class="tk">localDW</a>-&gt;<a id="2970c33" class="tk">bitsForTID1</a>.<a id="2970c45" class="tk">is_OPEN_CIRCUIT</a> <a id="2970c61" class="tk">==</a></td></tr>
<tr name="2971" id="2971">
<td><a id="l2971" class='ln'>2971</a></td><td>                       <a id="2971c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="2972" id="2972">
<td><a id="l2972" class='ln'>2972</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="2972">&lt;S433&gt;:60</a>'</span></td></tr>
<tr name="2973" id="2973">
<td><a id="l2973" class='ln'>2973</a></td><td>              <span class="kw">if</span> ((<a id="2973c20" class="tk">localDW</a>-&gt;<a id="2973c29" class="tk">debounceOutput</a> <a id="2973c44" class="tk">&gt;=</a> <a id="2973c47" class="tk">rtp_ERROR_OFF_DB_CNT</a>) <a id="2973c69" class="tk">||</a></td></tr>
<tr name="2974" id="2974">
<td><a id="l2974" class='ln'>2974</a></td><td>                  (<a id="2974c20" class="tk">localB</a>-&gt;<a id="2974c28" class="tk">state_Output</a> <a id="2974c41" class="tk">==</a> <a id="2974c44" class="tk">OPEN_CIRCUIT</a>)) <span class="br">{</span></td></tr>
<tr name="2975" id="2975">
<td><a id="l2975" class='ln'>2975</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="2975">&lt;S433&gt;:59</a>'</span></td></tr>
<tr name="2976" id="2976">
<td><a id="l2976" class='ln'>2976</a></td><td>                <a id="2976c17" class="tk">localDW</a>-&gt;<a id="2976c26" class="tk">bitsForTID1</a>.<a id="2976c38" class="tk">is_OPEN_CIRCUIT</a> = <a id="2976c56" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="2977" id="2977">
<td><a id="l2977" class='ln'>2977</a></td><td></td></tr>
<tr name="2978" id="2978">
<td><a id="l2978" class='ln'>2978</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="2978">&lt;S433&gt;:61</a>'</span></td></tr>
<tr name="2979" id="2979">
<td><a id="l2979" class='ln'>2979</a></td><td>                <a id="2979c17" class="tk">localB</a>-&gt;<a id="2979c25" class="tk">state_Output</a> = <a id="2979c40" class="tk">OPEN_CIRCUIT</a>;</td></tr>
<tr name="2980" id="2980">
<td><a id="l2980" class='ln'>2980</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2981" id="2981">
<td><a id="l2981" class='ln'>2981</a></td><td>                <a id="2981c17" class="tk">localDW</a>-&gt;<a id="2981c26" class="tk">debounceOutput</a> = (<a id="2981c44" class="tk">uint16_T</a>)(<a id="2981c54" class="tk">int32_T</a>)((<a id="2981c64" class="tk">int32_T</a>)</td></tr>
<tr name="2982" id="2982">
<td><a id="l2982" class='ln'>2982</a></td><td>                  <a id="2982c19" class="tk">localDW</a>-&gt;<a id="2982c28" class="tk">debounceOutput</a> <a id="2982c43" class="tk">+</a> 1);</td></tr>
<tr name="2983" id="2983">
<td><a id="l2983" class='ln'>2983</a></td><td>              <span class="br">}</span></td></tr>
<tr name="2984" id="2984">
<td><a id="l2984" class='ln'>2984</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2985" id="2985">
<td><a id="l2985" class='ln'>2985</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="2985">&lt;S433&gt;:61</a>'</span></td></tr>
<tr name="2986" id="2986">
<td><a id="l2986" class='ln'>2986</a></td><td>            <span class="br">}</span></td></tr>
<tr name="2987" id="2987">
<td><a id="l2987" class='ln'>2987</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="2988" id="2988">
<td><a id="l2988" class='ln'>2988</a></td><td>          <span class="br">}</span></td></tr>
<tr name="2989" id="2989">
<td><a id="l2989" class='ln'>2989</a></td><td>        <span class="br">}</span></td></tr>
<tr name="2990" id="2990">
<td><a id="l2990" class='ln'>2990</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="2991" id="2991">
<td><a id="l2991" class='ln'>2991</a></td><td>        <span class="ct">// During 'RELAY': '<a class="ct blk" blk_line="2991">&lt;S433&gt;:119</a>'</span></td></tr>
<tr name="2992" id="2992">
<td><a id="l2992" class='ln'>2992</a></td><td>        <span class="kw">if</span> (<a id="2992c13" class="tk">localB</a>-&gt;<a id="2992c21" class="tk">state_Relay</a> <a id="2992c33" class="tk">==</a> <a id="2992c36" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="2993" id="2993">
<td><a id="l2993" class='ln'>2993</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="2993">&lt;S433&gt;:122</a>'</span></td></tr>
<tr name="2994" id="2994">
<td><a id="l2994" class='ln'>2994</a></td><td>          <a id="2994c11" class="tk">localDW</a>-&gt;<a id="2994c20" class="tk">bitsForTID1</a>.<a id="2994c32" class="tk">is_STATE_OUTPUT</a> = <a id="2994c50" class="tk">MX_Gateway_IN_OUTPUT</a>;</td></tr>
<tr name="2995" id="2995">
<td><a id="l2995" class='ln'>2995</a></td><td></td></tr>
<tr name="2996" id="2996">
<td><a id="l2996" class='ln'>2996</a></td><td>          <span class="ct">// Entry Internal 'OUTPUT': '<a class="ct blk" blk_line="2996">&lt;S433&gt;:82</a>'</span></td></tr>
<tr name="2997" id="2997">
<td><a id="l2997" class='ln'>2997</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="2997">&lt;S433&gt;:31</a>'</span></td></tr>
<tr name="2998" id="2998">
<td><a id="l2998" class='ln'>2998</a></td><td>          <a id="2998c11" class="tk">localB</a>-&gt;<a id="2998c19" class="tk">state_Output</a> = <a id="2998c34" class="tk">NORMAL</a>;</td></tr>
<tr name="2999" id="2999">
<td><a id="l2999" class='ln'>2999</a></td><td>          <a id="2999c11" class="tk">localDW</a>-&gt;<a id="2999c20" class="tk">bitsForTID1</a>.<a id="2999c32" class="tk">is_OUTPUT</a> = <a id="2999c44" class="tk">MX_Gateway_IN_NORMAL_pqen</a>;</td></tr>
<tr name="3000" id="3000">
<td><a id="l3000" class='ln'>3000</a></td><td></td></tr>
<tr name="3001" id="3001">
<td><a id="l3001" class='ln'>3001</a></td><td>          <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="3001">&lt;S433&gt;:36</a>'</span></td></tr>
<tr name="3002" id="3002">
<td><a id="l3002" class='ln'>3002</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3002">&lt;S433&gt;:49</a>'</span></td></tr>
<tr name="3003" id="3003">
<td><a id="l3003" class='ln'>3003</a></td><td>          <a id="3003c11" class="tk">localDW</a>-&gt;<a id="3003c20" class="tk">bitsForTID1</a>.<a id="3003c32" class="tk">is_NORMAL_food</a> = <a id="3003c49" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="3004" id="3004">
<td><a id="l3004" class='ln'>3004</a></td><td></td></tr>
<tr name="3005" id="3005">
<td><a id="l3005" class='ln'>3005</a></td><td>          <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3005">&lt;S433&gt;:48</a>'</span></td></tr>
<tr name="3006" id="3006">
<td><a id="l3006" class='ln'>3006</a></td><td>          <a id="3006c11" class="tk">localDW</a>-&gt;<a id="3006c20" class="tk">debounceOutput</a> = 0U;</td></tr>
<tr name="3007" id="3007">
<td><a id="l3007" class='ln'>3007</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3008" id="3008">
<td><a id="l3008" class='ln'>3008</a></td><td>      <span class="br">}</span></td></tr>
<tr name="3009" id="3009">
<td><a id="l3009" class='ln'>3009</a></td><td></td></tr>
<tr name="3010" id="3010">
<td><a id="l3010" class='ln'>3010</a></td><td>      <span class="ct">// During 'STATE_RELAY': '<a class="ct blk" blk_line="3010">&lt;S433&gt;:124</a>'</span></td></tr>
<tr name="3011" id="3011">
<td><a id="l3011" class='ln'>3011</a></td><td>      <span class="kw">if</span> (<a id="3011c11" class="tk">localDW</a>-&gt;<a id="3011c20" class="tk">bitsForTID1</a>.<a id="3011c32" class="tk">is_STATE_RELAY</a> <a id="3011c47" class="tk">==</a> <a id="3011c50" class="tk">MX_Gateway_IN_OUTPUT</a>) <span class="br">{</span></td></tr>
<tr name="3012" id="3012">
<td><a id="l3012" class='ln'>3012</a></td><td>        <span class="ct">// During 'OUTPUT': '<a class="ct blk" blk_line="3012">&lt;S433&gt;:163</a>'</span></td></tr>
<tr name="3013" id="3013">
<td><a id="l3013" class='ln'>3013</a></td><td>        <span class="kw">if</span> ((<a id="3013c14" class="tk">localB</a>-&gt;<a id="3013c22" class="tk">state_Output</a> <a id="3013c35" class="tk">==</a> <a id="3013c38" class="tk">NORMAL</a>) <a id="3013c46" class="tk">||</a> (<a id="3013c50" class="tk">localB</a>-&gt;<a id="3013c58" class="tk">state_Output</a> <a id="3013c71" class="tk">==</a> <a id="3013c74" class="tk">FAILURE</a>))</td></tr>
<tr name="3014" id="3014">
<td><a id="l3014" class='ln'>3014</a></td><td>        <span class="br">{</span></td></tr>
<tr name="3015" id="3015">
<td><a id="l3015" class='ln'>3015</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3015">&lt;S433&gt;:127</a>'</span></td></tr>
<tr name="3016" id="3016">
<td><a id="l3016" class='ln'>3016</a></td><td>          <a id="3016c11" class="tk">localDW</a>-&gt;<a id="3016c20" class="tk">bitsForTID1</a>.<a id="3016c32" class="tk">is_STATE_RELAY</a> = <a id="3016c49" class="tk">MX_Gateway_IN_RELAY</a>;</td></tr>
<tr name="3017" id="3017">
<td><a id="l3017" class='ln'>3017</a></td><td></td></tr>
<tr name="3018" id="3018">
<td><a id="l3018" class='ln'>3018</a></td><td>          <span class="ct">// Entry Internal 'RELAY': '<a class="ct blk" blk_line="3018">&lt;S433&gt;:128</a>'</span></td></tr>
<tr name="3019" id="3019">
<td><a id="l3019" class='ln'>3019</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3019">&lt;S433&gt;:131</a>'</span></td></tr>
<tr name="3020" id="3020">
<td><a id="l3020" class='ln'>3020</a></td><td>          <a id="3020c11" class="tk">localB</a>-&gt;<a id="3020c19" class="tk">state_Relay</a> = <a id="3020c33" class="tk">NORMAL</a>;</td></tr>
<tr name="3021" id="3021">
<td><a id="l3021" class='ln'>3021</a></td><td>          <a id="3021c11" class="tk">localDW</a>-&gt;<a id="3021c20" class="tk">bitsForTID1</a>.<a id="3021c32" class="tk">is_RELAY</a> = <a id="3021c43" class="tk">MX_Gateway_IN_NORMAL_pqenz</a>;</td></tr>
<tr name="3022" id="3022">
<td><a id="l3022" class='ln'>3022</a></td><td></td></tr>
<tr name="3023" id="3023">
<td><a id="l3023" class='ln'>3023</a></td><td>          <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="3023">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3024" id="3024">
<td><a id="l3024" class='ln'>3024</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3024">&lt;S433&gt;:149</a>'</span></td></tr>
<tr name="3025" id="3025">
<td><a id="l3025" class='ln'>3025</a></td><td>          <a id="3025c11" class="tk">localDW</a>-&gt;<a id="3025c20" class="tk">bitsForTID1</a>.<a id="3025c32" class="tk">is_NORMAL</a> = <a id="3025c44" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="3026" id="3026">
<td><a id="l3026" class='ln'>3026</a></td><td></td></tr>
<tr name="3027" id="3027">
<td><a id="l3027" class='ln'>3027</a></td><td>          <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3027">&lt;S433&gt;:151</a>'</span></td></tr>
<tr name="3028" id="3028">
<td><a id="l3028" class='ln'>3028</a></td><td>          <a id="3028c11" class="tk">localDW</a>-&gt;<a id="3028c20" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="3029" id="3029">
<td><a id="l3029" class='ln'>3029</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3030" id="3030">
<td><a id="l3030" class='ln'>3030</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3031" id="3031">
<td><a id="l3031" class='ln'>3031</a></td><td>        <span class="ct">// During 'RELAY': '<a class="ct blk" blk_line="3031">&lt;S433&gt;:128</a>'</span></td></tr>
<tr name="3032" id="3032">
<td><a id="l3032" class='ln'>3032</a></td><td>        <span class="kw">if</span> ((<a id="3032c14" class="tk">localB</a>-&gt;<a id="3032c22" class="tk">state_Output</a> <a id="3032c35" class="tk">!=</a> <a id="3032c38" class="tk">NORMAL</a>) <a id="3032c46" class="tk">&amp;&amp;</a> (<a id="3032c50" class="tk">localB</a>-&gt;<a id="3032c58" class="tk">state_Output</a> <a id="3032c71" class="tk">!=</a> <a id="3032c74" class="tk">FAILURE</a>)</td></tr>
<tr name="3033" id="3033">
<td><a id="l3033" class='ln'>3033</a></td><td>            <a id="3033c13" class="tk">&amp;&amp;</a> (<a id="3033c17" class="tk">localB</a>-&gt;<a id="3033c25" class="tk">state_Relay</a> <a id="3033c37" class="tk">==</a> <a id="3033c40" class="tk">NORMAL</a>)) <span class="br">{</span></td></tr>
<tr name="3034" id="3034">
<td><a id="l3034" class='ln'>3034</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3034">&lt;S433&gt;:126</a>'</span></td></tr>
<tr name="3035" id="3035">
<td><a id="l3035" class='ln'>3035</a></td><td>          <span class="ct">// Exit Internal 'RELAY': '<a class="ct blk" blk_line="3035">&lt;S433&gt;:128</a>'</span></td></tr>
<tr name="3036" id="3036">
<td><a id="l3036" class='ln'>3036</a></td><td>          <span class="ct">// Exit Internal 'ERROR_OFF': '<a class="ct blk" blk_line="3036">&lt;S433&gt;:158</a>'</span></td></tr>
<tr name="3037" id="3037">
<td><a id="l3037" class='ln'>3037</a></td><td>          <a id="3037c11" class="tk">localDW</a>-&gt;<a id="3037c20" class="tk">bitsForTID1</a>.<a id="3037c32" class="tk">is_ERROR_OFF</a> = <a id="3037c47" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3038" id="3038">
<td><a id="l3038" class='ln'>3038</a></td><td>          <a id="3038c11" class="tk">localDW</a>-&gt;<a id="3038c20" class="tk">bitsForTID1</a>.<a id="3038c32" class="tk">is_RELAY</a> = <a id="3038c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3039" id="3039">
<td><a id="l3039" class='ln'>3039</a></td><td></td></tr>
<tr name="3040" id="3040">
<td><a id="l3040" class='ln'>3040</a></td><td>          <span class="ct">// Exit Internal 'ERROR_ON': '<a class="ct blk" blk_line="3040">&lt;S433&gt;:138</a>'</span></td></tr>
<tr name="3041" id="3041">
<td><a id="l3041" class='ln'>3041</a></td><td>          <a id="3041c11" class="tk">localDW</a>-&gt;<a id="3041c20" class="tk">bitsForTID1</a>.<a id="3041c32" class="tk">is_ERROR_ON</a> = <a id="3041c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3042" id="3042">
<td><a id="l3042" class='ln'>3042</a></td><td></td></tr>
<tr name="3043" id="3043">
<td><a id="l3043" class='ln'>3043</a></td><td>          <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="3043">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3044" id="3044">
<td><a id="l3044" class='ln'>3044</a></td><td>          <a id="3044c11" class="tk">localDW</a>-&gt;<a id="3044c20" class="tk">bitsForTID1</a>.<a id="3044c32" class="tk">is_NORMAL</a> = <a id="3044c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3045" id="3045">
<td><a id="l3045" class='ln'>3045</a></td><td>          <a id="3045c11" class="tk">localDW</a>-&gt;<a id="3045c20" class="tk">bitsForTID1</a>.<a id="3045c32" class="tk">is_STATE_RELAY</a> = <a id="3045c49" class="tk">MX_Gateway_IN_OUTPUT</a>;</td></tr>
<tr name="3046" id="3046">
<td><a id="l3046" class='ln'>3046</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3047" id="3047">
<td><a id="l3047" class='ln'>3047</a></td><td>          <span class="kw">switch</span> (<a id="3047c19" class="tk">localDW</a>-&gt;<a id="3047c28" class="tk">bitsForTID1</a>.<a id="3047c40" class="tk">is_RELAY</a>) <span class="br">{</span></td></tr>
<tr name="3048" id="3048">
<td><a id="l3048" class='ln'>3048</a></td><td>           <span class="kw">case</span> <a id="3048c17" class="tk">MX_Gateway_IN_ERROR_OFF</a><a id="3048c40" class="tk">:</a></td></tr>
<tr name="3049" id="3049">
<td><a id="l3049" class='ln'>3049</a></td><td>            <span class="ct">// During 'ERROR_OFF': '<a class="ct blk" blk_line="3049">&lt;S433&gt;:158</a>'</span></td></tr>
<tr name="3050" id="3050">
<td><a id="l3050" class='ln'>3050</a></td><td>            <span class="kw">if</span> (((<a id="3050c19" class="tk">!</a><a id="3050c20" class="tk">rtu_cmd</a>) <a id="3050c29" class="tk">||</a> ((<a id="3050c34" class="tk">!</a><a id="3050c35" class="tk">rtu_dfbk</a>) <a id="3050c45" class="tk">&amp;&amp;</a> (<a id="3050c49" class="tk">localB</a>-&gt;<a id="3050c57" class="tk">state_Output</a> <a id="3050c70" class="tk">!=</a> <a id="3050c73" class="tk">FAILURE</a>))</td></tr>
<tr name="3051" id="3051">
<td><a id="l3051" class='ln'>3051</a></td><td>                 <a id="3051c18" class="tk">||</a> <a id="3051c21" class="tk">rtu_din</a>) <a id="3051c30" class="tk">&amp;&amp;</a> ((<a id="3051c35" class="tk">localB</a>-&gt;<a id="3051c43" class="tk">state_Relay</a> <a id="3051c55" class="tk">==</a> <a id="3051c58" class="tk">NORMAL</a>) <a id="3051c66" class="tk">||</a></td></tr>
<tr name="3052" id="3052">
<td><a id="l3052" class='ln'>3052</a></td><td>                                 (<a id="3052c35" class="tk">rtp_NORMAL_DB_CNT</a> <a id="3052c53" class="tk">!=</a> <a id="3052c56" class="tk">UNLIMITED</a>))) <span class="br">{</span></td></tr>
<tr name="3053" id="3053">
<td><a id="l3053" class='ln'>3053</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3053">&lt;S433&gt;:136</a>'</span></td></tr>
<tr name="3054" id="3054">
<td><a id="l3054" class='ln'>3054</a></td><td>              <span class="ct">// Exit Internal 'ERROR_OFF': '<a class="ct blk" blk_line="3054">&lt;S433&gt;:158</a>'</span></td></tr>
<tr name="3055" id="3055">
<td><a id="l3055" class='ln'>3055</a></td><td>              <a id="3055c15" class="tk">localDW</a>-&gt;<a id="3055c24" class="tk">bitsForTID1</a>.<a id="3055c36" class="tk">is_ERROR_OFF</a> =</td></tr>
<tr name="3056" id="3056">
<td><a id="l3056" class='ln'>3056</a></td><td>                <a id="3056c17" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3057" id="3057">
<td><a id="l3057" class='ln'>3057</a></td><td>              <a id="3057c15" class="tk">localDW</a>-&gt;<a id="3057c24" class="tk">bitsForTID1</a>.<a id="3057c36" class="tk">is_RELAY</a> = <a id="3057c47" class="tk">MX_Gateway_IN_NORMAL_pqenz</a>;</td></tr>
<tr name="3058" id="3058">
<td><a id="l3058" class='ln'>3058</a></td><td></td></tr>
<tr name="3059" id="3059">
<td><a id="l3059" class='ln'>3059</a></td><td>              <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="3059">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3060" id="3060">
<td><a id="l3060" class='ln'>3060</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3060">&lt;S433&gt;:149</a>'</span></td></tr>
<tr name="3061" id="3061">
<td><a id="l3061" class='ln'>3061</a></td><td>              <a id="3061c15" class="tk">localDW</a>-&gt;<a id="3061c24" class="tk">bitsForTID1</a>.<a id="3061c36" class="tk">is_NORMAL</a> = <a id="3061c48" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="3062" id="3062">
<td><a id="l3062" class='ln'>3062</a></td><td></td></tr>
<tr name="3063" id="3063">
<td><a id="l3063" class='ln'>3063</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3063">&lt;S433&gt;:151</a>'</span></td></tr>
<tr name="3064" id="3064">
<td><a id="l3064" class='ln'>3064</a></td><td>              <a id="3064c15" class="tk">localDW</a>-&gt;<a id="3064c24" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="3065" id="3065">
<td><a id="l3065" class='ln'>3065</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3065c24" class="tk">localDW</a>-&gt;<a id="3065c33" class="tk">bitsForTID1</a>.<a id="3065c45" class="tk">is_ERROR_OFF</a> <a id="3065c58" class="tk">==</a></td></tr>
<tr name="3066" id="3066">
<td><a id="l3066" class='ln'>3066</a></td><td>                       <a id="3066c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="3067" id="3067">
<td><a id="l3067" class='ln'>3067</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="3067">&lt;S433&gt;:161</a>'</span></td></tr>
<tr name="3068" id="3068">
<td><a id="l3068" class='ln'>3068</a></td><td>              <span class="kw">if</span> ((<a id="3068c20" class="tk">localDW</a>-&gt;<a id="3068c29" class="tk">debounceRelay</a> <a id="3068c43" class="tk">&gt;=</a> <a id="3068c46" class="tk">rtp_ERROR_OFF_DB_CNT</a>) <a id="3068c68" class="tk">||</a></td></tr>
<tr name="3069" id="3069">
<td><a id="l3069" class='ln'>3069</a></td><td>                  (<a id="3069c20" class="tk">localB</a>-&gt;<a id="3069c28" class="tk">state_Relay</a> <a id="3069c40" class="tk">==</a> <a id="3069c43" class="tk">ERROR_OFF</a>)) <span class="br">{</span></td></tr>
<tr name="3070" id="3070">
<td><a id="l3070" class='ln'>3070</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="3070">&lt;S433&gt;:160</a>'</span></td></tr>
<tr name="3071" id="3071">
<td><a id="l3071" class='ln'>3071</a></td><td>                <a id="3071c17" class="tk">localDW</a>-&gt;<a id="3071c26" class="tk">bitsForTID1</a>.<a id="3071c38" class="tk">is_ERROR_OFF</a> = <a id="3071c53" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="3072" id="3072">
<td><a id="l3072" class='ln'>3072</a></td><td></td></tr>
<tr name="3073" id="3073">
<td><a id="l3073" class='ln'>3073</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="3073">&lt;S433&gt;:162</a>'</span></td></tr>
<tr name="3074" id="3074">
<td><a id="l3074" class='ln'>3074</a></td><td>                <a id="3074c17" class="tk">localB</a>-&gt;<a id="3074c25" class="tk">state_Relay</a> = <a id="3074c39" class="tk">ERROR_OFF</a>;</td></tr>
<tr name="3075" id="3075">
<td><a id="l3075" class='ln'>3075</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3076" id="3076">
<td><a id="l3076" class='ln'>3076</a></td><td>                <a id="3076c17" class="tk">localDW</a>-&gt;<a id="3076c26" class="tk">debounceRelay</a> = (<a id="3076c43" class="tk">uint16_T</a>)(<a id="3076c53" class="tk">int32_T</a>)((<a id="3076c63" class="tk">int32_T</a>)</td></tr>
<tr name="3077" id="3077">
<td><a id="l3077" class='ln'>3077</a></td><td>                  <a id="3077c19" class="tk">localDW</a>-&gt;<a id="3077c28" class="tk">debounceRelay</a> <a id="3077c42" class="tk">+</a> 1);</td></tr>
<tr name="3078" id="3078">
<td><a id="l3078" class='ln'>3078</a></td><td>              <span class="br">}</span></td></tr>
<tr name="3079" id="3079">
<td><a id="l3079" class='ln'>3079</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3080" id="3080">
<td><a id="l3080" class='ln'>3080</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="3080">&lt;S433&gt;:162</a>'</span></td></tr>
<tr name="3081" id="3081">
<td><a id="l3081" class='ln'>3081</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3082" id="3082">
<td><a id="l3082" class='ln'>3082</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="3083" id="3083">
<td><a id="l3083" class='ln'>3083</a></td><td></td></tr>
<tr name="3084" id="3084">
<td><a id="l3084" class='ln'>3084</a></td><td>           <span class="kw">case</span> <a id="3084c17" class="tk">MX_Gateway_IN_ERROR_ON</a><a id="3084c39" class="tk">:</a></td></tr>
<tr name="3085" id="3085">
<td><a id="l3085" class='ln'>3085</a></td><td>            <span class="ct">// During 'ERROR_ON': '<a class="ct blk" blk_line="3085">&lt;S433&gt;:138</a>'</span></td></tr>
<tr name="3086" id="3086">
<td><a id="l3086" class='ln'>3086</a></td><td>            <span class="kw">if</span> ((<a id="3086c18" class="tk">rtu_cmd</a> <a id="3086c26" class="tk">||</a> <a id="3086c29" class="tk">rtu_dfbk</a> <a id="3086c38" class="tk">||</a> (<a id="3086c42" class="tk">!</a><a id="3086c43" class="tk">rtu_din</a>)) <a id="3086c53" class="tk">&amp;&amp;</a> ((<a id="3086c58" class="tk">localB</a>-&gt;<a id="3086c66" class="tk">state_Relay</a> <a id="3086c78" class="tk">==</a></td></tr>
<tr name="3087" id="3087">
<td><a id="l3087" class='ln'>3087</a></td><td>                  <a id="3087c19" class="tk">NORMAL</a>) <a id="3087c27" class="tk">||</a> (<a id="3087c31" class="tk">rtp_NORMAL_DB_CNT</a> <a id="3087c49" class="tk">!=</a> <a id="3087c52" class="tk">UNLIMITED</a>))) <span class="br">{</span></td></tr>
<tr name="3088" id="3088">
<td><a id="l3088" class='ln'>3088</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3088">&lt;S433&gt;:130</a>'</span></td></tr>
<tr name="3089" id="3089">
<td><a id="l3089" class='ln'>3089</a></td><td>              <span class="ct">// Exit Internal 'ERROR_ON': '<a class="ct blk" blk_line="3089">&lt;S433&gt;:138</a>'</span></td></tr>
<tr name="3090" id="3090">
<td><a id="l3090" class='ln'>3090</a></td><td>              <a id="3090c15" class="tk">localDW</a>-&gt;<a id="3090c24" class="tk">bitsForTID1</a>.<a id="3090c36" class="tk">is_ERROR_ON</a> = <a id="3090c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3091" id="3091">
<td><a id="l3091" class='ln'>3091</a></td><td>              <a id="3091c15" class="tk">localDW</a>-&gt;<a id="3091c24" class="tk">bitsForTID1</a>.<a id="3091c36" class="tk">is_RELAY</a> = <a id="3091c47" class="tk">MX_Gateway_IN_NORMAL_pqenz</a>;</td></tr>
<tr name="3092" id="3092">
<td><a id="l3092" class='ln'>3092</a></td><td></td></tr>
<tr name="3093" id="3093">
<td><a id="l3093" class='ln'>3093</a></td><td>              <span class="ct">// Entry Internal 'NORMAL': '<a class="ct blk" blk_line="3093">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3094" id="3094">
<td><a id="l3094" class='ln'>3094</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3094">&lt;S433&gt;:149</a>'</span></td></tr>
<tr name="3095" id="3095">
<td><a id="l3095" class='ln'>3095</a></td><td>              <a id="3095c15" class="tk">localDW</a>-&gt;<a id="3095c24" class="tk">bitsForTID1</a>.<a id="3095c36" class="tk">is_NORMAL</a> = <a id="3095c48" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="3096" id="3096">
<td><a id="l3096" class='ln'>3096</a></td><td></td></tr>
<tr name="3097" id="3097">
<td><a id="l3097" class='ln'>3097</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3097">&lt;S433&gt;:151</a>'</span></td></tr>
<tr name="3098" id="3098">
<td><a id="l3098" class='ln'>3098</a></td><td>              <a id="3098c15" class="tk">localDW</a>-&gt;<a id="3098c24" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="3099" id="3099">
<td><a id="l3099" class='ln'>3099</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3099c24" class="tk">localDW</a>-&gt;<a id="3099c33" class="tk">bitsForTID1</a>.<a id="3099c45" class="tk">is_ERROR_ON</a> <a id="3099c57" class="tk">==</a></td></tr>
<tr name="3100" id="3100">
<td><a id="l3100" class='ln'>3100</a></td><td>                       <a id="3100c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="3101" id="3101">
<td><a id="l3101" class='ln'>3101</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="3101">&lt;S433&gt;:141</a>'</span></td></tr>
<tr name="3102" id="3102">
<td><a id="l3102" class='ln'>3102</a></td><td>              <span class="kw">if</span> ((<a id="3102c20" class="tk">localDW</a>-&gt;<a id="3102c29" class="tk">debounceRelay</a> <a id="3102c43" class="tk">&gt;=</a> <a id="3102c46" class="tk">rtp_ERROR_ON_DB_CNT</a>) <a id="3102c67" class="tk">||</a></td></tr>
<tr name="3103" id="3103">
<td><a id="l3103" class='ln'>3103</a></td><td>                  (<a id="3103c20" class="tk">localB</a>-&gt;<a id="3103c28" class="tk">state_Relay</a> <a id="3103c40" class="tk">==</a> <a id="3103c43" class="tk">ERROR_ON</a>)) <span class="br">{</span></td></tr>
<tr name="3104" id="3104">
<td><a id="l3104" class='ln'>3104</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="3104">&lt;S433&gt;:140</a>'</span></td></tr>
<tr name="3105" id="3105">
<td><a id="l3105" class='ln'>3105</a></td><td>                <a id="3105c17" class="tk">localDW</a>-&gt;<a id="3105c26" class="tk">bitsForTID1</a>.<a id="3105c38" class="tk">is_ERROR_ON</a> = <a id="3105c52" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="3106" id="3106">
<td><a id="l3106" class='ln'>3106</a></td><td></td></tr>
<tr name="3107" id="3107">
<td><a id="l3107" class='ln'>3107</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="3107">&lt;S433&gt;:142</a>'</span></td></tr>
<tr name="3108" id="3108">
<td><a id="l3108" class='ln'>3108</a></td><td>                <a id="3108c17" class="tk">localB</a>-&gt;<a id="3108c25" class="tk">state_Relay</a> = <a id="3108c39" class="tk">ERROR_ON</a>;</td></tr>
<tr name="3109" id="3109">
<td><a id="l3109" class='ln'>3109</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3110" id="3110">
<td><a id="l3110" class='ln'>3110</a></td><td>                <a id="3110c17" class="tk">localDW</a>-&gt;<a id="3110c26" class="tk">debounceRelay</a> = (<a id="3110c43" class="tk">uint16_T</a>)(<a id="3110c53" class="tk">int32_T</a>)((<a id="3110c63" class="tk">int32_T</a>)</td></tr>
<tr name="3111" id="3111">
<td><a id="l3111" class='ln'>3111</a></td><td>                  <a id="3111c19" class="tk">localDW</a>-&gt;<a id="3111c28" class="tk">debounceRelay</a> <a id="3111c42" class="tk">+</a> 1);</td></tr>
<tr name="3112" id="3112">
<td><a id="l3112" class='ln'>3112</a></td><td>              <span class="br">}</span></td></tr>
<tr name="3113" id="3113">
<td><a id="l3113" class='ln'>3113</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3114" id="3114">
<td><a id="l3114" class='ln'>3114</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="3114">&lt;S433&gt;:142</a>'</span></td></tr>
<tr name="3115" id="3115">
<td><a id="l3115" class='ln'>3115</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3116" id="3116">
<td><a id="l3116" class='ln'>3116</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="3117" id="3117">
<td><a id="l3117" class='ln'>3117</a></td><td></td></tr>
<tr name="3118" id="3118">
<td><a id="l3118" class='ln'>3118</a></td><td>           <span class="kw">default</span><a id="3118c19" class="tk">:</a></td></tr>
<tr name="3119" id="3119">
<td><a id="l3119" class='ln'>3119</a></td><td>            <span class="ct">// During 'NORMAL': '<a class="ct blk" blk_line="3119">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3120" id="3120">
<td><a id="l3120" class='ln'>3120</a></td><td>            <span class="kw">if</span> ((<a id="3120c18" class="tk">!</a><a id="3120c19" class="tk">rtu_cmd</a>) <a id="3120c28" class="tk">&amp;&amp;</a> (<a id="3120c32" class="tk">!</a><a id="3120c33" class="tk">rtu_dfbk</a>) <a id="3120c43" class="tk">&amp;&amp;</a> <a id="3120c46" class="tk">rtu_din</a>) <span class="br">{</span></td></tr>
<tr name="3121" id="3121">
<td><a id="l3121" class='ln'>3121</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3121">&lt;S433&gt;:129</a>'</span></td></tr>
<tr name="3122" id="3122">
<td><a id="l3122" class='ln'>3122</a></td><td>              <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="3122">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3123" id="3123">
<td><a id="l3123" class='ln'>3123</a></td><td>              <a id="3123c15" class="tk">localDW</a>-&gt;<a id="3123c24" class="tk">bitsForTID1</a>.<a id="3123c36" class="tk">is_NORMAL</a> = <a id="3123c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3124" id="3124">
<td><a id="l3124" class='ln'>3124</a></td><td>              <a id="3124c15" class="tk">localDW</a>-&gt;<a id="3124c24" class="tk">bitsForTID1</a>.<a id="3124c36" class="tk">is_RELAY</a> = <a id="3124c47" class="tk">MX_Gateway_IN_ERROR_ON</a>;</td></tr>
<tr name="3125" id="3125">
<td><a id="l3125" class='ln'>3125</a></td><td></td></tr>
<tr name="3126" id="3126">
<td><a id="l3126" class='ln'>3126</a></td><td>              <span class="ct">// Entry Internal 'ERROR_ON': '<a class="ct blk" blk_line="3126">&lt;S433&gt;:138</a>'</span></td></tr>
<tr name="3127" id="3127">
<td><a id="l3127" class='ln'>3127</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3127">&lt;S433&gt;:139</a>'</span></td></tr>
<tr name="3128" id="3128">
<td><a id="l3128" class='ln'>3128</a></td><td>              <a id="3128c15" class="tk">localDW</a>-&gt;<a id="3128c24" class="tk">bitsForTID1</a>.<a id="3128c36" class="tk">is_ERROR_ON</a> = <a id="3128c50" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="3129" id="3129">
<td><a id="l3129" class='ln'>3129</a></td><td></td></tr>
<tr name="3130" id="3130">
<td><a id="l3130" class='ln'>3130</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3130">&lt;S433&gt;:141</a>'</span></td></tr>
<tr name="3131" id="3131">
<td><a id="l3131" class='ln'>3131</a></td><td>              <a id="3131c15" class="tk">localDW</a>-&gt;<a id="3131c24" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="3132" id="3132">
<td><a id="l3132" class='ln'>3132</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3132c24" class="tk">rtu_cmd</a> <a id="3132c32" class="tk">&amp;&amp;</a> (<a id="3132c36" class="tk">rtu_dfbk</a> <a id="3132c45" class="tk">||</a> (<a id="3132c49" class="tk">localB</a>-&gt;<a id="3132c57" class="tk">state_Output</a> <a id="3132c70" class="tk">==</a> <a id="3132c73" class="tk">FAILURE</a>))</td></tr>
<tr name="3133" id="3133">
<td><a id="l3133" class='ln'>3133</a></td><td>                       <a id="3133c24" class="tk">&amp;&amp;</a> (<a id="3133c28" class="tk">!</a><a id="3133c29" class="tk">rtu_din</a>)) <span class="br">{</span></td></tr>
<tr name="3134" id="3134">
<td><a id="l3134" class='ln'>3134</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3134">&lt;S433&gt;:137</a>'</span></td></tr>
<tr name="3135" id="3135">
<td><a id="l3135" class='ln'>3135</a></td><td>              <span class="ct">// Exit Internal 'NORMAL': '<a class="ct blk" blk_line="3135">&lt;S433&gt;:148</a>'</span></td></tr>
<tr name="3136" id="3136">
<td><a id="l3136" class='ln'>3136</a></td><td>              <a id="3136c15" class="tk">localDW</a>-&gt;<a id="3136c24" class="tk">bitsForTID1</a>.<a id="3136c36" class="tk">is_NORMAL</a> = <a id="3136c48" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bpan</a>;</td></tr>
<tr name="3137" id="3137">
<td><a id="l3137" class='ln'>3137</a></td><td>              <a id="3137c15" class="tk">localDW</a>-&gt;<a id="3137c24" class="tk">bitsForTID1</a>.<a id="3137c36" class="tk">is_RELAY</a> = <a id="3137c47" class="tk">MX_Gateway_IN_ERROR_OFF</a>;</td></tr>
<tr name="3138" id="3138">
<td><a id="l3138" class='ln'>3138</a></td><td></td></tr>
<tr name="3139" id="3139">
<td><a id="l3139" class='ln'>3139</a></td><td>              <span class="ct">// Entry Internal 'ERROR_OFF': '<a class="ct blk" blk_line="3139">&lt;S433&gt;:158</a>'</span></td></tr>
<tr name="3140" id="3140">
<td><a id="l3140" class='ln'>3140</a></td><td>              <span class="ct">// Transition: '<a class="ct blk" blk_line="3140">&lt;S433&gt;:159</a>'</span></td></tr>
<tr name="3141" id="3141">
<td><a id="l3141" class='ln'>3141</a></td><td>              <a id="3141c15" class="tk">localDW</a>-&gt;<a id="3141c24" class="tk">bitsForTID1</a>.<a id="3141c36" class="tk">is_ERROR_OFF</a> = <a id="3141c51" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>;</td></tr>
<tr name="3142" id="3142">
<td><a id="l3142" class='ln'>3142</a></td><td></td></tr>
<tr name="3143" id="3143">
<td><a id="l3143" class='ln'>3143</a></td><td>              <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3143">&lt;S433&gt;:161</a>'</span></td></tr>
<tr name="3144" id="3144">
<td><a id="l3144" class='ln'>3144</a></td><td>              <a id="3144c15" class="tk">localDW</a>-&gt;<a id="3144c24" class="tk">debounceRelay</a> = 0U;</td></tr>
<tr name="3145" id="3145">
<td><a id="l3145" class='ln'>3145</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3145c24" class="tk">localDW</a>-&gt;<a id="3145c33" class="tk">bitsForTID1</a>.<a id="3145c45" class="tk">is_NORMAL</a> <a id="3145c55" class="tk">==</a></td></tr>
<tr name="3146" id="3146">
<td><a id="l3146" class='ln'>3146</a></td><td>                       <a id="3146c24" class="tk">MX_Gateway_IN_DEBOUNCE_mmz1</a>) <span class="br">{</span></td></tr>
<tr name="3147" id="3147">
<td><a id="l3147" class='ln'>3147</a></td><td>              <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="3147">&lt;S433&gt;:151</a>'</span></td></tr>
<tr name="3148" id="3148">
<td><a id="l3148" class='ln'>3148</a></td><td>              <span class="kw">if</span> ((<a id="3148c20" class="tk">localDW</a>-&gt;<a id="3148c29" class="tk">debounceRelay</a> <a id="3148c43" class="tk">&gt;=</a> <a id="3148c46" class="tk">rtp_NORMAL_DB_CNT</a>) <a id="3148c65" class="tk">||</a></td></tr>
<tr name="3149" id="3149">
<td><a id="l3149" class='ln'>3149</a></td><td>                  (<a id="3149c20" class="tk">localB</a>-&gt;<a id="3149c28" class="tk">state_Relay</a> <a id="3149c40" class="tk">==</a> <a id="3149c43" class="tk">NORMAL</a>)) <span class="br">{</span></td></tr>
<tr name="3150" id="3150">
<td><a id="l3150" class='ln'>3150</a></td><td>                <span class="ct">// Transition: '<a class="ct blk" blk_line="3150">&lt;S433&gt;:150</a>'</span></td></tr>
<tr name="3151" id="3151">
<td><a id="l3151" class='ln'>3151</a></td><td>                <a id="3151c17" class="tk">localDW</a>-&gt;<a id="3151c26" class="tk">bitsForTID1</a>.<a id="3151c38" class="tk">is_NORMAL</a> = <a id="3151c50" class="tk">MX_Gateway_IN_FAULT_pyte</a>;</td></tr>
<tr name="3152" id="3152">
<td><a id="l3152" class='ln'>3152</a></td><td></td></tr>
<tr name="3153" id="3153">
<td><a id="l3153" class='ln'>3153</a></td><td>                <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="3153">&lt;S433&gt;:152</a>'</span></td></tr>
<tr name="3154" id="3154">
<td><a id="l3154" class='ln'>3154</a></td><td>                <a id="3154c17" class="tk">localB</a>-&gt;<a id="3154c25" class="tk">state_Relay</a> = <a id="3154c39" class="tk">NORMAL</a>;</td></tr>
<tr name="3155" id="3155">
<td><a id="l3155" class='ln'>3155</a></td><td>              <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3156" id="3156">
<td><a id="l3156" class='ln'>3156</a></td><td>                <a id="3156c17" class="tk">localDW</a>-&gt;<a id="3156c26" class="tk">debounceRelay</a> = (<a id="3156c43" class="tk">uint16_T</a>)(<a id="3156c53" class="tk">int32_T</a>)((<a id="3156c63" class="tk">int32_T</a>)</td></tr>
<tr name="3157" id="3157">
<td><a id="l3157" class='ln'>3157</a></td><td>                  <a id="3157c19" class="tk">localDW</a>-&gt;<a id="3157c28" class="tk">debounceRelay</a> <a id="3157c42" class="tk">+</a> 1);</td></tr>
<tr name="3158" id="3158">
<td><a id="l3158" class='ln'>3158</a></td><td>              <span class="br">}</span></td></tr>
<tr name="3159" id="3159">
<td><a id="l3159" class='ln'>3159</a></td><td>            <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3160" id="3160">
<td><a id="l3160" class='ln'>3160</a></td><td>              <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="3160">&lt;S433&gt;:152</a>'</span></td></tr>
<tr name="3161" id="3161">
<td><a id="l3161" class='ln'>3161</a></td><td>            <span class="br">}</span></td></tr>
<tr name="3162" id="3162">
<td><a id="l3162" class='ln'>3162</a></td><td>            <span class="kw">break</span>;</td></tr>
<tr name="3163" id="3163">
<td><a id="l3163" class='ln'>3163</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3164" id="3164">
<td><a id="l3164" class='ln'>3164</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3165" id="3165">
<td><a id="l3165" class='ln'>3165</a></td><td>      <span class="br">}</span></td></tr>
<tr name="3166" id="3166">
<td><a id="l3166" class='ln'>3166</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3167" id="3167">
<td><a id="l3167" class='ln'>3167</a></td><td></td></tr>
<tr name="3168" id="3168">
<td><a id="l3168" class='ln'>3168</a></td><td>    <span class="ct">// End of Chart: '<a class="ct blk" blk_line="3168">&lt;S432&gt;/relay_error_state</a>'</span></td></tr>
<tr name="3169" id="3169">
<td><a id="l3169" class='ln'>3169</a></td><td></td></tr>
<tr name="3170" id="3170">
<td><a id="l3170" class='ln'>3170</a></td><td>    <span class="ct">// SignalConversion: '<a class="ct blk" blk_line="3170">&lt;S432&gt;/OutportBufferForstate_Output</a>'</span></td></tr>
<tr name="3171" id="3171">
<td><a id="l3171" class='ln'>3171</a></td><td>    <a id="3171c5" class="tk">*</a><a id="3171c6" class="tk">rty_state_Output</a> = <a id="3171c25" class="tk">localB</a>-&gt;<a id="3171c33" class="tk">state_Output</a>;</td></tr>
<tr name="3172" id="3172">
<td><a id="l3172" class='ln'>3172</a></td><td></td></tr>
<tr name="3173" id="3173">
<td><a id="l3173" class='ln'>3173</a></td><td>    <span class="ct">// SignalConversion: '<a class="ct blk" blk_line="3173">&lt;S432&gt;/OutportBufferForstate_Relay</a>'</span></td></tr>
<tr name="3174" id="3174">
<td><a id="l3174" class='ln'>3174</a></td><td>    <a id="3174c5" class="tk">*</a><a id="3174c6" class="tk">rty_state_Relay</a> = <a id="3174c24" class="tk">localB</a>-&gt;<a id="3174c32" class="tk">state_Relay</a>;</td></tr>
<tr name="3175" id="3175">
<td><a id="l3175" class='ln'>3175</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3176" id="3176">
<td><a id="l3176" class='ln'>3176</a></td><td>    <span class="kw">if</span> (<a id="3176c9" class="tk">localDW</a>-&gt;<a id="3176c18" class="tk">relay_oc_MODE</a>) <span class="br">{</span></td></tr>
<tr name="3177" id="3177">
<td><a id="l3177" class='ln'>3177</a></td><td>      <a id="3177c7" class="tk">MX_Gateway_relay_oc_Disable</a>(<a id="3177c35" class="tk">rty_state_Output</a>, <a id="3177c53" class="tk">rty_state_Relay</a>, <a id="3177c70" class="tk">localDW</a>);</td></tr>
<tr name="3178" id="3178">
<td><a id="l3178" class='ln'>3178</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3179" id="3179">
<td><a id="l3179" class='ln'>3179</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3180" id="3180">
<td><a id="l3180" class='ln'>3180</a></td><td></td></tr>
<tr name="3181" id="3181">
<td><a id="l3181" class='ln'>3181</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="3181">&lt;S427&gt;/relay_oc</a>'</span></td></tr>
<tr name="3182" id="3182">
<td><a id="l3182" class='ln'>3182</a></td><td><span class="br">}</span></td></tr>
<tr name="3183" id="3183">
<td><a id="l3183" class='ln'>3183</a></td><td></td></tr>
<tr name="3184" id="3184">
<td><a id="l3184" class='ln'>3184</a></td><td><span class="ct">//</span></td></tr>
<tr name="3185" id="3185">
<td><a id="l3185" class='ln'>3185</a></td><td><span class="ct">//  System initialize for enable system:</span></td></tr>
<tr name="3186" id="3186">
<td><a id="l3186" class='ln'>3186</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3186">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3187" id="3187">
<td><a id="l3187" class='ln'>3187</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3187">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3188" id="3188">
<td><a id="l3188" class='ln'>3188</a></td><td></td></tr>
<tr name="3189" id="3189">
<td><a id="l3189" class='ln'>3189</a></td><td><span class="kw">void</span> <a id="3189c6" class="tk">MX_Gateway_hc_hsd_Init</a>(<a id="3189c29" class="tk">uint8_T</a> <a id="3189c37" class="tk">*</a><a id="3189c38" class="tk">rty_state</a>, <a id="3189c49" class="tk">rtB_hc_hsd_MX_Gateway</a> <a id="3189c71" class="tk">*</a><a id="3189c72" class="tk">localB</a>,</td></tr>
<tr name="3190" id="3190">
<td><a id="l3190" class='ln'>3190</a></td><td>  <a id="3190c3" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="3190c26" class="tk">*</a><a id="3190c27" class="tk">localDW</a>)</td></tr>
<tr name="3191" id="3191">
<td><a id="l3191" class='ln'>3191</a></td><td><span class="br">{</span></td></tr>
<tr name="3192" id="3192">
<td><a id="l3192" class='ln'>3192</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="3192">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="3193" id="3193">
<td><a id="l3193" class='ln'>3193</a></td><td>  <a id="3193c3" class="tk">localDW</a>-&gt;<a id="3193c12" class="tk">bitsForTID1</a>.<a id="3193c24" class="tk">is_OPEN_CIRCUIT</a> = <a id="3193c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3194" id="3194">
<td><a id="l3194" class='ln'>3194</a></td><td>  <a id="3194c3" class="tk">localDW</a>-&gt;<a id="3194c12" class="tk">bitsForTID1</a>.<a id="3194c24" class="tk">is_SHORT_TO_BATTERY</a> = <a id="3194c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3195" id="3195">
<td><a id="l3195" class='ln'>3195</a></td><td>  <a id="3195c3" class="tk">localDW</a>-&gt;<a id="3195c12" class="tk">bitsForTID1</a>.<a id="3195c24" class="tk">is_SHORT_TO_GROUND</a> = <a id="3195c45" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3196" id="3196">
<td><a id="l3196" class='ln'>3196</a></td><td>  <a id="3196c3" class="tk">localDW</a>-&gt;<a id="3196c12" class="tk">bitsForTID1</a>.<a id="3196c24" class="tk">is_active_c4_MX_Library</a> = 0U;</td></tr>
<tr name="3197" id="3197">
<td><a id="l3197" class='ln'>3197</a></td><td>  <a id="3197c3" class="tk">localDW</a>-&gt;<a id="3197c12" class="tk">bitsForTID1</a>.<a id="3197c24" class="tk">is_c4_MX_Library</a> = <a id="3197c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3198" id="3198">
<td><a id="l3198" class='ln'>3198</a></td><td>  <a id="3198c3" class="tk">localDW</a>-&gt;<a id="3198c12" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="3199" id="3199">
<td><a id="l3199" class='ln'>3199</a></td><td>  <a id="3199c3" class="tk">localB</a>-&gt;<a id="3199c11" class="tk">state</a> = 0U;</td></tr>
<tr name="3200" id="3200">
<td><a id="l3200" class='ln'>3200</a></td><td></td></tr>
<tr name="3201" id="3201">
<td><a id="l3201" class='ln'>3201</a></td><td>  <span class="ct">// SystemInitialize for Outport: '<a class="ct blk" blk_line="3201">&lt;S443&gt;/state</a>'</span></td></tr>
<tr name="3202" id="3202">
<td><a id="l3202" class='ln'>3202</a></td><td>  <a id="3202c3" class="tk">*</a><a id="3202c4" class="tk">rty_state</a> = ((<a id="3202c18" class="tk">uint8_T</a>)8U);</td></tr>
<tr name="3203" id="3203">
<td><a id="l3203" class='ln'>3203</a></td><td><span class="br">}</span></td></tr>
<tr name="3204" id="3204">
<td><a id="l3204" class='ln'>3204</a></td><td></td></tr>
<tr name="3205" id="3205">
<td><a id="l3205" class='ln'>3205</a></td><td><span class="ct">//</span></td></tr>
<tr name="3206" id="3206">
<td><a id="l3206" class='ln'>3206</a></td><td><span class="ct">//  System reset for enable system:</span></td></tr>
<tr name="3207" id="3207">
<td><a id="l3207" class='ln'>3207</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3207">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3208" id="3208">
<td><a id="l3208" class='ln'>3208</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3208">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3209" id="3209">
<td><a id="l3209" class='ln'>3209</a></td><td></td></tr>
<tr name="3210" id="3210">
<td><a id="l3210" class='ln'>3210</a></td><td><span class="kw">void</span> <a id="3210c6" class="tk">MX_Gateway_hc_hsd_Reset</a>(<a id="3210c30" class="tk">rtB_hc_hsd_MX_Gateway</a> <a id="3210c52" class="tk">*</a><a id="3210c53" class="tk">localB</a>,</td></tr>
<tr name="3211" id="3211">
<td><a id="l3211" class='ln'>3211</a></td><td>  <a id="3211c3" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="3211c26" class="tk">*</a><a id="3211c27" class="tk">localDW</a>)</td></tr>
<tr name="3212" id="3212">
<td><a id="l3212" class='ln'>3212</a></td><td><span class="br">{</span></td></tr>
<tr name="3213" id="3213">
<td><a id="l3213" class='ln'>3213</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="3213">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="3214" id="3214">
<td><a id="l3214" class='ln'>3214</a></td><td>  <a id="3214c3" class="tk">localDW</a>-&gt;<a id="3214c12" class="tk">bitsForTID1</a>.<a id="3214c24" class="tk">is_OPEN_CIRCUIT</a> = <a id="3214c42" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3215" id="3215">
<td><a id="l3215" class='ln'>3215</a></td><td>  <a id="3215c3" class="tk">localDW</a>-&gt;<a id="3215c12" class="tk">bitsForTID1</a>.<a id="3215c24" class="tk">is_SHORT_TO_BATTERY</a> = <a id="3215c46" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3216" id="3216">
<td><a id="l3216" class='ln'>3216</a></td><td>  <a id="3216c3" class="tk">localDW</a>-&gt;<a id="3216c12" class="tk">bitsForTID1</a>.<a id="3216c24" class="tk">is_SHORT_TO_GROUND</a> = <a id="3216c45" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3217" id="3217">
<td><a id="l3217" class='ln'>3217</a></td><td>  <a id="3217c3" class="tk">localDW</a>-&gt;<a id="3217c12" class="tk">bitsForTID1</a>.<a id="3217c24" class="tk">is_active_c4_MX_Library</a> = 0U;</td></tr>
<tr name="3218" id="3218">
<td><a id="l3218" class='ln'>3218</a></td><td>  <a id="3218c3" class="tk">localDW</a>-&gt;<a id="3218c12" class="tk">bitsForTID1</a>.<a id="3218c24" class="tk">is_c4_MX_Library</a> = <a id="3218c43" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3219" id="3219">
<td><a id="l3219" class='ln'>3219</a></td><td>  <a id="3219c3" class="tk">localDW</a>-&gt;<a id="3219c12" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="3220" id="3220">
<td><a id="l3220" class='ln'>3220</a></td><td>  <a id="3220c3" class="tk">localB</a>-&gt;<a id="3220c11" class="tk">state</a> = 0U;</td></tr>
<tr name="3221" id="3221">
<td><a id="l3221" class='ln'>3221</a></td><td><span class="br">}</span></td></tr>
<tr name="3222" id="3222">
<td><a id="l3222" class='ln'>3222</a></td><td></td></tr>
<tr name="3223" id="3223">
<td><a id="l3223" class='ln'>3223</a></td><td><span class="ct">//</span></td></tr>
<tr name="3224" id="3224">
<td><a id="l3224" class='ln'>3224</a></td><td><span class="ct">//  Disable for enable system:</span></td></tr>
<tr name="3225" id="3225">
<td><a id="l3225" class='ln'>3225</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3225">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3226" id="3226">
<td><a id="l3226" class='ln'>3226</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3226">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3227" id="3227">
<td><a id="l3227" class='ln'>3227</a></td><td></td></tr>
<tr name="3228" id="3228">
<td><a id="l3228" class='ln'>3228</a></td><td><span class="kw">void</span> <a id="3228c6" class="tk">MX_Gateway_hc_hsd_Disable</a>(<a id="3228c32" class="tk">uint8_T</a> <a id="3228c40" class="tk">*</a><a id="3228c41" class="tk">rty_state</a>, <a id="3228c52" class="tk">rtDW_hc_hsd_MX_Gateway</a></td></tr>
<tr name="3229" id="3229">
<td><a id="l3229" class='ln'>3229</a></td><td>  <a id="3229c3" class="tk">*</a><a id="3229c4" class="tk">localDW</a>)</td></tr>
<tr name="3230" id="3230">
<td><a id="l3230" class='ln'>3230</a></td><td><span class="br">{</span></td></tr>
<tr name="3231" id="3231">
<td><a id="l3231" class='ln'>3231</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="3231">&lt;S308&gt;/hc_hsd</a>' incorporates:</span></td></tr>
<tr name="3232" id="3232">
<td><a id="l3232" class='ln'>3232</a></td><td>  <span class="ct">//   EnablePort: '<a class="ct blk" blk_line="3232">&lt;S443&gt;/Enable</a>'</span></td></tr>
<tr name="3233" id="3233">
<td><a id="l3233" class='ln'>3233</a></td><td></td></tr>
<tr name="3234" id="3234">
<td><a id="l3234" class='ln'>3234</a></td><td>  <span class="ct">// Disable for Outport: '<a class="ct blk" blk_line="3234">&lt;S443&gt;/state</a>'</span></td></tr>
<tr name="3235" id="3235">
<td><a id="l3235" class='ln'>3235</a></td><td>  <a id="3235c3" class="tk">*</a><a id="3235c4" class="tk">rty_state</a> = ((<a id="3235c18" class="tk">uint8_T</a>)8U);</td></tr>
<tr name="3236" id="3236">
<td><a id="l3236" class='ln'>3236</a></td><td></td></tr>
<tr name="3237" id="3237">
<td><a id="l3237" class='ln'>3237</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="3237">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3238" id="3238">
<td><a id="l3238" class='ln'>3238</a></td><td>  <a id="3238c3" class="tk">localDW</a>-&gt;<a id="3238c12" class="tk">hc_hsd_MODE</a> = false;</td></tr>
<tr name="3239" id="3239">
<td><a id="l3239" class='ln'>3239</a></td><td><span class="br">}</span></td></tr>
<tr name="3240" id="3240">
<td><a id="l3240" class='ln'>3240</a></td><td></td></tr>
<tr name="3241" id="3241">
<td><a id="l3241" class='ln'>3241</a></td><td><span class="ct">//</span></td></tr>
<tr name="3242" id="3242">
<td><a id="l3242" class='ln'>3242</a></td><td><span class="ct">//  Output and update for enable system:</span></td></tr>
<tr name="3243" id="3243">
<td><a id="l3243" class='ln'>3243</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3243">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3244" id="3244">
<td><a id="l3244" class='ln'>3244</a></td><td><span class="ct">//     '<a class="ct blk" blk_line="3244">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3245" id="3245">
<td><a id="l3245" class='ln'>3245</a></td><td></td></tr>
<tr name="3246" id="3246">
<td><a id="l3246" class='ln'>3246</a></td><td><span class="kw">void</span> <a id="3246c6" class="tk">MX_Gateway_hc_hsd</a>(<a id="3246c24" class="tk">boolean_T</a> <a id="3246c34" class="tk">rtu_Enable</a>, <a id="3246c46" class="tk">uint16_T</a> <a id="3246c55" class="tk">rtu_duty</a>, <a id="3246c65" class="tk">uint16_T</a></td></tr>
<tr name="3247" id="3247">
<td><a id="l3247" class='ln'>3247</a></td><td>  <a id="3247c3" class="tk">rtu_afbk</a>, <a id="3247c13" class="tk">uint16_T</a> <a id="3247c22" class="tk">rtu_Vbatt</a>, <a id="3247c33" class="tk">uint8_T</a> <a id="3247c41" class="tk">*</a><a id="3247c42" class="tk">rty_state</a>, <a id="3247c53" class="tk">rtB_hc_hsd_MX_Gateway</a></td></tr>
<tr name="3248" id="3248">
<td><a id="l3248" class='ln'>3248</a></td><td>  <a id="3248c3" class="tk">*</a><a id="3248c4" class="tk">localB</a>, <a id="3248c12" class="tk">rtDW_hc_hsd_MX_Gateway</a> <a id="3248c35" class="tk">*</a><a id="3248c36" class="tk">localDW</a>, <a id="3248c45" class="tk">uint16_T</a> <a id="3248c54" class="tk">rtp_OPEN_DB_CNT</a>, <a id="3248c71" class="tk">uint16_T</a></td></tr>
<tr name="3249" id="3249">
<td><a id="l3249" class='ln'>3249</a></td><td>  <a id="3249c3" class="tk">rtp_STB_DB_CNT</a>, <a id="3249c19" class="tk">uint16_T</a> <a id="3249c28" class="tk">rtp_STG_DB_CNT</a>)</td></tr>
<tr name="3250" id="3250">
<td><a id="l3250" class='ln'>3250</a></td><td><span class="br">{</span></td></tr>
<tr name="3251" id="3251">
<td><a id="l3251" class='ln'>3251</a></td><td>  <a id="3251c3" class="tk">int16_T</a> <a id="3251c11" class="tk">rtb_afbk_ratio</a>;</td></tr>
<tr name="3252" id="3252">
<td><a id="l3252" class='ln'>3252</a></td><td></td></tr>
<tr name="3253" id="3253">
<td><a id="l3253" class='ln'>3253</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="3253">&lt;S308&gt;/hc_hsd</a>' incorporates:</span></td></tr>
<tr name="3254" id="3254">
<td><a id="l3254" class='ln'>3254</a></td><td>  <span class="ct">//   EnablePort: '<a class="ct blk" blk_line="3254">&lt;S443&gt;/Enable</a>'</span></td></tr>
<tr name="3255" id="3255">
<td><a id="l3255" class='ln'>3255</a></td><td></td></tr>
<tr name="3256" id="3256">
<td><a id="l3256" class='ln'>3256</a></td><td>  <span class="kw">if</span> (<a id="3256c7" class="tk">rtu_Enable</a>) <span class="br">{</span></td></tr>
<tr name="3257" id="3257">
<td><a id="l3257" class='ln'>3257</a></td><td>    <span class="kw">if</span> (<a id="3257c9" class="tk">!</a><a id="3257c10" class="tk">localDW</a>-&gt;<a id="3257c19" class="tk">hc_hsd_MODE</a>) <span class="br">{</span></td></tr>
<tr name="3258" id="3258">
<td><a id="l3258" class='ln'>3258</a></td><td>      <a id="3258c7" class="tk">MX_Gateway_hc_hsd_Reset</a>(<a id="3258c31" class="tk">localB</a>, <a id="3258c39" class="tk">localDW</a>);</td></tr>
<tr name="3259" id="3259">
<td><a id="l3259" class='ln'>3259</a></td><td>      <a id="3259c7" class="tk">localDW</a>-&gt;<a id="3259c16" class="tk">hc_hsd_MODE</a> = true;</td></tr>
<tr name="3260" id="3260">
<td><a id="l3260" class='ln'>3260</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3261" id="3261">
<td><a id="l3261" class='ln'>3261</a></td><td></td></tr>
<tr name="3262" id="3262">
<td><a id="l3262" class='ln'>3262</a></td><td>    <span class="ct">// Product: '<a class="ct blk" blk_line="3262">&lt;S443&gt;/Divide</a>'</span></td></tr>
<tr name="3263" id="3263">
<td><a id="l3263" class='ln'>3263</a></td><td>    <a id="3263c5" class="tk">rtb_afbk_ratio</a> = <a id="3263c22" class="tk">div_s16u32</a>((<a id="3263c34" class="tk">uint32_T</a>)((<a id="3263c45" class="tk">uint32_T</a>)<a id="3263c54" class="tk">rtu_afbk</a> <a id="3263c63" class="tk">&lt;&lt;</a> 8), (<a id="3263c71" class="tk">uint32_T</a>)</td></tr>
<tr name="3264" id="3264">
<td><a id="l3264" class='ln'>3264</a></td><td>      <a id="3264c7" class="tk">rtu_Vbatt</a>);</td></tr>
<tr name="3265" id="3265">
<td><a id="l3265" class='ln'>3265</a></td><td></td></tr>
<tr name="3266" id="3266">
<td><a id="l3266" class='ln'>3266</a></td><td>    <span class="ct">// Chart: '<a class="ct blk" blk_line="3266">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="3267" id="3267">
<td><a id="l3267" class='ln'>3267</a></td><td>    <span class="ct">// Gateway: hc_hsd/Fault monitor</span></td></tr>
<tr name="3268" id="3268">
<td><a id="l3268" class='ln'>3268</a></td><td>    <span class="ct">// During: hc_hsd/Fault monitor</span></td></tr>
<tr name="3269" id="3269">
<td><a id="l3269" class='ln'>3269</a></td><td>    <span class="kw">if</span> ((<a id="3269c10" class="tk">uint32_T</a>)<a id="3269c19" class="tk">localDW</a>-&gt;<a id="3269c28" class="tk">bitsForTID1</a>.<a id="3269c40" class="tk">is_active_c4_MX_Library</a> <a id="3269c64" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="3270" id="3270">
<td><a id="l3270" class='ln'>3270</a></td><td>      <span class="ct">// Entry: hc_hsd/Fault monitor</span></td></tr>
<tr name="3271" id="3271">
<td><a id="l3271" class='ln'>3271</a></td><td>      <a id="3271c7" class="tk">localDW</a>-&gt;<a id="3271c16" class="tk">bitsForTID1</a>.<a id="3271c28" class="tk">is_active_c4_MX_Library</a> = 1U;</td></tr>
<tr name="3272" id="3272">
<td><a id="l3272" class='ln'>3272</a></td><td></td></tr>
<tr name="3273" id="3273">
<td><a id="l3273" class='ln'>3273</a></td><td>      <span class="ct">// Entry Internal: hc_hsd/Fault monitor</span></td></tr>
<tr name="3274" id="3274">
<td><a id="l3274" class='ln'>3274</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="3274">&lt;S444&gt;:155</a>'</span></td></tr>
<tr name="3275" id="3275">
<td><a id="l3275" class='ln'>3275</a></td><td>      <a id="3275c7" class="tk">localDW</a>-&gt;<a id="3275c16" class="tk">bitsForTID1</a>.<a id="3275c28" class="tk">is_c4_MX_Library</a> = <a id="3275c47" class="tk">MX_Gateway_IN_NORMAL_l0jr</a>;</td></tr>
<tr name="3276" id="3276">
<td><a id="l3276" class='ln'>3276</a></td><td></td></tr>
<tr name="3277" id="3277">
<td><a id="l3277" class='ln'>3277</a></td><td>      <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="3277">&lt;S444&gt;:145</a>'</span></td></tr>
<tr name="3278" id="3278">
<td><a id="l3278" class='ln'>3278</a></td><td>      <a id="3278c7" class="tk">localDW</a>-&gt;<a id="3278c16" class="tk">db_cnt</a> = (<a id="3278c26" class="tk">uint16_T</a>)<a id="3278c35" class="tk">INACTIVE</a>;</td></tr>
<tr name="3279" id="3279">
<td><a id="l3279" class='ln'>3279</a></td><td>      <a id="3279c7" class="tk">localB</a>-&gt;<a id="3279c15" class="tk">state</a> = <a id="3279c23" class="tk">NORMAL</a>;</td></tr>
<tr name="3280" id="3280">
<td><a id="l3280" class='ln'>3280</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3281" id="3281">
<td><a id="l3281" class='ln'>3281</a></td><td>      <span class="kw">switch</span> (<a id="3281c15" class="tk">localDW</a>-&gt;<a id="3281c24" class="tk">bitsForTID1</a>.<a id="3281c36" class="tk">is_c4_MX_Library</a>) <span class="br">{</span></td></tr>
<tr name="3282" id="3282">
<td><a id="l3282" class='ln'>3282</a></td><td>       <span class="kw">case</span> <a id="3282c13" class="tk">MX_Gateway_IN_NORMAL_l0jr</a><a id="3282c38" class="tk">:</a></td></tr>
<tr name="3283" id="3283">
<td><a id="l3283" class='ln'>3283</a></td><td>        <a id="3283c9" class="tk">localB</a>-&gt;<a id="3283c17" class="tk">state</a> = <a id="3283c25" class="tk">NORMAL</a>;</td></tr>
<tr name="3284" id="3284">
<td><a id="l3284" class='ln'>3284</a></td><td></td></tr>
<tr name="3285" id="3285">
<td><a id="l3285" class='ln'>3285</a></td><td>        <span class="ct">// During 'NORMAL': '<a class="ct blk" blk_line="3285">&lt;S444&gt;:145</a>'</span></td></tr>
<tr name="3286" id="3286">
<td><a id="l3286" class='ln'>3286</a></td><td>        <span class="kw">if</span> (((<a id="3286c15" class="tk">uint32_T</a>)<a id="3286c24" class="tk">rtu_duty</a> <a id="3286c33" class="tk">==</a> (<a id="3286c37" class="tk">uint32_T</a>)((<a id="3286c48" class="tk">uint32_T</a>)<a id="3286c57" class="tk">INACTIVE</a> <a id="3286c66" class="tk">&lt;&lt;</a> 16)) <a id="3286c74" class="tk">&amp;&amp;</a></td></tr>
<tr name="3287" id="3287">
<td><a id="l3287" class='ln'>3287</a></td><td>            ((<a id="3287c15" class="tk">int32_T</a>)<a id="3287c23" class="tk">rtb_afbk_ratio</a> <a id="3287c38" class="tk">&gt;</a> 205) <a id="3287c45" class="tk">&amp;&amp;</a> (<a id="3287c49" class="tk">rtp_STB_DB_CNT</a> <a id="3287c64" class="tk">!=</a> <a id="3287c67" class="tk">UNLIMITED</a>)) <span class="br">{</span></td></tr>
<tr name="3288" id="3288">
<td><a id="l3288" class='ln'>3288</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3288">&lt;S444&gt;:149</a>'</span></td></tr>
<tr name="3289" id="3289">
<td><a id="l3289" class='ln'>3289</a></td><td>          <a id="3289c11" class="tk">localDW</a>-&gt;<a id="3289c20" class="tk">bitsForTID1</a>.<a id="3289c32" class="tk">is_c4_MX_Library</a> =</td></tr>
<tr name="3290" id="3290">
<td><a id="l3290" class='ln'>3290</a></td><td>            <a id="3290c13" class="tk">MX_Gat_IN_SHORT_TO_BATTERY_mp5u</a>;</td></tr>
<tr name="3291" id="3291">
<td><a id="l3291" class='ln'>3291</a></td><td></td></tr>
<tr name="3292" id="3292">
<td><a id="l3292" class='ln'>3292</a></td><td>          <span class="ct">// Entry Internal 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="3292">&lt;S444&gt;:146</a>'</span></td></tr>
<tr name="3293" id="3293">
<td><a id="l3293" class='ln'>3293</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3293">&lt;S444&gt;:158</a>'</span></td></tr>
<tr name="3294" id="3294">
<td><a id="l3294" class='ln'>3294</a></td><td>          <a id="3294c11" class="tk">localDW</a>-&gt;<a id="3294c20" class="tk">bitsForTID1</a>.<a id="3294c32" class="tk">is_SHORT_TO_BATTERY</a> = <a id="3294c54" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>;</td></tr>
<tr name="3295" id="3295">
<td><a id="l3295" class='ln'>3295</a></td><td></td></tr>
<tr name="3296" id="3296">
<td><a id="l3296" class='ln'>3296</a></td><td>          <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3296">&lt;S444&gt;:156</a>'</span></td></tr>
<tr name="3297" id="3297">
<td><a id="l3297" class='ln'>3297</a></td><td>          <a id="3297c11" class="tk">localDW</a>-&gt;<a id="3297c20" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="3298" id="3298">
<td><a id="l3298" class='ln'>3298</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (((<a id="3298c22" class="tk">int32_T</a>)<a id="3298c30" class="tk">rtu_duty</a> <a id="3298c39" class="tk">==</a> 0) <a id="3298c45" class="tk">&amp;&amp;</a> ((<a id="3298c50" class="tk">int32_T</a>)<a id="3298c58" class="tk">rtb_afbk_ratio</a> <a id="3298c73" class="tk">&gt;</a> 64) <a id="3298c79" class="tk">&amp;&amp;</a></td></tr>
<tr name="3299" id="3299">
<td><a id="l3299" class='ln'>3299</a></td><td>                   ((<a id="3299c22" class="tk">int32_T</a>)<a id="3299c30" class="tk">rtb_afbk_ratio</a> <a id="3299c45" class="tk">&lt;</a> 192) <a id="3299c52" class="tk">&amp;&amp;</a> (<a id="3299c56" class="tk">rtp_OPEN_DB_CNT</a> <a id="3299c72" class="tk">!=</a></td></tr>
<tr name="3300" id="3300">
<td><a id="l3300" class='ln'>3300</a></td><td>                    <a id="3300c21" class="tk">UNLIMITED</a>)) <span class="br">{</span></td></tr>
<tr name="3301" id="3301">
<td><a id="l3301" class='ln'>3301</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3301">&lt;S444&gt;:151</a>'</span></td></tr>
<tr name="3302" id="3302">
<td><a id="l3302" class='ln'>3302</a></td><td>          <a id="3302c11" class="tk">localDW</a>-&gt;<a id="3302c20" class="tk">bitsForTID1</a>.<a id="3302c32" class="tk">is_c4_MX_Library</a> =</td></tr>
<tr name="3303" id="3303">
<td><a id="l3303" class='ln'>3303</a></td><td>            <a id="3303c13" class="tk">MX_Gateway_IN_OPEN_CIRCUIT_iupo</a>;</td></tr>
<tr name="3304" id="3304">
<td><a id="l3304" class='ln'>3304</a></td><td></td></tr>
<tr name="3305" id="3305">
<td><a id="l3305" class='ln'>3305</a></td><td>          <span class="ct">// Entry Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="3305">&lt;S444&gt;:148</a>'</span></td></tr>
<tr name="3306" id="3306">
<td><a id="l3306" class='ln'>3306</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3306">&lt;S444&gt;:162</a>'</span></td></tr>
<tr name="3307" id="3307">
<td><a id="l3307" class='ln'>3307</a></td><td>          <a id="3307c11" class="tk">localDW</a>-&gt;<a id="3307c20" class="tk">bitsForTID1</a>.<a id="3307c32" class="tk">is_OPEN_CIRCUIT</a> = <a id="3307c50" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>;</td></tr>
<tr name="3308" id="3308">
<td><a id="l3308" class='ln'>3308</a></td><td></td></tr>
<tr name="3309" id="3309">
<td><a id="l3309" class='ln'>3309</a></td><td>          <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3309">&lt;S444&gt;:161</a>'</span></td></tr>
<tr name="3310" id="3310">
<td><a id="l3310" class='ln'>3310</a></td><td>          <a id="3310c11" class="tk">localDW</a>-&gt;<a id="3310c20" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="3311" id="3311">
<td><a id="l3311" class='ln'>3311</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3312" id="3312">
<td><a id="l3312" class='ln'>3312</a></td><td>          <span class="kw">if</span> (((<a id="3312c17" class="tk">int32_T</a>)<a id="3312c25" class="tk">rtu_duty</a> <a id="3312c34" class="tk">&gt;=</a> 64225) <a id="3312c44" class="tk">&amp;&amp;</a> ((<a id="3312c49" class="tk">int32_T</a>)<a id="3312c57" class="tk">rtb_afbk_ratio</a> <a id="3312c72" class="tk">&lt;</a> 51) <a id="3312c78" class="tk">&amp;&amp;</a></td></tr>
<tr name="3313" id="3313">
<td><a id="l3313" class='ln'>3313</a></td><td>              (<a id="3313c16" class="tk">rtp_STG_DB_CNT</a> <a id="3313c31" class="tk">!=</a> <a id="3313c34" class="tk">UNLIMITED</a>)) <span class="br">{</span></td></tr>
<tr name="3314" id="3314">
<td><a id="l3314" class='ln'>3314</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="3314">&lt;S444&gt;:153</a>'</span></td></tr>
<tr name="3315" id="3315">
<td><a id="l3315" class='ln'>3315</a></td><td>            <a id="3315c13" class="tk">localDW</a>-&gt;<a id="3315c22" class="tk">bitsForTID1</a>.<a id="3315c34" class="tk">is_c4_MX_Library</a> =</td></tr>
<tr name="3316" id="3316">
<td><a id="l3316" class='ln'>3316</a></td><td>              <a id="3316c15" class="tk">MX_Gate_IN_SHORT_TO_GROUND_e2rb</a>;</td></tr>
<tr name="3317" id="3317">
<td><a id="l3317" class='ln'>3317</a></td><td></td></tr>
<tr name="3318" id="3318">
<td><a id="l3318" class='ln'>3318</a></td><td>            <span class="ct">// Entry Internal 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="3318">&lt;S444&gt;:147</a>'</span></td></tr>
<tr name="3319" id="3319">
<td><a id="l3319" class='ln'>3319</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="3319">&lt;S444&gt;:166</a>'</span></td></tr>
<tr name="3320" id="3320">
<td><a id="l3320" class='ln'>3320</a></td><td>            <a id="3320c13" class="tk">localDW</a>-&gt;<a id="3320c22" class="tk">bitsForTID1</a>.<a id="3320c34" class="tk">is_SHORT_TO_GROUND</a> =</td></tr>
<tr name="3321" id="3321">
<td><a id="l3321" class='ln'>3321</a></td><td>              <a id="3321c15" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>;</td></tr>
<tr name="3322" id="3322">
<td><a id="l3322" class='ln'>3322</a></td><td></td></tr>
<tr name="3323" id="3323">
<td><a id="l3323" class='ln'>3323</a></td><td>            <span class="ct">// Entry 'DEBOUNCE': '<a class="ct blk" blk_line="3323">&lt;S444&gt;:165</a>'</span></td></tr>
<tr name="3324" id="3324">
<td><a id="l3324" class='ln'>3324</a></td><td>            <a id="3324c13" class="tk">localDW</a>-&gt;<a id="3324c22" class="tk">db_cnt</a> = 0U;</td></tr>
<tr name="3325" id="3325">
<td><a id="l3325" class='ln'>3325</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3326" id="3326">
<td><a id="l3326" class='ln'>3326</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3327" id="3327">
<td><a id="l3327" class='ln'>3327</a></td><td>        <span class="kw">break</span>;</td></tr>
<tr name="3328" id="3328">
<td><a id="l3328" class='ln'>3328</a></td><td></td></tr>
<tr name="3329" id="3329">
<td><a id="l3329" class='ln'>3329</a></td><td>       <span class="kw">case</span> <a id="3329c13" class="tk">MX_Gateway_IN_OPEN_CIRCUIT_iupo</a><a id="3329c44" class="tk">:</a></td></tr>
<tr name="3330" id="3330">
<td><a id="l3330" class='ln'>3330</a></td><td>        <span class="ct">// During 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="3330">&lt;S444&gt;:148</a>'</span></td></tr>
<tr name="3331" id="3331">
<td><a id="l3331" class='ln'>3331</a></td><td>        <span class="kw">if</span> ((<a id="3331c14" class="tk">localB</a>-&gt;<a id="3331c22" class="tk">state</a> <a id="3331c28" class="tk">==</a> <a id="3331c31" class="tk">NORMAL</a>) <a id="3331c39" class="tk">&amp;&amp;</a> (((<a id="3331c45" class="tk">uint32_T</a>)<a id="3331c54" class="tk">rtu_duty</a> <a id="3331c63" class="tk">!=</a> (<a id="3331c67" class="tk">uint32_T</a>)</td></tr>
<tr name="3332" id="3332">
<td><a id="l3332" class='ln'>3332</a></td><td>              ((<a id="3332c17" class="tk">uint32_T</a>)<a id="3332c26" class="tk">INACTIVE</a> <a id="3332c35" class="tk">&lt;&lt;</a> 16)) <a id="3332c43" class="tk">||</a> ((<a id="3332c48" class="tk">int32_T</a>)<a id="3332c56" class="tk">rtb_afbk_ratio</a> <a id="3332c71" class="tk">&lt;=</a> 64) <a id="3332c78" class="tk">||</a></td></tr>
<tr name="3333" id="3333">
<td><a id="l3333" class='ln'>3333</a></td><td>             ((<a id="3333c16" class="tk">int32_T</a>)<a id="3333c24" class="tk">rtb_afbk_ratio</a> <a id="3333c39" class="tk">&gt;=</a> 192))) <span class="br">{</span></td></tr>
<tr name="3334" id="3334">
<td><a id="l3334" class='ln'>3334</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3334">&lt;S444&gt;:152</a>'</span></td></tr>
<tr name="3335" id="3335">
<td><a id="l3335" class='ln'>3335</a></td><td>          <span class="ct">// Exit Internal 'OPEN_CIRCUIT': '<a class="ct blk" blk_line="3335">&lt;S444&gt;:148</a>'</span></td></tr>
<tr name="3336" id="3336">
<td><a id="l3336" class='ln'>3336</a></td><td>          <a id="3336c11" class="tk">localDW</a>-&gt;<a id="3336c20" class="tk">bitsForTID1</a>.<a id="3336c32" class="tk">is_OPEN_CIRCUIT</a> = <a id="3336c50" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3337" id="3337">
<td><a id="l3337" class='ln'>3337</a></td><td>          <a id="3337c11" class="tk">localDW</a>-&gt;<a id="3337c20" class="tk">bitsForTID1</a>.<a id="3337c32" class="tk">is_c4_MX_Library</a> = <a id="3337c51" class="tk">MX_Gateway_IN_NORMAL_l0jr</a>;</td></tr>
<tr name="3338" id="3338">
<td><a id="l3338" class='ln'>3338</a></td><td></td></tr>
<tr name="3339" id="3339">
<td><a id="l3339" class='ln'>3339</a></td><td>          <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="3339">&lt;S444&gt;:145</a>'</span></td></tr>
<tr name="3340" id="3340">
<td><a id="l3340" class='ln'>3340</a></td><td>          <a id="3340c11" class="tk">localDW</a>-&gt;<a id="3340c20" class="tk">db_cnt</a> = (<a id="3340c30" class="tk">uint16_T</a>)<a id="3340c39" class="tk">INACTIVE</a>;</td></tr>
<tr name="3341" id="3341">
<td><a id="l3341" class='ln'>3341</a></td><td>          <a id="3341c11" class="tk">localB</a>-&gt;<a id="3341c19" class="tk">state</a> = <a id="3341c27" class="tk">NORMAL</a>;</td></tr>
<tr name="3342" id="3342">
<td><a id="l3342" class='ln'>3342</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3342c20" class="tk">localDW</a>-&gt;<a id="3342c29" class="tk">bitsForTID1</a>.<a id="3342c41" class="tk">is_OPEN_CIRCUIT</a> <a id="3342c57" class="tk">==</a></td></tr>
<tr name="3343" id="3343">
<td><a id="l3343" class='ln'>3343</a></td><td>                   <a id="3343c20" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>) <span class="br">{</span></td></tr>
<tr name="3344" id="3344">
<td><a id="l3344" class='ln'>3344</a></td><td>          <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="3344">&lt;S444&gt;:161</a>'</span></td></tr>
<tr name="3345" id="3345">
<td><a id="l3345" class='ln'>3345</a></td><td>          <span class="kw">if</span> (<a id="3345c15" class="tk">localDW</a>-&gt;<a id="3345c24" class="tk">db_cnt</a> <a id="3345c31" class="tk">&gt;=</a> <a id="3345c34" class="tk">rtp_OPEN_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="3346" id="3346">
<td><a id="l3346" class='ln'>3346</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="3346">&lt;S444&gt;:164</a>'</span></td></tr>
<tr name="3347" id="3347">
<td><a id="l3347" class='ln'>3347</a></td><td>            <a id="3347c13" class="tk">localDW</a>-&gt;<a id="3347c22" class="tk">bitsForTID1</a>.<a id="3347c34" class="tk">is_OPEN_CIRCUIT</a> = <a id="3347c52" class="tk">MX_Gateway_IN_FAULT_k5qe</a>;</td></tr>
<tr name="3348" id="3348">
<td><a id="l3348" class='ln'>3348</a></td><td></td></tr>
<tr name="3349" id="3349">
<td><a id="l3349" class='ln'>3349</a></td><td>            <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="3349">&lt;S444&gt;:163</a>'</span></td></tr>
<tr name="3350" id="3350">
<td><a id="l3350" class='ln'>3350</a></td><td>            <a id="3350c13" class="tk">localB</a>-&gt;<a id="3350c21" class="tk">state</a> = <a id="3350c29" class="tk">OPEN_CIRCUIT</a>;</td></tr>
<tr name="3351" id="3351">
<td><a id="l3351" class='ln'>3351</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3352" id="3352">
<td><a id="l3352" class='ln'>3352</a></td><td>            <a id="3352c13" class="tk">localDW</a>-&gt;<a id="3352c22" class="tk">db_cnt</a> = (<a id="3352c32" class="tk">uint16_T</a>)(<a id="3352c42" class="tk">int32_T</a>)((<a id="3352c52" class="tk">int32_T</a>)<a id="3352c60" class="tk">localDW</a>-&gt;<a id="3352c69" class="tk">db_cnt</a> <a id="3352c76" class="tk">+</a> 1);</td></tr>
<tr name="3353" id="3353">
<td><a id="l3353" class='ln'>3353</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3354" id="3354">
<td><a id="l3354" class='ln'>3354</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3355" id="3355">
<td><a id="l3355" class='ln'>3355</a></td><td>          <a id="3355c11" class="tk">localB</a>-&gt;<a id="3355c19" class="tk">state</a> = <a id="3355c27" class="tk">OPEN_CIRCUIT</a>;</td></tr>
<tr name="3356" id="3356">
<td><a id="l3356" class='ln'>3356</a></td><td></td></tr>
<tr name="3357" id="3357">
<td><a id="l3357" class='ln'>3357</a></td><td>          <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="3357">&lt;S444&gt;:163</a>'</span></td></tr>
<tr name="3358" id="3358">
<td><a id="l3358" class='ln'>3358</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3359" id="3359">
<td><a id="l3359" class='ln'>3359</a></td><td>        <span class="kw">break</span>;</td></tr>
<tr name="3360" id="3360">
<td><a id="l3360" class='ln'>3360</a></td><td></td></tr>
<tr name="3361" id="3361">
<td><a id="l3361" class='ln'>3361</a></td><td>       <span class="kw">case</span> <a id="3361c13" class="tk">MX_Gat_IN_SHORT_TO_BATTERY_mp5u</a><a id="3361c44" class="tk">:</a></td></tr>
<tr name="3362" id="3362">
<td><a id="l3362" class='ln'>3362</a></td><td>        <span class="ct">// During 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="3362">&lt;S444&gt;:146</a>'</span></td></tr>
<tr name="3363" id="3363">
<td><a id="l3363" class='ln'>3363</a></td><td>        <span class="kw">if</span> ((<a id="3363c14" class="tk">localB</a>-&gt;<a id="3363c22" class="tk">state</a> <a id="3363c28" class="tk">==</a> <a id="3363c31" class="tk">NORMAL</a>) <a id="3363c39" class="tk">&amp;&amp;</a> (((<a id="3363c45" class="tk">uint32_T</a>)<a id="3363c54" class="tk">rtu_duty</a> <a id="3363c63" class="tk">!=</a> (<a id="3363c67" class="tk">uint32_T</a>)</td></tr>
<tr name="3364" id="3364">
<td><a id="l3364" class='ln'>3364</a></td><td>              ((<a id="3364c17" class="tk">uint32_T</a>)<a id="3364c26" class="tk">INACTIVE</a> <a id="3364c35" class="tk">&lt;&lt;</a> 16)) <a id="3364c43" class="tk">||</a> ((<a id="3364c48" class="tk">int32_T</a>)<a id="3364c56" class="tk">rtb_afbk_ratio</a> <a id="3364c71" class="tk">&lt;=</a> 205)))</td></tr>
<tr name="3365" id="3365">
<td><a id="l3365" class='ln'>3365</a></td><td>        <span class="br">{</span></td></tr>
<tr name="3366" id="3366">
<td><a id="l3366" class='ln'>3366</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3366">&lt;S444&gt;:150</a>'</span></td></tr>
<tr name="3367" id="3367">
<td><a id="l3367" class='ln'>3367</a></td><td>          <span class="ct">// Exit Internal 'SHORT_TO_BATTERY': '<a class="ct blk" blk_line="3367">&lt;S444&gt;:146</a>'</span></td></tr>
<tr name="3368" id="3368">
<td><a id="l3368" class='ln'>3368</a></td><td>          <a id="3368c11" class="tk">localDW</a>-&gt;<a id="3368c20" class="tk">bitsForTID1</a>.<a id="3368c32" class="tk">is_SHORT_TO_BATTERY</a> =</td></tr>
<tr name="3369" id="3369">
<td><a id="l3369" class='ln'>3369</a></td><td>            <a id="3369c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3370" id="3370">
<td><a id="l3370" class='ln'>3370</a></td><td>          <a id="3370c11" class="tk">localDW</a>-&gt;<a id="3370c20" class="tk">bitsForTID1</a>.<a id="3370c32" class="tk">is_c4_MX_Library</a> = <a id="3370c51" class="tk">MX_Gateway_IN_NORMAL_l0jr</a>;</td></tr>
<tr name="3371" id="3371">
<td><a id="l3371" class='ln'>3371</a></td><td></td></tr>
<tr name="3372" id="3372">
<td><a id="l3372" class='ln'>3372</a></td><td>          <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="3372">&lt;S444&gt;:145</a>'</span></td></tr>
<tr name="3373" id="3373">
<td><a id="l3373" class='ln'>3373</a></td><td>          <a id="3373c11" class="tk">localDW</a>-&gt;<a id="3373c20" class="tk">db_cnt</a> = (<a id="3373c30" class="tk">uint16_T</a>)<a id="3373c39" class="tk">INACTIVE</a>;</td></tr>
<tr name="3374" id="3374">
<td><a id="l3374" class='ln'>3374</a></td><td>          <a id="3374c11" class="tk">localB</a>-&gt;<a id="3374c19" class="tk">state</a> = <a id="3374c27" class="tk">NORMAL</a>;</td></tr>
<tr name="3375" id="3375">
<td><a id="l3375" class='ln'>3375</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3375c20" class="tk">localDW</a>-&gt;<a id="3375c29" class="tk">bitsForTID1</a>.<a id="3375c41" class="tk">is_SHORT_TO_BATTERY</a> <a id="3375c61" class="tk">==</a></td></tr>
<tr name="3376" id="3376">
<td><a id="l3376" class='ln'>3376</a></td><td>                   <a id="3376c20" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>) <span class="br">{</span></td></tr>
<tr name="3377" id="3377">
<td><a id="l3377" class='ln'>3377</a></td><td>          <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="3377">&lt;S444&gt;:156</a>'</span></td></tr>
<tr name="3378" id="3378">
<td><a id="l3378" class='ln'>3378</a></td><td>          <span class="kw">if</span> (<a id="3378c15" class="tk">localDW</a>-&gt;<a id="3378c24" class="tk">db_cnt</a> <a id="3378c31" class="tk">&gt;=</a> <a id="3378c34" class="tk">rtp_STB_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="3379" id="3379">
<td><a id="l3379" class='ln'>3379</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="3379">&lt;S444&gt;:160</a>'</span></td></tr>
<tr name="3380" id="3380">
<td><a id="l3380" class='ln'>3380</a></td><td>            <a id="3380c13" class="tk">localDW</a>-&gt;<a id="3380c22" class="tk">bitsForTID1</a>.<a id="3380c34" class="tk">is_SHORT_TO_BATTERY</a> = <a id="3380c56" class="tk">MX_Gateway_IN_FAULT_k5qe</a>;</td></tr>
<tr name="3381" id="3381">
<td><a id="l3381" class='ln'>3381</a></td><td></td></tr>
<tr name="3382" id="3382">
<td><a id="l3382" class='ln'>3382</a></td><td>            <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="3382">&lt;S444&gt;:159</a>'</span></td></tr>
<tr name="3383" id="3383">
<td><a id="l3383" class='ln'>3383</a></td><td>            <a id="3383c13" class="tk">localB</a>-&gt;<a id="3383c21" class="tk">state</a> = <a id="3383c29" class="tk">SHORT_TO_BATTERY</a>;</td></tr>
<tr name="3384" id="3384">
<td><a id="l3384" class='ln'>3384</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3385" id="3385">
<td><a id="l3385" class='ln'>3385</a></td><td>            <a id="3385c13" class="tk">localDW</a>-&gt;<a id="3385c22" class="tk">db_cnt</a> = (<a id="3385c32" class="tk">uint16_T</a>)(<a id="3385c42" class="tk">int32_T</a>)((<a id="3385c52" class="tk">int32_T</a>)<a id="3385c60" class="tk">localDW</a>-&gt;<a id="3385c69" class="tk">db_cnt</a> <a id="3385c76" class="tk">+</a> 1);</td></tr>
<tr name="3386" id="3386">
<td><a id="l3386" class='ln'>3386</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3387" id="3387">
<td><a id="l3387" class='ln'>3387</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3388" id="3388">
<td><a id="l3388" class='ln'>3388</a></td><td>          <a id="3388c11" class="tk">localB</a>-&gt;<a id="3388c19" class="tk">state</a> = <a id="3388c27" class="tk">SHORT_TO_BATTERY</a>;</td></tr>
<tr name="3389" id="3389">
<td><a id="l3389" class='ln'>3389</a></td><td></td></tr>
<tr name="3390" id="3390">
<td><a id="l3390" class='ln'>3390</a></td><td>          <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="3390">&lt;S444&gt;:159</a>'</span></td></tr>
<tr name="3391" id="3391">
<td><a id="l3391" class='ln'>3391</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3392" id="3392">
<td><a id="l3392" class='ln'>3392</a></td><td>        <span class="kw">break</span>;</td></tr>
<tr name="3393" id="3393">
<td><a id="l3393" class='ln'>3393</a></td><td></td></tr>
<tr name="3394" id="3394">
<td><a id="l3394" class='ln'>3394</a></td><td>       <span class="kw">default</span><a id="3394c15" class="tk">:</a></td></tr>
<tr name="3395" id="3395">
<td><a id="l3395" class='ln'>3395</a></td><td>        <span class="ct">// During 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="3395">&lt;S444&gt;:147</a>'</span></td></tr>
<tr name="3396" id="3396">
<td><a id="l3396" class='ln'>3396</a></td><td>        <span class="kw">if</span> ((<a id="3396c14" class="tk">localB</a>-&gt;<a id="3396c22" class="tk">state</a> <a id="3396c28" class="tk">==</a> <a id="3396c31" class="tk">NORMAL</a>) <a id="3396c39" class="tk">&amp;&amp;</a> (((<a id="3396c45" class="tk">int32_T</a>)<a id="3396c53" class="tk">rtu_duty</a> <a id="3396c62" class="tk">&lt;</a> 64225) <a id="3396c71" class="tk">||</a></td></tr>
<tr name="3397" id="3397">
<td><a id="l3397" class='ln'>3397</a></td><td>             ((<a id="3397c16" class="tk">int32_T</a>)<a id="3397c24" class="tk">rtb_afbk_ratio</a> <a id="3397c39" class="tk">&gt;=</a> 51))) <span class="br">{</span></td></tr>
<tr name="3398" id="3398">
<td><a id="l3398" class='ln'>3398</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3398">&lt;S444&gt;:154</a>'</span></td></tr>
<tr name="3399" id="3399">
<td><a id="l3399" class='ln'>3399</a></td><td>          <span class="ct">// Exit Internal 'SHORT_TO_GROUND': '<a class="ct blk" blk_line="3399">&lt;S444&gt;:147</a>'</span></td></tr>
<tr name="3400" id="3400">
<td><a id="l3400" class='ln'>3400</a></td><td>          <a id="3400c11" class="tk">localDW</a>-&gt;<a id="3400c20" class="tk">bitsForTID1</a>.<a id="3400c32" class="tk">is_SHORT_TO_GROUND</a> =</td></tr>
<tr name="3401" id="3401">
<td><a id="l3401" class='ln'>3401</a></td><td>            <a id="3401c13" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_bes5</a>;</td></tr>
<tr name="3402" id="3402">
<td><a id="l3402" class='ln'>3402</a></td><td>          <a id="3402c11" class="tk">localDW</a>-&gt;<a id="3402c20" class="tk">bitsForTID1</a>.<a id="3402c32" class="tk">is_c4_MX_Library</a> = <a id="3402c51" class="tk">MX_Gateway_IN_NORMAL_l0jr</a>;</td></tr>
<tr name="3403" id="3403">
<td><a id="l3403" class='ln'>3403</a></td><td></td></tr>
<tr name="3404" id="3404">
<td><a id="l3404" class='ln'>3404</a></td><td>          <span class="ct">// Entry 'NORMAL': '<a class="ct blk" blk_line="3404">&lt;S444&gt;:145</a>'</span></td></tr>
<tr name="3405" id="3405">
<td><a id="l3405" class='ln'>3405</a></td><td>          <a id="3405c11" class="tk">localDW</a>-&gt;<a id="3405c20" class="tk">db_cnt</a> = (<a id="3405c30" class="tk">uint16_T</a>)<a id="3405c39" class="tk">INACTIVE</a>;</td></tr>
<tr name="3406" id="3406">
<td><a id="l3406" class='ln'>3406</a></td><td>          <a id="3406c11" class="tk">localB</a>-&gt;<a id="3406c19" class="tk">state</a> = <a id="3406c27" class="tk">NORMAL</a>;</td></tr>
<tr name="3407" id="3407">
<td><a id="l3407" class='ln'>3407</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3407c20" class="tk">localDW</a>-&gt;<a id="3407c29" class="tk">bitsForTID1</a>.<a id="3407c41" class="tk">is_SHORT_TO_GROUND</a> <a id="3407c60" class="tk">==</a></td></tr>
<tr name="3408" id="3408">
<td><a id="l3408" class='ln'>3408</a></td><td>                   <a id="3408c20" class="tk">MX_Gateway_IN_DEBOUNCE_mxcs</a>) <span class="br">{</span></td></tr>
<tr name="3409" id="3409">
<td><a id="l3409" class='ln'>3409</a></td><td>          <span class="ct">// During 'DEBOUNCE': '<a class="ct blk" blk_line="3409">&lt;S444&gt;:165</a>'</span></td></tr>
<tr name="3410" id="3410">
<td><a id="l3410" class='ln'>3410</a></td><td>          <span class="kw">if</span> (<a id="3410c15" class="tk">localDW</a>-&gt;<a id="3410c24" class="tk">db_cnt</a> <a id="3410c31" class="tk">&gt;=</a> <a id="3410c34" class="tk">rtp_STG_DB_CNT</a>) <span class="br">{</span></td></tr>
<tr name="3411" id="3411">
<td><a id="l3411" class='ln'>3411</a></td><td>            <span class="ct">// Transition: '<a class="ct blk" blk_line="3411">&lt;S444&gt;:168</a>'</span></td></tr>
<tr name="3412" id="3412">
<td><a id="l3412" class='ln'>3412</a></td><td>            <a id="3412c13" class="tk">localDW</a>-&gt;<a id="3412c22" class="tk">bitsForTID1</a>.<a id="3412c34" class="tk">is_SHORT_TO_GROUND</a> = <a id="3412c55" class="tk">MX_Gateway_IN_FAULT_k5qe</a>;</td></tr>
<tr name="3413" id="3413">
<td><a id="l3413" class='ln'>3413</a></td><td></td></tr>
<tr name="3414" id="3414">
<td><a id="l3414" class='ln'>3414</a></td><td>            <span class="ct">// Entry 'FAULT': '<a class="ct blk" blk_line="3414">&lt;S444&gt;:167</a>'</span></td></tr>
<tr name="3415" id="3415">
<td><a id="l3415" class='ln'>3415</a></td><td>            <a id="3415c13" class="tk">localB</a>-&gt;<a id="3415c21" class="tk">state</a> = <a id="3415c29" class="tk">SHORT_TO_GROUND</a>;</td></tr>
<tr name="3416" id="3416">
<td><a id="l3416" class='ln'>3416</a></td><td>          <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3417" id="3417">
<td><a id="l3417" class='ln'>3417</a></td><td>            <a id="3417c13" class="tk">localDW</a>-&gt;<a id="3417c22" class="tk">db_cnt</a> = (<a id="3417c32" class="tk">uint16_T</a>)(<a id="3417c42" class="tk">int32_T</a>)((<a id="3417c52" class="tk">int32_T</a>)<a id="3417c60" class="tk">localDW</a>-&gt;<a id="3417c69" class="tk">db_cnt</a> <a id="3417c76" class="tk">+</a> 1);</td></tr>
<tr name="3418" id="3418">
<td><a id="l3418" class='ln'>3418</a></td><td>          <span class="br">}</span></td></tr>
<tr name="3419" id="3419">
<td><a id="l3419" class='ln'>3419</a></td><td>        <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3420" id="3420">
<td><a id="l3420" class='ln'>3420</a></td><td>          <a id="3420c11" class="tk">localB</a>-&gt;<a id="3420c19" class="tk">state</a> = <a id="3420c27" class="tk">SHORT_TO_GROUND</a>;</td></tr>
<tr name="3421" id="3421">
<td><a id="l3421" class='ln'>3421</a></td><td></td></tr>
<tr name="3422" id="3422">
<td><a id="l3422" class='ln'>3422</a></td><td>          <span class="ct">// During 'FAULT': '<a class="ct blk" blk_line="3422">&lt;S444&gt;:167</a>'</span></td></tr>
<tr name="3423" id="3423">
<td><a id="l3423" class='ln'>3423</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3424" id="3424">
<td><a id="l3424" class='ln'>3424</a></td><td>        <span class="kw">break</span>;</td></tr>
<tr name="3425" id="3425">
<td><a id="l3425" class='ln'>3425</a></td><td>      <span class="br">}</span></td></tr>
<tr name="3426" id="3426">
<td><a id="l3426" class='ln'>3426</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3427" id="3427">
<td><a id="l3427" class='ln'>3427</a></td><td></td></tr>
<tr name="3428" id="3428">
<td><a id="l3428" class='ln'>3428</a></td><td>    <span class="ct">// End of Chart: '<a class="ct blk" blk_line="3428">&lt;S443&gt;/Fault monitor</a>'</span></td></tr>
<tr name="3429" id="3429">
<td><a id="l3429" class='ln'>3429</a></td><td></td></tr>
<tr name="3430" id="3430">
<td><a id="l3430" class='ln'>3430</a></td><td>    <span class="ct">// SignalConversion: '<a class="ct blk" blk_line="3430">&lt;S443&gt;/OutportBufferForstate</a>'</span></td></tr>
<tr name="3431" id="3431">
<td><a id="l3431" class='ln'>3431</a></td><td>    <a id="3431c5" class="tk">*</a><a id="3431c6" class="tk">rty_state</a> = <a id="3431c18" class="tk">localB</a>-&gt;<a id="3431c26" class="tk">state</a>;</td></tr>
<tr name="3432" id="3432">
<td><a id="l3432" class='ln'>3432</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3433" id="3433">
<td><a id="l3433" class='ln'>3433</a></td><td>    <span class="kw">if</span> (<a id="3433c9" class="tk">localDW</a>-&gt;<a id="3433c18" class="tk">hc_hsd_MODE</a>) <span class="br">{</span></td></tr>
<tr name="3434" id="3434">
<td><a id="l3434" class='ln'>3434</a></td><td>      <a id="3434c7" class="tk">MX_Gateway_hc_hsd_Disable</a>(<a id="3434c33" class="tk">rty_state</a>, <a id="3434c44" class="tk">localDW</a>);</td></tr>
<tr name="3435" id="3435">
<td><a id="l3435" class='ln'>3435</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3436" id="3436">
<td><a id="l3436" class='ln'>3436</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3437" id="3437">
<td><a id="l3437" class='ln'>3437</a></td><td></td></tr>
<tr name="3438" id="3438">
<td><a id="l3438" class='ln'>3438</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="3438">&lt;S308&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3439" id="3439">
<td><a id="l3439" class='ln'>3439</a></td><td><span class="br">}</span></td></tr>
<tr name="3440" id="3440">
<td><a id="l3440" class='ln'>3440</a></td><td></td></tr>
<tr name="3441" id="3441">
<td><a id="l3441" class='ln'>3441</a></td><td><span class="ct">// System initialize for atomic system: '<a class="ct blk" blk_line="3441">&lt;S579&gt;/hc_Output</a>'</span></td></tr>
<tr name="3442" id="3442">
<td><a id="l3442" class='ln'>3442</a></td><td><span class="kw">void</span> <a id="3442c6" class="tk">MX__output_single_OpenLoop_Init</a>(<a id="3442c38" class="tk">uint8_T</a> <a id="3442c46" class="tk">*</a><a id="3442c47" class="tk">rty_state</a>,</td></tr>
<tr name="3443" id="3443">
<td><a id="l3443" class='ln'>3443</a></td><td>  <a id="3443c3" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="3443c35" class="tk">*</a><a id="3443c36" class="tk">localB</a>, <a id="3443c44" class="tk">rtDW_output_single_OpenLoop_MX_</a></td></tr>
<tr name="3444" id="3444">
<td><a id="l3444" class='ln'>3444</a></td><td>  <a id="3444c3" class="tk">*</a><a id="3444c4" class="tk">localDW</a>)</td></tr>
<tr name="3445" id="3445">
<td><a id="l3445" class='ln'>3445</a></td><td><span class="br">{</span></td></tr>
<tr name="3446" id="3446">
<td><a id="l3446" class='ln'>3446</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="3446">&lt;S583&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3447" id="3447">
<td><a id="l3447" class='ln'>3447</a></td><td>  <a id="3447c3" class="tk">localDW</a>-&gt;<a id="3447c12" class="tk">UnitDelay_DSTATE</a> = ((<a id="3447c33" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="3448" id="3448">
<td><a id="l3448" class='ln'>3448</a></td><td></td></tr>
<tr name="3449" id="3449">
<td><a id="l3449" class='ln'>3449</a></td><td>  <span class="ct">// SystemInitialize for Chart: '<a class="ct blk" blk_line="3449">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="3450" id="3450">
<td><a id="l3450" class='ln'>3450</a></td><td>  <a id="3450c3" class="tk">localDW</a>-&gt;<a id="3450c12" class="tk">bitsForTID1</a>.<a id="3450c24" class="tk">is_FUNCTIONAL</a> = <a id="3450c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_opa5</a>;</td></tr>
<tr name="3451" id="3451">
<td><a id="l3451" class='ln'>3451</a></td><td>  <a id="3451c3" class="tk">localDW</a>-&gt;<a id="3451c12" class="tk">bitsForTID1</a>.<a id="3451c24" class="tk">is_active_c41_MX_Library</a> = 0U;</td></tr>
<tr name="3452" id="3452">
<td><a id="l3452" class='ln'>3452</a></td><td>  <a id="3452c3" class="tk">localDW</a>-&gt;<a id="3452c12" class="tk">bitsForTID1</a>.<a id="3452c24" class="tk">is_c41_MX_Library</a> = <a id="3452c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_opa5</a>;</td></tr>
<tr name="3453" id="3453">
<td><a id="l3453" class='ln'>3453</a></td><td>  <a id="3453c3" class="tk">localB</a>-&gt;<a id="3453c11" class="tk">duty_Output</a> = 0U;</td></tr>
<tr name="3454" id="3454">
<td><a id="l3454" class='ln'>3454</a></td><td>  <a id="3454c3" class="tk">*</a><a id="3454c4" class="tk">rty_state</a> = 0U;</td></tr>
<tr name="3455" id="3455">
<td><a id="l3455" class='ln'>3455</a></td><td></td></tr>
<tr name="3456" id="3456">
<td><a id="l3456" class='ln'>3456</a></td><td>  <span class="ct">// SystemInitialize for Enabled SubSystem: '<a class="ct blk" blk_line="3456">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3457" id="3457">
<td><a id="l3457" class='ln'>3457</a></td><td>  <a id="3457c3" class="tk">MX_Gateway_hc_hsd_Init</a>(<a id="3457c26" class="tk">&amp;</a><a id="3457c27" class="tk">localB</a>-&gt;<a id="3457c35" class="tk">state</a>, <a id="3457c42" class="tk">&amp;</a><a id="3457c43" class="tk">localB</a>-&gt;<a id="3457c51" class="tk">hc_hsd</a>, <a id="3457c59" class="tk">&amp;</a><a id="3457c60" class="tk">localDW</a>-&gt;<a id="3457c69" class="tk">hc_hsd</a>);</td></tr>
<tr name="3458" id="3458">
<td><a id="l3458" class='ln'>3458</a></td><td></td></tr>
<tr name="3459" id="3459">
<td><a id="l3459" class='ln'>3459</a></td><td>  <span class="ct">// End of SystemInitialize for SubSystem: '<a class="ct blk" blk_line="3459">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3460" id="3460">
<td><a id="l3460" class='ln'>3460</a></td><td><span class="br">}</span></td></tr>
<tr name="3461" id="3461">
<td><a id="l3461" class='ln'>3461</a></td><td></td></tr>
<tr name="3462" id="3462">
<td><a id="l3462" class='ln'>3462</a></td><td><span class="ct">// System reset for atomic system: '<a class="ct blk" blk_line="3462">&lt;S579&gt;/hc_Output</a>'</span></td></tr>
<tr name="3463" id="3463">
<td><a id="l3463" class='ln'>3463</a></td><td><span class="kw">void</span> <a id="3463c6" class="tk">MX_output_single_OpenLoop_Reset</a>(<a id="3463c38" class="tk">uint8_T</a> <a id="3463c46" class="tk">*</a><a id="3463c47" class="tk">rty_state</a>,</td></tr>
<tr name="3464" id="3464">
<td><a id="l3464" class='ln'>3464</a></td><td>  <a id="3464c3" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="3464c35" class="tk">*</a><a id="3464c36" class="tk">localB</a>, <a id="3464c44" class="tk">rtDW_output_single_OpenLoop_MX_</a></td></tr>
<tr name="3465" id="3465">
<td><a id="l3465" class='ln'>3465</a></td><td>  <a id="3465c3" class="tk">*</a><a id="3465c4" class="tk">localDW</a>)</td></tr>
<tr name="3466" id="3466">
<td><a id="l3466" class='ln'>3466</a></td><td><span class="br">{</span></td></tr>
<tr name="3467" id="3467">
<td><a id="l3467" class='ln'>3467</a></td><td>  <span class="ct">// InitializeConditions for UnitDelay: '<a class="ct blk" blk_line="3467">&lt;S583&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3468" id="3468">
<td><a id="l3468" class='ln'>3468</a></td><td>  <a id="3468c3" class="tk">localDW</a>-&gt;<a id="3468c12" class="tk">UnitDelay_DSTATE</a> = ((<a id="3468c33" class="tk">uint8_T</a>)0U);</td></tr>
<tr name="3469" id="3469">
<td><a id="l3469" class='ln'>3469</a></td><td></td></tr>
<tr name="3470" id="3470">
<td><a id="l3470" class='ln'>3470</a></td><td>  <span class="ct">// SystemReset for Chart: '<a class="ct blk" blk_line="3470">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="3471" id="3471">
<td><a id="l3471" class='ln'>3471</a></td><td>  <a id="3471c3" class="tk">localDW</a>-&gt;<a id="3471c12" class="tk">bitsForTID1</a>.<a id="3471c24" class="tk">is_FUNCTIONAL</a> = <a id="3471c40" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_opa5</a>;</td></tr>
<tr name="3472" id="3472">
<td><a id="l3472" class='ln'>3472</a></td><td>  <a id="3472c3" class="tk">localDW</a>-&gt;<a id="3472c12" class="tk">bitsForTID1</a>.<a id="3472c24" class="tk">is_active_c41_MX_Library</a> = 0U;</td></tr>
<tr name="3473" id="3473">
<td><a id="l3473" class='ln'>3473</a></td><td>  <a id="3473c3" class="tk">localDW</a>-&gt;<a id="3473c12" class="tk">bitsForTID1</a>.<a id="3473c24" class="tk">is_c41_MX_Library</a> = <a id="3473c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_opa5</a>;</td></tr>
<tr name="3474" id="3474">
<td><a id="l3474" class='ln'>3474</a></td><td>  <a id="3474c3" class="tk">localB</a>-&gt;<a id="3474c11" class="tk">duty_Output</a> = 0U;</td></tr>
<tr name="3475" id="3475">
<td><a id="l3475" class='ln'>3475</a></td><td>  <a id="3475c3" class="tk">*</a><a id="3475c4" class="tk">rty_state</a> = 0U;</td></tr>
<tr name="3476" id="3476">
<td><a id="l3476" class='ln'>3476</a></td><td><span class="br">}</span></td></tr>
<tr name="3477" id="3477">
<td><a id="l3477" class='ln'>3477</a></td><td></td></tr>
<tr name="3478" id="3478">
<td><a id="l3478" class='ln'>3478</a></td><td><span class="ct">// Disable for atomic system: '<a class="ct blk" blk_line="3478">&lt;S579&gt;/hc_Output</a>'</span></td></tr>
<tr name="3479" id="3479">
<td><a id="l3479" class='ln'>3479</a></td><td><span class="kw">void</span> <a id="3479c6" class="tk">output_single_OpenLoop_Disable</a>(<a id="3479c37" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="3479c69" class="tk">*</a><a id="3479c70" class="tk">localB</a>,</td></tr>
<tr name="3480" id="3480">
<td><a id="l3480" class='ln'>3480</a></td><td>  <a id="3480c3" class="tk">rtDW_output_single_OpenLoop_MX_</a> <a id="3480c35" class="tk">*</a><a id="3480c36" class="tk">localDW</a>)</td></tr>
<tr name="3481" id="3481">
<td><a id="l3481" class='ln'>3481</a></td><td><span class="br">{</span></td></tr>
<tr name="3482" id="3482">
<td><a id="l3482" class='ln'>3482</a></td><td>  <span class="ct">// Disable for Enabled SubSystem: '<a class="ct blk" blk_line="3482">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3483" id="3483">
<td><a id="l3483" class='ln'>3483</a></td><td>  <span class="kw">if</span> (<a id="3483c7" class="tk">localDW</a>-&gt;<a id="3483c16" class="tk">hc_hsd</a>.<a id="3483c23" class="tk">hc_hsd_MODE</a>) <span class="br">{</span></td></tr>
<tr name="3484" id="3484">
<td><a id="l3484" class='ln'>3484</a></td><td>    <a id="3484c5" class="tk">MX_Gateway_hc_hsd_Disable</a>(<a id="3484c31" class="tk">&amp;</a><a id="3484c32" class="tk">localB</a>-&gt;<a id="3484c40" class="tk">state</a>, <a id="3484c47" class="tk">&amp;</a><a id="3484c48" class="tk">localDW</a>-&gt;<a id="3484c57" class="tk">hc_hsd</a>);</td></tr>
<tr name="3485" id="3485">
<td><a id="l3485" class='ln'>3485</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3486" id="3486">
<td><a id="l3486" class='ln'>3486</a></td><td></td></tr>
<tr name="3487" id="3487">
<td><a id="l3487" class='ln'>3487</a></td><td>  <span class="ct">// End of Disable for SubSystem: '<a class="ct blk" blk_line="3487">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3488" id="3488">
<td><a id="l3488" class='ln'>3488</a></td><td><span class="br">}</span></td></tr>
<tr name="3489" id="3489">
<td><a id="l3489" class='ln'>3489</a></td><td></td></tr>
<tr name="3490" id="3490">
<td><a id="l3490" class='ln'>3490</a></td><td><span class="ct">// Output and update for atomic system: '<a class="ct blk" blk_line="3490">&lt;S579&gt;/hc_Output</a>'</span></td></tr>
<tr name="3491" id="3491">
<td><a id="l3491" class='ln'>3491</a></td><td><span class="kw">void</span> <a id="3491c6" class="tk">MX_Gatew_output_single_OpenLoop</a>(<a id="3491c38" class="tk">uint16_T</a> <a id="3491c47" class="tk">rtu_cmd</a>, <a id="3491c56" class="tk">uint8_T</a></td></tr>
<tr name="3492" id="3492">
<td><a id="l3492" class='ln'>3492</a></td><td>  <a id="3492c3" class="tk">rtu_state_Vbattery</a>, <a id="3492c23" class="tk">uint16_T</a> <a id="3492c32" class="tk">rtu_calc_VBattery</a>, <a id="3492c51" class="tk">uint16_T</a> <a id="3492c60" class="tk">rtu_afbk_A2D</a>, <a id="3492c74" class="tk">uint8_T</a></td></tr>
<tr name="3493" id="3493">
<td><a id="l3493" class='ln'>3493</a></td><td>  <a id="3493c3" class="tk">*</a><a id="3493c4" class="tk">rty_state</a>, <a id="3493c15" class="tk">uint16_T</a> <a id="3493c24" class="tk">*</a><a id="3493c25" class="tk">rty_duty_Output</a>, <a id="3493c42" class="tk">rtB_output_single_OpenLoop_MX_G</a> <a id="3493c74" class="tk">*</a><a id="3493c75" class="tk">localB</a>,</td></tr>
<tr name="3494" id="3494">
<td><a id="l3494" class='ln'>3494</a></td><td>  <a id="3494c3" class="tk">rtDW_output_single_OpenLoop_MX_</a> <a id="3494c35" class="tk">*</a><a id="3494c36" class="tk">localDW</a>, <a id="3494c45" class="tk">uint16_T</a> <a id="3494c54" class="tk">rtp_MAX_VOLTS</a>, <a id="3494c69" class="tk">uint16_T</a></td></tr>
<tr name="3495" id="3495">
<td><a id="l3495" class='ln'>3495</a></td><td>  <a id="3495c3" class="tk">rtp_OPEN_DB_CNT</a>, <a id="3495c20" class="tk">uint16_T</a> <a id="3495c29" class="tk">rtp_STB_DB_CNT</a>, <a id="3495c45" class="tk">uint16_T</a> <a id="3495c54" class="tk">rtp_STG_DB_CNT</a>, <a id="3495c70" class="tk">uint8_T</a></td></tr>
<tr name="3496" id="3496">
<td><a id="l3496" class='ln'>3496</a></td><td>  <a id="3496c3" class="tk">rtp_FUNCTION</a>, <a id="3496c17" class="tk">uint16_T</a> <a id="3496c26" class="tk">rtp_AFBK_GAIN</a>)</td></tr>
<tr name="3497" id="3497">
<td><a id="l3497" class='ln'>3497</a></td><td><span class="br">{</span></td></tr>
<tr name="3498" id="3498">
<td><a id="l3498" class='ln'>3498</a></td><td>  <a id="3498c3" class="tk">boolean_T</a> <a id="3498c13" class="tk">rtb_HiddenBuf_InsertedFor__ou0l</a>;</td></tr>
<tr name="3499" id="3499">
<td><a id="l3499" class='ln'>3499</a></td><td>  <a id="3499c3" class="tk">uint16_T</a> <a id="3499c12" class="tk">rtb_Gain_huj2</a>;</td></tr>
<tr name="3500" id="3500">
<td><a id="l3500" class='ln'>3500</a></td><td>  <a id="3500c3" class="tk">uint32_T</a> <a id="3500c12" class="tk">tmp</a>;</td></tr>
<tr name="3501" id="3501">
<td><a id="l3501" class='ln'>3501</a></td><td></td></tr>
<tr name="3502" id="3502">
<td><a id="l3502" class='ln'>3502</a></td><td>  <span class="ct">// Gain: '<a class="ct blk" blk_line="3502">&lt;S583&gt;/Gain</a>'</span></td></tr>
<tr name="3503" id="3503">
<td><a id="l3503" class='ln'>3503</a></td><td>  <a id="3503c3" class="tk">tmp</a> = (<a id="3503c10" class="tk">uint32_T</a>)((<a id="3503c21" class="tk">uint32_T</a>)<a id="3503c30" class="tk">rtp_AFBK_GAIN</a> <a id="3503c44" class="tk">*</a> (<a id="3503c47" class="tk">uint32_T</a>)<a id="3503c56" class="tk">rtu_afbk_A2D</a>);</td></tr>
<tr name="3504" id="3504">
<td><a id="l3504" class='ln'>3504</a></td><td>  <span class="kw">if</span> (<a id="3504c7" class="tk">tmp</a> <a id="3504c11" class="tk">&gt;</a> 65535U) <span class="br">{</span></td></tr>
<tr name="3505" id="3505">
<td><a id="l3505" class='ln'>3505</a></td><td>    <a id="3505c5" class="tk">tmp</a> = 65535U;</td></tr>
<tr name="3506" id="3506">
<td><a id="l3506" class='ln'>3506</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3507" id="3507">
<td><a id="l3507" class='ln'>3507</a></td><td></td></tr>
<tr name="3508" id="3508">
<td><a id="l3508" class='ln'>3508</a></td><td>  <a id="3508c3" class="tk">rtb_Gain_huj2</a> = (<a id="3508c20" class="tk">uint16_T</a>)<a id="3508c29" class="tk">tmp</a>;</td></tr>
<tr name="3509" id="3509">
<td><a id="l3509" class='ln'>3509</a></td><td></td></tr>
<tr name="3510" id="3510">
<td><a id="l3510" class='ln'>3510</a></td><td>  <span class="ct">// End of Gain: '<a class="ct blk" blk_line="3510">&lt;S583&gt;/Gain</a>'</span></td></tr>
<tr name="3511" id="3511">
<td><a id="l3511" class='ln'>3511</a></td><td></td></tr>
<tr name="3512" id="3512">
<td><a id="l3512" class='ln'>3512</a></td><td>  <span class="ct">// SignalConversion: '<a class="ct blk" blk_line="3512">&lt;S583&gt;/HiddenBuf_InsertedFor_hc_hsd_at_inport_3</a>' incorporates:</span></td></tr>
<tr name="3513" id="3513">
<td><a id="l3513" class='ln'>3513</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="3513">&lt;S583&gt;/FunctionState</a>'</span></td></tr>
<tr name="3514" id="3514">
<td><a id="l3514" class='ln'>3514</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="3514">&lt;S586&gt;/Constant</a>'</span></td></tr>
<tr name="3515" id="3515">
<td><a id="l3515" class='ln'>3515</a></td><td>  <span class="ct">//   Constant: '<a class="ct blk" blk_line="3515">&lt;S587&gt;/Constant</a>'</span></td></tr>
<tr name="3516" id="3516">
<td><a id="l3516" class='ln'>3516</a></td><td>  <span class="ct">//   Logic: '<a class="ct blk" blk_line="3516">&lt;S583&gt;/Logical Operator</a>'</span></td></tr>
<tr name="3517" id="3517">
<td><a id="l3517" class='ln'>3517</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="3517">&lt;S586&gt;/Compare</a>'</span></td></tr>
<tr name="3518" id="3518">
<td><a id="l3518" class='ln'>3518</a></td><td>  <span class="ct">//   RelationalOperator: '<a class="ct blk" blk_line="3518">&lt;S587&gt;/Compare</a>'</span></td></tr>
<tr name="3519" id="3519">
<td><a id="l3519" class='ln'>3519</a></td><td></td></tr>
<tr name="3520" id="3520">
<td><a id="l3520" class='ln'>3520</a></td><td>  <a id="3520c3" class="tk">rtb_HiddenBuf_InsertedFor__ou0l</a> = ((<a id="3520c39" class="tk">rtp_FUNCTION</a> <a id="3520c52" class="tk">!=</a> <a id="3520c55" class="tk">NON_FUNCTIONAL</a>) <a id="3520c71" class="tk">&amp;&amp;</a></td></tr>
<tr name="3521" id="3521">
<td><a id="l3521" class='ln'>3521</a></td><td>    (<a id="3521c6" class="tk">rtu_state_Vbattery</a> <a id="3521c25" class="tk">!=</a> <a id="3521c28" class="tk">OORL</a>));</td></tr>
<tr name="3522" id="3522">
<td><a id="l3522" class='ln'>3522</a></td><td></td></tr>
<tr name="3523" id="3523">
<td><a id="l3523" class='ln'>3523</a></td><td>  <span class="ct">// Chart: '<a class="ct blk" blk_line="3523">&lt;S583&gt;/control</a>' incorporates:</span></td></tr>
<tr name="3524" id="3524">
<td><a id="l3524" class='ln'>3524</a></td><td>  <span class="ct">//   UnitDelay: '<a class="ct blk" blk_line="3524">&lt;S583&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3525" id="3525">
<td><a id="l3525" class='ln'>3525</a></td><td></td></tr>
<tr name="3526" id="3526">
<td><a id="l3526" class='ln'>3526</a></td><td>  <span class="ct">// Gateway: output_single_OpenLoop/control</span></td></tr>
<tr name="3527" id="3527">
<td><a id="l3527" class='ln'>3527</a></td><td>  <span class="ct">// During: output_single_OpenLoop/control</span></td></tr>
<tr name="3528" id="3528">
<td><a id="l3528" class='ln'>3528</a></td><td>  <span class="kw">if</span> ((<a id="3528c8" class="tk">uint32_T</a>)<a id="3528c17" class="tk">localDW</a>-&gt;<a id="3528c26" class="tk">bitsForTID1</a>.<a id="3528c38" class="tk">is_active_c41_MX_Library</a> <a id="3528c63" class="tk">==</a> 0U) <span class="br">{</span></td></tr>
<tr name="3529" id="3529">
<td><a id="l3529" class='ln'>3529</a></td><td>    <span class="ct">// Entry: output_single_OpenLoop/control</span></td></tr>
<tr name="3530" id="3530">
<td><a id="l3530" class='ln'>3530</a></td><td>    <a id="3530c5" class="tk">localDW</a>-&gt;<a id="3530c14" class="tk">bitsForTID1</a>.<a id="3530c26" class="tk">is_active_c41_MX_Library</a> = 1U;</td></tr>
<tr name="3531" id="3531">
<td><a id="l3531" class='ln'>3531</a></td><td></td></tr>
<tr name="3532" id="3532">
<td><a id="l3532" class='ln'>3532</a></td><td>    <span class="ct">// Entry Internal: output_single_OpenLoop/control</span></td></tr>
<tr name="3533" id="3533">
<td><a id="l3533" class='ln'>3533</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="3533">&lt;S589&gt;:54</a>'</span></td></tr>
<tr name="3534" id="3534">
<td><a id="l3534" class='ln'>3534</a></td><td>    <a id="3534c5" class="tk">localDW</a>-&gt;<a id="3534c14" class="tk">bitsForTID1</a>.<a id="3534c26" class="tk">is_c41_MX_Library</a> = <a id="3534c46" class="tk">MX_Gateway_IN_FUNCTIONAL_gxam</a>;</td></tr>
<tr name="3535" id="3535">
<td><a id="l3535" class='ln'>3535</a></td><td></td></tr>
<tr name="3536" id="3536">
<td><a id="l3536" class='ln'>3536</a></td><td>    <span class="ct">// Entry 'FUNCTIONAL': '<a class="ct blk" blk_line="3536">&lt;S589&gt;:21</a>'</span></td></tr>
<tr name="3537" id="3537">
<td><a id="l3537" class='ln'>3537</a></td><td>    <a id="3537c5" class="tk">localB</a>-&gt;<a id="3537c13" class="tk">duty_Output</a> = <a id="3537c27" class="tk">rtu_cmd</a>;</td></tr>
<tr name="3538" id="3538">
<td><a id="l3538" class='ln'>3538</a></td><td></td></tr>
<tr name="3539" id="3539">
<td><a id="l3539" class='ln'>3539</a></td><td>    <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="3539">&lt;S589&gt;:21</a>'</span></td></tr>
<tr name="3540" id="3540">
<td><a id="l3540" class='ln'>3540</a></td><td>    <span class="ct">// Transition: '<a class="ct blk" blk_line="3540">&lt;S589&gt;:62</a>'</span></td></tr>
<tr name="3541" id="3541">
<td><a id="l3541" class='ln'>3541</a></td><td>    <a id="3541c5" class="tk">localDW</a>-&gt;<a id="3541c14" class="tk">bitsForTID1</a>.<a id="3541c26" class="tk">is_FUNCTIONAL</a> = <a id="3541c42" class="tk">MX_Gateway_IN_INACTIVE_l135</a>;</td></tr>
<tr name="3542" id="3542">
<td><a id="l3542" class='ln'>3542</a></td><td></td></tr>
<tr name="3543" id="3543">
<td><a id="l3543" class='ln'>3543</a></td><td>    <span class="ct">// Entry 'INACTIVE': '<a class="ct blk" blk_line="3543">&lt;S589&gt;:2</a>'</span></td></tr>
<tr name="3544" id="3544">
<td><a id="l3544" class='ln'>3544</a></td><td>    <a id="3544c5" class="tk">*</a><a id="3544c6" class="tk">rty_state</a> = <a id="3544c18" class="tk">INACTIVE</a>;</td></tr>
<tr name="3545" id="3545">
<td><a id="l3545" class='ln'>3545</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="kw">if</span> (<a id="3545c14" class="tk">localDW</a>-&gt;<a id="3545c23" class="tk">bitsForTID1</a>.<a id="3545c35" class="tk">is_c41_MX_Library</a> <a id="3545c53" class="tk">==</a> <a id="3545c56" class="tk">MX_Gateway_IN_ERROR_l2ny</a>)</td></tr>
<tr name="3546" id="3546">
<td><a id="l3546" class='ln'>3546</a></td><td>  <span class="br">{</span></td></tr>
<tr name="3547" id="3547">
<td><a id="l3547" class='ln'>3547</a></td><td>    <span class="ct">// During 'ERROR': '<a class="ct blk" blk_line="3547">&lt;S589&gt;:22</a>'</span></td></tr>
<tr name="3548" id="3548">
<td><a id="l3548" class='ln'>3548</a></td><td>    <span class="kw">if</span> (<a id="3548c9" class="tk">localDW</a>-&gt;<a id="3548c18" class="tk">UnitDelay_DSTATE</a> <a id="3548c35" class="tk">==</a> <a id="3548c38" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="3549" id="3549">
<td><a id="l3549" class='ln'>3549</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="3549">&lt;S589&gt;:64</a>'</span></td></tr>
<tr name="3550" id="3550">
<td><a id="l3550" class='ln'>3550</a></td><td>      <a id="3550c7" class="tk">localDW</a>-&gt;<a id="3550c16" class="tk">bitsForTID1</a>.<a id="3550c28" class="tk">is_c41_MX_Library</a> = <a id="3550c48" class="tk">MX_Gateway_IN_FUNCTIONAL_gxam</a>;</td></tr>
<tr name="3551" id="3551">
<td><a id="l3551" class='ln'>3551</a></td><td></td></tr>
<tr name="3552" id="3552">
<td><a id="l3552" class='ln'>3552</a></td><td>      <span class="ct">// Entry 'FUNCTIONAL': '<a class="ct blk" blk_line="3552">&lt;S589&gt;:21</a>'</span></td></tr>
<tr name="3553" id="3553">
<td><a id="l3553" class='ln'>3553</a></td><td>      <a id="3553c7" class="tk">localB</a>-&gt;<a id="3553c15" class="tk">duty_Output</a> = <a id="3553c29" class="tk">rtu_cmd</a>;</td></tr>
<tr name="3554" id="3554">
<td><a id="l3554" class='ln'>3554</a></td><td></td></tr>
<tr name="3555" id="3555">
<td><a id="l3555" class='ln'>3555</a></td><td>      <span class="ct">// Entry Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="3555">&lt;S589&gt;:21</a>'</span></td></tr>
<tr name="3556" id="3556">
<td><a id="l3556" class='ln'>3556</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="3556">&lt;S589&gt;:62</a>'</span></td></tr>
<tr name="3557" id="3557">
<td><a id="l3557" class='ln'>3557</a></td><td>      <a id="3557c7" class="tk">localDW</a>-&gt;<a id="3557c16" class="tk">bitsForTID1</a>.<a id="3557c28" class="tk">is_FUNCTIONAL</a> = <a id="3557c44" class="tk">MX_Gateway_IN_INACTIVE_l135</a>;</td></tr>
<tr name="3558" id="3558">
<td><a id="l3558" class='ln'>3558</a></td><td></td></tr>
<tr name="3559" id="3559">
<td><a id="l3559" class='ln'>3559</a></td><td>      <span class="ct">// Entry 'INACTIVE': '<a class="ct blk" blk_line="3559">&lt;S589&gt;:2</a>'</span></td></tr>
<tr name="3560" id="3560">
<td><a id="l3560" class='ln'>3560</a></td><td>      <a id="3560c7" class="tk">*</a><a id="3560c8" class="tk">rty_state</a> = <a id="3560c20" class="tk">INACTIVE</a>;</td></tr>
<tr name="3561" id="3561">
<td><a id="l3561" class='ln'>3561</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3562" id="3562">
<td><a id="l3562" class='ln'>3562</a></td><td>  <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3563" id="3563">
<td><a id="l3563" class='ln'>3563</a></td><td>    <span class="ct">// During 'FUNCTIONAL': '<a class="ct blk" blk_line="3563">&lt;S589&gt;:21</a>'</span></td></tr>
<tr name="3564" id="3564">
<td><a id="l3564" class='ln'>3564</a></td><td>    <span class="kw">if</span> (<a id="3564c9" class="tk">localDW</a>-&gt;<a id="3564c18" class="tk">UnitDelay_DSTATE</a> <a id="3564c35" class="tk">!=</a> <a id="3564c38" class="tk">NORMAL</a>) <span class="br">{</span></td></tr>
<tr name="3565" id="3565">
<td><a id="l3565" class='ln'>3565</a></td><td>      <span class="ct">// Transition: '<a class="ct blk" blk_line="3565">&lt;S589&gt;:63</a>'</span></td></tr>
<tr name="3566" id="3566">
<td><a id="l3566" class='ln'>3566</a></td><td>      <span class="ct">// Exit Internal 'FUNCTIONAL': '<a class="ct blk" blk_line="3566">&lt;S589&gt;:21</a>'</span></td></tr>
<tr name="3567" id="3567">
<td><a id="l3567" class='ln'>3567</a></td><td>      <a id="3567c7" class="tk">localDW</a>-&gt;<a id="3567c16" class="tk">bitsForTID1</a>.<a id="3567c28" class="tk">is_FUNCTIONAL</a> = <a id="3567c44" class="tk">MX_Gate_IN_NO_ACTIVE_CHILD_opa5</a>;</td></tr>
<tr name="3568" id="3568">
<td><a id="l3568" class='ln'>3568</a></td><td>      <a id="3568c7" class="tk">localDW</a>-&gt;<a id="3568c16" class="tk">bitsForTID1</a>.<a id="3568c28" class="tk">is_c41_MX_Library</a> = <a id="3568c48" class="tk">MX_Gateway_IN_ERROR_l2ny</a>;</td></tr>
<tr name="3569" id="3569">
<td><a id="l3569" class='ln'>3569</a></td><td></td></tr>
<tr name="3570" id="3570">
<td><a id="l3570" class='ln'>3570</a></td><td>      <span class="ct">// Entry 'ERROR': '<a class="ct blk" blk_line="3570">&lt;S589&gt;:22</a>'</span></td></tr>
<tr name="3571" id="3571">
<td><a id="l3571" class='ln'>3571</a></td><td>      <a id="3571c7" class="tk">localB</a>-&gt;<a id="3571c15" class="tk">duty_Output</a> = 0U;</td></tr>
<tr name="3572" id="3572">
<td><a id="l3572" class='ln'>3572</a></td><td>      <a id="3572c7" class="tk">*</a><a id="3572c8" class="tk">rty_state</a> = <a id="3572c20" class="tk">localDW</a>-&gt;<a id="3572c29" class="tk">UnitDelay_DSTATE</a>;</td></tr>
<tr name="3573" id="3573">
<td><a id="l3573" class='ln'>3573</a></td><td>    <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3574" id="3574">
<td><a id="l3574" class='ln'>3574</a></td><td>      <a id="3574c7" class="tk">localB</a>-&gt;<a id="3574c15" class="tk">duty_Output</a> = <a id="3574c29" class="tk">rtu_cmd</a>;</td></tr>
<tr name="3575" id="3575">
<td><a id="l3575" class='ln'>3575</a></td><td>      <span class="kw">if</span> (<a id="3575c11" class="tk">localDW</a>-&gt;<a id="3575c20" class="tk">bitsForTID1</a>.<a id="3575c32" class="tk">is_FUNCTIONAL</a> <a id="3575c46" class="tk">==</a> <a id="3575c49" class="tk">MX_Gateway_IN_ACTIVE_itwh</a>) <span class="br">{</span></td></tr>
<tr name="3576" id="3576">
<td><a id="l3576" class='ln'>3576</a></td><td>        <span class="ct">// During 'ACTIVE': '<a class="ct blk" blk_line="3576">&lt;S589&gt;:1</a>'</span></td></tr>
<tr name="3577" id="3577">
<td><a id="l3577" class='ln'>3577</a></td><td>        <span class="kw">if</span> ((<a id="3577c14" class="tk">uint32_T</a>)<a id="3577c23" class="tk">rtu_cmd</a> <a id="3577c31" class="tk">==</a> (<a id="3577c35" class="tk">uint32_T</a>)((<a id="3577c46" class="tk">uint32_T</a>)<a id="3577c55" class="tk">INACTIVE</a> <a id="3577c64" class="tk">&lt;&lt;</a> 16)) <span class="br">{</span></td></tr>
<tr name="3578" id="3578">
<td><a id="l3578" class='ln'>3578</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3578">&lt;S589&gt;:37</a>'</span></td></tr>
<tr name="3579" id="3579">
<td><a id="l3579" class='ln'>3579</a></td><td>          <a id="3579c11" class="tk">localDW</a>-&gt;<a id="3579c20" class="tk">bitsForTID1</a>.<a id="3579c32" class="tk">is_FUNCTIONAL</a> = <a id="3579c48" class="tk">MX_Gateway_IN_INACTIVE_l135</a>;</td></tr>
<tr name="3580" id="3580">
<td><a id="l3580" class='ln'>3580</a></td><td></td></tr>
<tr name="3581" id="3581">
<td><a id="l3581" class='ln'>3581</a></td><td>          <span class="ct">// Entry 'INACTIVE': '<a class="ct blk" blk_line="3581">&lt;S589&gt;:2</a>'</span></td></tr>
<tr name="3582" id="3582">
<td><a id="l3582" class='ln'>3582</a></td><td>          <a id="3582c11" class="tk">*</a><a id="3582c12" class="tk">rty_state</a> = <a id="3582c24" class="tk">INACTIVE</a>;</td></tr>
<tr name="3583" id="3583">
<td><a id="l3583" class='ln'>3583</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3584" id="3584">
<td><a id="l3584" class='ln'>3584</a></td><td>      <span class="br">}</span> <span class="kw">else</span> <span class="br">{</span></td></tr>
<tr name="3585" id="3585">
<td><a id="l3585" class='ln'>3585</a></td><td>        <span class="ct">// During 'INACTIVE': '<a class="ct blk" blk_line="3585">&lt;S589&gt;:2</a>'</span></td></tr>
<tr name="3586" id="3586">
<td><a id="l3586" class='ln'>3586</a></td><td>        <span class="kw">if</span> ((<a id="3586c14" class="tk">uint32_T</a>)<a id="3586c23" class="tk">rtu_cmd</a> <a id="3586c31" class="tk">!=</a> (<a id="3586c35" class="tk">uint32_T</a>)((<a id="3586c46" class="tk">uint32_T</a>)<a id="3586c55" class="tk">INACTIVE</a> <a id="3586c64" class="tk">&lt;&lt;</a> 16)) <span class="br">{</span></td></tr>
<tr name="3587" id="3587">
<td><a id="l3587" class='ln'>3587</a></td><td>          <span class="ct">// Transition: '<a class="ct blk" blk_line="3587">&lt;S589&gt;:35</a>'</span></td></tr>
<tr name="3588" id="3588">
<td><a id="l3588" class='ln'>3588</a></td><td>          <a id="3588c11" class="tk">localDW</a>-&gt;<a id="3588c20" class="tk">bitsForTID1</a>.<a id="3588c32" class="tk">is_FUNCTIONAL</a> = <a id="3588c48" class="tk">MX_Gateway_IN_ACTIVE_itwh</a>;</td></tr>
<tr name="3589" id="3589">
<td><a id="l3589" class='ln'>3589</a></td><td></td></tr>
<tr name="3590" id="3590">
<td><a id="l3590" class='ln'>3590</a></td><td>          <span class="ct">// Entry 'ACTIVE': '<a class="ct blk" blk_line="3590">&lt;S589&gt;:1</a>'</span></td></tr>
<tr name="3591" id="3591">
<td><a id="l3591" class='ln'>3591</a></td><td>          <a id="3591c11" class="tk">*</a><a id="3591c12" class="tk">rty_state</a> = <a id="3591c24" class="tk">ACTIVE</a>;</td></tr>
<tr name="3592" id="3592">
<td><a id="l3592" class='ln'>3592</a></td><td>        <span class="br">}</span></td></tr>
<tr name="3593" id="3593">
<td><a id="l3593" class='ln'>3593</a></td><td>      <span class="br">}</span></td></tr>
<tr name="3594" id="3594">
<td><a id="l3594" class='ln'>3594</a></td><td>    <span class="br">}</span></td></tr>
<tr name="3595" id="3595">
<td><a id="l3595" class='ln'>3595</a></td><td>  <span class="br">}</span></td></tr>
<tr name="3596" id="3596">
<td><a id="l3596" class='ln'>3596</a></td><td></td></tr>
<tr name="3597" id="3597">
<td><a id="l3597" class='ln'>3597</a></td><td>  <span class="ct">// End of Chart: '<a class="ct blk" blk_line="3597">&lt;S583&gt;/control</a>'</span></td></tr>
<tr name="3598" id="3598">
<td><a id="l3598" class='ln'>3598</a></td><td></td></tr>
<tr name="3599" id="3599">
<td><a id="l3599" class='ln'>3599</a></td><td>  <span class="ct">// Outputs for Atomic SubSystem: '<a class="ct blk" blk_line="3599">&lt;S583&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="3600" id="3600">
<td><a id="l3600" class='ln'>3600</a></td><td>  <a id="3600c3" class="tk">MX_Gateway_Voltage_Limiter</a>(<a id="3600c30" class="tk">rtu_calc_VBattery</a>, <a id="3600c49" class="tk">localB</a>-&gt;<a id="3600c57" class="tk">duty_Output</a>,</td></tr>
<tr name="3601" id="3601">
<td><a id="l3601" class='ln'>3601</a></td><td>    <a id="3601c5" class="tk">rty_duty_Output</a>, <a id="3601c22" class="tk">rtp_MAX_VOLTS</a>);</td></tr>
<tr name="3602" id="3602">
<td><a id="l3602" class='ln'>3602</a></td><td></td></tr>
<tr name="3603" id="3603">
<td><a id="l3603" class='ln'>3603</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="3603">&lt;S583&gt;/Voltage_Limiter</a>'</span></td></tr>
<tr name="3604" id="3604">
<td><a id="l3604" class='ln'>3604</a></td><td></td></tr>
<tr name="3605" id="3605">
<td><a id="l3605" class='ln'>3605</a></td><td>  <span class="ct">// Outputs for Enabled SubSystem: '<a class="ct blk" blk_line="3605">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3606" id="3606">
<td><a id="l3606" class='ln'>3606</a></td><td>  <a id="3606c3" class="tk">MX_Gateway_hc_hsd</a>(<a id="3606c21" class="tk">rtb_HiddenBuf_InsertedFor__ou0l</a>, <a id="3606c54" class="tk">*</a><a id="3606c55" class="tk">rty_duty_Output</a>,</td></tr>
<tr name="3607" id="3607">
<td><a id="l3607" class='ln'>3607</a></td><td>                    <a id="3607c21" class="tk">rtb_Gain_huj2</a>, <a id="3607c36" class="tk">rtu_calc_VBattery</a>, <a id="3607c55" class="tk">&amp;</a><a id="3607c56" class="tk">localB</a>-&gt;<a id="3607c64" class="tk">state</a>,</td></tr>
<tr name="3608" id="3608">
<td><a id="l3608" class='ln'>3608</a></td><td>                    <a id="3608c21" class="tk">&amp;</a><a id="3608c22" class="tk">localB</a>-&gt;<a id="3608c30" class="tk">hc_hsd</a>, <a id="3608c38" class="tk">&amp;</a><a id="3608c39" class="tk">localDW</a>-&gt;<a id="3608c48" class="tk">hc_hsd</a>, <a id="3608c56" class="tk">rtp_OPEN_DB_CNT</a>,</td></tr>
<tr name="3609" id="3609">
<td><a id="l3609" class='ln'>3609</a></td><td>                    <a id="3609c21" class="tk">rtp_STB_DB_CNT</a>, <a id="3609c37" class="tk">rtp_STG_DB_CNT</a>);</td></tr>
<tr name="3610" id="3610">
<td><a id="l3610" class='ln'>3610</a></td><td></td></tr>
<tr name="3611" id="3611">
<td><a id="l3611" class='ln'>3611</a></td><td>  <span class="ct">// End of Outputs for SubSystem: '<a class="ct blk" blk_line="3611">&lt;S583&gt;/hc_hsd</a>'</span></td></tr>
<tr name="3612" id="3612">
<td><a id="l3612" class='ln'>3612</a></td><td></td></tr>
<tr name="3613" id="3613">
<td><a id="l3613" class='ln'>3613</a></td><td>  <span class="ct">// Update for UnitDelay: '<a class="ct blk" blk_line="3613">&lt;S583&gt;/Unit Delay</a>'</span></td></tr>
<tr name="3614" id="3614">
<td><a id="l3614" class='ln'>3614</a></td><td>  <a id="3614c3" class="tk">localDW</a>-&gt;<a id="3614c12" class="tk">UnitDelay_DSTATE</a> = <a id="3614c31" class="tk">localB</a>-&gt;<a id="3614c39" class="tk">state</a>;</td></tr>
<tr name="3615" id="3615">
<td><a id="l3615" class='ln'>3615</a></td><td><span class="br">}</span></td></tr>
<tr name="3616" id="3616">
<td><a id="l3616" class='ln'>3616</a></td><td></td></tr>
<tr name="3617" id="3617">
<td><a id="l3617" class='ln'>3617</a></td><td><span class="ct">//</span></td></tr>
<tr name="3618" id="3618">
<td><a id="l3618" class='ln'>3618</a></td><td><span class="ct">//  [EOF]</span></td></tr>
<tr name="3619" id="3619">
<td><a id="l3619" class='ln'>3619</a></td><td></td></tr>
<tr name="3620" id="3620">
<td><a id="l3620" class='ln'>3620</a></td><td></td></tr>
</table>
</pre>
</body>
</html>
