module contador(
	input clk,rst,enable,
	output reg [3:0] count;
);

always @(posedge clk)

	begin
	
		if(rst==1)
			count<=0;
			
		else if(enable==1)
			count<=count+1
			
	end
endmodule