<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <meta http-equiv="X-UA-Compatible" content="ie=edge">
    <title>Shivakumar V - Portfolio</title>
    <link rel="stylesheet" href="style.css">
</head>
<body>
    <header>
        <h1>Shivakumar V</h1>
        <p>Bangalore, Karnataka | <a href="mailto:shivakumardvg123@gmail.com">shivakumardvg123@gmail.com</a> | <a href="https://www.linkedin.com/in/shivakumar-v-76669a143" target="_blank">LinkedIn</a> | 8217612564</p>
    </header>

    <section id="summary">
        <h2>Summary</h2>
        <p>Highly motivated and dedicated research student with a keen interest in VLSI, Smart Prosthetics, Intent Recognition, Haptics, and Product Design.</p>
    </section>

    <section id="experience">
        <h2>Experience</h2>
        <ul>
            <li>
                <strong>PhD Scholar</strong>, Indian Institute of Science (IISc) <em>(January 2023 - Present)</em>
                <p>Pursuing PhD in Product Design and Engineering.</p>
            </li>
            <li>
                <strong>Project Engineer</strong>, Bharat Electronics Limited, Bangalore <em>(June 2022 - December 2022)</em>
                <p>Worked on radar systems and gun fire control systems for naval defense.</p>
            </li>
            <li>
                <strong>Trainee Engineer</strong>, Bharat Electronics Limited, Bangalore <em>(March 2021 - May 2022)</em>
                <p>Served in radar systems/gun fire control systems team under naval systems.</p>
            </li>
        </ul>
    </section>

    <section id="education">
        <h2>Education</h2>
        <ul>
            <li><strong>PhD in Product Design and Engineering</strong>, IISc, Bangalore (2024), GPA: 8.4</li>
            <li><strong>MTech in VLSI Design and Embedded Systems</strong>, BMS College of Engineering (2020), GPA: 8.42</li>
            <li><strong>BE in Electronics and Communication</strong>, Bapuji Institute Engineering and Technology (2017), GPA: 51.13%</li>
        </ul>
    </section>

    <section id="projects">
        <h2>Projects</h2>
        <ul>
            <li>
                <strong>32 Bit Pipelined RISC Architecture</strong>
                <p>Enhanced the speed and reduced power consumption of a 32-bit RISC processor using Verilog and UVM Testbench Methodology.</p>
            </li>
            <li>
                <strong>Design and Validation of AI IPs on FPGA</strong>
                <p>Implemented Convolutional Neural Networks (CNN) on FPGA for image recognition and classification.</p>
            </li>
        </ul>
    </section>

    <section id="skills">
        <h2>Skills</h2>
        <ul>
            <li>Programming: Basics of C, Python, Verilog</li>
            <li>Tools: Arduino, ORCAD, VCS Synopsys Verdi, Xilinx ISE</li>
            <li>Field of Interest: VLSI, Smart Prosthetics, Haptics</li>
        </ul>
    </section>

    <footer>
        <p>Â© Shivakumar V, 2024</p>
    </footer>
</body>
</html>
