{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1538, "design__instance__area": 12535.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0005987712065689266, "power__switching__total": 0.00035341843613423407, "power__leakage__total": 1.554253081792467e-08, "power__total": 0.000952205213252455, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2633265069418362, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2638279391850896, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.33191494936439175, "timing__setup__ws__corner:nom_tt_025C_1v80": 14.310595780108777, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.331915, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2685024778513276, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26933847581251397, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8747478544661886, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.123649982641663, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.874748, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 12.691087, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26023520186464183, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2605576106401113, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1068836160941931, "timing__setup__ws__corner:nom_ff_n40C_1v95": 14.840056714634594, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.106884, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 16, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2592158783213294, "clock__skew__worst_setup": 0.2595736199455569, "timing__hold__ws": 0.10540280058206775, "timing__setup__ws": 12.107217793234057, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.105403, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 12.567471, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 192.51 203.23", "design__core__bbox": "5.52 10.88 186.76 190.4", "design__io": 109, "design__die__area": 39123.8, "design__core__area": 32536.2, "design__instance__count__stdcell": 1980, "design__instance__area__stdcell": 13088.8, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.402284, "design__instance__utilization__stdcell": 0.402284, "design__rows": 66, "design__rows:unithd": 66, "design__sites": 26004, "design__sites:unithd": 26004, "design__instance__count__class:buffer": 115, "design__instance__area__class:buffer": 686.909, "design__instance__count__class:inverter": 54, "design__instance__area__class:inverter": 207.699, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 2850.23, "design__instance__count__class:multi_input_combinational_cell": 886, "design__instance__area__class:multi_input_combinational_cell": 6243.49, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 6212965, "design__instance__count__class:timing_repair_buffer": 309, "design__instance__area__class:timing_repair_buffer": 2138.3, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 32859.6, "design__violations": 0, "design__instance__count__class:clock_buffer": 18, "design__instance__area__class:clock_buffer": 252.742, "design__instance__count__class:clock_inverter": 14, "design__instance__area__class:clock_inverter": 156.4, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 55, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1591, "route__net__special": 2, "route__drc_errors__iter:0": 700, "route__wirelength__iter:0": 37310, "route__drc_errors__iter:1": 361, "route__wirelength__iter:1": 36768, "route__drc_errors__iter:2": 278, "route__wirelength__iter:2": 36696, "route__drc_errors__iter:3": 14, "route__wirelength__iter:3": 36707, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 36693, "route__drc_errors": 0, "route__wirelength": 36693, "route__vias": 10755, "route__vias__singlecut": 10755, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 349.33, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2619396163002505, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2624884550679962, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3278336028769876, "timing__setup__ws__corner:min_tt_025C_1v80": 14.327938352422324, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.327834, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26636152371009014, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2672434849057959, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8672282026854298, "timing__setup__ws__corner:min_ss_100C_1v60": 12.125501834699111, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.867228, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 12.809609, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2592158783213294, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2595736199455569, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10540280058206775, "timing__setup__ws__corner:min_ff_n40C_1v95": 14.85715414969737, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.105403, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 16, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2637891368892816, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.26393118992929987, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33529302505695724, "timing__setup__ws__corner:max_tt_025C_1v80": 14.287050169536611, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.335293, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 16, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 16, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2696125343738936, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.26992439603033086, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8837766324470016, "timing__setup__ws__corner:max_ss_100C_1v60": 12.107217793234057, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.883777, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 12.567471, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 16, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 16, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2603737299464573, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2604445344218552, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.10866957641326677, "timing__setup__ws__corner:max_ff_n40C_1v95": 14.823937164039565, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.10867, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 16, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 16, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79971, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79994, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000290683, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000300672, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 5.46243e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000300672, "design_powergrid__voltage__worst": 0.000300672, "design_powergrid__voltage__worst__net:VPWR": 1.79971, "design_powergrid__drop__worst": 0.000300672, "design_powergrid__drop__worst__net:VPWR": 0.000290683, "design_powergrid__voltage__worst__net:VGND": 0.000300672, "design_powergrid__drop__worst__net:VGND": 0.000300672, "ir__voltage__worst": 1.8, "ir__drop__avg": 5.69e-05, "ir__drop__worst": 0.000291, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}