$comment
	File created using the following command:
		vcd file mult2bits.msim.vcd -direction
$end
$date
	Sun Oct 19 21:30:46 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module mult2bits_vlg_vec_tst $end
$var reg 1 ! A0 $end
$var reg 1 " A1 $end
$var reg 1 # B0 $end
$var reg 1 $ B1 $end
$var wire 1 % R0 $end
$var wire 1 & R1 $end
$var wire 1 ' R2 $end
$var wire 1 ( R3 $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 R3~output_o $end
$var wire 1 1 R2~output_o $end
$var wire 1 2 R1~output_o $end
$var wire 1 3 R0~output_o $end
$var wire 1 4 A0~input_o $end
$var wire 1 5 A1~input_o $end
$var wire 1 6 B0~input_o $end
$var wire 1 7 B1~input_o $end
$var wire 1 8 inst6|and2~0_combout $end
$var wire 1 9 inst6|S~0_combout $end
$var wire 1 : inst|S~combout $end
$var wire 1 ; inst2~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
0&
0'
0(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
$end
#80000
0#
06
0)
#100000
1!
1#
14
16
1)
1;
13
1%
#180000
0!
0#
04
06
0)
0;
03
0%
#200000
1"
1#
15
16
1)
1:
12
1&
#280000
0"
0#
05
06
0)
0:
02
0&
#300000
1!
1"
1#
14
15
16
1)
1;
1:
13
12
1%
1&
#380000
0!
0"
0#
04
05
06
0)
0;
0:
03
02
0%
0&
#400000
1$
1"
17
15
1)
19
11
1'
#480000
0$
0"
07
05
0)
09
01
0'
#500000
1!
1#
1$
1"
14
16
17
15
1)
1;
18
13
10
1%
1(
#580000
0!
0#
0$
0"
04
06
07
05
0)
0;
08
03
00
0%
0(
#1000000
