# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 4
attribute \dynports 1
attribute \src "dut.sv:1.1-32.10"
attribute \cells_not_processed 1
module \mul_unsigned_sync
  parameter \M 6
  parameter \N 3
  attribute \src "dut.sv:18.5-30.8"
  wire width 6 $0\a_reg[5:0]
  attribute \src "dut.sv:18.5-30.8"
  wire width 3 $0\b_reg[2:0]
  attribute \src "dut.sv:18.5-30.8"
  wire width 9 $0\p[8:0]
  wire width 9 $auto$expression.cpp:2177:import_operation$2
  attribute \src "dut.sv:1.41-1.42"
  wire width 6 input 4 \a
  attribute \reg 1
  attribute \src "dut.sv:11.17-11.22"
  wire width 6 \a_reg
  attribute \src "dut.sv:1.44-1.45"
  wire width 3 input 5 \b
  attribute \reg 1
  attribute \src "dut.sv:12.17-12.22"
  wire width 3 \b_reg
  attribute \src "dut.sv:1.27-1.30"
  wire input 1 \clk
  attribute \src "dut.sv:1.37-1.39"
  wire input 3 \en
  attribute \src "dut.sv:1.47-1.48"
  wire width 9 output 6 \p
  attribute \src "dut.sv:1.32-1.35"
  wire input 2 \rst
  cell $mul $mul$dut.sv:28$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 9
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $auto$expression.cpp:2177:import_operation$2
  end
  attribute \always_ff 1
  attribute \src "dut.sv:18.5-30.8"
  process $proc$dut.sv:18$1
    assign $0\a_reg[5:0] \a_reg
    assign $0\b_reg[2:0] \b_reg
    assign $0\p[8:0] \p
    attribute \src "dut.sv:32.9-36.12"
    switch \rst
      attribute \src "dut.sv:32.13-32.16"
      case 1'1
        assign $0\a_reg[5:0] 6'000000
        assign $0\b_reg[2:0] 3'000
        assign $0\p[8:0] 9'000000000
      attribute \src "dut.sv:34.13-34.17"
      case 
        attribute \src "dut.sv:25.14-29.12"
        switch \en
          attribute \src "dut.sv:25.14-29.12"
          case 1'1
            assign $0\a_reg[5:0] \a
            assign $0\b_reg[2:0] \b
            assign $0\p[8:0] $auto$expression.cpp:2177:import_operation$2
          attribute \src "dut.sv:25.14-29.12"
          case 
        end
    end
    sync posedge \clk
      update \a_reg $0\a_reg[5:0]
      update \b_reg $0\b_reg[2:0]
      update \p $0\p[8:0]
  end
end
