
TestSchema1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
<<<<<<< HEAD
<<<<<<< HEAD
  0 .text         00007224  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087224  00087224  0000f224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009dc  20070000  0008722c  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000083bc  200709e0  00087c10  000109e0  2**3
                  ALLOC
  4 .stack        00002004  20078d9c  0008ffcc  000109e0  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109dc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a05  2**0
                  CONTENTS, READONLY
  7 .debug_info   000122e8  00000000  00000000  00010a60  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003273  00000000  00000000  00022d48  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00008318  00000000  00000000  00025fbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e80  00000000  00000000  0002e2d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d80  00000000  00000000  0002f153  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001a4f6  00000000  00000000  0002fed3  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00012eac  00000000  00000000  0004a3c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00069642  00000000  00000000  0005d275  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002c84  00000000  00000000  000c68b8  2**2
=======
=======
>>>>>>> master
  0 .text         00007c5c  00080000  00080000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087c5c  00087c5c  0000fc5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e4  20070000  00087c64  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000083fc  200709e8  00088650  000109e8  2**3
                  ALLOC
  4 .stack        00002004  20078de4  00090a4c  000109e8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109e4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00010a0d  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001699d  00000000  00000000  00010a68  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003f36  00000000  00000000  00027405  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00009611  00000000  00000000  0002b33b  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001068  00000000  00000000  0003494c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000f18  00000000  00000000  000359b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001c970  00000000  00000000  000368cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001854b  00000000  00000000  0005323c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0006a1f7  00000000  00000000  0006b787  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000030f0  00000000  00000000  000d5980  2**2
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
<<<<<<< HEAD
<<<<<<< HEAD
   80000:	2007ada0 	.word	0x2007ada0
   80004:	00082e95 	.word	0x00082e95
   80008:	00082e91 	.word	0x00082e91
   8000c:	00082e91 	.word	0x00082e91
   80010:	00082e91 	.word	0x00082e91
   80014:	00082e91 	.word	0x00082e91
   80018:	00082e91 	.word	0x00082e91
	...
   8002c:	00081409 	.word	0x00081409
   80030:	00082e91 	.word	0x00082e91
   80034:	00000000 	.word	0x00000000
   80038:	00081485 	.word	0x00081485
   8003c:	000814c1 	.word	0x000814c1
   80040:	00082e91 	.word	0x00082e91
   80044:	00082e91 	.word	0x00082e91
   80048:	00082e91 	.word	0x00082e91
   8004c:	00082e91 	.word	0x00082e91
   80050:	00082e91 	.word	0x00082e91
   80054:	00082e91 	.word	0x00082e91
   80058:	00082e91 	.word	0x00082e91
   8005c:	00082e91 	.word	0x00082e91
   80060:	00082e91 	.word	0x00082e91
   80064:	00082e91 	.word	0x00082e91
   80068:	00000000 	.word	0x00000000
   8006c:	00082d01 	.word	0x00082d01
   80070:	00082d15 	.word	0x00082d15
   80074:	00082d29 	.word	0x00082d29
   80078:	00082d3d 	.word	0x00082d3d
	...
   80084:	00082e91 	.word	0x00082e91
   80088:	00082e91 	.word	0x00082e91
   8008c:	00082e91 	.word	0x00082e91
   80090:	00082e91 	.word	0x00082e91
   80094:	00082e91 	.word	0x00082e91
   80098:	00082e91 	.word	0x00082e91
   8009c:	00082e91 	.word	0x00082e91
   800a0:	00082e91 	.word	0x00082e91
   800a4:	00000000 	.word	0x00000000
   800a8:	00082e91 	.word	0x00082e91
   800ac:	00082e91 	.word	0x00082e91
   800b0:	00082e91 	.word	0x00082e91
   800b4:	00082e91 	.word	0x00082e91
   800b8:	00082e91 	.word	0x00082e91
   800bc:	00082e91 	.word	0x00082e91
   800c0:	00082e91 	.word	0x00082e91
   800c4:	00082e91 	.word	0x00082e91
   800c8:	00082e91 	.word	0x00082e91
   800cc:	00082e91 	.word	0x00082e91
   800d0:	00082e91 	.word	0x00082e91
   800d4:	00082e91 	.word	0x00082e91
   800d8:	00082e91 	.word	0x00082e91
   800dc:	00082e91 	.word	0x00082e91
   800e0:	00082e91 	.word	0x00082e91
   800e4:	00082e91 	.word	0x00082e91
   800e8:	00082e91 	.word	0x00082e91
   800ec:	00082e91 	.word	0x00082e91
   800f0:	00082e91 	.word	0x00082e91
=======
=======
>>>>>>> master
   80000:	2007ade8 	.word	0x2007ade8
   80004:	00083749 	.word	0x00083749
   80008:	00083745 	.word	0x00083745
   8000c:	00083745 	.word	0x00083745
   80010:	00083745 	.word	0x00083745
   80014:	00083745 	.word	0x00083745
   80018:	00083745 	.word	0x00083745
	...
   8002c:	00081b49 	.word	0x00081b49
   80030:	00083745 	.word	0x00083745
   80034:	00000000 	.word	0x00000000
   80038:	00081bc5 	.word	0x00081bc5
   8003c:	00081c01 	.word	0x00081c01
   80040:	00083745 	.word	0x00083745
   80044:	00083745 	.word	0x00083745
   80048:	00083745 	.word	0x00083745
   8004c:	00083745 	.word	0x00083745
   80050:	00083745 	.word	0x00083745
   80054:	00083745 	.word	0x00083745
   80058:	00083745 	.word	0x00083745
   8005c:	00083745 	.word	0x00083745
   80060:	00083745 	.word	0x00083745
   80064:	00083745 	.word	0x00083745
   80068:	00000000 	.word	0x00000000
   8006c:	000835b5 	.word	0x000835b5
   80070:	000835c9 	.word	0x000835c9
   80074:	000835dd 	.word	0x000835dd
   80078:	000835f1 	.word	0x000835f1
	...
   80084:	00083745 	.word	0x00083745
   80088:	00083745 	.word	0x00083745
   8008c:	00083745 	.word	0x00083745
   80090:	00083745 	.word	0x00083745
   80094:	00083745 	.word	0x00083745
   80098:	00083745 	.word	0x00083745
   8009c:	00083745 	.word	0x00083745
   800a0:	00083745 	.word	0x00083745
   800a4:	00000000 	.word	0x00000000
   800a8:	00083745 	.word	0x00083745
   800ac:	00083745 	.word	0x00083745
   800b0:	00083745 	.word	0x00083745
   800b4:	00083745 	.word	0x00083745
   800b8:	00083745 	.word	0x00083745
   800bc:	00083745 	.word	0x00083745
   800c0:	00083745 	.word	0x00083745
   800c4:	00083745 	.word	0x00083745
   800c8:	00083745 	.word	0x00083745
   800cc:	00083745 	.word	0x00083745
   800d0:	00083745 	.word	0x00083745
   800d4:	00083745 	.word	0x00083745
   800d8:	00083745 	.word	0x00083745
   800dc:	00083745 	.word	0x00083745
   800e0:	00083745 	.word	0x00083745
   800e4:	00083745 	.word	0x00083745
   800e8:	00083745 	.word	0x00083745
   800ec:	00083745 	.word	0x00083745
   800f0:	00083745 	.word	0x00083745
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
<<<<<<< HEAD
<<<<<<< HEAD
   8010c:	200709e0 	.word	0x200709e0
   80110:	00000000 	.word	0x00000000
   80114:	0008722c 	.word	0x0008722c
=======
   8010c:	200709e8 	.word	0x200709e8
   80110:	00000000 	.word	0x00000000
   80114:	00087c64 	.word	0x00087c64
>>>>>>> master
=======
   8010c:	200709e8 	.word	0x200709e8
   80110:	00000000 	.word	0x00000000
   80114:	00087c64 	.word	0x00087c64
>>>>>>> master

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
<<<<<<< HEAD
<<<<<<< HEAD
   80138:	0008722c 	.word	0x0008722c
   8013c:	200709e4 	.word	0x200709e4
   80140:	0008722c 	.word	0x0008722c
   80144:	00000000 	.word	0x00000000

00080148 <_read>:
=======
=======
>>>>>>> master
   80138:	00087c64 	.word	0x00087c64
   8013c:	200709ec 	.word	0x200709ec
   80140:	00087c64 	.word	0x00087c64
   80144:	00000000 	.word	0x00000000

00080148 <arlo_arm_init>:
	/* Initializes nav-system */
	// arlo_nav_init();
}

void arlo_arm_init()
{
   80148:	b570      	push	{r4, r5, r6, lr}
	printf("Arm initialized?\r\n");
   8014a:	480c      	ldr	r0, [pc, #48]	; (8017c <arlo_arm_init+0x34>)
   8014c:	4b0c      	ldr	r3, [pc, #48]	; (80180 <arlo_arm_init+0x38>)
   8014e:	4798      	blx	r3
	
	tx_arm_buffer[0] = TWI_CMD_ARM_INIT;
   80150:	4c0c      	ldr	r4, [pc, #48]	; (80184 <arlo_arm_init+0x3c>)
   80152:	2320      	movs	r3, #32
   80154:	7023      	strb	r3, [r4, #0]
	tx_arm_buffer[1] = TWI_NO_DATA;
   80156:	2378      	movs	r3, #120	; 0x78
   80158:	7063      	strb	r3, [r4, #1]
	tx_arm_buffer[2] = TWI_NO_DATA;
   8015a:	70a3      	strb	r3, [r4, #2]
	
	twi_arm_init(TWI_CMD_ARM_REQ_BOX_INFO, tx_arm_buffer, rx_arm_buffer);
   8015c:	4e0a      	ldr	r6, [pc, #40]	; (80188 <arlo_arm_init+0x40>)
   8015e:	2002      	movs	r0, #2
   80160:	4621      	mov	r1, r4
   80162:	4632      	mov	r2, r6
   80164:	4d09      	ldr	r5, [pc, #36]	; (8018c <arlo_arm_init+0x44>)
   80166:	47a8      	blx	r5
	// Do something with rx_arm_buffer
	
	twi_arm_init(TWI_CMD_ARM_REQ_OBJ_INFO, tx_arm_buffer, rx_arm_buffer);
   80168:	2003      	movs	r0, #3
   8016a:	4621      	mov	r1, r4
   8016c:	4632      	mov	r2, r6
   8016e:	47a8      	blx	r5
	// Do something with rx_arm_buffer
	
	twi_arm_init(TWI_CMD_ARM_REQ_COLLECT_INFO, tx_arm_buffer, rx_arm_buffer);
   80170:	2004      	movs	r0, #4
   80172:	4621      	mov	r1, r4
   80174:	4632      	mov	r2, r6
   80176:	47a8      	blx	r5
   80178:	bd70      	pop	{r4, r5, r6, pc}
   8017a:	bf00      	nop
   8017c:	00087998 	.word	0x00087998
   80180:	000849f1 	.word	0x000849f1
   80184:	20070a08 	.word	0x20070a08
   80188:	20070a04 	.word	0x20070a04
   8018c:	000806f5 	.word	0x000806f5

00080190 <arlo_init>:

uint8_t tx_nav_buffer[TX_NAV_LENGTH] = {0};
uint8_t rx_nav_buffer[RX_NAV_LENGTH] = {0};

void arlo_init()
{
   80190:	b508      	push	{r3, lr}
	// ioport_init();
	twi_init();
   80192:	4b02      	ldr	r3, [pc, #8]	; (8019c <arlo_init+0xc>)
   80194:	4798      	blx	r3
	
	/* Initializes arm */
	arlo_arm_init();
   80196:	4b02      	ldr	r3, [pc, #8]	; (801a0 <arlo_init+0x10>)
   80198:	4798      	blx	r3
   8019a:	bd08      	pop	{r3, pc}
   8019c:	00080629 	.word	0x00080629
   801a0:	00080149 	.word	0x00080149

000801a4 <arlo_get_pick_up_status>:
	twi_arm_init(TWI_CMD_ARM_REQ_COLLECT_INFO, tx_arm_buffer, rx_arm_buffer);
	// Do something with rx_arm_buffer
}

Pick_Up_Status arlo_get_pick_up_status()
{
   801a4:	b510      	push	{r4, lr}
   801a6:	b082      	sub	sp, #8
	uint8_t tx_buffer[TX_ARM_LENGTH] = {0};
   801a8:	2400      	movs	r4, #0
	tx_buffer[0] = TWI_CMD_PICK_UP_STATUS;
   801aa:	2324      	movs	r3, #36	; 0x24
   801ac:	f88d 3004 	strb.w	r3, [sp, #4]
	tx_buffer[1] = TWI_NO_DATA;
   801b0:	2378      	movs	r3, #120	; 0x78
   801b2:	f88d 3005 	strb.w	r3, [sp, #5]
	tx_buffer[2] = TWI_NO_DATA;
   801b6:	f88d 3006 	strb.w	r3, [sp, #6]
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   801ba:	a801      	add	r0, sp, #4
   801bc:	2102      	movs	r1, #2
   801be:	4b09      	ldr	r3, [pc, #36]	; (801e4 <arlo_get_pick_up_status+0x40>)
   801c0:	4798      	blx	r3
	
	uint8_t rx_buffer[RX_ARM_LENGTH] = {0};
   801c2:	f8ad 4000 	strh.w	r4, [sp]
   801c6:	f88d 4002 	strb.w	r4, [sp, #2]
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   801ca:	4668      	mov	r0, sp
   801cc:	2102      	movs	r1, #2
   801ce:	4b06      	ldr	r3, [pc, #24]	; (801e8 <arlo_get_pick_up_status+0x44>)
   801d0:	4798      	blx	r3
	
	Pick_Up_Status pick_up_status_t = rx_buffer[1];
   801d2:	f89d 4001 	ldrb.w	r4, [sp, #1]
	printf("Pick up status: %d\r\n", pick_up_status_t);
   801d6:	4805      	ldr	r0, [pc, #20]	; (801ec <arlo_get_pick_up_status+0x48>)
   801d8:	4621      	mov	r1, r4
   801da:	4b05      	ldr	r3, [pc, #20]	; (801f0 <arlo_get_pick_up_status+0x4c>)
   801dc:	4798      	blx	r3
	
	return pick_up_status_t;
}
   801de:	4620      	mov	r0, r4
   801e0:	b002      	add	sp, #8
   801e2:	bd10      	pop	{r4, pc}
   801e4:	00080675 	.word	0x00080675
   801e8:	000806bd 	.word	0x000806bd
   801ec:	000879ac 	.word	0x000879ac
   801f0:	000849f1 	.word	0x000849f1

000801f4 <arlo_lift_object>:
	/* Convert uint8_t to uint16_t */
	position_buffer[1] = (uint16_t) ((rx_nav_buffer[3] << 8) | (rx_nav_buffer[4] << 0));
}

void arlo_lift_object(Object object_t)
{
   801f4:	b508      	push	{r3, lr}
	tx_arm_buffer[0] = TWI_CMD_PICK_UP_START;
   801f6:	4b05      	ldr	r3, [pc, #20]	; (8020c <arlo_lift_object+0x18>)
   801f8:	2222      	movs	r2, #34	; 0x22
   801fa:	701a      	strb	r2, [r3, #0]
	tx_arm_buffer[1] = object_t;
   801fc:	7058      	strb	r0, [r3, #1]
	tx_arm_buffer[2] = TWI_NO_DATA;
   801fe:	2278      	movs	r2, #120	; 0x78
   80200:	709a      	strb	r2, [r3, #2]
	
	twi_control_arm(tx_arm_buffer, rx_arm_buffer);
   80202:	4618      	mov	r0, r3
   80204:	4902      	ldr	r1, [pc, #8]	; (80210 <arlo_lift_object+0x1c>)
   80206:	4b03      	ldr	r3, [pc, #12]	; (80214 <arlo_lift_object+0x20>)
   80208:	4798      	blx	r3
   8020a:	bd08      	pop	{r3, pc}
   8020c:	20070a08 	.word	0x20070a08
   80210:	20070a04 	.word	0x20070a04
   80214:	0008079d 	.word	0x0008079d

00080218 <_read>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	460c      	mov	r4, r1
   8014e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80150:	b960      	cbnz	r0, 8016c <_read+0x24>
=======
=======
>>>>>>> master
   80218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8021c:	460c      	mov	r4, r1
   8021e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80220:	b960      	cbnz	r0, 8023c <_read+0x24>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return -1;
	}

	for (; len > 0; --len) {
<<<<<<< HEAD
<<<<<<< HEAD
   80152:	2a00      	cmp	r2, #0
   80154:	dd0e      	ble.n	80174 <_read+0x2c>
   80156:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80158:	4e09      	ldr	r6, [pc, #36]	; (80180 <_read+0x38>)
   8015a:	4d0a      	ldr	r5, [pc, #40]	; (80184 <_read+0x3c>)
   8015c:	6830      	ldr	r0, [r6, #0]
   8015e:	4621      	mov	r1, r4
   80160:	682b      	ldr	r3, [r5, #0]
   80162:	4798      	blx	r3
		ptr++;
   80164:	3401      	adds	r4, #1
=======
=======
>>>>>>> master
   80222:	2a00      	cmp	r2, #0
   80224:	dd0e      	ble.n	80244 <_read+0x2c>
   80226:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80228:	4e09      	ldr	r6, [pc, #36]	; (80250 <_read+0x38>)
   8022a:	4d0a      	ldr	r5, [pc, #40]	; (80254 <_read+0x3c>)
   8022c:	6830      	ldr	r0, [r6, #0]
   8022e:	4621      	mov	r1, r4
   80230:	682b      	ldr	r3, [r5, #0]
   80232:	4798      	blx	r3
		ptr++;
   80234:	3401      	adds	r4, #1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
<<<<<<< HEAD
<<<<<<< HEAD
   80166:	42bc      	cmp	r4, r7
   80168:	d1f8      	bne.n	8015c <_read+0x14>
   8016a:	e006      	b.n	8017a <_read+0x32>
=======
   80236:	42bc      	cmp	r4, r7
   80238:	d1f8      	bne.n	8022c <_read+0x14>
   8023a:	e006      	b.n	8024a <_read+0x32>
>>>>>>> master
=======
   80236:	42bc      	cmp	r4, r7
   80238:	d1f8      	bne.n	8022c <_read+0x14>
   8023a:	e006      	b.n	8024a <_read+0x32>
>>>>>>> master
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
<<<<<<< HEAD
<<<<<<< HEAD
   8016c:	f04f 30ff 	mov.w	r0, #4294967295
   80170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80174:	2000      	movs	r0, #0
   80176:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8017a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8017c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80180:	20078d10 	.word	0x20078d10
   80184:	20078cb4 	.word	0x20078cb4

00080188 <pwm_clocks_generate>:
=======
=======
>>>>>>> master
   8023c:	f04f 30ff 	mov.w	r0, #4294967295
   80240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80244:	2000      	movs	r0, #0
   80246:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8024a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8024c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80250:	20078d5c 	.word	0x20078d5c
   80254:	20078cd8 	.word	0x20078cd8

00080258 <pwm_clocks_generate>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80188:	b4f0      	push	{r4, r5, r6, r7}
   8018a:	b08c      	sub	sp, #48	; 0x30
   8018c:	4607      	mov	r7, r0
   8018e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80190:	ac01      	add	r4, sp, #4
   80192:	4d12      	ldr	r5, [pc, #72]	; (801dc <pwm_clocks_generate+0x54>)
   80194:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80196:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8019c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801a4:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801a6:	2300      	movs	r3, #0
=======
=======
>>>>>>> master
   80258:	b4f0      	push	{r4, r5, r6, r7}
   8025a:	b08c      	sub	sp, #48	; 0x30
   8025c:	4607      	mov	r7, r0
   8025e:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80260:	ac01      	add	r4, sp, #4
   80262:	4d12      	ldr	r5, [pc, #72]	; (802ac <pwm_clocks_generate+0x54>)
   80264:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80266:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80268:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8026a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8026c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80270:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   80274:	466a      	mov	r2, sp
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80276:	2300      	movs	r3, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
<<<<<<< HEAD
<<<<<<< HEAD
   801a8:	f852 4f04 	ldr.w	r4, [r2, #4]!
   801ac:	fbb6 f4f4 	udiv	r4, r6, r4
   801b0:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801b4:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   801b8:	d903      	bls.n	801c2 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   801ba:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801bc:	2b0b      	cmp	r3, #11
   801be:	d1f3      	bne.n	801a8 <pwm_clocks_generate+0x20>
   801c0:	e004      	b.n	801cc <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801c2:	2b0a      	cmp	r3, #10
   801c4:	d805      	bhi.n	801d2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   801c6:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   801ca:	e004      	b.n	801d6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   801cc:	f64f 70ff 	movw	r0, #65535	; 0xffff
   801d0:	e001      	b.n	801d6 <pwm_clocks_generate+0x4e>
   801d2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   801d6:	b00c      	add	sp, #48	; 0x30
   801d8:	bcf0      	pop	{r4, r5, r6, r7}
   801da:	4770      	bx	lr
   801dc:	00087060 	.word	0x00087060

000801e0 <pwm_init>:
=======
=======
>>>>>>> master
   80278:	f852 4f04 	ldr.w	r4, [r2, #4]!
   8027c:	fbb6 f4f4 	udiv	r4, r6, r4
   80280:	fbb4 f4f7 	udiv	r4, r4, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   80284:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
   80288:	d903      	bls.n	80292 <pwm_clocks_generate+0x3a>
			break;
		}
		ul_pre++;
   8028a:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   8028c:	2b0b      	cmp	r3, #11
   8028e:	d1f3      	bne.n	80278 <pwm_clocks_generate+0x20>
   80290:	e004      	b.n	8029c <pwm_clocks_generate+0x44>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   80292:	2b0a      	cmp	r3, #10
   80294:	d805      	bhi.n	802a2 <pwm_clocks_generate+0x4a>
		return ul_div | (ul_pre << 8);
   80296:	ea44 2003 	orr.w	r0, r4, r3, lsl #8
   8029a:	e004      	b.n	802a6 <pwm_clocks_generate+0x4e>
	} else {
		return PWM_INVALID_ARGUMENT;
   8029c:	f64f 70ff 	movw	r0, #65535	; 0xffff
   802a0:	e001      	b.n	802a6 <pwm_clocks_generate+0x4e>
   802a2:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
   802a6:	b00c      	add	sp, #48	; 0x30
   802a8:	bcf0      	pop	{r4, r5, r6, r7}
   802aa:	4770      	bx	lr
   802ac:	000879c4 	.word	0x000879c4

000802b0 <pwm_init>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
<<<<<<< HEAD
<<<<<<< HEAD
   801e0:	b570      	push	{r4, r5, r6, lr}
   801e2:	4606      	mov	r6, r0
   801e4:	460c      	mov	r4, r1
=======
   802b0:	b570      	push	{r4, r5, r6, lr}
   802b2:	4606      	mov	r6, r0
   802b4:	460c      	mov	r4, r1
>>>>>>> master
=======
   802b0:	b570      	push	{r4, r5, r6, lr}
   802b2:	4606      	mov	r6, r0
   802b4:	460c      	mov	r4, r1
>>>>>>> master
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
<<<<<<< HEAD
<<<<<<< HEAD
   801e6:	6808      	ldr	r0, [r1, #0]
   801e8:	b140      	cbz	r0, 801fc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801ea:	6889      	ldr	r1, [r1, #8]
   801ec:	4b0b      	ldr	r3, [pc, #44]	; (8021c <pwm_init+0x3c>)
   801ee:	4798      	blx	r3
   801f0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801f6:	4298      	cmp	r0, r3
   801f8:	d101      	bne.n	801fe <pwm_init+0x1e>
   801fa:	e00e      	b.n	8021a <pwm_init+0x3a>
=======
=======
>>>>>>> master
   802b6:	6808      	ldr	r0, [r1, #0]
   802b8:	b140      	cbz	r0, 802cc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   802ba:	6889      	ldr	r1, [r1, #8]
   802bc:	4b0b      	ldr	r3, [pc, #44]	; (802ec <pwm_init+0x3c>)
   802be:	4798      	blx	r3
   802c0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   802c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   802c6:	4298      	cmp	r0, r3
   802c8:	d101      	bne.n	802ce <pwm_init+0x1e>
   802ca:	e00e      	b.n	802ea <pwm_init+0x3a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
<<<<<<< HEAD
<<<<<<< HEAD
   801fc:	2500      	movs	r5, #0
=======
   802cc:	2500      	movs	r5, #0
>>>>>>> master
=======
   802cc:	2500      	movs	r5, #0
>>>>>>> master

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
<<<<<<< HEAD
<<<<<<< HEAD
   801fe:	6860      	ldr	r0, [r4, #4]
   80200:	b140      	cbz	r0, 80214 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80202:	68a1      	ldr	r1, [r4, #8]
   80204:	4b05      	ldr	r3, [pc, #20]	; (8021c <pwm_init+0x3c>)
   80206:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80208:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8020c:	4298      	cmp	r0, r3
   8020e:	d004      	beq.n	8021a <pwm_init+0x3a>
=======
=======
>>>>>>> master
   802ce:	6860      	ldr	r0, [r4, #4]
   802d0:	b140      	cbz	r0, 802e4 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   802d2:	68a1      	ldr	r1, [r4, #8]
   802d4:	4b05      	ldr	r3, [pc, #20]	; (802ec <pwm_init+0x3c>)
   802d6:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   802d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   802dc:	4298      	cmp	r0, r3
   802de:	d004      	beq.n	802ea <pwm_init+0x3a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			return result;
		}

		clock |= (result << 16);
<<<<<<< HEAD
<<<<<<< HEAD
   80210:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
=======
   802e0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
>>>>>>> master
=======
   802e0:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
>>>>>>> master
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
<<<<<<< HEAD
<<<<<<< HEAD
   80214:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80216:	2000      	movs	r0, #0
   80218:	bd70      	pop	{r4, r5, r6, pc}
}
   8021a:	bd70      	pop	{r4, r5, r6, pc}
   8021c:	00080189 	.word	0x00080189

00080220 <pwm_channel_init>:
=======
=======
>>>>>>> master
   802e4:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   802e6:	2000      	movs	r0, #0
   802e8:	bd70      	pop	{r4, r5, r6, pc}
}
   802ea:	bd70      	pop	{r4, r5, r6, pc}
   802ec:	00080259 	.word	0x00080259

000802f0 <pwm_channel_init>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80220:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80222:	680b      	ldr	r3, [r1, #0]
=======
=======
>>>>>>> master
   802f0:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   802f2:	680b      	ldr	r3, [r1, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
<<<<<<< HEAD
<<<<<<< HEAD
   80224:	8a8c      	ldrh	r4, [r1, #20]
=======
   802f4:	8a8c      	ldrh	r4, [r1, #20]
>>>>>>> master
=======
   802f4:	8a8c      	ldrh	r4, [r1, #20]
>>>>>>> master
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
<<<<<<< HEAD
<<<<<<< HEAD
   80226:	684a      	ldr	r2, [r1, #4]
   80228:	f002 020f 	and.w	r2, r2, #15
   8022c:	4314      	orrs	r4, r2
=======
   802f6:	684a      	ldr	r2, [r1, #4]
   802f8:	f002 020f 	and.w	r2, r2, #15
   802fc:	4314      	orrs	r4, r2
>>>>>>> master
=======
   802f6:	684a      	ldr	r2, [r1, #4]
   802f8:	f002 020f 	and.w	r2, r2, #15
   802fc:	4314      	orrs	r4, r2
>>>>>>> master
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
<<<<<<< HEAD
<<<<<<< HEAD
   8022e:	890d      	ldrh	r5, [r1, #8]
=======
   802fe:	890d      	ldrh	r5, [r1, #8]
>>>>>>> master
=======
   802fe:	890d      	ldrh	r5, [r1, #8]
>>>>>>> master
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
<<<<<<< HEAD
<<<<<<< HEAD
   80230:	432c      	orrs	r4, r5
   80232:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80234:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80238:	7d8a      	ldrb	r2, [r1, #22]
   8023a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8023e:	7dca      	ldrb	r2, [r1, #23]
   80240:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80244:	7e0a      	ldrb	r2, [r1, #24]
=======
=======
>>>>>>> master
   80300:	432c      	orrs	r4, r5
   80302:	7a8a      	ldrb	r2, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80304:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80308:	7d8a      	ldrb	r2, [r1, #22]
   8030a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   8030e:	7dca      	ldrb	r2, [r1, #23]
   80310:	ea44 4442 	orr.w	r4, r4, r2, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80314:	7e0a      	ldrb	r2, [r1, #24]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
<<<<<<< HEAD
<<<<<<< HEAD
   80246:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8024a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
=======
   80316:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8031a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
>>>>>>> master
=======
   80316:	ea44 4482 	orr.w	r4, r4, r2, lsl #18
   8031a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
>>>>>>> master
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
<<<<<<< HEAD
<<<<<<< HEAD
   8024e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80252:	68cc      	ldr	r4, [r1, #12]
   80254:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80258:	690c      	ldr	r4, [r1, #16]
   8025a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
=======
=======
>>>>>>> master
   8031e:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80322:	68cc      	ldr	r4, [r1, #12]
   80324:	f8c2 4204 	str.w	r4, [r2, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80328:	690c      	ldr	r4, [r1, #16]
   8032a:	f8c2 420c 	str.w	r4, [r2, #524]	; 0x20c
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
<<<<<<< HEAD
<<<<<<< HEAD
   8025e:	7d8a      	ldrb	r2, [r1, #22]
   80260:	b13a      	cbz	r2, 80272 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80262:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80264:	8b4a      	ldrh	r2, [r1, #26]
   80266:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
=======
=======
>>>>>>> master
   8032e:	7d8a      	ldrb	r2, [r1, #22]
   80330:	b13a      	cbz	r2, 80342 <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80332:	8b8c      	ldrh	r4, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80334:	8b4a      	ldrh	r2, [r1, #26]
   80336:	ea42 4404 	orr.w	r4, r2, r4, lsl #16
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
<<<<<<< HEAD
<<<<<<< HEAD
   8026a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8026e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
=======
   8033a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8033e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
>>>>>>> master
=======
   8033a:	eb00 1243 	add.w	r2, r0, r3, lsl #5
   8033e:	f8c2 4218 	str.w	r4, [r2, #536]	; 0x218
>>>>>>> master
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
<<<<<<< HEAD
<<<<<<< HEAD
   80272:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80274:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80278:	409a      	lsls	r2, r3
   8027a:	43d2      	mvns	r2, r2
   8027c:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8027e:	7fce      	ldrb	r6, [r1, #31]
   80280:	409e      	lsls	r6, r3
=======
=======
>>>>>>> master
   80342:	6c85      	ldr	r5, [r0, #72]	; 0x48
   80344:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80348:	409a      	lsls	r2, r3
   8034a:	43d2      	mvns	r2, r2
   8034c:	4015      	ands	r5, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) << ch_num)
   8034e:	7fce      	ldrb	r6, [r1, #31]
   80350:	409e      	lsls	r6, r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
<<<<<<< HEAD
<<<<<<< HEAD
   80282:	7f8c      	ldrb	r4, [r1, #30]
   80284:	409c      	lsls	r4, r3
   80286:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8028a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8028c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8028e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80290:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80292:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80296:	409d      	lsls	r5, r3
=======
=======
>>>>>>> master
   80352:	7f8c      	ldrb	r4, [r1, #30]
   80354:	409c      	lsls	r4, r3
   80356:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8035a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8035c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8035e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   80360:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) << ch_num)
   80362:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80366:	409d      	lsls	r5, r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					<< 16);
	p_pwm->PWM_OS = tmp_reg;

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
<<<<<<< HEAD
<<<<<<< HEAD
   80298:	f891 4020 	ldrb.w	r4, [r1, #32]
   8029c:	409c      	lsls	r4, r3
   8029e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802a2:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802a4:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802a6:	2201      	movs	r2, #1
   802a8:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   802aa:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802ae:	b11c      	cbz	r4, 802b8 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   802b0:	6a04      	ldr	r4, [r0, #32]
   802b2:	4314      	orrs	r4, r2
   802b4:	6204      	str	r4, [r0, #32]
   802b6:	e003      	b.n	802c0 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802b8:	6a04      	ldr	r4, [r0, #32]
   802ba:	ea24 0402 	bic.w	r4, r4, r2
   802be:	6204      	str	r4, [r0, #32]
=======
=======
>>>>>>> master
   80368:	f891 4020 	ldrb.w	r4, [r1, #32]
   8036c:	409c      	lsls	r4, r3
   8036e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   80372:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   80374:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   80376:	2201      	movs	r2, #1
   80378:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   8037a:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   8037e:	b11c      	cbz	r4, 80388 <pwm_channel_init+0x98>
		p_pwm->PWM_SCM |= channel;
   80380:	6a04      	ldr	r4, [r0, #32]
   80382:	4314      	orrs	r4, r2
   80384:	6204      	str	r4, [r0, #32]
   80386:	e003      	b.n	80390 <pwm_channel_init+0xa0>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80388:	6a04      	ldr	r4, [r0, #32]
   8038a:	ea24 0402 	bic.w	r4, r4, r2
   8038e:	6204      	str	r4, [r0, #32]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
<<<<<<< HEAD
<<<<<<< HEAD
   802c0:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802c4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802c6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802c8:	bf0c      	ite	eq
   802ca:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802cc:	4394      	bicne	r4, r2
   802ce:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802d0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802d4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802d6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802d8:	bf0c      	ite	eq
   802da:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802de:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   802e2:	6682      	str	r2, [r0, #104]	; 0x68
=======
=======
>>>>>>> master
   80390:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80394:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80396:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80398:	bf0c      	ite	eq
   8039a:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   8039c:	4394      	bicne	r4, r2
   8039e:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   803a0:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   803a4:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   803a6:	6e84      	ldr	r4, [r0, #104]	; 0x68
   803a8:	bf0c      	ite	eq
   803aa:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   803ae:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   803b2:	6682      	str	r2, [r0, #104]	; 0x68
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
<<<<<<< HEAD
<<<<<<< HEAD
   802e4:	2b03      	cmp	r3, #3
   802e6:	d80c      	bhi.n	80302 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   802e8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
=======
=======
>>>>>>> master
   803b4:	2b03      	cmp	r3, #3
   803b6:	d80c      	bhi.n	803d2 <pwm_channel_init+0xe2>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   803b8:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
<<<<<<< HEAD
<<<<<<< HEAD
   802ea:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   802ec:	22ff      	movs	r2, #255	; 0xff
   802ee:	409a      	lsls	r2, r3
   802f0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   802f4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   802f8:	fa01 f303 	lsl.w	r3, r1, r3
   802fc:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   802fe:	66c3      	str	r3, [r0, #108]	; 0x6c
   80300:	e00c      	b.n	8031c <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   80302:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   80304:	6f04      	ldr	r4, [r0, #112]	; 0x70
=======
=======
>>>>>>> master
   803ba:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   803bc:	22ff      	movs	r2, #255	; 0xff
   803be:	409a      	lsls	r2, r3
   803c0:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   803c4:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   803c8:	fa01 f303 	lsl.w	r3, r1, r3
   803cc:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   803ce:	66c3      	str	r3, [r0, #108]	; 0x6c
   803d0:	e00c      	b.n	803ec <pwm_channel_init+0xfc>
	} else {
		ch_num -= 4;
   803d2:	3b04      	subs	r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   803d4:	6f04      	ldr	r4, [r0, #112]	; 0x70
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
<<<<<<< HEAD
<<<<<<< HEAD
   80306:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   80308:	22ff      	movs	r2, #255	; 0xff
   8030a:	409a      	lsls	r2, r3
   8030c:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80310:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80314:	fa01 f303 	lsl.w	r3, r1, r3
   80318:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8031a:	6703      	str	r3, [r0, #112]	; 0x70
=======
=======
>>>>>>> master
   803d6:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   803d8:	22ff      	movs	r2, #255	; 0xff
   803da:	409a      	lsls	r2, r3
   803dc:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   803e0:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   803e4:	fa01 f303 	lsl.w	r3, r1, r3
   803e8:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   803ea:	6703      	str	r3, [r0, #112]	; 0x70
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   8031c:	2000      	movs	r0, #0
   8031e:	bc70      	pop	{r4, r5, r6}
   80320:	4770      	bx	lr
   80322:	bf00      	nop

00080324 <pwm_channel_update_duty>:
=======
=======
>>>>>>> master
   803ec:	2000      	movs	r0, #0
   803ee:	bc70      	pop	{r4, r5, r6}
   803f0:	4770      	bx	lr
   803f2:	bf00      	nop

000803f4 <pwm_channel_update_duty>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80324:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   80326:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80328:	690b      	ldr	r3, [r1, #16]
   8032a:	4293      	cmp	r3, r2
   8032c:	d306      	bcc.n	8033c <pwm_channel_update_duty+0x18>
=======
=======
>>>>>>> master
   803f4:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   803f6:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   803f8:	690b      	ldr	r3, [r1, #16]
   803fa:	4293      	cmp	r3, r2
   803fc:	d306      	bcc.n	8040c <pwm_channel_update_duty+0x18>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
<<<<<<< HEAD
<<<<<<< HEAD
   8032e:	60ca      	str	r2, [r1, #12]
=======
   803fe:	60ca      	str	r2, [r1, #12]
>>>>>>> master
=======
   803fe:	60ca      	str	r2, [r1, #12]
>>>>>>> master
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
<<<<<<< HEAD
<<<<<<< HEAD
   80330:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80334:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
=======
   80400:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80404:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
>>>>>>> master
=======
   80400:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   80404:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
>>>>>>> master
#endif
	}

	return 0;
<<<<<<< HEAD
<<<<<<< HEAD
   80338:	2000      	movs	r0, #0
   8033a:	e001      	b.n	80340 <pwm_channel_update_duty+0x1c>
=======
   80408:	2000      	movs	r0, #0
   8040a:	e001      	b.n	80410 <pwm_channel_update_duty+0x1c>
>>>>>>> master
=======
   80408:	2000      	movs	r0, #0
   8040a:	e001      	b.n	80410 <pwm_channel_update_duty+0x1c>
>>>>>>> master
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
<<<<<<< HEAD
<<<<<<< HEAD
   8033c:	f64f 70ff 	movw	r0, #65535	; 0xffff
=======
   8040c:	f64f 70ff 	movw	r0, #65535	; 0xffff
>>>>>>> master
=======
   8040c:	f64f 70ff 	movw	r0, #65535	; 0xffff
>>>>>>> master
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80340:	f85d 4b04 	ldr.w	r4, [sp], #4
   80344:	4770      	bx	lr
   80346:	bf00      	nop

00080348 <pwm_channel_enable>:
=======
=======
>>>>>>> master
   80410:	f85d 4b04 	ldr.w	r4, [sp], #4
   80414:	4770      	bx	lr
   80416:	bf00      	nop

00080418 <pwm_channel_enable>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
<<<<<<< HEAD
<<<<<<< HEAD
   80348:	2301      	movs	r3, #1
   8034a:	fa03 f101 	lsl.w	r1, r3, r1
   8034e:	6041      	str	r1, [r0, #4]
   80350:	4770      	bx	lr
   80352:	bf00      	nop

00080354 <pwm_channel_disable>:
=======
=======
>>>>>>> master
   80418:	2301      	movs	r3, #1
   8041a:	fa03 f101 	lsl.w	r1, r3, r1
   8041e:	6041      	str	r1, [r0, #4]
   80420:	4770      	bx	lr
   80422:	bf00      	nop

00080424 <pwm_channel_disable>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
<<<<<<< HEAD
<<<<<<< HEAD
   80354:	2301      	movs	r3, #1
   80356:	fa03 f101 	lsl.w	r1, r3, r1
   8035a:	6081      	str	r1, [r0, #8]
   8035c:	4770      	bx	lr
   8035e:	bf00      	nop

00080360 <usart_serial_getchar>:
=======
=======
>>>>>>> master
   80424:	2301      	movs	r3, #1
   80426:	fa03 f101 	lsl.w	r1, r3, r1
   8042a:	6081      	str	r1, [r0, #8]
   8042c:	4770      	bx	lr
   8042e:	bf00      	nop

00080430 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   80430:	4b0f      	ldr	r3, [pc, #60]	; (80470 <twi_set_speed+0x40>)
   80432:	4299      	cmp	r1, r3
   80434:	d819      	bhi.n	8046a <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   80436:	0049      	lsls	r1, r1, #1
   80438:	fbb2 f2f1 	udiv	r2, r2, r1
   8043c:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   8043e:	2aff      	cmp	r2, #255	; 0xff
   80440:	d907      	bls.n	80452 <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80442:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   80444:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   80446:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   80448:	2aff      	cmp	r2, #255	; 0xff
   8044a:	d903      	bls.n	80454 <twi_set_speed+0x24>
   8044c:	2b07      	cmp	r3, #7
   8044e:	d1f9      	bne.n	80444 <twi_set_speed+0x14>
   80450:	e000      	b.n	80454 <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   80452:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   80454:	0211      	lsls	r1, r2, #8
   80456:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   80458:	041b      	lsls	r3, r3, #16
   8045a:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   8045e:	430b      	orrs	r3, r1
   80460:	b2d2      	uxtb	r2, r2
   80462:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   80464:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   80466:	2000      	movs	r0, #0
   80468:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   8046a:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   8046c:	4770      	bx	lr
   8046e:	bf00      	nop
   80470:	00061a80 	.word	0x00061a80

00080474 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   80474:	b538      	push	{r3, r4, r5, lr}
   80476:	4604      	mov	r4, r0
   80478:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   8047a:	f04f 33ff 	mov.w	r3, #4294967295
   8047e:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   80480:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   80482:	2380      	movs	r3, #128	; 0x80
   80484:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   80486:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80488:	2308      	movs	r3, #8
   8048a:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   8048c:	2320      	movs	r3, #32
   8048e:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80490:	2304      	movs	r3, #4
   80492:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   80494:	6849      	ldr	r1, [r1, #4]
   80496:	682a      	ldr	r2, [r5, #0]
   80498:	4b05      	ldr	r3, [pc, #20]	; (804b0 <twi_master_init+0x3c>)
   8049a:	4798      	blx	r3
   8049c:	2801      	cmp	r0, #1
   8049e:	bf14      	ite	ne
   804a0:	2000      	movne	r0, #0
   804a2:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   804a4:	7a6b      	ldrb	r3, [r5, #9]
   804a6:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   804a8:	bf04      	itt	eq
   804aa:	2340      	moveq	r3, #64	; 0x40
   804ac:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   804ae:	bd38      	pop	{r3, r4, r5, pc}
   804b0:	00080431 	.word	0x00080431

000804b4 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   804b4:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   804b8:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   804ba:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   804bc:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   804be:	2b00      	cmp	r3, #0
   804c0:	d049      	beq.n	80556 <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   804c2:	2200      	movs	r2, #0
   804c4:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   804c6:	6848      	ldr	r0, [r1, #4]
   804c8:	0200      	lsls	r0, r0, #8
   804ca:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   804ce:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   804d2:	7c0d      	ldrb	r5, [r1, #16]
   804d4:	042d      	lsls	r5, r5, #16
   804d6:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   804da:	4328      	orrs	r0, r5
   804dc:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   804de:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   804e0:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   804e2:	b15a      	cbz	r2, 804fc <twi_master_read+0x48>
		return 0;

	val = addr[0];
   804e4:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   804e6:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   804e8:	bfc4      	itt	gt
   804ea:	784d      	ldrbgt	r5, [r1, #1]
   804ec:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   804f0:	2a02      	cmp	r2, #2
   804f2:	dd04      	ble.n	804fe <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   804f4:	788a      	ldrb	r2, [r1, #2]
   804f6:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   804fa:	e000      	b.n	804fe <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   804fc:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   804fe:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80500:	2b01      	cmp	r3, #1
   80502:	d104      	bne.n	8050e <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   80504:	2203      	movs	r2, #3
   80506:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80508:	f04f 0c01 	mov.w	ip, #1
   8050c:	e02b      	b.n	80566 <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   8050e:	2201      	movs	r2, #1
   80510:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   80512:	f04f 0c00 	mov.w	ip, #0
   80516:	e026      	b.n	80566 <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80518:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   8051a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8051e:	d11c      	bne.n	8055a <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80520:	1e55      	subs	r5, r2, #1
   80522:	b1e2      	cbz	r2, 8055e <twi_master_read+0xaa>
   80524:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   80526:	2b01      	cmp	r3, #1
   80528:	d105      	bne.n	80536 <twi_master_read+0x82>
   8052a:	f1bc 0f00 	cmp.w	ip, #0
   8052e:	d102      	bne.n	80536 <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   80530:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   80534:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   80536:	f011 0f02 	tst.w	r1, #2
   8053a:	d004      	beq.n	80546 <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   8053c:	6b22      	ldr	r2, [r4, #48]	; 0x30
   8053e:	7032      	strb	r2, [r6, #0]

		cnt--;
   80540:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   80542:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   80544:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   80546:	2b00      	cmp	r3, #0
   80548:	d1e6      	bne.n	80518 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8054a:	6a23      	ldr	r3, [r4, #32]
   8054c:	f013 0f01 	tst.w	r3, #1
   80550:	d0fb      	beq.n	8054a <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   80552:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   80554:	e014      	b.n	80580 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80556:	2001      	movs	r0, #1
   80558:	e012      	b.n	80580 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   8055a:	2005      	movs	r0, #5
   8055c:	e010      	b.n	80580 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   8055e:	2009      	movs	r0, #9
   80560:	e00e      	b.n	80580 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80562:	2005      	movs	r0, #5
   80564:	e00c      	b.n	80580 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80566:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80568:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   8056c:	d1f9      	bne.n	80562 <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   8056e:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   80572:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   80576:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   8057a:	f643 2798 	movw	r7, #15000	; 0x3a98
   8057e:	e7d2      	b.n	80526 <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   80580:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   80584:	4770      	bx	lr
   80586:	bf00      	nop

00080588 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{	
   80588:	b470      	push	{r4, r5, r6}
   8058a:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   8058c:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   8058e:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   80590:	2a00      	cmp	r2, #0
   80592:	d03f      	beq.n	80614 <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   80594:	2400      	movs	r4, #0
   80596:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80598:	7c0e      	ldrb	r6, [r1, #16]
   8059a:	0436      	lsls	r6, r6, #16
   8059c:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   805a0:	684d      	ldr	r5, [r1, #4]
   805a2:	022d      	lsls	r5, r5, #8
   805a4:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}
	
	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   805a8:	4335      	orrs	r5, r6
   805aa:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   805ac:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   805ae:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   805b0:	b15c      	cbz	r4, 805ca <twi_master_write+0x42>
		return 0;

	val = addr[0];
   805b2:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   805b4:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   805b6:	bfc4      	itt	gt
   805b8:	784e      	ldrbgt	r6, [r1, #1]
   805ba:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   805be:	2c02      	cmp	r4, #2
   805c0:	dd04      	ble.n	805cc <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   805c2:	7889      	ldrb	r1, [r1, #2]
   805c4:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   805c8:	e000      	b.n	805cc <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   805ca:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   805cc:	60dd      	str	r5, [r3, #12]
   805ce:	e00b      	b.n	805e8 <twi_master_write+0x60>
		
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   805d0:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   805d2:	f411 7f80 	tst.w	r1, #256	; 0x100
   805d6:	d11f      	bne.n	80618 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   805d8:	f011 0f04 	tst.w	r1, #4
   805dc:	d0f8      	beq.n	805d0 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   805de:	f810 1b01 	ldrb.w	r1, [r0], #1
   805e2:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
		
	/* Send all bytes */
	while (cnt > 0) {
   805e4:	3a01      	subs	r2, #1
   805e6:	d007      	beq.n	805f8 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   805e8:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   805ea:	f411 7f80 	tst.w	r1, #256	; 0x100
   805ee:	d115      	bne.n	8061c <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   805f0:	f011 0f04 	tst.w	r1, #4
   805f4:	d1f3      	bne.n	805de <twi_master_write+0x56>
   805f6:	e7eb      	b.n	805d0 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   805f8:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   805fa:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   805fe:	d10f      	bne.n	80620 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80600:	f012 0f04 	tst.w	r2, #4
   80604:	d0f8      	beq.n	805f8 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   80606:	2202      	movs	r2, #2
   80608:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   8060a:	6a1a      	ldr	r2, [r3, #32]
   8060c:	f012 0f01 	tst.w	r2, #1
   80610:	d0fb      	beq.n	8060a <twi_master_write+0x82>
   80612:	e006      	b.n	80622 <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   80614:	2001      	movs	r0, #1
   80616:	e004      	b.n	80622 <twi_master_write+0x9a>
		
	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80618:	2005      	movs	r0, #5
   8061a:	e002      	b.n	80622 <twi_master_write+0x9a>
   8061c:	2005      	movs	r0, #5
   8061e:	e000      	b.n	80622 <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80620:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   80622:	bc70      	pop	{r4, r5, r6}
   80624:	4770      	bx	lr
   80626:	bf00      	nop

00080628 <twi_init>:

twi_package_t tx_packet;
twi_package_t rx_packet;

void twi_init()
{
   80628:	b500      	push	{lr}
   8062a:	b085      	sub	sp, #20
	/* Initializes TWI master options */
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   8062c:	4b0a      	ldr	r3, [pc, #40]	; (80658 <twi_init+0x30>)
   8062e:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   80630:	4b0a      	ldr	r3, [pc, #40]	; (8065c <twi_init+0x34>)
   80632:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   80634:	2300      	movs	r3, #0
   80636:	f88d 300d 	strb.w	r3, [sp, #13]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   8063a:	2016      	movs	r0, #22
   8063c:	4b08      	ldr	r3, [pc, #32]	; (80660 <twi_init+0x38>)
   8063e:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80640:	4808      	ldr	r0, [pc, #32]	; (80664 <twi_init+0x3c>)
   80642:	a901      	add	r1, sp, #4
   80644:	4b08      	ldr	r3, [pc, #32]	; (80668 <twi_init+0x40>)
   80646:	4798      	blx	r3
	
	/* Initializes the TWI master driver */
	if (twi_master_setup(TWI_PORT, &opt) == TWI_SUCCESS)
   80648:	b910      	cbnz	r0, 80650 <twi_init+0x28>
	{
		printf("Master initialized\r\n");
   8064a:	4808      	ldr	r0, [pc, #32]	; (8066c <twi_init+0x44>)
   8064c:	4b08      	ldr	r3, [pc, #32]	; (80670 <twi_init+0x48>)
   8064e:	4798      	blx	r3
	}
}
   80650:	b005      	add	sp, #20
   80652:	f85d fb04 	ldr.w	pc, [sp], #4
   80656:	bf00      	nop
   80658:	000186a0 	.word	0x000186a0
   8065c:	0501bd00 	.word	0x0501bd00
   80660:	000836ed 	.word	0x000836ed
   80664:	4008c000 	.word	0x4008c000
   80668:	00080475 	.word	0x00080475
   8066c:	000879f0 	.word	0x000879f0
   80670:	000849f1 	.word	0x000849f1

00080674 <twi_send_packet>:

void twi_send_packet(uint8_t *tx_buffer, uint8_t recipient_addr)
{
   80674:	b570      	push	{r4, r5, r6, lr}
   80676:	4604      	mov	r4, r0
   80678:	460d      	mov	r5, r1
	printf("Sending: %d, %d, %d\r\n", tx_buffer[0], tx_buffer[1], tx_buffer[2]);
   8067a:	480b      	ldr	r0, [pc, #44]	; (806a8 <twi_send_packet+0x34>)
   8067c:	7821      	ldrb	r1, [r4, #0]
   8067e:	7862      	ldrb	r2, [r4, #1]
   80680:	78a3      	ldrb	r3, [r4, #2]
   80682:	4e0a      	ldr	r6, [pc, #40]	; (806ac <twi_send_packet+0x38>)
   80684:	47b0      	blx	r6
	
	uint8_t data_length = 0;
	if (recipient_addr == SLAVE_ADDR_ARM)
	{
		data_length = TX_ARM_LENGTH;
   80686:	2d02      	cmp	r5, #2
   80688:	bf14      	ite	ne
   8068a:	2101      	movne	r1, #1
   8068c:	2103      	moveq	r1, #3
	else
	{
		data_length = TX_NAV_LENGTH;
	}
	
	tx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   8068e:	4b08      	ldr	r3, [pc, #32]	; (806b0 <twi_send_packet+0x3c>)
   80690:	2200      	movs	r2, #0
   80692:	701a      	strb	r2, [r3, #0]
	tx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   80694:	705a      	strb	r2, [r3, #1]
	tx_packet.addr_length = 0;						// TWI slave memory address data size
   80696:	605a      	str	r2, [r3, #4]
	tx_packet.chip = recipient_addr;				// TWI slave bus address
   80698:	741d      	strb	r5, [r3, #16]
	tx_packet.buffer = (void*) tx_buffer;			// transfer data source buffer
   8069a:	609c      	str	r4, [r3, #8]
	tx_packet.length = data_length;					// transfer data size (bytes)
   8069c:	60d9      	str	r1, [r3, #12]

	/* Performs a multi-byte write access then checks the result */
	uint32_t status = twi_master_write(TWI_PORT, &tx_packet);
   8069e:	4805      	ldr	r0, [pc, #20]	; (806b4 <twi_send_packet+0x40>)
   806a0:	4619      	mov	r1, r3
   806a2:	4b05      	ldr	r3, [pc, #20]	; (806b8 <twi_send_packet+0x44>)
   806a4:	4798      	blx	r3
   806a6:	bd70      	pop	{r4, r5, r6, pc}
   806a8:	00087a08 	.word	0x00087a08
   806ac:	000849f1 	.word	0x000849f1
   806b0:	20078cdc 	.word	0x20078cdc
   806b4:	4008c000 	.word	0x4008c000
   806b8:	00080589 	.word	0x00080589

000806bc <twi_request_packet>:
	// printf("Status: %d\r\n", (int) status);
}

void twi_request_packet(uint8_t *rx_buffer, uint8_t recipient_addr)
{
   806bc:	b570      	push	{r4, r5, r6, lr}
	uint8_t data_length = 0;
	if (recipient_addr == SLAVE_ADDR_ARM)
	{
		data_length = RX_ARM_LENGTH;
   806be:	2902      	cmp	r1, #2
   806c0:	bf14      	ite	ne
   806c2:	2405      	movne	r4, #5
   806c4:	2403      	moveq	r4, #3
	else 
	{
		data_length = RX_NAV_LENGTH;
	}
	
	rx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   806c6:	4b08      	ldr	r3, [pc, #32]	; (806e8 <twi_request_packet+0x2c>)
   806c8:	2200      	movs	r2, #0
   806ca:	701a      	strb	r2, [r3, #0]
	rx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   806cc:	705a      	strb	r2, [r3, #1]
	rx_packet.addr_length = 0;						// TWI slave memory address data size
   806ce:	605a      	str	r2, [r3, #4]
	rx_packet.chip = recipient_addr;				// TWI slave bus address
   806d0:	7419      	strb	r1, [r3, #16]
	rx_packet.buffer = (void*) rx_buffer;			// transfer data source buffer
   806d2:	6098      	str	r0, [r3, #8]
	rx_packet.length = data_length;					// transfer data size (bytes)
   806d4:	60dc      	str	r4, [r3, #12]
	
	/* Performs a multi-byte read access then checks the result */
	while (twi_master_read(TWI_PORT, &rx_packet) != TWI_SUCCESS);
   806d6:	4e05      	ldr	r6, [pc, #20]	; (806ec <twi_request_packet+0x30>)
   806d8:	461d      	mov	r5, r3
   806da:	4c05      	ldr	r4, [pc, #20]	; (806f0 <twi_request_packet+0x34>)
   806dc:	4630      	mov	r0, r6
   806de:	4629      	mov	r1, r5
   806e0:	47a0      	blx	r4
   806e2:	2800      	cmp	r0, #0
   806e4:	d1fa      	bne.n	806dc <twi_request_packet+0x20>
	// indicate();
}
   806e6:	bd70      	pop	{r4, r5, r6, pc}
   806e8:	20078cf0 	.word	0x20078cf0
   806ec:	4008c000 	.word	0x4008c000
   806f0:	000804b5 	.word	0x000804b5

000806f4 <twi_arm_init>:

void twi_arm_init(TWI_CMD_Init_Req twi_cmd_init_req_t, uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   806f4:	b510      	push	{r4, lr}
   806f6:	4614      	mov	r4, r2
	tx_buffer[0] = TWI_CMD_ARM_INIT;
   806f8:	2220      	movs	r2, #32
   806fa:	700a      	strb	r2, [r1, #0]
	tx_buffer[1] = twi_cmd_init_req_t;
   806fc:	7048      	strb	r0, [r1, #1]
	
	if (twi_cmd_init_req_t == TWI_CMD_ARM_REQ_BOX_INFO)
   806fe:	2802      	cmp	r0, #2
   80700:	d102      	bne.n	80708 <twi_arm_init+0x14>
	{
		/* 0x50 = random value */
		tx_buffer[2] = 0x50;
   80702:	2350      	movs	r3, #80	; 0x50
   80704:	708b      	strb	r3, [r1, #2]
   80706:	e008      	b.n	8071a <twi_arm_init+0x26>
	}
	else if (twi_cmd_init_req_t == TWI_CMD_ARM_REQ_OBJ_INFO)
   80708:	2803      	cmp	r0, #3
   8070a:	d102      	bne.n	80712 <twi_arm_init+0x1e>
	{
		/* 0x50 = random value */
		tx_buffer[2] = 0x50;
   8070c:	2350      	movs	r3, #80	; 0x50
   8070e:	708b      	strb	r3, [r1, #2]
   80710:	e003      	b.n	8071a <twi_arm_init+0x26>
	}
	else if (twi_cmd_init_req_t == TWI_CMD_ARM_REQ_COLLECT_INFO)
   80712:	2804      	cmp	r0, #4
	{
		/* 1 = arlo can obtain objects without going to box for drop off*/
		tx_buffer[2] = 1;
   80714:	bf04      	itt	eq
   80716:	2301      	moveq	r3, #1
   80718:	708b      	strbeq	r3, [r1, #2]
	}
	else
	{
		// Something went wrong..
	}
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   8071a:	4608      	mov	r0, r1
   8071c:	2102      	movs	r1, #2
   8071e:	4b03      	ldr	r3, [pc, #12]	; (8072c <twi_arm_init+0x38>)
   80720:	4798      	blx	r3
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   80722:	4620      	mov	r0, r4
   80724:	2102      	movs	r1, #2
   80726:	4b02      	ldr	r3, [pc, #8]	; (80730 <twi_arm_init+0x3c>)
   80728:	4798      	blx	r3
   8072a:	bd10      	pop	{r4, pc}
   8072c:	00080675 	.word	0x00080675
   80730:	000806bd 	.word	0x000806bd

00080734 <twi_start_pick_up>:
		delay_ms(100);
	}
}

void twi_start_pick_up(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   80734:	b508      	push	{r3, lr}
	tx_buffer[0] = TWI_CMD_PICK_UP_START;
   80736:	2322      	movs	r3, #34	; 0x22
   80738:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   8073a:	2102      	movs	r1, #2
   8073c:	4b01      	ldr	r3, [pc, #4]	; (80744 <twi_start_pick_up+0x10>)
   8073e:	4798      	blx	r3
   80740:	bd08      	pop	{r3, pc}
   80742:	bf00      	nop
   80744:	00080675 	.word	0x00080675

00080748 <twi_start_drop_off>:
	/* No need to get data back */
}

void twi_start_drop_off(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   80748:	b508      	push	{r3, lr}
	tx_buffer[0] = TWI_CMD_DROP_OFF_START;
   8074a:	2321      	movs	r3, #33	; 0x21
   8074c:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   8074e:	2102      	movs	r1, #2
   80750:	4b01      	ldr	r3, [pc, #4]	; (80758 <twi_start_drop_off+0x10>)
   80752:	4798      	blx	r3
   80754:	bd08      	pop	{r3, pc}
   80756:	bf00      	nop
   80758:	00080675 	.word	0x00080675

0008075c <twi_check_pick_up_status>:
	/* Re-initialize arm */
	arlo_arm_init();
}

void twi_check_pick_up_status(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   8075c:	b510      	push	{r4, lr}
   8075e:	460c      	mov	r4, r1
	tx_buffer[0] = TWI_CMD_PICK_UP_STATUS;
   80760:	2324      	movs	r3, #36	; 0x24
   80762:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   80764:	2102      	movs	r1, #2
   80766:	4b03      	ldr	r3, [pc, #12]	; (80774 <twi_check_pick_up_status+0x18>)
   80768:	4798      	blx	r3
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   8076a:	4620      	mov	r0, r4
   8076c:	2102      	movs	r1, #2
   8076e:	4b02      	ldr	r3, [pc, #8]	; (80778 <twi_check_pick_up_status+0x1c>)
   80770:	4798      	blx	r3
   80772:	bd10      	pop	{r4, pc}
   80774:	00080675 	.word	0x00080675
   80778:	000806bd 	.word	0x000806bd

0008077c <twi_check_drop_off_status>:
	
	/* Do something with the received data */
}

void twi_check_drop_off_status(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   8077c:	b510      	push	{r4, lr}
   8077e:	460c      	mov	r4, r1
	tx_buffer[0] = TWI_CMD_DROP_OFF_STATUS;
   80780:	2323      	movs	r3, #35	; 0x23
   80782:	7003      	strb	r3, [r0, #0]
	
	twi_send_packet(tx_buffer, SLAVE_ADDR_ARM);
   80784:	2102      	movs	r1, #2
   80786:	4b03      	ldr	r3, [pc, #12]	; (80794 <twi_check_drop_off_status+0x18>)
   80788:	4798      	blx	r3
	twi_request_packet(rx_buffer, SLAVE_ADDR_ARM);
   8078a:	4620      	mov	r0, r4
   8078c:	2102      	movs	r1, #2
   8078e:	4b02      	ldr	r3, [pc, #8]	; (80798 <twi_check_drop_off_status+0x1c>)
   80790:	4798      	blx	r3
   80792:	bd10      	pop	{r4, pc}
   80794:	00080675 	.word	0x00080675
   80798:	000806bd 	.word	0x000806bd

0008079c <twi_control_arm>:
	twi_send_packet(tx_nav_buffer, SLAVE_ADDR_NAV);
	twi_request_packet(rx_nav_buffer, SLAVE_ADDR_NAV);
}

void twi_control_arm(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
   8079c:	b508      	push	{r3, lr}
	TWI_CMD twi_cmd_t = tx_buffer[0]; 
	switch (twi_cmd_t)
   8079e:	7803      	ldrb	r3, [r0, #0]
   807a0:	3b21      	subs	r3, #33	; 0x21
   807a2:	2b04      	cmp	r3, #4
   807a4:	d812      	bhi.n	807cc <twi_control_arm+0x30>
   807a6:	e8df f003 	tbb	[pc, r3]
   807aa:	0603      	.short	0x0603
   807ac:	0c09      	.short	0x0c09
   807ae:	0f          	.byte	0x0f
   807af:	00          	.byte	0x00
	{
		case TWI_CMD_DROP_OFF_START:
		twi_start_drop_off(tx_buffer, rx_buffer);
   807b0:	4b07      	ldr	r3, [pc, #28]	; (807d0 <twi_control_arm+0x34>)
   807b2:	4798      	blx	r3
		break;
   807b4:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICK_UP_START:
		twi_start_pick_up(tx_buffer, rx_buffer);
   807b6:	4b07      	ldr	r3, [pc, #28]	; (807d4 <twi_control_arm+0x38>)
   807b8:	4798      	blx	r3
		break;
   807ba:	bd08      	pop	{r3, pc}
		case TWI_CMD_DROP_OFF_STATUS:
		twi_check_drop_off_status(tx_buffer, rx_buffer);
   807bc:	4b06      	ldr	r3, [pc, #24]	; (807d8 <twi_control_arm+0x3c>)
   807be:	4798      	blx	r3
		break;
   807c0:	bd08      	pop	{r3, pc}
		case TWI_CMD_PICK_UP_STATUS:
		twi_check_pick_up_status(tx_buffer, rx_buffer);
   807c2:	4b06      	ldr	r3, [pc, #24]	; (807dc <twi_control_arm+0x40>)
   807c4:	4798      	blx	r3
		break;
   807c6:	bd08      	pop	{r3, pc}
}

void twi_reset_arm(uint8_t *tx_buffer, uint8_t *rx_buffer)
{
	/* Re-initialize arm */
	arlo_arm_init();
   807c8:	4b05      	ldr	r3, [pc, #20]	; (807e0 <twi_control_arm+0x44>)
   807ca:	4798      	blx	r3
   807cc:	bd08      	pop	{r3, pc}
   807ce:	bf00      	nop
   807d0:	00080749 	.word	0x00080749
   807d4:	00080735 	.word	0x00080735
   807d8:	0008077d 	.word	0x0008077d
   807dc:	0008075d 	.word	0x0008075d
   807e0:	00080149 	.word	0x00080149

000807e4 <usart_serial_getchar>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80360:	b5f0      	push	{r4, r5, r6, r7, lr}
   80362:	b083      	sub	sp, #12
   80364:	4604      	mov	r4, r0
   80366:	460d      	mov	r5, r1
	uint32_t val = 0;
   80368:	2300      	movs	r3, #0
   8036a:	9301      	str	r3, [sp, #4]
=======
=======
>>>>>>> master
   807e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   807e6:	b083      	sub	sp, #12
   807e8:	4604      	mov	r4, r0
   807ea:	460d      	mov	r5, r1
	uint32_t val = 0;
   807ec:	2300      	movs	r3, #0
   807ee:	9301      	str	r3, [sp, #4]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   8036c:	4b1f      	ldr	r3, [pc, #124]	; (803ec <usart_serial_getchar+0x8c>)
   8036e:	4298      	cmp	r0, r3
   80370:	d107      	bne.n	80382 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   80372:	461f      	mov	r7, r3
   80374:	4e1e      	ldr	r6, [pc, #120]	; (803f0 <usart_serial_getchar+0x90>)
   80376:	4638      	mov	r0, r7
   80378:	4629      	mov	r1, r5
   8037a:	47b0      	blx	r6
   8037c:	2800      	cmp	r0, #0
   8037e:	d1fa      	bne.n	80376 <usart_serial_getchar+0x16>
   80380:	e019      	b.n	803b6 <usart_serial_getchar+0x56>
=======
=======
>>>>>>> master
   807f0:	4b1f      	ldr	r3, [pc, #124]	; (80870 <usart_serial_getchar+0x8c>)
   807f2:	4298      	cmp	r0, r3
   807f4:	d107      	bne.n	80806 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   807f6:	461f      	mov	r7, r3
   807f8:	4e1e      	ldr	r6, [pc, #120]	; (80874 <usart_serial_getchar+0x90>)
   807fa:	4638      	mov	r0, r7
   807fc:	4629      	mov	r1, r5
   807fe:	47b0      	blx	r6
   80800:	2800      	cmp	r0, #0
   80802:	d1fa      	bne.n	807fa <usart_serial_getchar+0x16>
   80804:	e019      	b.n	8083a <usart_serial_getchar+0x56>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   80382:	4b1c      	ldr	r3, [pc, #112]	; (803f4 <usart_serial_getchar+0x94>)
   80384:	4298      	cmp	r0, r3
   80386:	d109      	bne.n	8039c <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   80388:	461f      	mov	r7, r3
   8038a:	4e1b      	ldr	r6, [pc, #108]	; (803f8 <usart_serial_getchar+0x98>)
   8038c:	4638      	mov	r0, r7
   8038e:	a901      	add	r1, sp, #4
   80390:	47b0      	blx	r6
   80392:	2800      	cmp	r0, #0
   80394:	d1fa      	bne.n	8038c <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   80396:	9b01      	ldr	r3, [sp, #4]
   80398:	702b      	strb	r3, [r5, #0]
   8039a:	e019      	b.n	803d0 <usart_serial_getchar+0x70>
=======
=======
>>>>>>> master
   80806:	4b1c      	ldr	r3, [pc, #112]	; (80878 <usart_serial_getchar+0x94>)
   80808:	4298      	cmp	r0, r3
   8080a:	d109      	bne.n	80820 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   8080c:	461f      	mov	r7, r3
   8080e:	4e1b      	ldr	r6, [pc, #108]	; (8087c <usart_serial_getchar+0x98>)
   80810:	4638      	mov	r0, r7
   80812:	a901      	add	r1, sp, #4
   80814:	47b0      	blx	r6
   80816:	2800      	cmp	r0, #0
   80818:	d1fa      	bne.n	80810 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   8081a:	9b01      	ldr	r3, [sp, #4]
   8081c:	702b      	strb	r3, [r5, #0]
   8081e:	e019      	b.n	80854 <usart_serial_getchar+0x70>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   8039c:	4b17      	ldr	r3, [pc, #92]	; (803fc <usart_serial_getchar+0x9c>)
   8039e:	4298      	cmp	r0, r3
   803a0:	d109      	bne.n	803b6 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   803a2:	461e      	mov	r6, r3
   803a4:	4c14      	ldr	r4, [pc, #80]	; (803f8 <usart_serial_getchar+0x98>)
   803a6:	4630      	mov	r0, r6
   803a8:	a901      	add	r1, sp, #4
   803aa:	47a0      	blx	r4
   803ac:	2800      	cmp	r0, #0
   803ae:	d1fa      	bne.n	803a6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   803b0:	9b01      	ldr	r3, [sp, #4]
   803b2:	702b      	strb	r3, [r5, #0]
   803b4:	e018      	b.n	803e8 <usart_serial_getchar+0x88>
=======
=======
>>>>>>> master
   80820:	4b17      	ldr	r3, [pc, #92]	; (80880 <usart_serial_getchar+0x9c>)
   80822:	4298      	cmp	r0, r3
   80824:	d109      	bne.n	8083a <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   80826:	461e      	mov	r6, r3
   80828:	4c14      	ldr	r4, [pc, #80]	; (8087c <usart_serial_getchar+0x98>)
   8082a:	4630      	mov	r0, r6
   8082c:	a901      	add	r1, sp, #4
   8082e:	47a0      	blx	r4
   80830:	2800      	cmp	r0, #0
   80832:	d1fa      	bne.n	8082a <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80834:	9b01      	ldr	r3, [sp, #4]
   80836:	702b      	strb	r3, [r5, #0]
   80838:	e018      	b.n	8086c <usart_serial_getchar+0x88>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   803b6:	4b12      	ldr	r3, [pc, #72]	; (80400 <usart_serial_getchar+0xa0>)
   803b8:	429c      	cmp	r4, r3
   803ba:	d109      	bne.n	803d0 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   803bc:	461e      	mov	r6, r3
   803be:	4c0e      	ldr	r4, [pc, #56]	; (803f8 <usart_serial_getchar+0x98>)
   803c0:	4630      	mov	r0, r6
   803c2:	a901      	add	r1, sp, #4
   803c4:	47a0      	blx	r4
   803c6:	2800      	cmp	r0, #0
   803c8:	d1fa      	bne.n	803c0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   803ca:	9b01      	ldr	r3, [sp, #4]
   803cc:	702b      	strb	r3, [r5, #0]
   803ce:	e00b      	b.n	803e8 <usart_serial_getchar+0x88>
=======
=======
>>>>>>> master
   8083a:	4b12      	ldr	r3, [pc, #72]	; (80884 <usart_serial_getchar+0xa0>)
   8083c:	429c      	cmp	r4, r3
   8083e:	d109      	bne.n	80854 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80840:	461e      	mov	r6, r3
   80842:	4c0e      	ldr	r4, [pc, #56]	; (8087c <usart_serial_getchar+0x98>)
   80844:	4630      	mov	r0, r6
   80846:	a901      	add	r1, sp, #4
   80848:	47a0      	blx	r4
   8084a:	2800      	cmp	r0, #0
   8084c:	d1fa      	bne.n	80844 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   8084e:	9b01      	ldr	r3, [sp, #4]
   80850:	702b      	strb	r3, [r5, #0]
   80852:	e00b      	b.n	8086c <usart_serial_getchar+0x88>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   803d0:	4b0c      	ldr	r3, [pc, #48]	; (80404 <usart_serial_getchar+0xa4>)
   803d2:	429c      	cmp	r4, r3
   803d4:	d108      	bne.n	803e8 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   803d6:	461e      	mov	r6, r3
   803d8:	4c07      	ldr	r4, [pc, #28]	; (803f8 <usart_serial_getchar+0x98>)
   803da:	4630      	mov	r0, r6
   803dc:	a901      	add	r1, sp, #4
   803de:	47a0      	blx	r4
   803e0:	2800      	cmp	r0, #0
   803e2:	d1fa      	bne.n	803da <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   803e4:	9b01      	ldr	r3, [sp, #4]
   803e6:	702b      	strb	r3, [r5, #0]
=======
=======
>>>>>>> master
   80854:	4b0c      	ldr	r3, [pc, #48]	; (80888 <usart_serial_getchar+0xa4>)
   80856:	429c      	cmp	r4, r3
   80858:	d108      	bne.n	8086c <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8085a:	461e      	mov	r6, r3
   8085c:	4c07      	ldr	r4, [pc, #28]	; (8087c <usart_serial_getchar+0x98>)
   8085e:	4630      	mov	r0, r6
   80860:	a901      	add	r1, sp, #4
   80862:	47a0      	blx	r4
   80864:	2800      	cmp	r0, #0
   80866:	d1fa      	bne.n	8085e <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80868:	9b01      	ldr	r3, [sp, #4]
   8086a:	702b      	strb	r3, [r5, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
<<<<<<< HEAD
<<<<<<< HEAD
   803e8:	b003      	add	sp, #12
   803ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
   803ec:	400e0800 	.word	0x400e0800
   803f0:	00080b6d 	.word	0x00080b6d
   803f4:	40098000 	.word	0x40098000
   803f8:	00080ab9 	.word	0x00080ab9
   803fc:	4009c000 	.word	0x4009c000
   80400:	400a0000 	.word	0x400a0000
   80404:	400a4000 	.word	0x400a4000

00080408 <usart_serial_putchar>:
=======
=======
>>>>>>> master
   8086c:	b003      	add	sp, #12
   8086e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80870:	400e0800 	.word	0x400e0800
   80874:	00081065 	.word	0x00081065
   80878:	40098000 	.word	0x40098000
   8087c:	00080fb1 	.word	0x00080fb1
   80880:	4009c000 	.word	0x4009c000
   80884:	400a0000 	.word	0x400a0000
   80888:	400a4000 	.word	0x400a4000

0008088c <usart_serial_putchar>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80408:	b570      	push	{r4, r5, r6, lr}
   8040a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8040c:	4b21      	ldr	r3, [pc, #132]	; (80494 <usart_serial_putchar+0x8c>)
   8040e:	4298      	cmp	r0, r3
   80410:	d107      	bne.n	80422 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80412:	461e      	mov	r6, r3
   80414:	4d20      	ldr	r5, [pc, #128]	; (80498 <usart_serial_putchar+0x90>)
   80416:	4630      	mov	r0, r6
   80418:	4621      	mov	r1, r4
   8041a:	47a8      	blx	r5
   8041c:	2800      	cmp	r0, #0
   8041e:	d1fa      	bne.n	80416 <usart_serial_putchar+0xe>
   80420:	e02b      	b.n	8047a <usart_serial_putchar+0x72>
=======
=======
>>>>>>> master
   8088c:	b570      	push	{r4, r5, r6, lr}
   8088e:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80890:	4b21      	ldr	r3, [pc, #132]	; (80918 <usart_serial_putchar+0x8c>)
   80892:	4298      	cmp	r0, r3
   80894:	d107      	bne.n	808a6 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80896:	461e      	mov	r6, r3
   80898:	4d20      	ldr	r5, [pc, #128]	; (8091c <usart_serial_putchar+0x90>)
   8089a:	4630      	mov	r0, r6
   8089c:	4621      	mov	r1, r4
   8089e:	47a8      	blx	r5
   808a0:	2800      	cmp	r0, #0
   808a2:	d1fa      	bne.n	8089a <usart_serial_putchar+0xe>
   808a4:	e02b      	b.n	808fe <usart_serial_putchar+0x72>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   80422:	4b1e      	ldr	r3, [pc, #120]	; (8049c <usart_serial_putchar+0x94>)
   80424:	4298      	cmp	r0, r3
   80426:	d107      	bne.n	80438 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80428:	461e      	mov	r6, r3
   8042a:	4d1d      	ldr	r5, [pc, #116]	; (804a0 <usart_serial_putchar+0x98>)
   8042c:	4630      	mov	r0, r6
   8042e:	4621      	mov	r1, r4
   80430:	47a8      	blx	r5
   80432:	2800      	cmp	r0, #0
   80434:	d1fa      	bne.n	8042c <usart_serial_putchar+0x24>
   80436:	e022      	b.n	8047e <usart_serial_putchar+0x76>
=======
=======
>>>>>>> master
   808a6:	4b1e      	ldr	r3, [pc, #120]	; (80920 <usart_serial_putchar+0x94>)
   808a8:	4298      	cmp	r0, r3
   808aa:	d107      	bne.n	808bc <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   808ac:	461e      	mov	r6, r3
   808ae:	4d1d      	ldr	r5, [pc, #116]	; (80924 <usart_serial_putchar+0x98>)
   808b0:	4630      	mov	r0, r6
   808b2:	4621      	mov	r1, r4
   808b4:	47a8      	blx	r5
   808b6:	2800      	cmp	r0, #0
   808b8:	d1fa      	bne.n	808b0 <usart_serial_putchar+0x24>
   808ba:	e022      	b.n	80902 <usart_serial_putchar+0x76>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   80438:	4b1a      	ldr	r3, [pc, #104]	; (804a4 <usart_serial_putchar+0x9c>)
   8043a:	4298      	cmp	r0, r3
   8043c:	d107      	bne.n	8044e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8043e:	461e      	mov	r6, r3
   80440:	4d17      	ldr	r5, [pc, #92]	; (804a0 <usart_serial_putchar+0x98>)
   80442:	4630      	mov	r0, r6
   80444:	4621      	mov	r1, r4
   80446:	47a8      	blx	r5
   80448:	2800      	cmp	r0, #0
   8044a:	d1fa      	bne.n	80442 <usart_serial_putchar+0x3a>
   8044c:	e019      	b.n	80482 <usart_serial_putchar+0x7a>
=======
=======
>>>>>>> master
   808bc:	4b1a      	ldr	r3, [pc, #104]	; (80928 <usart_serial_putchar+0x9c>)
   808be:	4298      	cmp	r0, r3
   808c0:	d107      	bne.n	808d2 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   808c2:	461e      	mov	r6, r3
   808c4:	4d17      	ldr	r5, [pc, #92]	; (80924 <usart_serial_putchar+0x98>)
   808c6:	4630      	mov	r0, r6
   808c8:	4621      	mov	r1, r4
   808ca:	47a8      	blx	r5
   808cc:	2800      	cmp	r0, #0
   808ce:	d1fa      	bne.n	808c6 <usart_serial_putchar+0x3a>
   808d0:	e019      	b.n	80906 <usart_serial_putchar+0x7a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   8044e:	4b16      	ldr	r3, [pc, #88]	; (804a8 <usart_serial_putchar+0xa0>)
   80450:	4298      	cmp	r0, r3
   80452:	d107      	bne.n	80464 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   80454:	461e      	mov	r6, r3
   80456:	4d12      	ldr	r5, [pc, #72]	; (804a0 <usart_serial_putchar+0x98>)
   80458:	4630      	mov	r0, r6
   8045a:	4621      	mov	r1, r4
   8045c:	47a8      	blx	r5
   8045e:	2800      	cmp	r0, #0
   80460:	d1fa      	bne.n	80458 <usart_serial_putchar+0x50>
   80462:	e010      	b.n	80486 <usart_serial_putchar+0x7e>
=======
=======
>>>>>>> master
   808d2:	4b16      	ldr	r3, [pc, #88]	; (8092c <usart_serial_putchar+0xa0>)
   808d4:	4298      	cmp	r0, r3
   808d6:	d107      	bne.n	808e8 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   808d8:	461e      	mov	r6, r3
   808da:	4d12      	ldr	r5, [pc, #72]	; (80924 <usart_serial_putchar+0x98>)
   808dc:	4630      	mov	r0, r6
   808de:	4621      	mov	r1, r4
   808e0:	47a8      	blx	r5
   808e2:	2800      	cmp	r0, #0
   808e4:	d1fa      	bne.n	808dc <usart_serial_putchar+0x50>
   808e6:	e010      	b.n	8090a <usart_serial_putchar+0x7e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
<<<<<<< HEAD
<<<<<<< HEAD
   80464:	4b11      	ldr	r3, [pc, #68]	; (804ac <usart_serial_putchar+0xa4>)
   80466:	4298      	cmp	r0, r3
   80468:	d10f      	bne.n	8048a <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   8046a:	461e      	mov	r6, r3
   8046c:	4d0c      	ldr	r5, [pc, #48]	; (804a0 <usart_serial_putchar+0x98>)
   8046e:	4630      	mov	r0, r6
   80470:	4621      	mov	r1, r4
   80472:	47a8      	blx	r5
   80474:	2800      	cmp	r0, #0
   80476:	d1fa      	bne.n	8046e <usart_serial_putchar+0x66>
   80478:	e009      	b.n	8048e <usart_serial_putchar+0x86>
=======
=======
>>>>>>> master
   808e8:	4b11      	ldr	r3, [pc, #68]	; (80930 <usart_serial_putchar+0xa4>)
   808ea:	4298      	cmp	r0, r3
   808ec:	d10f      	bne.n	8090e <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   808ee:	461e      	mov	r6, r3
   808f0:	4d0c      	ldr	r5, [pc, #48]	; (80924 <usart_serial_putchar+0x98>)
   808f2:	4630      	mov	r0, r6
   808f4:	4621      	mov	r1, r4
   808f6:	47a8      	blx	r5
   808f8:	2800      	cmp	r0, #0
   808fa:	d1fa      	bne.n	808f2 <usart_serial_putchar+0x66>
   808fc:	e009      	b.n	80912 <usart_serial_putchar+0x86>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   8047a:	2001      	movs	r0, #1
   8047c:	bd70      	pop	{r4, r5, r6, pc}
=======
   808fe:	2001      	movs	r0, #1
   80900:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
=======
   808fe:	2001      	movs	r0, #1
   80900:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   8047e:	2001      	movs	r0, #1
   80480:	bd70      	pop	{r4, r5, r6, pc}
=======
   80902:	2001      	movs	r0, #1
   80904:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
=======
   80902:	2001      	movs	r0, #1
   80904:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80482:	2001      	movs	r0, #1
   80484:	bd70      	pop	{r4, r5, r6, pc}
=======
   80906:	2001      	movs	r0, #1
   80908:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
=======
   80906:	2001      	movs	r0, #1
   80908:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80486:	2001      	movs	r0, #1
   80488:	bd70      	pop	{r4, r5, r6, pc}
=======
   8090a:	2001      	movs	r0, #1
   8090c:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
=======
   8090a:	2001      	movs	r0, #1
   8090c:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
<<<<<<< HEAD
<<<<<<< HEAD
   8048a:	2000      	movs	r0, #0
   8048c:	bd70      	pop	{r4, r5, r6, pc}
=======
   8090e:	2000      	movs	r0, #0
   80910:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
=======
   8090e:	2000      	movs	r0, #0
   80910:	bd70      	pop	{r4, r5, r6, pc}
>>>>>>> master
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   8048e:	2001      	movs	r0, #1
=======
   80912:	2001      	movs	r0, #1
>>>>>>> master
=======
   80912:	2001      	movs	r0, #1
>>>>>>> master
	}
# endif
#endif /* ifdef USART */

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80490:	bd70      	pop	{r4, r5, r6, pc}
   80492:	bf00      	nop
   80494:	400e0800 	.word	0x400e0800
   80498:	00080b5d 	.word	0x00080b5d
   8049c:	40098000 	.word	0x40098000
   804a0:	00080aa5 	.word	0x00080aa5
   804a4:	4009c000 	.word	0x4009c000
   804a8:	400a0000 	.word	0x400a0000
   804ac:	400a4000 	.word	0x400a4000

000804b0 <configureConsole>:
=======
=======
>>>>>>> master
   80914:	bd70      	pop	{r4, r5, r6, pc}
   80916:	bf00      	nop
   80918:	400e0800 	.word	0x400e0800
   8091c:	00081055 	.word	0x00081055
   80920:	40098000 	.word	0x40098000
   80924:	00080f9d 	.word	0x00080f9d
   80928:	4009c000 	.word	0x4009c000
   8092c:	400a0000 	.word	0x400a0000
   80930:	400a4000 	.word	0x400a4000

00080934 <configureConsole>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
#include "conf_board.h"
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
<<<<<<< HEAD
<<<<<<< HEAD
   804b0:	b530      	push	{r4, r5, lr}
   804b2:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   804b4:	2008      	movs	r0, #8
   804b6:	4d12      	ldr	r5, [pc, #72]	; (80500 <configureConsole+0x50>)
   804b8:	47a8      	blx	r5
=======
=======
>>>>>>> master
   80934:	b530      	push	{r4, r5, lr}
   80936:	b085      	sub	sp, #20
   80938:	2008      	movs	r0, #8
   8093a:	4d12      	ldr	r5, [pc, #72]	; (80984 <configureConsole+0x50>)
   8093c:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
<<<<<<< HEAD
<<<<<<< HEAD
   804ba:	4c12      	ldr	r4, [pc, #72]	; (80504 <configureConsole+0x54>)
   804bc:	4b12      	ldr	r3, [pc, #72]	; (80508 <configureConsole+0x58>)
   804be:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   804c0:	4a12      	ldr	r2, [pc, #72]	; (8050c <configureConsole+0x5c>)
   804c2:	4b13      	ldr	r3, [pc, #76]	; (80510 <configureConsole+0x60>)
   804c4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   804c6:	4a13      	ldr	r2, [pc, #76]	; (80514 <configureConsole+0x64>)
   804c8:	4b13      	ldr	r3, [pc, #76]	; (80518 <configureConsole+0x68>)
   804ca:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   8093e:	4c12      	ldr	r4, [pc, #72]	; (80988 <configureConsole+0x54>)
   80940:	4b12      	ldr	r3, [pc, #72]	; (8098c <configureConsole+0x58>)
   80942:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80944:	4a12      	ldr	r2, [pc, #72]	; (80990 <configureConsole+0x5c>)
   80946:	4b13      	ldr	r3, [pc, #76]	; (80994 <configureConsole+0x60>)
   80948:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   8094a:	4a13      	ldr	r2, [pc, #76]	; (80998 <configureConsole+0x64>)
   8094c:	4b13      	ldr	r3, [pc, #76]	; (8099c <configureConsole+0x68>)
   8094e:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
<<<<<<< HEAD
<<<<<<< HEAD
   804cc:	4b13      	ldr	r3, [pc, #76]	; (8051c <configureConsole+0x6c>)
   804ce:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   804d0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   804d4:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   804d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
   804da:	9303      	str	r3, [sp, #12]
   804dc:	2008      	movs	r0, #8
   804de:	47a8      	blx	r5
=======
=======
>>>>>>> master
   80950:	4b13      	ldr	r3, [pc, #76]	; (809a0 <configureConsole+0x6c>)
   80952:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80954:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80958:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   8095a:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8095e:	9303      	str	r3, [sp, #12]
   80960:	2008      	movs	r0, #8
   80962:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
<<<<<<< HEAD
<<<<<<< HEAD
   804e0:	4620      	mov	r0, r4
   804e2:	a901      	add	r1, sp, #4
   804e4:	4b0e      	ldr	r3, [pc, #56]	; (80520 <configureConsole+0x70>)
   804e6:	4798      	blx	r3
=======
=======
>>>>>>> master
   80964:	4620      	mov	r0, r4
   80966:	a901      	add	r1, sp, #4
   80968:	4b0e      	ldr	r3, [pc, #56]	; (809a4 <configureConsole+0x70>)
   8096a:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
<<<<<<< HEAD
<<<<<<< HEAD
   804e8:	4d0e      	ldr	r5, [pc, #56]	; (80524 <configureConsole+0x74>)
   804ea:	682b      	ldr	r3, [r5, #0]
   804ec:	6898      	ldr	r0, [r3, #8]
   804ee:	2100      	movs	r1, #0
   804f0:	4c0d      	ldr	r4, [pc, #52]	; (80528 <configureConsole+0x78>)
   804f2:	47a0      	blx	r4
	setbuf(stdin, NULL);
   804f4:	682b      	ldr	r3, [r5, #0]
   804f6:	6858      	ldr	r0, [r3, #4]
   804f8:	2100      	movs	r1, #0
   804fa:	47a0      	blx	r4
=======
=======
>>>>>>> master
   8096c:	4d0e      	ldr	r5, [pc, #56]	; (809a8 <configureConsole+0x74>)
   8096e:	682b      	ldr	r3, [r5, #0]
   80970:	6898      	ldr	r0, [r3, #8]
   80972:	2100      	movs	r1, #0
   80974:	4c0d      	ldr	r4, [pc, #52]	; (809ac <configureConsole+0x78>)
   80976:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80978:	682b      	ldr	r3, [r5, #0]
   8097a:	6858      	ldr	r0, [r3, #4]
   8097c:	2100      	movs	r1, #0
   8097e:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
<<<<<<< HEAD
<<<<<<< HEAD
   804fc:	b005      	add	sp, #20
   804fe:	bd30      	pop	{r4, r5, pc}
   80500:	00082e39 	.word	0x00082e39
   80504:	400e0800 	.word	0x400e0800
   80508:	20078d10 	.word	0x20078d10
   8050c:	00080409 	.word	0x00080409
   80510:	20078d0c 	.word	0x20078d0c
   80514:	00080361 	.word	0x00080361
   80518:	20078cb4 	.word	0x20078cb4
   8051c:	0501bd00 	.word	0x0501bd00
   80520:	00080b25 	.word	0x00080b25
   80524:	200705a0 	.word	0x200705a0
   80528:	00084261 	.word	0x00084261

0008052c <calculateDistance>:
=======
=======
>>>>>>> master
   80980:	b005      	add	sp, #20
   80982:	bd30      	pop	{r4, r5, pc}
   80984:	000836ed 	.word	0x000836ed
   80988:	400e0800 	.word	0x400e0800
   8098c:	20078d5c 	.word	0x20078d5c
   80990:	0008088d 	.word	0x0008088d
   80994:	20078d58 	.word	0x20078d58
   80998:	000807e5 	.word	0x000807e5
   8099c:	20078cd8 	.word	0x20078cd8
   809a0:	0501bd00 	.word	0x0501bd00
   809a4:	0008101d 	.word	0x0008101d
   809a8:	200705a8 	.word	0x200705a8
   809ac:	00084b99 	.word	0x00084b99

000809b0 <calculateDistance>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param Xb the x coordinate for B
@param Ya the y coordinate for A
@param Yb the y coordinate for B
return distance the distance between A and B
**/
double calculateDistance (double Xa, double Ya, double Xb, double Yb){
<<<<<<< HEAD
<<<<<<< HEAD
   8052c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80530:	4606      	mov	r6, r0
   80532:	460f      	mov	r7, r1
   80534:	4614      	mov	r4, r2
   80536:	461d      	mov	r5, r3
	double distance;
	double deltaX = Xb - Xa;
   80538:	f8df a054 	ldr.w	sl, [pc, #84]	; 80590 <calculateDistance+0x64>
   8053c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   80540:	4632      	mov	r2, r6
   80542:	463b      	mov	r3, r7
   80544:	47d0      	blx	sl
   80546:	4680      	mov	r8, r0
   80548:	4689      	mov	r9, r1
	double deltaY = Yb - Ya;
   8054a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   8054e:	4622      	mov	r2, r4
   80550:	462b      	mov	r3, r5
   80552:	47d0      	blx	sl
   80554:	4604      	mov	r4, r0
   80556:	460d      	mov	r5, r1
	distance = sqrt((deltaX*deltaX) + (deltaY*deltaY));
   80558:	f8df a038 	ldr.w	sl, [pc, #56]	; 80594 <calculateDistance+0x68>
   8055c:	f8df b038 	ldr.w	fp, [pc, #56]	; 80598 <calculateDistance+0x6c>
   80560:	4640      	mov	r0, r8
   80562:	4649      	mov	r1, r9
   80564:	4642      	mov	r2, r8
   80566:	464b      	mov	r3, r9
   80568:	47d0      	blx	sl
   8056a:	4606      	mov	r6, r0
   8056c:	460f      	mov	r7, r1
   8056e:	4620      	mov	r0, r4
   80570:	4629      	mov	r1, r5
   80572:	4622      	mov	r2, r4
   80574:	462b      	mov	r3, r5
   80576:	47d0      	blx	sl
   80578:	4602      	mov	r2, r0
   8057a:	460b      	mov	r3, r1
   8057c:	4630      	mov	r0, r6
   8057e:	4639      	mov	r1, r7
   80580:	47d8      	blx	fp
   80582:	4b02      	ldr	r3, [pc, #8]	; (8058c <calculateDistance+0x60>)
   80584:	4798      	blx	r3
	return distance;
}
   80586:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8058a:	bf00      	nop
   8058c:	000834a9 	.word	0x000834a9
   80590:	00083731 	.word	0x00083731
   80594:	00083a99 	.word	0x00083a99
   80598:	00083735 	.word	0x00083735
   8059c:	00000000 	.word	0x00000000

000805a0 <calculateAzimuthAngle>:
=======
=======
>>>>>>> master
   809b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   809b4:	4606      	mov	r6, r0
   809b6:	460f      	mov	r7, r1
   809b8:	4614      	mov	r4, r2
   809ba:	461d      	mov	r5, r3
	double distance;
	double deltaX = Xb - Xa;
   809bc:	f8df a054 	ldr.w	sl, [pc, #84]	; 80a14 <calculateDistance+0x64>
   809c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   809c4:	4632      	mov	r2, r6
   809c6:	463b      	mov	r3, r7
   809c8:	47d0      	blx	sl
   809ca:	4680      	mov	r8, r0
   809cc:	4689      	mov	r9, r1
	double deltaY = Yb - Ya;
   809ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   809d2:	4622      	mov	r2, r4
   809d4:	462b      	mov	r3, r5
   809d6:	47d0      	blx	sl
   809d8:	4604      	mov	r4, r0
   809da:	460d      	mov	r5, r1
	distance = sqrt((deltaX*deltaX) + (deltaY*deltaY));
   809dc:	f8df a038 	ldr.w	sl, [pc, #56]	; 80a18 <calculateDistance+0x68>
   809e0:	f8df b038 	ldr.w	fp, [pc, #56]	; 80a1c <calculateDistance+0x6c>
   809e4:	4640      	mov	r0, r8
   809e6:	4649      	mov	r1, r9
   809e8:	4642      	mov	r2, r8
   809ea:	464b      	mov	r3, r9
   809ec:	47d0      	blx	sl
   809ee:	4606      	mov	r6, r0
   809f0:	460f      	mov	r7, r1
   809f2:	4620      	mov	r0, r4
   809f4:	4629      	mov	r1, r5
   809f6:	4622      	mov	r2, r4
   809f8:	462b      	mov	r3, r5
   809fa:	47d0      	blx	sl
   809fc:	4602      	mov	r2, r0
   809fe:	460b      	mov	r3, r1
   80a00:	4630      	mov	r0, r6
   80a02:	4639      	mov	r1, r7
   80a04:	47d8      	blx	fp
   80a06:	4b02      	ldr	r3, [pc, #8]	; (80a10 <calculateDistance+0x60>)
   80a08:	4798      	blx	r3
	return distance;
}
   80a0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80a0e:	bf00      	nop
   80a10:	00083de1 	.word	0x00083de1
   80a14:	00084069 	.word	0x00084069
   80a18:	000843d1 	.word	0x000843d1
   80a1c:	0008406d 	.word	0x0008406d

00080a20 <calculateAzimuthAngle>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param Xb the x coordinate for B
@param Ya the y coordinate for A
@param Yb the y coordinate for B
return azimutAngle the azimuth angle from A to B
**/
double calculateAzimuthAngle (double Xa, double Ya, double Xb, double Yb){
<<<<<<< HEAD
<<<<<<< HEAD
   805a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   805a4:	4604      	mov	r4, r0
   805a6:	460d      	mov	r5, r1
   805a8:	4616      	mov	r6, r2
   805aa:	461f      	mov	r7, r3
	double azimutAngle = 0;
	double deltaX = Xb-Xa;
   805ac:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 807a4 <calculateAzimuthAngle+0x204>
   805b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   805b4:	4622      	mov	r2, r4
   805b6:	462b      	mov	r3, r5
   805b8:	47c0      	blx	r8
   805ba:	4604      	mov	r4, r0
   805bc:	460d      	mov	r5, r1
	double deltaY = Yb-Ya;
   805be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   805c2:	4632      	mov	r2, r6
   805c4:	463b      	mov	r3, r7
   805c6:	47c0      	blx	r8
   805c8:	4606      	mov	r6, r0
   805ca:	460f      	mov	r7, r1
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
   805cc:	4620      	mov	r0, r4
   805ce:	4629      	mov	r1, r5
   805d0:	2200      	movs	r2, #0
   805d2:	2300      	movs	r3, #0
   805d4:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80780 <calculateAzimuthAngle+0x1e0>
   805d8:	47e0      	blx	ip
   805da:	b1a8      	cbz	r0, 80608 <calculateAzimuthAngle+0x68>
   805dc:	4630      	mov	r0, r6
   805de:	4639      	mov	r1, r7
   805e0:	2200      	movs	r2, #0
   805e2:	2300      	movs	r3, #0
   805e4:	4c66      	ldr	r4, [pc, #408]	; (80780 <calculateAzimuthAngle+0x1e0>)
   805e6:	47a0      	blx	r4
   805e8:	2800      	cmp	r0, #0
   805ea:	f040 80aa 	bne.w	80742 <calculateAzimuthAngle+0x1a2>
=======
=======
>>>>>>> master
   80a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a24:	4604      	mov	r4, r0
   80a26:	460d      	mov	r5, r1
   80a28:	4616      	mov	r6, r2
   80a2a:	461f      	mov	r7, r3
	double azimutAngle = 0;
	double deltaX = Xb-Xa;
   80a2c:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 80c24 <calculateAzimuthAngle+0x204>
   80a30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   80a34:	4622      	mov	r2, r4
   80a36:	462b      	mov	r3, r5
   80a38:	47c0      	blx	r8
   80a3a:	4604      	mov	r4, r0
   80a3c:	460d      	mov	r5, r1
	double deltaY = Yb-Ya;
   80a3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   80a42:	4632      	mov	r2, r6
   80a44:	463b      	mov	r3, r7
   80a46:	47c0      	blx	r8
   80a48:	4606      	mov	r6, r0
   80a4a:	460f      	mov	r7, r1
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
   80a4c:	4620      	mov	r0, r4
   80a4e:	4629      	mov	r1, r5
   80a50:	2200      	movs	r2, #0
   80a52:	2300      	movs	r3, #0
   80a54:	f8df c1a8 	ldr.w	ip, [pc, #424]	; 80c00 <calculateAzimuthAngle+0x1e0>
   80a58:	47e0      	blx	ip
   80a5a:	b1a8      	cbz	r0, 80a88 <calculateAzimuthAngle+0x68>
   80a5c:	4630      	mov	r0, r6
   80a5e:	4639      	mov	r1, r7
   80a60:	2200      	movs	r2, #0
   80a62:	2300      	movs	r3, #0
   80a64:	4c66      	ldr	r4, [pc, #408]	; (80c00 <calculateAzimuthAngle+0x1e0>)
   80a66:	47a0      	blx	r4
   80a68:	2800      	cmp	r0, #0
   80a6a:	f040 80aa 	bne.w	80bc2 <calculateAzimuthAngle+0x1a2>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		azimutAngle = 0;
	}
	// if A and B has same x coordinate
	else if (deltaX == 0)
	{
		if (deltaY>0)
<<<<<<< HEAD
<<<<<<< HEAD
   805ee:	4630      	mov	r0, r6
   805f0:	4639      	mov	r1, r7
   805f2:	2200      	movs	r2, #0
   805f4:	2300      	movs	r3, #0
   805f6:	4c63      	ldr	r4, [pc, #396]	; (80784 <calculateAzimuthAngle+0x1e4>)
   805f8:	47a0      	blx	r4
   805fa:	2800      	cmp	r0, #0
   805fc:	f000 80a5 	beq.w	8074a <calculateAzimuthAngle+0x1aa>
		{
			azimutAngle = 0;
   80600:	2000      	movs	r0, #0
   80602:	2100      	movs	r1, #0
   80604:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
=======
=======
>>>>>>> master
   80a6e:	4630      	mov	r0, r6
   80a70:	4639      	mov	r1, r7
   80a72:	2200      	movs	r2, #0
   80a74:	2300      	movs	r3, #0
   80a76:	4c63      	ldr	r4, [pc, #396]	; (80c04 <calculateAzimuthAngle+0x1e4>)
   80a78:	47a0      	blx	r4
   80a7a:	2800      	cmp	r0, #0
   80a7c:	f000 80a5 	beq.w	80bca <calculateAzimuthAngle+0x1aa>
		{
			azimutAngle = 0;
   80a80:	2000      	movs	r0, #0
   80a82:	2100      	movs	r1, #0
   80a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			azimutAngle = 180;
		}
		
	}
	// if A and B has same y coordinate
	else if (deltaY == 0)
<<<<<<< HEAD
<<<<<<< HEAD
   80608:	4630      	mov	r0, r6
   8060a:	4639      	mov	r1, r7
   8060c:	2200      	movs	r2, #0
   8060e:	2300      	movs	r3, #0
   80610:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80780 <calculateAzimuthAngle+0x1e0>
   80614:	47e0      	blx	ip
   80616:	b160      	cbz	r0, 80632 <calculateAzimuthAngle+0x92>
	{
		if (deltaX>0)
   80618:	4620      	mov	r0, r4
   8061a:	4629      	mov	r1, r5
   8061c:	2200      	movs	r2, #0
   8061e:	2300      	movs	r3, #0
   80620:	4c58      	ldr	r4, [pc, #352]	; (80784 <calculateAzimuthAngle+0x1e4>)
   80622:	47a0      	blx	r4
   80624:	2800      	cmp	r0, #0
   80626:	f000 8094 	beq.w	80752 <calculateAzimuthAngle+0x1b2>
		{
			azimutAngle = 90;
   8062a:	2000      	movs	r0, #0
   8062c:	4956      	ldr	r1, [pc, #344]	; (80788 <calculateAzimuthAngle+0x1e8>)
   8062e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
=======
=======
>>>>>>> master
   80a88:	4630      	mov	r0, r6
   80a8a:	4639      	mov	r1, r7
   80a8c:	2200      	movs	r2, #0
   80a8e:	2300      	movs	r3, #0
   80a90:	f8df c16c 	ldr.w	ip, [pc, #364]	; 80c00 <calculateAzimuthAngle+0x1e0>
   80a94:	47e0      	blx	ip
   80a96:	b160      	cbz	r0, 80ab2 <calculateAzimuthAngle+0x92>
	{
		if (deltaX>0)
   80a98:	4620      	mov	r0, r4
   80a9a:	4629      	mov	r1, r5
   80a9c:	2200      	movs	r2, #0
   80a9e:	2300      	movs	r3, #0
   80aa0:	4c58      	ldr	r4, [pc, #352]	; (80c04 <calculateAzimuthAngle+0x1e4>)
   80aa2:	47a0      	blx	r4
   80aa4:	2800      	cmp	r0, #0
   80aa6:	f000 8094 	beq.w	80bd2 <calculateAzimuthAngle+0x1b2>
		{
			azimutAngle = 90;
   80aaa:	2000      	movs	r0, #0
   80aac:	4956      	ldr	r1, [pc, #344]	; (80c08 <calculateAzimuthAngle+0x1e8>)
   80aae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
<<<<<<< HEAD
<<<<<<< HEAD
   80632:	4620      	mov	r0, r4
   80634:	4629      	mov	r1, r5
   80636:	2200      	movs	r2, #0
   80638:	2300      	movs	r3, #0
   8063a:	f8df c148 	ldr.w	ip, [pc, #328]	; 80784 <calculateAzimuthAngle+0x1e4>
   8063e:	47e0      	blx	ip
   80640:	b1b0      	cbz	r0, 80670 <calculateAzimuthAngle+0xd0>
   80642:	4630      	mov	r0, r6
   80644:	4639      	mov	r1, r7
   80646:	2200      	movs	r2, #0
   80648:	2300      	movs	r3, #0
   8064a:	f8df c138 	ldr.w	ip, [pc, #312]	; 80784 <calculateAzimuthAngle+0x1e4>
   8064e:	47e0      	blx	ip
   80650:	b1b0      	cbz	r0, 80680 <calculateAzimuthAngle+0xe0>
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   80652:	4620      	mov	r0, r4
   80654:	4629      	mov	r1, r5
   80656:	4632      	mov	r2, r6
   80658:	463b      	mov	r3, r7
   8065a:	4c4c      	ldr	r4, [pc, #304]	; (8078c <calculateAzimuthAngle+0x1ec>)
   8065c:	47a0      	blx	r4
   8065e:	4b4c      	ldr	r3, [pc, #304]	; (80790 <calculateAzimuthAngle+0x1f0>)
   80660:	4798      	blx	r3
=======
=======
>>>>>>> master
   80ab2:	4620      	mov	r0, r4
   80ab4:	4629      	mov	r1, r5
   80ab6:	2200      	movs	r2, #0
   80ab8:	2300      	movs	r3, #0
   80aba:	f8df c148 	ldr.w	ip, [pc, #328]	; 80c04 <calculateAzimuthAngle+0x1e4>
   80abe:	47e0      	blx	ip
   80ac0:	b1b0      	cbz	r0, 80af0 <calculateAzimuthAngle+0xd0>
   80ac2:	4630      	mov	r0, r6
   80ac4:	4639      	mov	r1, r7
   80ac6:	2200      	movs	r2, #0
   80ac8:	2300      	movs	r3, #0
   80aca:	f8df c138 	ldr.w	ip, [pc, #312]	; 80c04 <calculateAzimuthAngle+0x1e4>
   80ace:	47e0      	blx	ip
   80ad0:	b1b0      	cbz	r0, 80b00 <calculateAzimuthAngle+0xe0>
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
   80ad2:	4620      	mov	r0, r4
   80ad4:	4629      	mov	r1, r5
   80ad6:	4632      	mov	r2, r6
   80ad8:	463b      	mov	r3, r7
   80ada:	4c4c      	ldr	r4, [pc, #304]	; (80c0c <calculateAzimuthAngle+0x1ec>)
   80adc:	47a0      	blx	r4
   80ade:	4b4c      	ldr	r3, [pc, #304]	; (80c10 <calculateAzimuthAngle+0x1f0>)
   80ae0:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
<<<<<<< HEAD
<<<<<<< HEAD
   80662:	a343      	add	r3, pc, #268	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   80664:	e9d3 2300 	ldrd	r2, r3, [r3]
   80668:	4c4a      	ldr	r4, [pc, #296]	; (80794 <calculateAzimuthAngle+0x1f4>)
   8066a:	47a0      	blx	r4
=======
=======
>>>>>>> master
   80ae2:	a343      	add	r3, pc, #268	; (adr r3, 80bf0 <calculateAzimuthAngle+0x1d0>)
   80ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
   80ae8:	4c4a      	ldr	r4, [pc, #296]	; (80c14 <calculateAzimuthAngle+0x1f4>)
   80aea:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else
	{   // angle is between 0 to 90 degree
		if ( (deltaX > 0) && (deltaY > 0 ) )
		{
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
<<<<<<< HEAD
<<<<<<< HEAD
   8066c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
   80670:	4620      	mov	r0, r4
   80672:	4629      	mov	r1, r5
   80674:	2200      	movs	r2, #0
   80676:	2300      	movs	r3, #0
   80678:	f8df c108 	ldr.w	ip, [pc, #264]	; 80784 <calculateAzimuthAngle+0x1e4>
   8067c:	47e0      	blx	ip
   8067e:	b1d0      	cbz	r0, 806b6 <calculateAzimuthAngle+0x116>
   80680:	4630      	mov	r0, r6
   80682:	4639      	mov	r1, r7
   80684:	2200      	movs	r2, #0
   80686:	2300      	movs	r3, #0
   80688:	f8df c11c 	ldr.w	ip, [pc, #284]	; 807a8 <calculateAzimuthAngle+0x208>
   8068c:	47e0      	blx	ip
   8068e:	b190      	cbz	r0, 806b6 <calculateAzimuthAngle+0x116>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
   80690:	4620      	mov	r0, r4
   80692:	4629      	mov	r1, r5
   80694:	4632      	mov	r2, r6
   80696:	463b      	mov	r3, r7
   80698:	4c3c      	ldr	r4, [pc, #240]	; (8078c <calculateAzimuthAngle+0x1ec>)
   8069a:	47a0      	blx	r4
   8069c:	4b3c      	ldr	r3, [pc, #240]	; (80790 <calculateAzimuthAngle+0x1f0>)
   8069e:	4798      	blx	r3
=======
=======
>>>>>>> master
   80aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
   80af0:	4620      	mov	r0, r4
   80af2:	4629      	mov	r1, r5
   80af4:	2200      	movs	r2, #0
   80af6:	2300      	movs	r3, #0
   80af8:	f8df c108 	ldr.w	ip, [pc, #264]	; 80c04 <calculateAzimuthAngle+0x1e4>
   80afc:	47e0      	blx	ip
   80afe:	b1d0      	cbz	r0, 80b36 <calculateAzimuthAngle+0x116>
   80b00:	4630      	mov	r0, r6
   80b02:	4639      	mov	r1, r7
   80b04:	2200      	movs	r2, #0
   80b06:	2300      	movs	r3, #0
   80b08:	f8df c11c 	ldr.w	ip, [pc, #284]	; 80c28 <calculateAzimuthAngle+0x208>
   80b0c:	47e0      	blx	ip
   80b0e:	b190      	cbz	r0, 80b36 <calculateAzimuthAngle+0x116>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
   80b10:	4620      	mov	r0, r4
   80b12:	4629      	mov	r1, r5
   80b14:	4632      	mov	r2, r6
   80b16:	463b      	mov	r3, r7
   80b18:	4c3c      	ldr	r4, [pc, #240]	; (80c0c <calculateAzimuthAngle+0x1ec>)
   80b1a:	47a0      	blx	r4
   80b1c:	4b3c      	ldr	r3, [pc, #240]	; (80c10 <calculateAzimuthAngle+0x1f0>)
   80b1e:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
<<<<<<< HEAD
<<<<<<< HEAD
   806a0:	a333      	add	r3, pc, #204	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   806a2:	e9d3 2300 	ldrd	r2, r3, [r3]
   806a6:	4c3b      	ldr	r4, [pc, #236]	; (80794 <calculateAzimuthAngle+0x1f4>)
   806a8:	47a0      	blx	r4
=======
=======
>>>>>>> master
   80b20:	a333      	add	r3, pc, #204	; (adr r3, 80bf0 <calculateAzimuthAngle+0x1d0>)
   80b22:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b26:	4c3b      	ldr	r4, [pc, #236]	; (80c14 <calculateAzimuthAngle+0x1f4>)
   80b28:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			azimutAngle =  radianToDegree (atan (deltaX/deltaY));
		}
		// the angle is between 90 to 180 degree
		else if ( (deltaX > 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
<<<<<<< HEAD
<<<<<<< HEAD
   806aa:	2200      	movs	r2, #0
   806ac:	4b3a      	ldr	r3, [pc, #232]	; (80798 <calculateAzimuthAngle+0x1f8>)
   806ae:	4c3b      	ldr	r4, [pc, #236]	; (8079c <calculateAzimuthAngle+0x1fc>)
   806b0:	47a0      	blx	r4
   806b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
   806b6:	4620      	mov	r0, r4
   806b8:	4629      	mov	r1, r5
   806ba:	2200      	movs	r2, #0
   806bc:	2300      	movs	r3, #0
   806be:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 807a8 <calculateAzimuthAngle+0x208>
   806c2:	47e0      	blx	ip
   806c4:	b1d0      	cbz	r0, 806fc <calculateAzimuthAngle+0x15c>
   806c6:	4630      	mov	r0, r6
   806c8:	4639      	mov	r1, r7
   806ca:	2200      	movs	r2, #0
   806cc:	2300      	movs	r3, #0
   806ce:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 807a8 <calculateAzimuthAngle+0x208>
   806d2:	47e0      	blx	ip
   806d4:	b1d0      	cbz	r0, 8070c <calculateAzimuthAngle+0x16c>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
   806d6:	4620      	mov	r0, r4
   806d8:	4629      	mov	r1, r5
   806da:	4632      	mov	r2, r6
   806dc:	463b      	mov	r3, r7
   806de:	4c2b      	ldr	r4, [pc, #172]	; (8078c <calculateAzimuthAngle+0x1ec>)
   806e0:	47a0      	blx	r4
   806e2:	4b2b      	ldr	r3, [pc, #172]	; (80790 <calculateAzimuthAngle+0x1f0>)
   806e4:	4798      	blx	r3
=======
=======
>>>>>>> master
   80b2a:	2200      	movs	r2, #0
   80b2c:	4b3a      	ldr	r3, [pc, #232]	; (80c18 <calculateAzimuthAngle+0x1f8>)
   80b2e:	4c3b      	ldr	r4, [pc, #236]	; (80c1c <calculateAzimuthAngle+0x1fc>)
   80b30:	47a0      	blx	r4
   80b32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
   80b36:	4620      	mov	r0, r4
   80b38:	4629      	mov	r1, r5
   80b3a:	2200      	movs	r2, #0
   80b3c:	2300      	movs	r3, #0
   80b3e:	f8df c0e8 	ldr.w	ip, [pc, #232]	; 80c28 <calculateAzimuthAngle+0x208>
   80b42:	47e0      	blx	ip
   80b44:	b1d0      	cbz	r0, 80b7c <calculateAzimuthAngle+0x15c>
   80b46:	4630      	mov	r0, r6
   80b48:	4639      	mov	r1, r7
   80b4a:	2200      	movs	r2, #0
   80b4c:	2300      	movs	r3, #0
   80b4e:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 80c28 <calculateAzimuthAngle+0x208>
   80b52:	47e0      	blx	ip
   80b54:	b1d0      	cbz	r0, 80b8c <calculateAzimuthAngle+0x16c>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
   80b56:	4620      	mov	r0, r4
   80b58:	4629      	mov	r1, r5
   80b5a:	4632      	mov	r2, r6
   80b5c:	463b      	mov	r3, r7
   80b5e:	4c2b      	ldr	r4, [pc, #172]	; (80c0c <calculateAzimuthAngle+0x1ec>)
   80b60:	47a0      	blx	r4
   80b62:	4b2b      	ldr	r3, [pc, #172]	; (80c10 <calculateAzimuthAngle+0x1f0>)
   80b64:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
<<<<<<< HEAD
<<<<<<< HEAD
   806e6:	a322      	add	r3, pc, #136	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   806e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   806ec:	4c29      	ldr	r4, [pc, #164]	; (80794 <calculateAzimuthAngle+0x1f4>)
   806ee:	47a0      	blx	r4
=======
=======
>>>>>>> master
   80b66:	a322      	add	r3, pc, #136	; (adr r3, 80bf0 <calculateAzimuthAngle+0x1d0>)
   80b68:	e9d3 2300 	ldrd	r2, r3, [r3]
   80b6c:	4c29      	ldr	r4, [pc, #164]	; (80c14 <calculateAzimuthAngle+0x1f4>)
   80b6e:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			azimutAngle = (radianToDegree (atan (deltaX/deltaY))  + 180);
		}
		// the angle is between 180 to 270 degree
		else if ( (deltaX < 0) && (deltaY < 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
<<<<<<< HEAD
<<<<<<< HEAD
   806f0:	2200      	movs	r2, #0
   806f2:	4b29      	ldr	r3, [pc, #164]	; (80798 <calculateAzimuthAngle+0x1f8>)
   806f4:	4c29      	ldr	r4, [pc, #164]	; (8079c <calculateAzimuthAngle+0x1fc>)
   806f6:	47a0      	blx	r4
   806f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
   806fc:	4620      	mov	r0, r4
   806fe:	4629      	mov	r1, r5
   80700:	2200      	movs	r2, #0
   80702:	2300      	movs	r3, #0
   80704:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 807a8 <calculateAzimuthAngle+0x208>
   80708:	47e0      	blx	ip
   8070a:	b338      	cbz	r0, 8075c <calculateAzimuthAngle+0x1bc>
   8070c:	4630      	mov	r0, r6
   8070e:	4639      	mov	r1, r7
   80710:	2200      	movs	r2, #0
   80712:	2300      	movs	r3, #0
   80714:	f8df c06c 	ldr.w	ip, [pc, #108]	; 80784 <calculateAzimuthAngle+0x1e4>
   80718:	47e0      	blx	ip
   8071a:	b318      	cbz	r0, 80764 <calculateAzimuthAngle+0x1c4>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
   8071c:	4620      	mov	r0, r4
   8071e:	4629      	mov	r1, r5
   80720:	4632      	mov	r2, r6
   80722:	463b      	mov	r3, r7
   80724:	4c19      	ldr	r4, [pc, #100]	; (8078c <calculateAzimuthAngle+0x1ec>)
   80726:	47a0      	blx	r4
   80728:	4b19      	ldr	r3, [pc, #100]	; (80790 <calculateAzimuthAngle+0x1f0>)
   8072a:	4798      	blx	r3
=======
=======
>>>>>>> master
   80b70:	2200      	movs	r2, #0
   80b72:	4b29      	ldr	r3, [pc, #164]	; (80c18 <calculateAzimuthAngle+0x1f8>)
   80b74:	4c29      	ldr	r4, [pc, #164]	; (80c1c <calculateAzimuthAngle+0x1fc>)
   80b76:	47a0      	blx	r4
   80b78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
   80b7c:	4620      	mov	r0, r4
   80b7e:	4629      	mov	r1, r5
   80b80:	2200      	movs	r2, #0
   80b82:	2300      	movs	r3, #0
   80b84:	f8df c0a0 	ldr.w	ip, [pc, #160]	; 80c28 <calculateAzimuthAngle+0x208>
   80b88:	47e0      	blx	ip
   80b8a:	b338      	cbz	r0, 80bdc <calculateAzimuthAngle+0x1bc>
   80b8c:	4630      	mov	r0, r6
   80b8e:	4639      	mov	r1, r7
   80b90:	2200      	movs	r2, #0
   80b92:	2300      	movs	r3, #0
   80b94:	f8df c06c 	ldr.w	ip, [pc, #108]	; 80c04 <calculateAzimuthAngle+0x1e4>
   80b98:	47e0      	blx	ip
   80b9a:	b318      	cbz	r0, 80be4 <calculateAzimuthAngle+0x1c4>
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
   80b9c:	4620      	mov	r0, r4
   80b9e:	4629      	mov	r1, r5
   80ba0:	4632      	mov	r2, r6
   80ba2:	463b      	mov	r3, r7
   80ba4:	4c19      	ldr	r4, [pc, #100]	; (80c0c <calculateAzimuthAngle+0x1ec>)
   80ba6:	47a0      	blx	r4
   80ba8:	4b19      	ldr	r3, [pc, #100]	; (80c10 <calculateAzimuthAngle+0x1f0>)
   80baa:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param radian the angle value in radian
return degree the angle value in degree
**/
double radianToDegree (double radian){
	double degree;
	degree =  radian*(180/M_PI);
<<<<<<< HEAD
<<<<<<< HEAD
   8072c:	a310      	add	r3, pc, #64	; (adr r3, 80770 <calculateAzimuthAngle+0x1d0>)
   8072e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80732:	4c18      	ldr	r4, [pc, #96]	; (80794 <calculateAzimuthAngle+0x1f4>)
   80734:	47a0      	blx	r4
=======
=======
>>>>>>> master
   80bac:	a310      	add	r3, pc, #64	; (adr r3, 80bf0 <calculateAzimuthAngle+0x1d0>)
   80bae:	e9d3 2300 	ldrd	r2, r3, [r3]
   80bb2:	4c18      	ldr	r4, [pc, #96]	; (80c14 <calculateAzimuthAngle+0x1f4>)
   80bb4:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 180);
		}
		// the angle is between 270 to 360 degree
		else if ( (deltaX < 0) && (deltaY > 0 ) )
		{
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
<<<<<<< HEAD
<<<<<<< HEAD
   80736:	2200      	movs	r2, #0
   80738:	4b19      	ldr	r3, [pc, #100]	; (807a0 <calculateAzimuthAngle+0x200>)
   8073a:	4c18      	ldr	r4, [pc, #96]	; (8079c <calculateAzimuthAngle+0x1fc>)
   8073c:	47a0      	blx	r4
   8073e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
=======
=======
>>>>>>> master
   80bb6:	2200      	movs	r2, #0
   80bb8:	4b19      	ldr	r3, [pc, #100]	; (80c20 <calculateAzimuthAngle+0x200>)
   80bba:	4c18      	ldr	r4, [pc, #96]	; (80c1c <calculateAzimuthAngle+0x1fc>)
   80bbc:	47a0      	blx	r4
   80bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	double deltaY = Yb-Ya;
	
	// if A and B has same coordinates
	if ( (deltaX == 0) && (deltaY == 0) )
	{
		azimutAngle = 0;
<<<<<<< HEAD
<<<<<<< HEAD
   80742:	2000      	movs	r0, #0
   80744:	2100      	movs	r1, #0
   80746:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
=======
   80bc2:	2000      	movs	r0, #0
   80bc4:	2100      	movs	r1, #0
   80bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
>>>>>>> master
=======
   80bc2:	2000      	movs	r0, #0
   80bc4:	2100      	movs	r1, #0
   80bc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
>>>>>>> master
		{
			azimutAngle = 0;
		}
		else
		{
			azimutAngle = 180;
<<<<<<< HEAD
<<<<<<< HEAD
   8074a:	2000      	movs	r0, #0
   8074c:	4912      	ldr	r1, [pc, #72]	; (80798 <calculateAzimuthAngle+0x1f8>)
   8074e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
=======
   80bca:	2000      	movs	r0, #0
   80bcc:	4912      	ldr	r1, [pc, #72]	; (80c18 <calculateAzimuthAngle+0x1f8>)
   80bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
>>>>>>> master
=======
   80bca:	2000      	movs	r0, #0
   80bcc:	4912      	ldr	r1, [pc, #72]	; (80c18 <calculateAzimuthAngle+0x1f8>)
   80bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
>>>>>>> master
		{
			azimutAngle = 90;
		}
		else
		{
			azimutAngle = 270;
<<<<<<< HEAD
<<<<<<< HEAD
   80752:	a109      	add	r1, pc, #36	; (adr r1, 80778 <calculateAzimuthAngle+0x1d8>)
   80754:	e9d1 0100 	ldrd	r0, r1, [r1]
   80758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
=======
   80bd2:	a109      	add	r1, pc, #36	; (adr r1, 80bf8 <calculateAzimuthAngle+0x1d8>)
   80bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
   80bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
>>>>>>> master
=======
   80bd2:	a109      	add	r1, pc, #36	; (adr r1, 80bf8 <calculateAzimuthAngle+0x1d8>)
   80bd4:	e9d1 0100 	ldrd	r0, r1, [r1]
   80bd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
>>>>>>> master
@param Ya the y coordinate for A
@param Yb the y coordinate for B
return azimutAngle the azimuth angle from A to B
**/
double calculateAzimuthAngle (double Xa, double Ya, double Xb, double Yb){
	double azimutAngle = 0;
<<<<<<< HEAD
<<<<<<< HEAD
   8075c:	2000      	movs	r0, #0
   8075e:	2100      	movs	r1, #0
   80760:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80764:	2000      	movs	r0, #0
   80766:	2100      	movs	r1, #0
=======
=======
>>>>>>> master
   80bdc:	2000      	movs	r0, #0
   80bde:	2100      	movs	r1, #0
   80be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80be4:	2000      	movs	r0, #0
   80be6:	2100      	movs	r1, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			azimutAngle = (radianToDegree (atan (deltaX/deltaY) ) + 360);
		}
	}
	
	return azimutAngle;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8076c:	f3af 8000 	nop.w
   80770:	1a63c1f8 	.word	0x1a63c1f8
   80774:	404ca5dc 	.word	0x404ca5dc
   80778:	00000000 	.word	0x00000000
   8077c:	4070e000 	.word	0x4070e000
   80780:	00083f69 	.word	0x00083f69
   80784:	00083fb9 	.word	0x00083fb9
   80788:	40568000 	.word	0x40568000
   8078c:	00083ced 	.word	0x00083ced
   80790:	00083151 	.word	0x00083151
   80794:	00083a99 	.word	0x00083a99
   80798:	40668000 	.word	0x40668000
   8079c:	00083735 	.word	0x00083735
   807a0:	40768000 	.word	0x40768000
   807a4:	00083731 	.word	0x00083731
   807a8:	00083f7d 	.word	0x00083f7d
   807ac:	f3af 8000 	nop.w

000807b0 <calcluteRotationAngle>:
=======
=======
>>>>>>> master
   80be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80bec:	f3af 8000 	nop.w
   80bf0:	1a63c1f8 	.word	0x1a63c1f8
   80bf4:	404ca5dc 	.word	0x404ca5dc
   80bf8:	00000000 	.word	0x00000000
   80bfc:	4070e000 	.word	0x4070e000
   80c00:	000848a1 	.word	0x000848a1
   80c04:	000848f1 	.word	0x000848f1
   80c08:	40568000 	.word	0x40568000
   80c0c:	00084625 	.word	0x00084625
   80c10:	00083a89 	.word	0x00083a89
   80c14:	000843d1 	.word	0x000843d1
   80c18:	40668000 	.word	0x40668000
   80c1c:	0008406d 	.word	0x0008406d
   80c20:	40768000 	.word	0x40768000
   80c24:	00084069 	.word	0x00084069
   80c28:	000848b5 	.word	0x000848b5
   80c2c:	f3af 8000 	nop.w

00080c30 <calcluteRotationAngle>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
@param Ya the y coordinate for A
@param Yb the x coordinate for B
@param Yc the y coordinate for C
return rotationAngle the rotation angle from A to target C
**/
double calcluteRotationAngle (double Xa, double Ya, double Xb, double Yb, double Xc, double Yc){
<<<<<<< HEAD
<<<<<<< HEAD
   807b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   807b4:	b084      	sub	sp, #16
   807b6:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
   807ba:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
	
	double AoB = calculateAzimuthAngle(Xa, Ya, Xb, Yb);
   807be:	e9cd 4500 	strd	r4, r5, [sp]
   807c2:	e9cd 8902 	strd	r8, r9, [sp, #8]
   807c6:	f8df a08c 	ldr.w	sl, [pc, #140]	; 80854 <calcluteRotationAngle+0xa4>
   807ca:	47d0      	blx	sl
   807cc:	4606      	mov	r6, r0
   807ce:	460f      	mov	r7, r1
	double BoC = calculateAzimuthAngle(Xb, Yb, Xc, Yc);
   807d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   807d4:	e9cd 2300 	strd	r2, r3, [sp]
   807d8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   807dc:	e9cd 2302 	strd	r2, r3, [sp, #8]
   807e0:	4620      	mov	r0, r4
   807e2:	4629      	mov	r1, r5
   807e4:	4642      	mov	r2, r8
   807e6:	464b      	mov	r3, r9
   807e8:	47d0      	blx	sl
	double rotationAngle = BoC-AoB;
   807ea:	4632      	mov	r2, r6
   807ec:	463b      	mov	r3, r7
   807ee:	4c12      	ldr	r4, [pc, #72]	; (80838 <calcluteRotationAngle+0x88>)
   807f0:	47a0      	blx	r4
   807f2:	4604      	mov	r4, r0
   807f4:	460d      	mov	r5, r1
	if (rotationAngle > 180)
   807f6:	2200      	movs	r2, #0
   807f8:	4b10      	ldr	r3, [pc, #64]	; (8083c <calcluteRotationAngle+0x8c>)
   807fa:	4e11      	ldr	r6, [pc, #68]	; (80840 <calcluteRotationAngle+0x90>)
   807fc:	47b0      	blx	r6
   807fe:	b138      	cbz	r0, 80810 <calcluteRotationAngle+0x60>
	{
		rotationAngle =  rotationAngle - 360;
   80800:	4620      	mov	r0, r4
   80802:	4629      	mov	r1, r5
   80804:	2200      	movs	r2, #0
   80806:	4b0f      	ldr	r3, [pc, #60]	; (80844 <calcluteRotationAngle+0x94>)
   80808:	4c0b      	ldr	r4, [pc, #44]	; (80838 <calcluteRotationAngle+0x88>)
   8080a:	47a0      	blx	r4
   8080c:	4604      	mov	r4, r0
   8080e:	460d      	mov	r5, r1
	}
	if (rotationAngle < -180)
   80810:	4620      	mov	r0, r4
   80812:	4629      	mov	r1, r5
   80814:	2200      	movs	r2, #0
   80816:	4b0c      	ldr	r3, [pc, #48]	; (80848 <calcluteRotationAngle+0x98>)
   80818:	4e0c      	ldr	r6, [pc, #48]	; (8084c <calcluteRotationAngle+0x9c>)
   8081a:	47b0      	blx	r6
   8081c:	b138      	cbz	r0, 8082e <calcluteRotationAngle+0x7e>
	{
		rotationAngle =  rotationAngle + 360;
   8081e:	4620      	mov	r0, r4
   80820:	4629      	mov	r1, r5
   80822:	2200      	movs	r2, #0
   80824:	4b07      	ldr	r3, [pc, #28]	; (80844 <calcluteRotationAngle+0x94>)
   80826:	4c0a      	ldr	r4, [pc, #40]	; (80850 <calcluteRotationAngle+0xa0>)
   80828:	47a0      	blx	r4
   8082a:	4604      	mov	r4, r0
   8082c:	460d      	mov	r5, r1
	}
	return rotationAngle;
   8082e:	4620      	mov	r0, r4
   80830:	4629      	mov	r1, r5
   80832:	b004      	add	sp, #16
   80834:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80838:	00083731 	.word	0x00083731
   8083c:	40668000 	.word	0x40668000
   80840:	00083fb9 	.word	0x00083fb9
   80844:	40768000 	.word	0x40768000
   80848:	c0668000 	.word	0xc0668000
   8084c:	00083f7d 	.word	0x00083f7d
   80850:	00083735 	.word	0x00083735
   80854:	000805a1 	.word	0x000805a1

00080858 <initPin21>:
=======
=======
>>>>>>> master
   80c30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   80c34:	b084      	sub	sp, #16
   80c36:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
   80c3a:	e9dd 890e 	ldrd	r8, r9, [sp, #56]	; 0x38
	
	double AoB = calculateAzimuthAngle(Xa, Ya, Xb, Yb);
   80c3e:	e9cd 4500 	strd	r4, r5, [sp]
   80c42:	e9cd 8902 	strd	r8, r9, [sp, #8]
   80c46:	f8df a08c 	ldr.w	sl, [pc, #140]	; 80cd4 <calcluteRotationAngle+0xa4>
   80c4a:	47d0      	blx	sl
   80c4c:	4606      	mov	r6, r0
   80c4e:	460f      	mov	r7, r1
	double BoC = calculateAzimuthAngle(Xb, Yb, Xc, Yc);
   80c50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
   80c54:	e9cd 2300 	strd	r2, r3, [sp]
   80c58:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
   80c5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
   80c60:	4620      	mov	r0, r4
   80c62:	4629      	mov	r1, r5
   80c64:	4642      	mov	r2, r8
   80c66:	464b      	mov	r3, r9
   80c68:	47d0      	blx	sl
	double rotationAngle = BoC-AoB;
   80c6a:	4632      	mov	r2, r6
   80c6c:	463b      	mov	r3, r7
   80c6e:	4c12      	ldr	r4, [pc, #72]	; (80cb8 <calcluteRotationAngle+0x88>)
   80c70:	47a0      	blx	r4
   80c72:	4604      	mov	r4, r0
   80c74:	460d      	mov	r5, r1
	if (rotationAngle > 180)
   80c76:	2200      	movs	r2, #0
   80c78:	4b10      	ldr	r3, [pc, #64]	; (80cbc <calcluteRotationAngle+0x8c>)
   80c7a:	4e11      	ldr	r6, [pc, #68]	; (80cc0 <calcluteRotationAngle+0x90>)
   80c7c:	47b0      	blx	r6
   80c7e:	b138      	cbz	r0, 80c90 <calcluteRotationAngle+0x60>
	{
		rotationAngle =  rotationAngle - 360;
   80c80:	4620      	mov	r0, r4
   80c82:	4629      	mov	r1, r5
   80c84:	2200      	movs	r2, #0
   80c86:	4b0f      	ldr	r3, [pc, #60]	; (80cc4 <calcluteRotationAngle+0x94>)
   80c88:	4c0b      	ldr	r4, [pc, #44]	; (80cb8 <calcluteRotationAngle+0x88>)
   80c8a:	47a0      	blx	r4
   80c8c:	4604      	mov	r4, r0
   80c8e:	460d      	mov	r5, r1
	}
	if (rotationAngle < -180)
   80c90:	4620      	mov	r0, r4
   80c92:	4629      	mov	r1, r5
   80c94:	2200      	movs	r2, #0
   80c96:	4b0c      	ldr	r3, [pc, #48]	; (80cc8 <calcluteRotationAngle+0x98>)
   80c98:	4e0c      	ldr	r6, [pc, #48]	; (80ccc <calcluteRotationAngle+0x9c>)
   80c9a:	47b0      	blx	r6
   80c9c:	b138      	cbz	r0, 80cae <calcluteRotationAngle+0x7e>
	{
		rotationAngle =  rotationAngle + 360;
   80c9e:	4620      	mov	r0, r4
   80ca0:	4629      	mov	r1, r5
   80ca2:	2200      	movs	r2, #0
   80ca4:	4b07      	ldr	r3, [pc, #28]	; (80cc4 <calcluteRotationAngle+0x94>)
   80ca6:	4c0a      	ldr	r4, [pc, #40]	; (80cd0 <calcluteRotationAngle+0xa0>)
   80ca8:	47a0      	blx	r4
   80caa:	4604      	mov	r4, r0
   80cac:	460d      	mov	r5, r1
	}
	return rotationAngle;
   80cae:	4620      	mov	r0, r4
   80cb0:	4629      	mov	r1, r5
   80cb2:	b004      	add	sp, #16
   80cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   80cb8:	00084069 	.word	0x00084069
   80cbc:	40668000 	.word	0x40668000
   80cc0:	000848f1 	.word	0x000848f1
   80cc4:	40768000 	.word	0x40768000
   80cc8:	c0668000 	.word	0xc0668000
   80ccc:	000848b5 	.word	0x000848b5
   80cd0:	0008406d 	.word	0x0008406d
   80cd4:	00080a21 	.word	0x00080a21

00080cd8 <initPin21>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	
}

/* This method initialize channel instance and configure PWM channel 4 for pin 9,
selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin21(void){
<<<<<<< HEAD
<<<<<<< HEAD
   80858:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   8085a:	2055      	movs	r0, #85	; 0x55
   8085c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80860:	4b0b      	ldr	r3, [pc, #44]	; (80890 <initPin21+0x38>)
   80862:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_21.channel = PWM_CHANNEL_4;
   80864:	4b0b      	ldr	r3, [pc, #44]	; (80894 <initPin21+0x3c>)
   80866:	2404      	movs	r4, #4
   80868:	601c      	str	r4, [r3, #0]
	PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8086a:	220b      	movs	r2, #11
   8086c:	605a      	str	r2, [r3, #4]
	PWM_pin_21.polarity = PWM_LOW;
   8086e:	2200      	movs	r2, #0
   80870:	729a      	strb	r2, [r3, #10]
	PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   80872:	811a      	strh	r2, [r3, #8]
	PWM_pin_21.ul_period = 7500;
   80874:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80878:	6119      	str	r1, [r3, #16]
	PWM_pin_21.ul_duty = 0;
   8087a:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   8087c:	4d06      	ldr	r5, [pc, #24]	; (80898 <initPin21+0x40>)
   8087e:	4628      	mov	r0, r5
   80880:	4619      	mov	r1, r3
   80882:	4b06      	ldr	r3, [pc, #24]	; (8089c <initPin21+0x44>)
   80884:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   80886:	4628      	mov	r0, r5
   80888:	4621      	mov	r1, r4
   8088a:	4b05      	ldr	r3, [pc, #20]	; (808a0 <initPin21+0x48>)
   8088c:	4798      	blx	r3
   8088e:	bd38      	pop	{r3, r4, r5, pc}
   80890:	00082af9 	.word	0x00082af9
   80894:	20078ce0 	.word	0x20078ce0
   80898:	40094000 	.word	0x40094000
   8089c:	00080221 	.word	0x00080221
   808a0:	00080349 	.word	0x00080349

000808a4 <initPin22>:
=======
=======
>>>>>>> master
   80cd8:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_21, PIO_TYPE_PIO_PERIPH_B);
   80cda:	2055      	movs	r0, #85	; 0x55
   80cdc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80ce0:	4b0b      	ldr	r3, [pc, #44]	; (80d10 <initPin21+0x38>)
   80ce2:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_21.channel = PWM_CHANNEL_4;
   80ce4:	4b0b      	ldr	r3, [pc, #44]	; (80d14 <initPin21+0x3c>)
   80ce6:	2404      	movs	r4, #4
   80ce8:	601c      	str	r4, [r3, #0]
	PWM_pin_21.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80cea:	220b      	movs	r2, #11
   80cec:	605a      	str	r2, [r3, #4]
	PWM_pin_21.polarity = PWM_LOW;
   80cee:	2200      	movs	r2, #0
   80cf0:	729a      	strb	r2, [r3, #10]
	PWM_pin_21.alignment = PWM_ALIGN_LEFT;
   80cf2:	811a      	strh	r2, [r3, #8]
	PWM_pin_21.ul_period = 7500;
   80cf4:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80cf8:	6119      	str	r1, [r3, #16]
	PWM_pin_21.ul_duty = 0;
   80cfa:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_21);
   80cfc:	4d06      	ldr	r5, [pc, #24]	; (80d18 <initPin21+0x40>)
   80cfe:	4628      	mov	r0, r5
   80d00:	4619      	mov	r1, r3
   80d02:	4b06      	ldr	r3, [pc, #24]	; (80d1c <initPin21+0x44>)
   80d04:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_4);
   80d06:	4628      	mov	r0, r5
   80d08:	4621      	mov	r1, r4
   80d0a:	4b05      	ldr	r3, [pc, #20]	; (80d20 <initPin21+0x48>)
   80d0c:	4798      	blx	r3
   80d0e:	bd38      	pop	{r3, r4, r5, pc}
   80d10:	000833ad 	.word	0x000833ad
   80d14:	20078d2c 	.word	0x20078d2c
   80d18:	40094000 	.word	0x40094000
   80d1c:	000802f1 	.word	0x000802f1
   80d20:	00080419 	.word	0x00080419

00080d24 <initPin22>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}

/* This method initialize channel instance and configure PWM channel 5 for pin 8,
selecting clock A as its source clock, setting the period at 8 ms and setting the duty cycle at 0% */
void initPin22(void){
<<<<<<< HEAD
<<<<<<< HEAD
   808a4:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   808a6:	2056      	movs	r0, #86	; 0x56
   808a8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   808ac:	4b0b      	ldr	r3, [pc, #44]	; (808dc <initPin22+0x38>)
   808ae:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_22.channel = PWM_CHANNEL_5;
   808b0:	4b0b      	ldr	r3, [pc, #44]	; (808e0 <initPin22+0x3c>)
   808b2:	2405      	movs	r4, #5
   808b4:	601c      	str	r4, [r3, #0]
	PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   808b6:	220b      	movs	r2, #11
   808b8:	605a      	str	r2, [r3, #4]
	PWM_pin_22.polarity = PWM_LOW;
   808ba:	2200      	movs	r2, #0
   808bc:	729a      	strb	r2, [r3, #10]
	PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   808be:	811a      	strh	r2, [r3, #8]
	PWM_pin_22.ul_period = 7500;
   808c0:	f641 514c 	movw	r1, #7500	; 0x1d4c
   808c4:	6119      	str	r1, [r3, #16]
	PWM_pin_22.ul_duty = 0;
   808c6:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_22);
   808c8:	4d06      	ldr	r5, [pc, #24]	; (808e4 <initPin22+0x40>)
   808ca:	4628      	mov	r0, r5
   808cc:	4619      	mov	r1, r3
   808ce:	4b06      	ldr	r3, [pc, #24]	; (808e8 <initPin22+0x44>)
   808d0:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_5);
   808d2:	4628      	mov	r0, r5
   808d4:	4621      	mov	r1, r4
   808d6:	4b05      	ldr	r3, [pc, #20]	; (808ec <initPin22+0x48>)
   808d8:	4798      	blx	r3
   808da:	bd38      	pop	{r3, r4, r5, pc}
   808dc:	00082af9 	.word	0x00082af9
   808e0:	20078cb8 	.word	0x20078cb8
   808e4:	40094000 	.word	0x40094000
   808e8:	00080221 	.word	0x00080221
   808ec:	00080349 	.word	0x00080349

000808f0 <PWM_init>:
=======
=======
>>>>>>> master
   80d24:	b538      	push	{r3, r4, r5, lr}
	
	pio_configure_pin(PIN_22, PIO_TYPE_PIO_PERIPH_B);
   80d26:	2056      	movs	r0, #86	; 0x56
   80d28:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80d2c:	4b0b      	ldr	r3, [pc, #44]	; (80d5c <initPin22+0x38>)
   80d2e:	4798      	blx	r3
	/*Pwm channel configuration such as channel, alignments, period, duty etc...*/
	PWM_pin_22.channel = PWM_CHANNEL_5;
   80d30:	4b0b      	ldr	r3, [pc, #44]	; (80d60 <initPin22+0x3c>)
   80d32:	2405      	movs	r4, #5
   80d34:	601c      	str	r4, [r3, #0]
	PWM_pin_22.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80d36:	220b      	movs	r2, #11
   80d38:	605a      	str	r2, [r3, #4]
	PWM_pin_22.polarity = PWM_LOW;
   80d3a:	2200      	movs	r2, #0
   80d3c:	729a      	strb	r2, [r3, #10]
	PWM_pin_22.alignment = PWM_ALIGN_LEFT;
   80d3e:	811a      	strh	r2, [r3, #8]
	PWM_pin_22.ul_period = 7500;
   80d40:	f641 514c 	movw	r1, #7500	; 0x1d4c
   80d44:	6119      	str	r1, [r3, #16]
	PWM_pin_22.ul_duty = 0;
   80d46:	60da      	str	r2, [r3, #12]
	
	/*Initializing channel after setting things up*/
	pwm_channel_init(PWM, &PWM_pin_22);
   80d48:	4d06      	ldr	r5, [pc, #24]	; (80d64 <initPin22+0x40>)
   80d4a:	4628      	mov	r0, r5
   80d4c:	4619      	mov	r1, r3
   80d4e:	4b06      	ldr	r3, [pc, #24]	; (80d68 <initPin22+0x44>)
   80d50:	4798      	blx	r3
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_5);
   80d52:	4628      	mov	r0, r5
   80d54:	4621      	mov	r1, r4
   80d56:	4b05      	ldr	r3, [pc, #20]	; (80d6c <initPin22+0x48>)
   80d58:	4798      	blx	r3
   80d5a:	bd38      	pop	{r3, r4, r5, pc}
   80d5c:	000833ad 	.word	0x000833ad
   80d60:	20078d04 	.word	0x20078d04
   80d64:	40094000 	.word	0x40094000
   80d68:	000802f1 	.word	0x000802f1
   80d6c:	00080419 	.word	0x00080419

00080d70 <PWM_init>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
pwm_channel_t PWM_pin_21;
pwm_channel_t PWM_pin_22;


/* This method configure PWM clock   */
void PWM_init(void){
<<<<<<< HEAD
<<<<<<< HEAD
   808f0:	b530      	push	{r4, r5, lr}
   808f2:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   808f4:	2024      	movs	r0, #36	; 0x24
   808f6:	4b0d      	ldr	r3, [pc, #52]	; (8092c <PWM_init+0x3c>)
   808f8:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   808fa:	4c0d      	ldr	r4, [pc, #52]	; (80930 <PWM_init+0x40>)
   808fc:	4620      	mov	r0, r4
   808fe:	2104      	movs	r1, #4
   80900:	4d0c      	ldr	r5, [pc, #48]	; (80934 <PWM_init+0x44>)
   80902:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   80904:	4620      	mov	r0, r4
   80906:	2105      	movs	r1, #5
   80908:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   8090a:	4b0b      	ldr	r3, [pc, #44]	; (80938 <PWM_init+0x48>)
   8090c:	9301      	str	r3, [sp, #4]
   8090e:	2300      	movs	r3, #0
   80910:	9302      	str	r3, [sp, #8]
   80912:	4b0a      	ldr	r3, [pc, #40]	; (8093c <PWM_init+0x4c>)
   80914:	9303      	str	r3, [sp, #12]
=======
=======
>>>>>>> master
   80d70:	b530      	push	{r4, r5, lr}
   80d72:	b085      	sub	sp, #20
	
	//Enable the module clock for the PWM peripheral
	pmc_enable_periph_clk(ID_PWM);
   80d74:	2024      	movs	r0, #36	; 0x24
   80d76:	4b0d      	ldr	r3, [pc, #52]	; (80dac <PWM_init+0x3c>)
   80d78:	4798      	blx	r3
	
	/*Disable PWM channels for appropriate configuration*/
	pwm_channel_disable(PWM,PWM_CHANNEL_4);
   80d7a:	4c0d      	ldr	r4, [pc, #52]	; (80db0 <PWM_init+0x40>)
   80d7c:	4620      	mov	r0, r4
   80d7e:	2104      	movs	r1, #4
   80d80:	4d0c      	ldr	r5, [pc, #48]	; (80db4 <PWM_init+0x44>)
   80d82:	47a8      	blx	r5
	pwm_channel_disable(PWM,PWM_CHANNEL_5);
   80d84:	4620      	mov	r0, r4
   80d86:	2105      	movs	r1, #5
   80d88:	47a8      	blx	r5
	
	/*Setup clock for PWM module*/
	pwm_clock_t PWMDAC_clock_config = {
   80d8a:	4b0b      	ldr	r3, [pc, #44]	; (80db8 <PWM_init+0x48>)
   80d8c:	9301      	str	r3, [sp, #4]
   80d8e:	2300      	movs	r3, #0
   80d90:	9302      	str	r3, [sp, #8]
   80d92:	4b0a      	ldr	r3, [pc, #40]	; (80dbc <PWM_init+0x4c>)
   80d94:	9303      	str	r3, [sp, #12]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		.ul_clka = 1000000,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	pwm_init(PWM, &PWMDAC_clock_config);
<<<<<<< HEAD
<<<<<<< HEAD
   80916:	4620      	mov	r0, r4
   80918:	a901      	add	r1, sp, #4
   8091a:	4b09      	ldr	r3, [pc, #36]	; (80940 <PWM_init+0x50>)
   8091c:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   8091e:	4b09      	ldr	r3, [pc, #36]	; (80944 <PWM_init+0x54>)
   80920:	4798      	blx	r3
	initPin22();
   80922:	4b09      	ldr	r3, [pc, #36]	; (80948 <PWM_init+0x58>)
   80924:	4798      	blx	r3
	
}
   80926:	b005      	add	sp, #20
   80928:	bd30      	pop	{r4, r5, pc}
   8092a:	bf00      	nop
   8092c:	00082e39 	.word	0x00082e39
   80930:	40094000 	.word	0x40094000
   80934:	00080355 	.word	0x00080355
   80938:	000f4240 	.word	0x000f4240
   8093c:	0501bd00 	.word	0x0501bd00
   80940:	000801e1 	.word	0x000801e1
   80944:	00080859 	.word	0x00080859
   80948:	000808a5 	.word	0x000808a5

0008094c <leftWheel>:
=======
=======
>>>>>>> master
   80d96:	4620      	mov	r0, r4
   80d98:	a901      	add	r1, sp, #4
   80d9a:	4b09      	ldr	r3, [pc, #36]	; (80dc0 <PWM_init+0x50>)
   80d9c:	4798      	blx	r3
	
	//Methods for initializing PWM for pin 8 and 9
	initPin21();
   80d9e:	4b09      	ldr	r3, [pc, #36]	; (80dc4 <PWM_init+0x54>)
   80da0:	4798      	blx	r3
	initPin22();
   80da2:	4b09      	ldr	r3, [pc, #36]	; (80dc8 <PWM_init+0x58>)
   80da4:	4798      	blx	r3
	
}
   80da6:	b005      	add	sp, #20
   80da8:	bd30      	pop	{r4, r5, pc}
   80daa:	bf00      	nop
   80dac:	000836ed 	.word	0x000836ed
   80db0:	40094000 	.word	0x40094000
   80db4:	00080425 	.word	0x00080425
   80db8:	000f4240 	.word	0x000f4240
   80dbc:	0501bd00 	.word	0x0501bd00
   80dc0:	000802b1 	.word	0x000802b1
   80dc4:	00080cd9 	.word	0x00080cd9
   80dc8:	00080d25 	.word	0x00080d25

00080dcc <leftWheel>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	
	/*Enabling pwm channel after initializing everything correct*/
	pwm_channel_enable(PWM, PWM_CHANNEL_5);
}
/* This method changes the duty cycle of PWM signal on pin 9. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void leftWheel(uint32_t duty){
<<<<<<< HEAD
<<<<<<< HEAD
   8094c:	b508      	push	{r3, lr}
	if(duty<800){
   8094e:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80952:	d305      	bcc.n	80960 <leftWheel+0x14>
   80954:	f640 0298 	movw	r2, #2200	; 0x898
   80958:	4290      	cmp	r0, r2
   8095a:	bf38      	it	cc
   8095c:	4602      	movcc	r2, r0
   8095e:	e001      	b.n	80964 <leftWheel+0x18>
		duty=800;
   80960:	f44f 7248 	mov.w	r2, #800	; 0x320
=======
=======
>>>>>>> master
   80dcc:	b508      	push	{r3, lr}
	if(duty<800){
   80dce:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80dd2:	d305      	bcc.n	80de0 <leftWheel+0x14>
   80dd4:	f640 0298 	movw	r2, #2200	; 0x898
   80dd8:	4290      	cmp	r0, r2
   80dda:	bf38      	it	cc
   80ddc:	4602      	movcc	r2, r0
   80dde:	e001      	b.n	80de4 <leftWheel+0x18>
		duty=800;
   80de0:	f44f 7248 	mov.w	r2, #800	; 0x320
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_21, duty );
<<<<<<< HEAD
<<<<<<< HEAD
   80964:	4802      	ldr	r0, [pc, #8]	; (80970 <leftWheel+0x24>)
   80966:	4903      	ldr	r1, [pc, #12]	; (80974 <leftWheel+0x28>)
   80968:	4b03      	ldr	r3, [pc, #12]	; (80978 <leftWheel+0x2c>)
   8096a:	4798      	blx	r3
   8096c:	bd08      	pop	{r3, pc}
   8096e:	bf00      	nop
   80970:	40094000 	.word	0x40094000
   80974:	20078ce0 	.word	0x20078ce0
   80978:	00080325 	.word	0x00080325

0008097c <rightWheel>:
=======
=======
>>>>>>> master
   80de4:	4802      	ldr	r0, [pc, #8]	; (80df0 <leftWheel+0x24>)
   80de6:	4903      	ldr	r1, [pc, #12]	; (80df4 <leftWheel+0x28>)
   80de8:	4b03      	ldr	r3, [pc, #12]	; (80df8 <leftWheel+0x2c>)
   80dea:	4798      	blx	r3
   80dec:	bd08      	pop	{r3, pc}
   80dee:	bf00      	nop
   80df0:	40094000 	.word	0x40094000
   80df4:	20078d2c 	.word	0x20078d2c
   80df8:	000803f5 	.word	0x000803f5

00080dfc <rightWheel>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}

/* This method changes the duty cycle of PWM signal on pin 8. The duty cycle is limited between 0.8 ms and 2.2 ms  */
void rightWheel(uint32_t duty){
<<<<<<< HEAD
<<<<<<< HEAD
   8097c:	b508      	push	{r3, lr}
	
	if(duty<800){
   8097e:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80982:	d305      	bcc.n	80990 <rightWheel+0x14>
   80984:	f640 0298 	movw	r2, #2200	; 0x898
   80988:	4290      	cmp	r0, r2
   8098a:	bf38      	it	cc
   8098c:	4602      	movcc	r2, r0
   8098e:	e001      	b.n	80994 <rightWheel+0x18>
		duty=800;
   80990:	f44f 7248 	mov.w	r2, #800	; 0x320
=======
=======
>>>>>>> master
   80dfc:	b508      	push	{r3, lr}
	
	if(duty<800){
   80dfe:	f5b0 7f48 	cmp.w	r0, #800	; 0x320
   80e02:	d305      	bcc.n	80e10 <rightWheel+0x14>
   80e04:	f640 0298 	movw	r2, #2200	; 0x898
   80e08:	4290      	cmp	r0, r2
   80e0a:	bf38      	it	cc
   80e0c:	4602      	movcc	r2, r0
   80e0e:	e001      	b.n	80e14 <rightWheel+0x18>
		duty=800;
   80e10:	f44f 7248 	mov.w	r2, #800	; 0x320
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else if(duty>2200){
		duty=2200;
	}
	// Change the duty cycle of the PWM channel
	pwm_channel_update_duty(PWM, &PWM_pin_22, duty );
<<<<<<< HEAD
<<<<<<< HEAD
   80994:	4802      	ldr	r0, [pc, #8]	; (809a0 <rightWheel+0x24>)
   80996:	4903      	ldr	r1, [pc, #12]	; (809a4 <rightWheel+0x28>)
   80998:	4b03      	ldr	r3, [pc, #12]	; (809a8 <rightWheel+0x2c>)
   8099a:	4798      	blx	r3
   8099c:	bd08      	pop	{r3, pc}
   8099e:	bf00      	nop
   809a0:	40094000 	.word	0x40094000
   809a4:	20078cb8 	.word	0x20078cb8
   809a8:	00080325 	.word	0x00080325

000809ac <pin12_edge_handler>:
=======
=======
>>>>>>> master
   80e14:	4802      	ldr	r0, [pc, #8]	; (80e20 <rightWheel+0x24>)
   80e16:	4903      	ldr	r1, [pc, #12]	; (80e24 <rightWheel+0x28>)
   80e18:	4b03      	ldr	r3, [pc, #12]	; (80e28 <rightWheel+0x2c>)
   80e1a:	4798      	blx	r3
   80e1c:	bd08      	pop	{r3, pc}
   80e1e:	bf00      	nop
   80e20:	40094000 	.word	0x40094000
   80e24:	20078d04 	.word	0x20078d04
   80e28:	000803f5 	.word	0x000803f5

00080e2c <pin12_edge_handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
#include <inttypes.h>
#include "StepCounter_ISR.h"
#include "consoleFunctions.h"

void pin12_edge_handler(const uint32_t id, const uint32_t index)
{
<<<<<<< HEAD
<<<<<<< HEAD
   809ac:	b508      	push	{r3, lr}
	if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   809ae:	4806      	ldr	r0, [pc, #24]	; (809c8 <pin12_edge_handler+0x1c>)
   809b0:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   809b4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   809b8:	4b04      	ldr	r3, [pc, #16]	; (809cc <pin12_edge_handler+0x20>)
   809ba:	4798      	blx	r3
   809bc:	b118      	cbz	r0, 809c6 <pin12_edge_handler+0x1a>
		//increase the counter value
		counter_2++;
   809be:	4b04      	ldr	r3, [pc, #16]	; (809d0 <pin12_edge_handler+0x24>)
   809c0:	881a      	ldrh	r2, [r3, #0]
   809c2:	3201      	adds	r2, #1
   809c4:	801a      	strh	r2, [r3, #0]
   809c6:	bd08      	pop	{r3, pc}
   809c8:	400e1200 	.word	0x400e1200
   809cc:	00082a05 	.word	0x00082a05
   809d0:	20078d08 	.word	0x20078d08

000809d4 <pin14_edge_handler>:
=======
=======
>>>>>>> master
   80e2c:	b508      	push	{r3, lr}
	if (pio_get(PIOC, PIO_TYPE_PIO_INPUT, PIO_PC12)){
   80e2e:	4806      	ldr	r0, [pc, #24]	; (80e48 <pin12_edge_handler+0x1c>)
   80e30:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80e34:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80e38:	4b04      	ldr	r3, [pc, #16]	; (80e4c <pin12_edge_handler+0x20>)
   80e3a:	4798      	blx	r3
   80e3c:	b118      	cbz	r0, 80e46 <pin12_edge_handler+0x1a>
		//increase the counter value
		counter_2++;
   80e3e:	4b04      	ldr	r3, [pc, #16]	; (80e50 <pin12_edge_handler+0x24>)
   80e40:	881a      	ldrh	r2, [r3, #0]
   80e42:	3201      	adds	r2, #1
   80e44:	801a      	strh	r2, [r3, #0]
   80e46:	bd08      	pop	{r3, pc}
   80e48:	400e1200 	.word	0x400e1200
   80e4c:	000832b9 	.word	0x000832b9
   80e50:	20078d54 	.word	0x20078d54

00080e54 <pin14_edge_handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	
}

void pin14_edge_handler(const uint32_t id, const uint32_t index)
{
<<<<<<< HEAD
<<<<<<< HEAD
   809d4:	b508      	push	{r3, lr}
	// Checks if pin 51 is high
	if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   809d6:	4806      	ldr	r0, [pc, #24]	; (809f0 <pin14_edge_handler+0x1c>)
   809d8:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   809dc:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   809e0:	4b04      	ldr	r3, [pc, #16]	; (809f4 <pin14_edge_handler+0x20>)
   809e2:	4798      	blx	r3
   809e4:	b118      	cbz	r0, 809ee <pin14_edge_handler+0x1a>
		//Increase the counter value
		counter_1++;
   809e6:	4b04      	ldr	r3, [pc, #16]	; (809f8 <pin14_edge_handler+0x24>)
   809e8:	881a      	ldrh	r2, [r3, #0]
   809ea:	3201      	adds	r2, #1
   809ec:	801a      	strh	r2, [r3, #0]
   809ee:	bd08      	pop	{r3, pc}
   809f0:	400e1000 	.word	0x400e1000
   809f4:	00082a05 	.word	0x00082a05
   809f8:	20078d0a 	.word	0x20078d0a

000809fc <attach_interupt>:
=======
=======
>>>>>>> master
   80e54:	b508      	push	{r3, lr}
	// Checks if pin 51 is high
	if (pio_get(PIOB, PIO_TYPE_PIO_INPUT, PIO_PB14)){
   80e56:	4806      	ldr	r0, [pc, #24]	; (80e70 <pin14_edge_handler+0x1c>)
   80e58:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
   80e5c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80e60:	4b04      	ldr	r3, [pc, #16]	; (80e74 <pin14_edge_handler+0x20>)
   80e62:	4798      	blx	r3
   80e64:	b118      	cbz	r0, 80e6e <pin14_edge_handler+0x1a>
		//Increase the counter value
		counter_1++;
   80e66:	4b04      	ldr	r3, [pc, #16]	; (80e78 <pin14_edge_handler+0x24>)
   80e68:	881a      	ldrh	r2, [r3, #0]
   80e6a:	3201      	adds	r2, #1
   80e6c:	801a      	strh	r2, [r3, #0]
   80e6e:	bd08      	pop	{r3, pc}
   80e70:	400e1000 	.word	0x400e1000
   80e74:	000832b9 	.word	0x000832b9
   80e78:	20078d56 	.word	0x20078d56

00080e7c <attach_interupt>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

/*
* Runs one time when program starts.
*/
void attach_interupt(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   809fc:	b570      	push	{r4, r5, r6, lr}
   809fe:	b082      	sub	sp, #8

	//Enable the module clock to the PIOB peripheral
	pmc_enable_periph_clk(ID_PIOB);
   80a00:	200c      	movs	r0, #12
   80a02:	4c1a      	ldr	r4, [pc, #104]	; (80a6c <attach_interupt+0x70>)
   80a04:	47a0      	blx	r4
	//Enable the module clock to the PIOC peripheral
	pmc_enable_periph_clk(ID_PIOC);
   80a06:	200d      	movs	r0, #13
   80a08:	47a0      	blx	r4
	//Set pin 12 direction on PIOC as input, with pullup
	pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   80a0a:	4d19      	ldr	r5, [pc, #100]	; (80a70 <attach_interupt+0x74>)
   80a0c:	4628      	mov	r0, r5
   80a0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80a12:	2201      	movs	r2, #1
   80a14:	4e17      	ldr	r6, [pc, #92]	; (80a74 <attach_interupt+0x78>)
   80a16:	47b0      	blx	r6
	//Set pin 14 direction on PIOB as input, with pullup
	pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   80a18:	4c17      	ldr	r4, [pc, #92]	; (80a78 <attach_interupt+0x7c>)
   80a1a:	4620      	mov	r0, r4
   80a1c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80a20:	2201      	movs	r2, #1
   80a22:	47b0      	blx	r6
	//Configure the input pin 12 interrupt mode and handler pin51
	pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_RISE_EDGE, pin12_edge_handler);
   80a24:	4b15      	ldr	r3, [pc, #84]	; (80a7c <attach_interupt+0x80>)
   80a26:	9300      	str	r3, [sp, #0]
   80a28:	4628      	mov	r0, r5
   80a2a:	210d      	movs	r1, #13
   80a2c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80a30:	2370      	movs	r3, #112	; 0x70
   80a32:	4e13      	ldr	r6, [pc, #76]	; (80a80 <attach_interupt+0x84>)
   80a34:	47b0      	blx	r6
	//Configure the input pin 14 interrupt mode and handler pin53
	pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_RISE_EDGE, pin14_edge_handler);
   80a36:	4b13      	ldr	r3, [pc, #76]	; (80a84 <attach_interupt+0x88>)
   80a38:	9300      	str	r3, [sp, #0]
   80a3a:	4620      	mov	r0, r4
   80a3c:	210c      	movs	r1, #12
   80a3e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80a42:	2370      	movs	r3, #112	; 0x70
   80a44:	47b0      	blx	r6
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOC,PIO_PC12);
   80a46:	4628      	mov	r0, r5
   80a48:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80a4c:	4d0e      	ldr	r5, [pc, #56]	; (80a88 <attach_interupt+0x8c>)
   80a4e:	47a8      	blx	r5
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOB,PIO_PB14);
   80a50:	4620      	mov	r0, r4
   80a52:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80a56:	47a8      	blx	r5
=======
=======
>>>>>>> master
   80e7c:	b570      	push	{r4, r5, r6, lr}
   80e7e:	b082      	sub	sp, #8

	//Enable the module clock to the PIOB peripheral
	pmc_enable_periph_clk(ID_PIOB);
   80e80:	200c      	movs	r0, #12
   80e82:	4c1a      	ldr	r4, [pc, #104]	; (80eec <attach_interupt+0x70>)
   80e84:	47a0      	blx	r4
	//Enable the module clock to the PIOC peripheral
	pmc_enable_periph_clk(ID_PIOC);
   80e86:	200d      	movs	r0, #13
   80e88:	47a0      	blx	r4
	//Set pin 12 direction on PIOC as input, with pullup
	pio_set_input(PIOC,PIO_PC12,PIO_PULLUP);
   80e8a:	4d19      	ldr	r5, [pc, #100]	; (80ef0 <attach_interupt+0x74>)
   80e8c:	4628      	mov	r0, r5
   80e8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80e92:	2201      	movs	r2, #1
   80e94:	4e17      	ldr	r6, [pc, #92]	; (80ef4 <attach_interupt+0x78>)
   80e96:	47b0      	blx	r6
	//Set pin 14 direction on PIOB as input, with pullup
	pio_set_input(PIOB,PIO_PB14,PIO_PULLUP);
   80e98:	4c17      	ldr	r4, [pc, #92]	; (80ef8 <attach_interupt+0x7c>)
   80e9a:	4620      	mov	r0, r4
   80e9c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80ea0:	2201      	movs	r2, #1
   80ea2:	47b0      	blx	r6
	//Configure the input pin 12 interrupt mode and handler pin51
	pio_handler_set(PIOC, ID_PIOC, PIO_PC12, PIO_IT_RISE_EDGE, pin12_edge_handler);
   80ea4:	4b15      	ldr	r3, [pc, #84]	; (80efc <attach_interupt+0x80>)
   80ea6:	9300      	str	r3, [sp, #0]
   80ea8:	4628      	mov	r0, r5
   80eaa:	210d      	movs	r1, #13
   80eac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80eb0:	2370      	movs	r3, #112	; 0x70
   80eb2:	4e13      	ldr	r6, [pc, #76]	; (80f00 <attach_interupt+0x84>)
   80eb4:	47b0      	blx	r6
	//Configure the input pin 14 interrupt mode and handler pin53
	pio_handler_set(PIOB, ID_PIOB, PIO_PB14, PIO_IT_RISE_EDGE, pin14_edge_handler);
   80eb6:	4b13      	ldr	r3, [pc, #76]	; (80f04 <attach_interupt+0x88>)
   80eb8:	9300      	str	r3, [sp, #0]
   80eba:	4620      	mov	r0, r4
   80ebc:	210c      	movs	r1, #12
   80ebe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   80ec2:	2370      	movs	r3, #112	; 0x70
   80ec4:	47b0      	blx	r6
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOC,PIO_PC12);
   80ec6:	4628      	mov	r0, r5
   80ec8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80ecc:	4d0e      	ldr	r5, [pc, #56]	; (80f08 <attach_interupt+0x8c>)
   80ece:	47a8      	blx	r5
	//Enable the interrupt for the configured input pin 12
	pio_enable_interrupt(PIOB,PIO_PB14);
   80ed0:	4620      	mov	r0, r4
   80ed2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   80ed6:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
<<<<<<< HEAD
<<<<<<< HEAD
   80a58:	4b0c      	ldr	r3, [pc, #48]	; (80a8c <attach_interupt+0x90>)
   80a5a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80a5e:	601a      	str	r2, [r3, #0]
   80a60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80a64:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   80ed8:	4b0c      	ldr	r3, [pc, #48]	; (80f0c <attach_interupt+0x90>)
   80eda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   80ede:	601a      	str	r2, [r3, #0]
   80ee0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
   80ee4:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	//Enable interrupt handling from the PIOB module:
	NVIC_EnableIRQ(PIOB_IRQn);
	// 	NVIC_EnableIRQ((IRQn_Type) ID_USART1);
	// 	usart_enable_interrupt(CONF_UART, UART_IER_RXRDY);

}
<<<<<<< HEAD
<<<<<<< HEAD
   80a66:	b002      	add	sp, #8
   80a68:	bd70      	pop	{r4, r5, r6, pc}
   80a6a:	bf00      	nop
   80a6c:	00082e39 	.word	0x00082e39
   80a70:	400e1200 	.word	0x400e1200
   80a74:	00082a5d 	.word	0x00082a5d
   80a78:	400e1000 	.word	0x400e1000
   80a7c:	000809ad 	.word	0x000809ad
   80a80:	00082cc5 	.word	0x00082cc5
   80a84:	000809d5 	.word	0x000809d5
   80a88:	00082ae9 	.word	0x00082ae9
   80a8c:	e000e100 	.word	0xe000e100

00080a90 <reset_Counter>:
=======
=======
>>>>>>> master
   80ee6:	b002      	add	sp, #8
   80ee8:	bd70      	pop	{r4, r5, r6, pc}
   80eea:	bf00      	nop
   80eec:	000836ed 	.word	0x000836ed
   80ef0:	400e1200 	.word	0x400e1200
   80ef4:	00083311 	.word	0x00083311
   80ef8:	400e1000 	.word	0x400e1000
   80efc:	00080e2d 	.word	0x00080e2d
   80f00:	00083579 	.word	0x00083579
   80f04:	00080e55 	.word	0x00080e55
   80f08:	0008339d 	.word	0x0008339d
   80f0c:	e000e100 	.word	0xe000e100

00080f10 <reset_Counter>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
// 		c_counter = 0;
// 	}
// }

void reset_Counter(void){
	counter_1=0;
<<<<<<< HEAD
<<<<<<< HEAD
   80a90:	2300      	movs	r3, #0
   80a92:	4a02      	ldr	r2, [pc, #8]	; (80a9c <reset_Counter+0xc>)
   80a94:	8013      	strh	r3, [r2, #0]
	counter_2=0;
   80a96:	4a02      	ldr	r2, [pc, #8]	; (80aa0 <reset_Counter+0x10>)
   80a98:	8013      	strh	r3, [r2, #0]
   80a9a:	4770      	bx	lr
   80a9c:	20078d0a 	.word	0x20078d0a
   80aa0:	20078d08 	.word	0x20078d08

00080aa4 <usart_write>:
=======
=======
>>>>>>> master
   80f10:	2300      	movs	r3, #0
   80f12:	4a02      	ldr	r2, [pc, #8]	; (80f1c <reset_Counter+0xc>)
   80f14:	8013      	strh	r3, [r2, #0]
	counter_2=0;
   80f16:	4a02      	ldr	r2, [pc, #8]	; (80f20 <reset_Counter+0x10>)
   80f18:	8013      	strh	r3, [r2, #0]
   80f1a:	4770      	bx	lr
   80f1c:	20078d56 	.word	0x20078d56
   80f20:	20078d54 	.word	0x20078d54

00080f24 <task_unoComm>:

extern Bool liftProcessFinished;
Pick_Up_Status status = 0;

void task_unoComm(void *pvParameters)
{
   80f24:	b570      	push	{r4, r5, r6, lr}
   80f26:	b082      	sub	sp, #8
	
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 1000;

	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80f28:	4b12      	ldr	r3, [pc, #72]	; (80f74 <task_unoComm+0x50>)
   80f2a:	4798      	blx	r3
   80f2c:	f8ad 0006 	strh.w	r0, [sp, #6]

	while (1)
	{
		static uint8_t i = 1;
		/* Lifts object */
		if (i==1)
   80f30:	4d11      	ldr	r5, [pc, #68]	; (80f78 <task_unoComm+0x54>)
		{
			arlo_lift_object(CUBE);
   80f32:	4e12      	ldr	r6, [pc, #72]	; (80f7c <task_unoComm+0x58>)
			i = 2;
		}
		
		if (status != PICK_UP_DONE)
   80f34:	4c12      	ldr	r4, [pc, #72]	; (80f80 <task_unoComm+0x5c>)

	while (1)
	{
		static uint8_t i = 1;
		/* Lifts object */
		if (i==1)
   80f36:	782b      	ldrb	r3, [r5, #0]
   80f38:	2b01      	cmp	r3, #1
   80f3a:	d103      	bne.n	80f44 <task_unoComm+0x20>
		{
			arlo_lift_object(CUBE);
   80f3c:	2003      	movs	r0, #3
   80f3e:	47b0      	blx	r6
			i = 2;
   80f40:	2302      	movs	r3, #2
   80f42:	702b      	strb	r3, [r5, #0]
		}
		
		if (status != PICK_UP_DONE)
   80f44:	7823      	ldrb	r3, [r4, #0]
   80f46:	2b02      	cmp	r3, #2
   80f48:	d003      	beq.n	80f52 <task_unoComm+0x2e>
		{
			//delay_ms(500);
			status = arlo_get_pick_up_status();
   80f4a:	4b0e      	ldr	r3, [pc, #56]	; (80f84 <task_unoComm+0x60>)
   80f4c:	4798      	blx	r3
   80f4e:	7020      	strb	r0, [r4, #0]
   80f50:	e009      	b.n	80f66 <task_unoComm+0x42>
		}
		else
		{
			printf("liftProcessFinieshed = true\r\n");
   80f52:	480d      	ldr	r0, [pc, #52]	; (80f88 <task_unoComm+0x64>)
   80f54:	4b0d      	ldr	r3, [pc, #52]	; (80f8c <task_unoComm+0x68>)
   80f56:	4798      	blx	r3
			liftProcessFinished = true;
   80f58:	2301      	movs	r3, #1
   80f5a:	4a0d      	ldr	r2, [pc, #52]	; (80f90 <task_unoComm+0x6c>)
   80f5c:	7013      	strb	r3, [r2, #0]
			i = 1;
   80f5e:	702b      	strb	r3, [r5, #0]
			vTaskSuspend(NULL);
   80f60:	2000      	movs	r0, #0
   80f62:	4b0c      	ldr	r3, [pc, #48]	; (80f94 <task_unoComm+0x70>)
   80f64:	4798      	blx	r3
		}
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle after have finished everything
   80f66:	f10d 0006 	add.w	r0, sp, #6
   80f6a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   80f6e:	4b0a      	ldr	r3, [pc, #40]	; (80f98 <task_unoComm+0x74>)
   80f70:	4798      	blx	r3
		//vTaskSuspend(NULL);
	}
   80f72:	e7e0      	b.n	80f36 <task_unoComm+0x12>
   80f74:	000826c1 	.word	0x000826c1
   80f78:	2007012c 	.word	0x2007012c
   80f7c:	000801f5 	.word	0x000801f5
   80f80:	20070a0c 	.word	0x20070a0c
   80f84:	000801a5 	.word	0x000801a5
   80f88:	00087a20 	.word	0x00087a20
   80f8c:	000849f1 	.word	0x000849f1
   80f90:	20070a5c 	.word	0x20070a5c
   80f94:	00082ac1 	.word	0x00082ac1
   80f98:	00082915 	.word	0x00082915

00080f9c <usart_write>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
<<<<<<< HEAD
<<<<<<< HEAD
   80aa4:	6943      	ldr	r3, [r0, #20]
   80aa6:	f013 0f02 	tst.w	r3, #2
=======
   80f9c:	6943      	ldr	r3, [r0, #20]
   80f9e:	f013 0f02 	tst.w	r3, #2
>>>>>>> master
=======
   80f9c:	6943      	ldr	r3, [r0, #20]
   80f9e:	f013 0f02 	tst.w	r3, #2
>>>>>>> master
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
<<<<<<< HEAD
<<<<<<< HEAD
   80aaa:	bf1d      	ittte	ne
   80aac:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80ab0:	61c1      	strne	r1, [r0, #28]
	return 0;
   80ab2:	2000      	movne	r0, #0
=======
=======
>>>>>>> master
   80fa2:	bf1d      	ittte	ne
   80fa4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80fa8:	61c1      	strne	r1, [r0, #28]
	return 0;
   80faa:	2000      	movne	r0, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80ab4:	2001      	moveq	r0, #1
=======
   80fac:	2001      	moveq	r0, #1
>>>>>>> master
=======
   80fac:	2001      	moveq	r0, #1
>>>>>>> master
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80ab6:	4770      	bx	lr

00080ab8 <usart_read>:
=======
   80fae:	4770      	bx	lr

00080fb0 <usart_read>:
>>>>>>> master
=======
   80fae:	4770      	bx	lr

00080fb0 <usart_read>:
>>>>>>> master
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
<<<<<<< HEAD
<<<<<<< HEAD
   80ab8:	6943      	ldr	r3, [r0, #20]
   80aba:	f013 0f01 	tst.w	r3, #1
   80abe:	d005      	beq.n	80acc <usart_read+0x14>
=======
   80fb0:	6943      	ldr	r3, [r0, #20]
   80fb2:	f013 0f01 	tst.w	r3, #1
   80fb6:	d005      	beq.n	80fc4 <usart_read+0x14>
>>>>>>> master
=======
   80fb0:	6943      	ldr	r3, [r0, #20]
   80fb2:	f013 0f01 	tst.w	r3, #1
   80fb6:	d005      	beq.n	80fc4 <usart_read+0x14>
>>>>>>> master
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
<<<<<<< HEAD
<<<<<<< HEAD
   80ac0:	6983      	ldr	r3, [r0, #24]
   80ac2:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80ac6:	600b      	str	r3, [r1, #0]

	return 0;
   80ac8:	2000      	movs	r0, #0
   80aca:	4770      	bx	lr
=======
=======
>>>>>>> master
   80fb8:	6983      	ldr	r3, [r0, #24]
   80fba:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80fbe:	600b      	str	r3, [r1, #0]

	return 0;
   80fc0:	2000      	movs	r0, #0
   80fc2:	4770      	bx	lr
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80acc:	2001      	movs	r0, #1
=======
   80fc4:	2001      	movs	r0, #1
>>>>>>> master
=======
   80fc4:	2001      	movs	r0, #1
>>>>>>> master

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80ace:	4770      	bx	lr

00080ad0 <_write>:
=======
   80fc6:	4770      	bx	lr

00080fc8 <_write>:
>>>>>>> master
=======
   80fc6:	4770      	bx	lr

00080fc8 <_write>:
>>>>>>> master
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80ad4:	460e      	mov	r6, r1
   80ad6:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80ad8:	3801      	subs	r0, #1
   80ada:	2802      	cmp	r0, #2
   80adc:	d80f      	bhi.n	80afe <_write+0x2e>
=======
=======
>>>>>>> master
   80fc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80fcc:	460e      	mov	r6, r1
   80fce:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80fd0:	3801      	subs	r0, #1
   80fd2:	2802      	cmp	r0, #2
   80fd4:	d80f      	bhi.n	80ff6 <_write+0x2e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return -1;
	}

	for (; len != 0; --len) {
<<<<<<< HEAD
<<<<<<< HEAD
   80ade:	b192      	cbz	r2, 80b06 <_write+0x36>
   80ae0:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80ae2:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80b20 <_write+0x50>
   80ae6:	4f0d      	ldr	r7, [pc, #52]	; (80b1c <_write+0x4c>)
   80ae8:	f8d8 0000 	ldr.w	r0, [r8]
   80aec:	5d31      	ldrb	r1, [r6, r4]
   80aee:	683b      	ldr	r3, [r7, #0]
   80af0:	4798      	blx	r3
   80af2:	2800      	cmp	r0, #0
   80af4:	db0a      	blt.n	80b0c <_write+0x3c>
			return -1;
		}
		++nChars;
   80af6:	3401      	adds	r4, #1
=======
=======
>>>>>>> master
   80fd6:	b192      	cbz	r2, 80ffe <_write+0x36>
   80fd8:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80fda:	f8df 803c 	ldr.w	r8, [pc, #60]	; 81018 <_write+0x50>
   80fde:	4f0d      	ldr	r7, [pc, #52]	; (81014 <_write+0x4c>)
   80fe0:	f8d8 0000 	ldr.w	r0, [r8]
   80fe4:	5d31      	ldrb	r1, [r6, r4]
   80fe6:	683b      	ldr	r3, [r7, #0]
   80fe8:	4798      	blx	r3
   80fea:	2800      	cmp	r0, #0
   80fec:	db0a      	blt.n	81004 <_write+0x3c>
			return -1;
		}
		++nChars;
   80fee:	3401      	adds	r4, #1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
<<<<<<< HEAD
<<<<<<< HEAD
   80af8:	42a5      	cmp	r5, r4
   80afa:	d1f5      	bne.n	80ae8 <_write+0x18>
   80afc:	e00a      	b.n	80b14 <_write+0x44>
=======
   80ff0:	42a5      	cmp	r5, r4
   80ff2:	d1f5      	bne.n	80fe0 <_write+0x18>
   80ff4:	e00a      	b.n	8100c <_write+0x44>
>>>>>>> master
=======
   80ff0:	42a5      	cmp	r5, r4
   80ff2:	d1f5      	bne.n	80fe0 <_write+0x18>
   80ff4:	e00a      	b.n	8100c <_write+0x44>
>>>>>>> master
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
<<<<<<< HEAD
<<<<<<< HEAD
   80afe:	f04f 30ff 	mov.w	r0, #4294967295
   80b02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80b06:	2000      	movs	r0, #0
   80b08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80b0c:	f04f 30ff 	mov.w	r0, #4294967295
   80b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80b14:	4620      	mov	r0, r4
	}
	return nChars;
}
   80b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b1a:	bf00      	nop
   80b1c:	20078d0c 	.word	0x20078d0c
   80b20:	20078d10 	.word	0x20078d10

00080b24 <uart_init>:
=======
=======
>>>>>>> master
   80ff6:	f04f 30ff 	mov.w	r0, #4294967295
   80ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80ffe:	2000      	movs	r0, #0
   81000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   81004:	f04f 30ff 	mov.w	r0, #4294967295
   81008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   8100c:	4620      	mov	r0, r4
	}
	return nChars;
}
   8100e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81012:	bf00      	nop
   81014:	20078d58 	.word	0x20078d58
   81018:	20078d5c 	.word	0x20078d5c

0008101c <uart_init>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
<<<<<<< HEAD
<<<<<<< HEAD
   80b24:	b410      	push	{r4}
=======
   8101c:	b410      	push	{r4}
>>>>>>> master
=======
   8101c:	b410      	push	{r4}
>>>>>>> master
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
<<<<<<< HEAD
<<<<<<< HEAD
   80b26:	23ac      	movs	r3, #172	; 0xac
   80b28:	6003      	str	r3, [r0, #0]
=======
   8101e:	23ac      	movs	r3, #172	; 0xac
   81020:	6003      	str	r3, [r0, #0]
>>>>>>> master
=======
   8101e:	23ac      	movs	r3, #172	; 0xac
   81020:	6003      	str	r3, [r0, #0]
>>>>>>> master
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
<<<<<<< HEAD
<<<<<<< HEAD
   80b2a:	680a      	ldr	r2, [r1, #0]
   80b2c:	684b      	ldr	r3, [r1, #4]
   80b2e:	fbb2 f3f3 	udiv	r3, r2, r3
   80b32:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80b34:	1e5c      	subs	r4, r3, #1
   80b36:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80b3a:	4294      	cmp	r4, r2
   80b3c:	d80a      	bhi.n	80b54 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80b3e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80b40:	688b      	ldr	r3, [r1, #8]
   80b42:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80b44:	f240 2302 	movw	r3, #514	; 0x202
   80b48:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80b4c:	2350      	movs	r3, #80	; 0x50
   80b4e:	6003      	str	r3, [r0, #0]

	return 0;
   80b50:	2000      	movs	r0, #0
   80b52:	e000      	b.n	80b56 <uart_init+0x32>
=======
=======
>>>>>>> master
   81022:	680a      	ldr	r2, [r1, #0]
   81024:	684b      	ldr	r3, [r1, #4]
   81026:	fbb2 f3f3 	udiv	r3, r2, r3
   8102a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   8102c:	1e5c      	subs	r4, r3, #1
   8102e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   81032:	4294      	cmp	r4, r2
   81034:	d80a      	bhi.n	8104c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   81036:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   81038:	688b      	ldr	r3, [r1, #8]
   8103a:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   8103c:	f240 2302 	movw	r3, #514	; 0x202
   81040:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   81044:	2350      	movs	r3, #80	; 0x50
   81046:	6003      	str	r3, [r0, #0]

	return 0;
   81048:	2000      	movs	r0, #0
   8104a:	e000      	b.n	8104e <uart_init+0x32>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80b54:	2001      	movs	r0, #1
=======
   8104c:	2001      	movs	r0, #1
>>>>>>> master
=======
   8104c:	2001      	movs	r0, #1
>>>>>>> master

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80b56:	f85d 4b04 	ldr.w	r4, [sp], #4
   80b5a:	4770      	bx	lr

00080b5c <uart_write>:
=======
=======
>>>>>>> master
   8104e:	f85d 4b04 	ldr.w	r4, [sp], #4
   81052:	4770      	bx	lr

00081054 <uart_write>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
<<<<<<< HEAD
<<<<<<< HEAD
   80b5c:	6943      	ldr	r3, [r0, #20]
   80b5e:	f013 0f02 	tst.w	r3, #2
=======
   81054:	6943      	ldr	r3, [r0, #20]
   81056:	f013 0f02 	tst.w	r3, #2
>>>>>>> master
=======
   81054:	6943      	ldr	r3, [r0, #20]
   81056:	f013 0f02 	tst.w	r3, #2
>>>>>>> master
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
<<<<<<< HEAD
<<<<<<< HEAD
   80b62:	bf1a      	itte	ne
   80b64:	61c1      	strne	r1, [r0, #28]
	return 0;
   80b66:	2000      	movne	r0, #0
=======
=======
>>>>>>> master
   8105a:	bf1a      	itte	ne
   8105c:	61c1      	strne	r1, [r0, #28]
	return 0;
   8105e:	2000      	movne	r0, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80b68:	2001      	moveq	r0, #1
=======
   81060:	2001      	moveq	r0, #1
>>>>>>> master
=======
   81060:	2001      	moveq	r0, #1
>>>>>>> master

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80b6a:	4770      	bx	lr

00080b6c <uart_read>:
=======
   81062:	4770      	bx	lr

00081064 <uart_read>:
>>>>>>> master
=======
   81062:	4770      	bx	lr

00081064 <uart_read>:
>>>>>>> master
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
<<<<<<< HEAD
<<<<<<< HEAD
   80b6c:	6943      	ldr	r3, [r0, #20]
   80b6e:	f013 0f01 	tst.w	r3, #1
=======
   81064:	6943      	ldr	r3, [r0, #20]
   81066:	f013 0f01 	tst.w	r3, #1
>>>>>>> master
=======
   81064:	6943      	ldr	r3, [r0, #20]
   81066:	f013 0f01 	tst.w	r3, #1
>>>>>>> master
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
<<<<<<< HEAD
<<<<<<< HEAD
   80b72:	bf1d      	ittte	ne
   80b74:	6983      	ldrne	r3, [r0, #24]
   80b76:	700b      	strbne	r3, [r1, #0]
	return 0;
   80b78:	2000      	movne	r0, #0
=======
=======
>>>>>>> master
   8106a:	bf1d      	ittte	ne
   8106c:	6983      	ldrne	r3, [r0, #24]
   8106e:	700b      	strbne	r3, [r1, #0]
	return 0;
   81070:	2000      	movne	r0, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   80b7a:	2001      	moveq	r0, #1
=======
   81072:	2001      	moveq	r0, #1
>>>>>>> master
=======
   81072:	2001      	moveq	r0, #1
>>>>>>> master

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   80b7c:	4770      	bx	lr
   80b7e:	bf00      	nop

00080b80 <move>:
=======
=======
>>>>>>> master
   81074:	4770      	bx	lr
   81076:	bf00      	nop

00081078 <task_getCordinates>:
#include <asf.h>
#include <FreeRTOS.h>
#include <inttypes.h>
#include "Task_GetCordinates.h"
void task_getCordinates(void *pvParameters)
{
   81078:	b570      	push	{r4, r5, r6, lr}
   8107a:	b082      	sub	sp, #8

	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 50;

	xLastWakeTime = xTaskGetTickCount();//Initialise the xLastWakeTime variable with the current time.
   8107c:	4b05      	ldr	r3, [pc, #20]	; (81094 <task_getCordinates+0x1c>)
   8107e:	4798      	blx	r3
   81080:	ac02      	add	r4, sp, #8
   81082:	f824 0d02 	strh.w	r0, [r4, #-2]!


	while (1) {

		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle.
   81086:	2632      	movs	r6, #50	; 0x32
   81088:	4d03      	ldr	r5, [pc, #12]	; (81098 <task_getCordinates+0x20>)
   8108a:	4620      	mov	r0, r4
   8108c:	4631      	mov	r1, r6
   8108e:	47a8      	blx	r5
   81090:	e7fb      	b.n	8108a <task_getCordinates+0x12>
   81092:	bf00      	nop
   81094:	000826c1 	.word	0x000826c1
   81098:	00082915 	.word	0x00082915
   8109c:	00000000 	.word	0x00000000

000810a0 <move>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
}



void move (void){
<<<<<<< HEAD
<<<<<<< HEAD
   80b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80b84:	b089      	sub	sp, #36	; 0x24
	if (distance < 0)
   80b86:	4b84      	ldr	r3, [pc, #528]	; (80d98 <move+0x218>)
   80b88:	681b      	ldr	r3, [r3, #0]
   80b8a:	2b00      	cmp	r3, #0
	{
		direction =-1;
   80b8c:	bfb4      	ite	lt
   80b8e:	f04f 32ff 	movlt.w	r2, #4294967295
=======
=======
>>>>>>> master
   810a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   810a4:	b089      	sub	sp, #36	; 0x24
	if (distance < 0)
   810a6:	4b84      	ldr	r3, [pc, #528]	; (812b8 <move+0x218>)
   810a8:	681b      	ldr	r3, [r3, #0]
   810aa:	2b00      	cmp	r3, #0
	{
		direction =-1;
   810ac:	bfb4      	ite	lt
   810ae:	f04f 32ff 	movlt.w	r2, #4294967295
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else
	{
		direction =1;
<<<<<<< HEAD
<<<<<<< HEAD
   80b92:	2201      	movge	r2, #1
   80b94:	4b81      	ldr	r3, [pc, #516]	; (80d9c <move+0x21c>)
   80b96:	601a      	str	r2, [r3, #0]
	}

	totMovement = ((counter_1+counter_2)/2);
   80b98:	4b81      	ldr	r3, [pc, #516]	; (80da0 <move+0x220>)
   80b9a:	881d      	ldrh	r5, [r3, #0]
   80b9c:	4b81      	ldr	r3, [pc, #516]	; (80da4 <move+0x224>)
   80b9e:	881e      	ldrh	r6, [r3, #0]
   80ba0:	eb05 0806 	add.w	r8, r5, r6
   80ba4:	ea4f 0868 	mov.w	r8, r8, asr #1
   80ba8:	4c7f      	ldr	r4, [pc, #508]	; (80da8 <move+0x228>)
   80baa:	4640      	mov	r0, r8
   80bac:	47a0      	blx	r4
   80bae:	e9cd 0100 	strd	r0, r1, [sp]
   80bb2:	4b7e      	ldr	r3, [pc, #504]	; (80dac <move+0x22c>)
   80bb4:	e9c3 0100 	strd	r0, r1, [r3]
	measurementValue = (counter_2-counter_1);// Calculates the error differences
   80bb8:	1b70      	subs	r0, r6, r5
   80bba:	47a0      	blx	r4
   80bbc:	4602      	mov	r2, r0
   80bbe:	460b      	mov	r3, r1
   80bc0:	497b      	ldr	r1, [pc, #492]	; (80db0 <move+0x230>)
   80bc2:	e9c1 2300 	strd	r2, r3, [r1]
	proportionalError = (referenceValue - measurementValue); // Calculates p-controller gain
   80bc6:	497b      	ldr	r1, [pc, #492]	; (80db4 <move+0x234>)
   80bc8:	e9d1 4500 	ldrd	r4, r5, [r1]
   80bcc:	4620      	mov	r0, r4
   80bce:	4629      	mov	r1, r5
   80bd0:	4e79      	ldr	r6, [pc, #484]	; (80db8 <move+0x238>)
   80bd2:	47b0      	blx	r6
   80bd4:	4606      	mov	r6, r0
   80bd6:	460f      	mov	r7, r1
   80bd8:	4b78      	ldr	r3, [pc, #480]	; (80dbc <move+0x23c>)
   80bda:	e9c3 6700 	strd	r6, r7, [r3]
	if ((referenceValue > 0) && (proportionalError < 0))
   80bde:	4620      	mov	r0, r4
   80be0:	4629      	mov	r1, r5
   80be2:	2200      	movs	r2, #0
   80be4:	2300      	movs	r3, #0
   80be6:	4c76      	ldr	r4, [pc, #472]	; (80dc0 <move+0x240>)
   80be8:	47a0      	blx	r4
   80bea:	b1e0      	cbz	r0, 80c26 <move+0xa6>
   80bec:	4630      	mov	r0, r6
   80bee:	4639      	mov	r1, r7
   80bf0:	2200      	movs	r2, #0
   80bf2:	2300      	movs	r3, #0
   80bf4:	4c73      	ldr	r4, [pc, #460]	; (80dc4 <move+0x244>)
   80bf6:	47a0      	blx	r4
   80bf8:	b1a8      	cbz	r0, 80c26 <move+0xa6>
	{
		referenceValue = 0;
   80bfa:	2200      	movs	r2, #0
   80bfc:	2300      	movs	r3, #0
   80bfe:	496d      	ldr	r1, [pc, #436]	; (80db4 <move+0x234>)
   80c00:	e9c1 2300 	strd	r2, r3, [r1]
		proportionalError=0;
   80c04:	496d      	ldr	r1, [pc, #436]	; (80dbc <move+0x23c>)
   80c06:	e9c1 2300 	strd	r2, r3, [r1]
		sum=0;
   80c0a:	2000      	movs	r0, #0
   80c0c:	496e      	ldr	r1, [pc, #440]	; (80dc8 <move+0x248>)
   80c0e:	6008      	str	r0, [r1, #0]
		prevD=0;
   80c10:	496e      	ldr	r1, [pc, #440]	; (80dcc <move+0x24c>)
   80c12:	e9c1 2300 	strd	r2, r3, [r1]
		counter_1 = (counter_1+counter_2)/2;
   80c16:	fa1f f888 	uxth.w	r8, r8
   80c1a:	4b61      	ldr	r3, [pc, #388]	; (80da0 <move+0x220>)
   80c1c:	f8a3 8000 	strh.w	r8, [r3]
		counter_2=counter_1;
   80c20:	4b60      	ldr	r3, [pc, #384]	; (80da4 <move+0x224>)
   80c22:	f8a3 8000 	strh.w	r8, [r3]
	}
	if ((referenceValue < 0) && (proportionalError > 0))
   80c26:	4b63      	ldr	r3, [pc, #396]	; (80db4 <move+0x234>)
   80c28:	e9d3 0100 	ldrd	r0, r1, [r3]
   80c2c:	2200      	movs	r2, #0
   80c2e:	2300      	movs	r3, #0
   80c30:	4c64      	ldr	r4, [pc, #400]	; (80dc4 <move+0x244>)
   80c32:	47a0      	blx	r4
   80c34:	b1e8      	cbz	r0, 80c72 <move+0xf2>
   80c36:	4b61      	ldr	r3, [pc, #388]	; (80dbc <move+0x23c>)
   80c38:	e9d3 0100 	ldrd	r0, r1, [r3]
   80c3c:	2200      	movs	r2, #0
   80c3e:	2300      	movs	r3, #0
   80c40:	4c5f      	ldr	r4, [pc, #380]	; (80dc0 <move+0x240>)
   80c42:	47a0      	blx	r4
   80c44:	b1a8      	cbz	r0, 80c72 <move+0xf2>
	{
		referenceValue = 0;
   80c46:	2200      	movs	r2, #0
   80c48:	2300      	movs	r3, #0
   80c4a:	495a      	ldr	r1, [pc, #360]	; (80db4 <move+0x234>)
   80c4c:	e9c1 2300 	strd	r2, r3, [r1]
		proportionalError=0;
   80c50:	495a      	ldr	r1, [pc, #360]	; (80dbc <move+0x23c>)
   80c52:	e9c1 2300 	strd	r2, r3, [r1]
		sum=0;
   80c56:	2000      	movs	r0, #0
   80c58:	495b      	ldr	r1, [pc, #364]	; (80dc8 <move+0x248>)
   80c5a:	6008      	str	r0, [r1, #0]
		prevD=0;
   80c5c:	495b      	ldr	r1, [pc, #364]	; (80dcc <move+0x24c>)
   80c5e:	e9c1 2300 	strd	r2, r3, [r1]
		counter_1 = (counter_1+counter_2)/2;
   80c62:	494f      	ldr	r1, [pc, #316]	; (80da0 <move+0x220>)
   80c64:	8808      	ldrh	r0, [r1, #0]
   80c66:	4b4f      	ldr	r3, [pc, #316]	; (80da4 <move+0x224>)
   80c68:	881a      	ldrh	r2, [r3, #0]
   80c6a:	4402      	add	r2, r0
   80c6c:	0852      	lsrs	r2, r2, #1
   80c6e:	800a      	strh	r2, [r1, #0]
		counter_2=counter_1;
   80c70:	801a      	strh	r2, [r3, #0]
	}
	sum = (sum + prevD);
   80c72:	f8df 9158 	ldr.w	r9, [pc, #344]	; 80dcc <move+0x24c>
   80c76:	e9d9 6700 	ldrd	r6, r7, [r9]
   80c7a:	e9cd 6702 	strd	r6, r7, [sp, #8]
   80c7e:	4d52      	ldr	r5, [pc, #328]	; (80dc8 <move+0x248>)
   80c80:	4c49      	ldr	r4, [pc, #292]	; (80da8 <move+0x228>)
   80c82:	6828      	ldr	r0, [r5, #0]
   80c84:	47a0      	blx	r4
   80c86:	f8df 8180 	ldr.w	r8, [pc, #384]	; 80e08 <move+0x288>
   80c8a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   80c8e:	47c0      	blx	r8
   80c90:	4b4f      	ldr	r3, [pc, #316]	; (80dd0 <move+0x250>)
   80c92:	4798      	blx	r3
   80c94:	6028      	str	r0, [r5, #0]
	integral= (sum * (dT/Ti));
   80c96:	4b4f      	ldr	r3, [pc, #316]	; (80dd4 <move+0x254>)
   80c98:	e9d3 6700 	ldrd	r6, r7, [r3]
   80c9c:	e9cd 6704 	strd	r6, r7, [sp, #16]
   80ca0:	47a0      	blx	r4
   80ca2:	4604      	mov	r4, r0
   80ca4:	460d      	mov	r5, r1
   80ca6:	4e4c      	ldr	r6, [pc, #304]	; (80dd8 <move+0x258>)
   80ca8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   80cac:	4b4b      	ldr	r3, [pc, #300]	; (80ddc <move+0x25c>)
   80cae:	e9d3 2300 	ldrd	r2, r3, [r3]
   80cb2:	47b0      	blx	r6
   80cb4:	4602      	mov	r2, r0
   80cb6:	460b      	mov	r3, r1
   80cb8:	4f49      	ldr	r7, [pc, #292]	; (80de0 <move+0x260>)
   80cba:	4620      	mov	r0, r4
   80cbc:	4629      	mov	r1, r5
   80cbe:	47b8      	blx	r7
   80cc0:	e9cd 0106 	strd	r0, r1, [sp, #24]
   80cc4:	4b47      	ldr	r3, [pc, #284]	; (80de4 <move+0x264>)
   80cc6:	e9c3 0100 	strd	r0, r1, [r3]
	derivate = ((Td/dT) * (proportionalError-prevD));
   80cca:	4b3c      	ldr	r3, [pc, #240]	; (80dbc <move+0x23c>)
   80ccc:	e9d3 ab00 	ldrd	sl, fp, [r3]
   80cd0:	4b45      	ldr	r3, [pc, #276]	; (80de8 <move+0x268>)
   80cd2:	e9d3 0100 	ldrd	r0, r1, [r3]
   80cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   80cda:	47b0      	blx	r6
   80cdc:	4604      	mov	r4, r0
   80cde:	460d      	mov	r5, r1
   80ce0:	4650      	mov	r0, sl
   80ce2:	4659      	mov	r1, fp
   80ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   80ce8:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 80db8 <move+0x238>
   80cec:	47e0      	blx	ip
   80cee:	4602      	mov	r2, r0
   80cf0:	460b      	mov	r3, r1
   80cf2:	4620      	mov	r0, r4
   80cf4:	4629      	mov	r1, r5
   80cf6:	47b8      	blx	r7
   80cf8:	4604      	mov	r4, r0
   80cfa:	460d      	mov	r5, r1
   80cfc:	4b3b      	ldr	r3, [pc, #236]	; (80dec <move+0x26c>)
   80cfe:	e9c3 4500 	strd	r4, r5, [r3]
	controlValue =(K*(proportionalError+integral+ derivate)); //PID
   80d02:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   80d06:	4652      	mov	r2, sl
   80d08:	465b      	mov	r3, fp
   80d0a:	47c0      	blx	r8
   80d0c:	4602      	mov	r2, r0
   80d0e:	460b      	mov	r3, r1
   80d10:	4620      	mov	r0, r4
   80d12:	4629      	mov	r1, r5
   80d14:	47c0      	blx	r8
   80d16:	4b36      	ldr	r3, [pc, #216]	; (80df0 <move+0x270>)
   80d18:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d1c:	47b8      	blx	r7
   80d1e:	4604      	mov	r4, r0
   80d20:	460d      	mov	r5, r1
   80d22:	4b34      	ldr	r3, [pc, #208]	; (80df4 <move+0x274>)
   80d24:	e9c3 4500 	strd	r4, r5, [r3]
	prevD=proportionalError;
   80d28:	e9c9 ab00 	strd	sl, fp, [r9]
	//	Check if almost reached the destination to slow down and make a smoother brake
	if (((totMovement/totalPulses)>= 0.90) || ((totMovement/totalPulses)<= 0.05))
   80d2c:	e9dd 0100 	ldrd	r0, r1, [sp]
   80d30:	4b31      	ldr	r3, [pc, #196]	; (80df8 <move+0x278>)
   80d32:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d36:	47b0      	blx	r6
   80d38:	4606      	mov	r6, r0
   80d3a:	460f      	mov	r7, r1
   80d3c:	a312      	add	r3, pc, #72	; (adr r3, 80d88 <move+0x208>)
   80d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d42:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 80e0c <move+0x28c>
   80d46:	47e0      	blx	ip
   80d48:	b938      	cbnz	r0, 80d5a <move+0x1da>
   80d4a:	4630      	mov	r0, r6
   80d4c:	4639      	mov	r1, r7
   80d4e:	a310      	add	r3, pc, #64	; (adr r3, 80d90 <move+0x210>)
   80d50:	e9d3 2300 	ldrd	r2, r3, [r3]
   80d54:	4e29      	ldr	r6, [pc, #164]	; (80dfc <move+0x27c>)
   80d56:	47b0      	blx	r6
   80d58:	b118      	cbz	r0, 80d62 <move+0x1e2>
	{
		speed = 130;
   80d5a:	2282      	movs	r2, #130	; 0x82
   80d5c:	4b28      	ldr	r3, [pc, #160]	; (80e00 <move+0x280>)
   80d5e:	801a      	strh	r2, [r3, #0]
   80d60:	e002      	b.n	80d68 <move+0x1e8>
=======
=======
>>>>>>> master
   810b2:	2201      	movge	r2, #1
   810b4:	4b81      	ldr	r3, [pc, #516]	; (812bc <move+0x21c>)
   810b6:	601a      	str	r2, [r3, #0]
	}

	totMovement = ((counter_1+counter_2)/2);
   810b8:	4b81      	ldr	r3, [pc, #516]	; (812c0 <move+0x220>)
   810ba:	881d      	ldrh	r5, [r3, #0]
   810bc:	4b81      	ldr	r3, [pc, #516]	; (812c4 <move+0x224>)
   810be:	881e      	ldrh	r6, [r3, #0]
   810c0:	eb05 0806 	add.w	r8, r5, r6
   810c4:	ea4f 0868 	mov.w	r8, r8, asr #1
   810c8:	4c7f      	ldr	r4, [pc, #508]	; (812c8 <move+0x228>)
   810ca:	4640      	mov	r0, r8
   810cc:	47a0      	blx	r4
   810ce:	e9cd 0100 	strd	r0, r1, [sp]
   810d2:	4b7e      	ldr	r3, [pc, #504]	; (812cc <move+0x22c>)
   810d4:	e9c3 0100 	strd	r0, r1, [r3]
	measurementValue = (counter_2-counter_1);// Calculates the error differences
   810d8:	1b70      	subs	r0, r6, r5
   810da:	47a0      	blx	r4
   810dc:	4602      	mov	r2, r0
   810de:	460b      	mov	r3, r1
   810e0:	497b      	ldr	r1, [pc, #492]	; (812d0 <move+0x230>)
   810e2:	e9c1 2300 	strd	r2, r3, [r1]
	proportionalError = (referenceValue - measurementValue); // Calculates p-controller gain
   810e6:	497b      	ldr	r1, [pc, #492]	; (812d4 <move+0x234>)
   810e8:	e9d1 4500 	ldrd	r4, r5, [r1]
   810ec:	4620      	mov	r0, r4
   810ee:	4629      	mov	r1, r5
   810f0:	4e79      	ldr	r6, [pc, #484]	; (812d8 <move+0x238>)
   810f2:	47b0      	blx	r6
   810f4:	4606      	mov	r6, r0
   810f6:	460f      	mov	r7, r1
   810f8:	4b78      	ldr	r3, [pc, #480]	; (812dc <move+0x23c>)
   810fa:	e9c3 6700 	strd	r6, r7, [r3]
	if ((referenceValue > 0) && (proportionalError < 0))
   810fe:	4620      	mov	r0, r4
   81100:	4629      	mov	r1, r5
   81102:	2200      	movs	r2, #0
   81104:	2300      	movs	r3, #0
   81106:	4c76      	ldr	r4, [pc, #472]	; (812e0 <move+0x240>)
   81108:	47a0      	blx	r4
   8110a:	b1e0      	cbz	r0, 81146 <move+0xa6>
   8110c:	4630      	mov	r0, r6
   8110e:	4639      	mov	r1, r7
   81110:	2200      	movs	r2, #0
   81112:	2300      	movs	r3, #0
   81114:	4c73      	ldr	r4, [pc, #460]	; (812e4 <move+0x244>)
   81116:	47a0      	blx	r4
   81118:	b1a8      	cbz	r0, 81146 <move+0xa6>
	{
		referenceValue = 0;
   8111a:	2200      	movs	r2, #0
   8111c:	2300      	movs	r3, #0
   8111e:	496d      	ldr	r1, [pc, #436]	; (812d4 <move+0x234>)
   81120:	e9c1 2300 	strd	r2, r3, [r1]
		proportionalError=0;
   81124:	496d      	ldr	r1, [pc, #436]	; (812dc <move+0x23c>)
   81126:	e9c1 2300 	strd	r2, r3, [r1]
		sum=0;
   8112a:	2000      	movs	r0, #0
   8112c:	496e      	ldr	r1, [pc, #440]	; (812e8 <move+0x248>)
   8112e:	6008      	str	r0, [r1, #0]
		prevD=0;
   81130:	496e      	ldr	r1, [pc, #440]	; (812ec <move+0x24c>)
   81132:	e9c1 2300 	strd	r2, r3, [r1]
		counter_1 = (counter_1+counter_2)/2;
   81136:	fa1f f888 	uxth.w	r8, r8
   8113a:	4b61      	ldr	r3, [pc, #388]	; (812c0 <move+0x220>)
   8113c:	f8a3 8000 	strh.w	r8, [r3]
		counter_2=counter_1;
   81140:	4b60      	ldr	r3, [pc, #384]	; (812c4 <move+0x224>)
   81142:	f8a3 8000 	strh.w	r8, [r3]
	}
	if ((referenceValue < 0) && (proportionalError > 0))
   81146:	4b63      	ldr	r3, [pc, #396]	; (812d4 <move+0x234>)
   81148:	e9d3 0100 	ldrd	r0, r1, [r3]
   8114c:	2200      	movs	r2, #0
   8114e:	2300      	movs	r3, #0
   81150:	4c64      	ldr	r4, [pc, #400]	; (812e4 <move+0x244>)
   81152:	47a0      	blx	r4
   81154:	b1e8      	cbz	r0, 81192 <move+0xf2>
   81156:	4b61      	ldr	r3, [pc, #388]	; (812dc <move+0x23c>)
   81158:	e9d3 0100 	ldrd	r0, r1, [r3]
   8115c:	2200      	movs	r2, #0
   8115e:	2300      	movs	r3, #0
   81160:	4c5f      	ldr	r4, [pc, #380]	; (812e0 <move+0x240>)
   81162:	47a0      	blx	r4
   81164:	b1a8      	cbz	r0, 81192 <move+0xf2>
	{
		referenceValue = 0;
   81166:	2200      	movs	r2, #0
   81168:	2300      	movs	r3, #0
   8116a:	495a      	ldr	r1, [pc, #360]	; (812d4 <move+0x234>)
   8116c:	e9c1 2300 	strd	r2, r3, [r1]
		proportionalError=0;
   81170:	495a      	ldr	r1, [pc, #360]	; (812dc <move+0x23c>)
   81172:	e9c1 2300 	strd	r2, r3, [r1]
		sum=0;
   81176:	2000      	movs	r0, #0
   81178:	495b      	ldr	r1, [pc, #364]	; (812e8 <move+0x248>)
   8117a:	6008      	str	r0, [r1, #0]
		prevD=0;
   8117c:	495b      	ldr	r1, [pc, #364]	; (812ec <move+0x24c>)
   8117e:	e9c1 2300 	strd	r2, r3, [r1]
		counter_1 = (counter_1+counter_2)/2;
   81182:	494f      	ldr	r1, [pc, #316]	; (812c0 <move+0x220>)
   81184:	8808      	ldrh	r0, [r1, #0]
   81186:	4b4f      	ldr	r3, [pc, #316]	; (812c4 <move+0x224>)
   81188:	881a      	ldrh	r2, [r3, #0]
   8118a:	4402      	add	r2, r0
   8118c:	0852      	lsrs	r2, r2, #1
   8118e:	800a      	strh	r2, [r1, #0]
		counter_2=counter_1;
   81190:	801a      	strh	r2, [r3, #0]
	}
	sum = (sum + prevD);
   81192:	f8df 9158 	ldr.w	r9, [pc, #344]	; 812ec <move+0x24c>
   81196:	e9d9 6700 	ldrd	r6, r7, [r9]
   8119a:	e9cd 6702 	strd	r6, r7, [sp, #8]
   8119e:	4d52      	ldr	r5, [pc, #328]	; (812e8 <move+0x248>)
   811a0:	4c49      	ldr	r4, [pc, #292]	; (812c8 <move+0x228>)
   811a2:	6828      	ldr	r0, [r5, #0]
   811a4:	47a0      	blx	r4
   811a6:	f8df 8180 	ldr.w	r8, [pc, #384]	; 81328 <move+0x288>
   811aa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   811ae:	47c0      	blx	r8
   811b0:	4b4f      	ldr	r3, [pc, #316]	; (812f0 <move+0x250>)
   811b2:	4798      	blx	r3
   811b4:	6028      	str	r0, [r5, #0]
	integral= (sum * (dT/Ti));
   811b6:	4b4f      	ldr	r3, [pc, #316]	; (812f4 <move+0x254>)
   811b8:	e9d3 6700 	ldrd	r6, r7, [r3]
   811bc:	e9cd 6704 	strd	r6, r7, [sp, #16]
   811c0:	47a0      	blx	r4
   811c2:	4604      	mov	r4, r0
   811c4:	460d      	mov	r5, r1
   811c6:	4e4c      	ldr	r6, [pc, #304]	; (812f8 <move+0x258>)
   811c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   811cc:	4b4b      	ldr	r3, [pc, #300]	; (812fc <move+0x25c>)
   811ce:	e9d3 2300 	ldrd	r2, r3, [r3]
   811d2:	47b0      	blx	r6
   811d4:	4602      	mov	r2, r0
   811d6:	460b      	mov	r3, r1
   811d8:	4f49      	ldr	r7, [pc, #292]	; (81300 <move+0x260>)
   811da:	4620      	mov	r0, r4
   811dc:	4629      	mov	r1, r5
   811de:	47b8      	blx	r7
   811e0:	e9cd 0106 	strd	r0, r1, [sp, #24]
   811e4:	4b47      	ldr	r3, [pc, #284]	; (81304 <move+0x264>)
   811e6:	e9c3 0100 	strd	r0, r1, [r3]
	derivate = ((Td/dT) * (proportionalError-prevD));
   811ea:	4b3c      	ldr	r3, [pc, #240]	; (812dc <move+0x23c>)
   811ec:	e9d3 ab00 	ldrd	sl, fp, [r3]
   811f0:	4b45      	ldr	r3, [pc, #276]	; (81308 <move+0x268>)
   811f2:	e9d3 0100 	ldrd	r0, r1, [r3]
   811f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   811fa:	47b0      	blx	r6
   811fc:	4604      	mov	r4, r0
   811fe:	460d      	mov	r5, r1
   81200:	4650      	mov	r0, sl
   81202:	4659      	mov	r1, fp
   81204:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   81208:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 812d8 <move+0x238>
   8120c:	47e0      	blx	ip
   8120e:	4602      	mov	r2, r0
   81210:	460b      	mov	r3, r1
   81212:	4620      	mov	r0, r4
   81214:	4629      	mov	r1, r5
   81216:	47b8      	blx	r7
   81218:	4604      	mov	r4, r0
   8121a:	460d      	mov	r5, r1
   8121c:	4b3b      	ldr	r3, [pc, #236]	; (8130c <move+0x26c>)
   8121e:	e9c3 4500 	strd	r4, r5, [r3]
	controlValue =(K*(proportionalError+integral+ derivate)); //PID
   81222:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   81226:	4652      	mov	r2, sl
   81228:	465b      	mov	r3, fp
   8122a:	47c0      	blx	r8
   8122c:	4602      	mov	r2, r0
   8122e:	460b      	mov	r3, r1
   81230:	4620      	mov	r0, r4
   81232:	4629      	mov	r1, r5
   81234:	47c0      	blx	r8
   81236:	4b36      	ldr	r3, [pc, #216]	; (81310 <move+0x270>)
   81238:	e9d3 2300 	ldrd	r2, r3, [r3]
   8123c:	47b8      	blx	r7
   8123e:	4604      	mov	r4, r0
   81240:	460d      	mov	r5, r1
   81242:	4b34      	ldr	r3, [pc, #208]	; (81314 <move+0x274>)
   81244:	e9c3 4500 	strd	r4, r5, [r3]
	prevD=proportionalError;
   81248:	e9c9 ab00 	strd	sl, fp, [r9]
	//	Check if almost reached the destination to slow down and make a smoother brake
	if (((totMovement/totalPulses)>= 0.90) || ((totMovement/totalPulses)<= 0.05))
   8124c:	e9dd 0100 	ldrd	r0, r1, [sp]
   81250:	4b31      	ldr	r3, [pc, #196]	; (81318 <move+0x278>)
   81252:	e9d3 2300 	ldrd	r2, r3, [r3]
   81256:	47b0      	blx	r6
   81258:	4606      	mov	r6, r0
   8125a:	460f      	mov	r7, r1
   8125c:	a312      	add	r3, pc, #72	; (adr r3, 812a8 <move+0x208>)
   8125e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81262:	f8df c0c8 	ldr.w	ip, [pc, #200]	; 8132c <move+0x28c>
   81266:	47e0      	blx	ip
   81268:	b938      	cbnz	r0, 8127a <move+0x1da>
   8126a:	4630      	mov	r0, r6
   8126c:	4639      	mov	r1, r7
   8126e:	a310      	add	r3, pc, #64	; (adr r3, 812b0 <move+0x210>)
   81270:	e9d3 2300 	ldrd	r2, r3, [r3]
   81274:	4e29      	ldr	r6, [pc, #164]	; (8131c <move+0x27c>)
   81276:	47b0      	blx	r6
   81278:	b118      	cbz	r0, 81282 <move+0x1e2>
	{
		speed = 130;
   8127a:	2282      	movs	r2, #130	; 0x82
   8127c:	4b28      	ldr	r3, [pc, #160]	; (81320 <move+0x280>)
   8127e:	801a      	strh	r2, [r3, #0]
   81280:	e002      	b.n	81288 <move+0x1e8>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	//Else same speed set
	else
	{
		speed = 200;
<<<<<<< HEAD
<<<<<<< HEAD
   80d62:	22c8      	movs	r2, #200	; 0xc8
   80d64:	4b26      	ldr	r3, [pc, #152]	; (80e00 <move+0x280>)
   80d66:	801a      	strh	r2, [r3, #0]
	}
	if (controlValue>70)
   80d68:	4620      	mov	r0, r4
   80d6a:	4629      	mov	r1, r5
   80d6c:	2200      	movs	r2, #0
   80d6e:	4b25      	ldr	r3, [pc, #148]	; (80e04 <move+0x284>)
   80d70:	4e13      	ldr	r6, [pc, #76]	; (80dc0 <move+0x240>)
   80d72:	47b0      	blx	r6
   80d74:	2800      	cmp	r0, #0
   80d76:	d04b      	beq.n	80e10 <move+0x290>
	{
		controlValue=70;
   80d78:	2200      	movs	r2, #0
   80d7a:	4b22      	ldr	r3, [pc, #136]	; (80e04 <move+0x284>)
   80d7c:	491d      	ldr	r1, [pc, #116]	; (80df4 <move+0x274>)
   80d7e:	e9c1 2300 	strd	r2, r3, [r1]
   80d82:	e051      	b.n	80e28 <move+0x2a8>
   80d84:	f3af 8000 	nop.w
   80d88:	cccccccd 	.word	0xcccccccd
   80d8c:	3feccccc 	.word	0x3feccccc
   80d90:	9999999a 	.word	0x9999999a
   80d94:	3fa99999 	.word	0x3fa99999
   80d98:	20070a18 	.word	0x20070a18
   80d9c:	20070140 	.word	0x20070140
   80da0:	20078d0a 	.word	0x20078d0a
   80da4:	20078d08 	.word	0x20078d08
   80da8:	000839cd 	.word	0x000839cd
   80dac:	20070a38 	.word	0x20070a38
   80db0:	20070a10 	.word	0x20070a10
   80db4:	20070a48 	.word	0x20070a48
   80db8:	00083731 	.word	0x00083731
   80dbc:	20070a28 	.word	0x20070a28
   80dc0:	00083fb9 	.word	0x00083fb9
   80dc4:	00083f7d 	.word	0x00083f7d
   80dc8:	20070a50 	.word	0x20070a50
   80dcc:	20070a30 	.word	0x20070a30
   80dd0:	00083fcd 	.word	0x00083fcd
   80dd4:	20070148 	.word	0x20070148
   80dd8:	00083ced 	.word	0x00083ced
   80ddc:	20070138 	.word	0x20070138
   80de0:	00083a99 	.word	0x00083a99
   80de4:	20070a58 	.word	0x20070a58
   80de8:	20070130 	.word	0x20070130
   80dec:	20070a20 	.word	0x20070a20
   80df0:	20070158 	.word	0x20070158
   80df4:	20070a00 	.word	0x20070a00
   80df8:	20078d88 	.word	0x20078d88
   80dfc:	00083f91 	.word	0x00083f91
   80e00:	20070150 	.word	0x20070150
   80e04:	40518000 	.word	0x40518000
   80e08:	00083735 	.word	0x00083735
   80e0c:	00083fa5 	.word	0x00083fa5
	}
	else if (controlValue<-70)
   80e10:	4620      	mov	r0, r4
   80e12:	4629      	mov	r1, r5
   80e14:	2200      	movs	r2, #0
   80e16:	4b26      	ldr	r3, [pc, #152]	; (80eb0 <move+0x330>)
   80e18:	4c26      	ldr	r4, [pc, #152]	; (80eb4 <move+0x334>)
   80e1a:	47a0      	blx	r4
   80e1c:	b120      	cbz	r0, 80e28 <move+0x2a8>
	{
		controlValue=-70;
   80e1e:	2200      	movs	r2, #0
   80e20:	4b23      	ldr	r3, [pc, #140]	; (80eb0 <move+0x330>)
   80e22:	4925      	ldr	r1, [pc, #148]	; (80eb8 <move+0x338>)
   80e24:	e9c1 2300 	strd	r2, r3, [r1]
	}
	if (controlValue)
	{
	}
	rightWheel(1500 + ((speed+controlValue)*direction));//New speed for rightWheel
   80e28:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 80ed4 <move+0x354>
   80e2c:	4e23      	ldr	r6, [pc, #140]	; (80ebc <move+0x33c>)
   80e2e:	f8bb 0000 	ldrh.w	r0, [fp]
   80e32:	47b0      	blx	r6
   80e34:	f8df a080 	ldr.w	sl, [pc, #128]	; 80eb8 <move+0x338>
   80e38:	4f21      	ldr	r7, [pc, #132]	; (80ec0 <move+0x340>)
   80e3a:	e9da 2300 	ldrd	r2, r3, [sl]
   80e3e:	47b8      	blx	r7
   80e40:	4604      	mov	r4, r0
   80e42:	460d      	mov	r5, r1
   80e44:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80ed8 <move+0x358>
   80e48:	f8d9 0000 	ldr.w	r0, [r9]
   80e4c:	47b0      	blx	r6
   80e4e:	4602      	mov	r2, r0
   80e50:	460b      	mov	r3, r1
   80e52:	f8df 8088 	ldr.w	r8, [pc, #136]	; 80edc <move+0x35c>
   80e56:	4620      	mov	r0, r4
   80e58:	4629      	mov	r1, r5
   80e5a:	47c0      	blx	r8
   80e5c:	a312      	add	r3, pc, #72	; (adr r3, 80ea8 <move+0x328>)
   80e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e62:	47b8      	blx	r7
   80e64:	4c17      	ldr	r4, [pc, #92]	; (80ec4 <move+0x344>)
   80e66:	47a0      	blx	r4
   80e68:	4b17      	ldr	r3, [pc, #92]	; (80ec8 <move+0x348>)
   80e6a:	4798      	blx	r3
	leftWheel( 1500 + ((speed-controlValue)*direction));//New speed for leftWheel
   80e6c:	f8bb 0000 	ldrh.w	r0, [fp]
   80e70:	47b0      	blx	r6
   80e72:	e9da 2300 	ldrd	r2, r3, [sl]
   80e76:	4d15      	ldr	r5, [pc, #84]	; (80ecc <move+0x34c>)
   80e78:	47a8      	blx	r5
   80e7a:	4682      	mov	sl, r0
   80e7c:	468b      	mov	fp, r1
   80e7e:	f8d9 0000 	ldr.w	r0, [r9]
   80e82:	47b0      	blx	r6
   80e84:	4602      	mov	r2, r0
   80e86:	460b      	mov	r3, r1
   80e88:	4650      	mov	r0, sl
   80e8a:	4659      	mov	r1, fp
   80e8c:	47c0      	blx	r8
   80e8e:	a306      	add	r3, pc, #24	; (adr r3, 80ea8 <move+0x328>)
   80e90:	e9d3 2300 	ldrd	r2, r3, [r3]
   80e94:	47b8      	blx	r7
   80e96:	47a0      	blx	r4
   80e98:	4b0d      	ldr	r3, [pc, #52]	; (80ed0 <move+0x350>)
   80e9a:	4798      	blx	r3
	
}
   80e9c:	b009      	add	sp, #36	; 0x24
   80e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80ea2:	bf00      	nop
   80ea4:	f3af 8000 	nop.w
   80ea8:	00000000 	.word	0x00000000
   80eac:	40977000 	.word	0x40977000
   80eb0:	c0518000 	.word	0xc0518000
   80eb4:	00083f7d 	.word	0x00083f7d
   80eb8:	20070a00 	.word	0x20070a00
   80ebc:	000839cd 	.word	0x000839cd
   80ec0:	00083735 	.word	0x00083735
   80ec4:	0008401d 	.word	0x0008401d
   80ec8:	0008097d 	.word	0x0008097d
   80ecc:	00083731 	.word	0x00083731
   80ed0:	0008094d 	.word	0x0008094d
   80ed4:	20070150 	.word	0x20070150
   80ed8:	20070140 	.word	0x20070140
   80edc:	00083a99 	.word	0x00083a99

00080ee0 <task_move>:
int check =0;
typedef enum {START, BEFORE_ROTATE,ROTATE,MOVE,CLOSE,NAVI} states;
states currentState = START;
states nextState ;
void task_move(void *pvParameters)
{
   80ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80ee4:	b08b      	sub	sp, #44	; 0x2c
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100; //Time given for the task to complete work...
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80ee6:	4b64      	ldr	r3, [pc, #400]	; (81078 <task_move+0x198>)
   80ee8:	4798      	blx	r3
   80eea:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
=======
=======
>>>>>>> master
   81282:	22c8      	movs	r2, #200	; 0xc8
   81284:	4b26      	ldr	r3, [pc, #152]	; (81320 <move+0x280>)
   81286:	801a      	strh	r2, [r3, #0]
	}
	if (controlValue>70)
   81288:	4620      	mov	r0, r4
   8128a:	4629      	mov	r1, r5
   8128c:	2200      	movs	r2, #0
   8128e:	4b25      	ldr	r3, [pc, #148]	; (81324 <move+0x284>)
   81290:	4e13      	ldr	r6, [pc, #76]	; (812e0 <move+0x240>)
   81292:	47b0      	blx	r6
   81294:	2800      	cmp	r0, #0
   81296:	d04b      	beq.n	81330 <move+0x290>
	{
		controlValue=70;
   81298:	2200      	movs	r2, #0
   8129a:	4b22      	ldr	r3, [pc, #136]	; (81324 <move+0x284>)
   8129c:	491d      	ldr	r1, [pc, #116]	; (81314 <move+0x274>)
   8129e:	e9c1 2300 	strd	r2, r3, [r1]
   812a2:	e051      	b.n	81348 <move+0x2a8>
   812a4:	f3af 8000 	nop.w
   812a8:	cccccccd 	.word	0xcccccccd
   812ac:	3feccccc 	.word	0x3feccccc
   812b0:	9999999a 	.word	0x9999999a
   812b4:	3fa99999 	.word	0x3fa99999
   812b8:	20070a58 	.word	0x20070a58
   812bc:	20070144 	.word	0x20070144
   812c0:	20078d56 	.word	0x20078d56
   812c4:	20078d54 	.word	0x20078d54
   812c8:	00084305 	.word	0x00084305
   812cc:	20070a50 	.word	0x20070a50
   812d0:	20070a20 	.word	0x20070a20
   812d4:	20070a48 	.word	0x20070a48
   812d8:	00084069 	.word	0x00084069
   812dc:	20070a38 	.word	0x20070a38
   812e0:	000848f1 	.word	0x000848f1
   812e4:	000848b5 	.word	0x000848b5
   812e8:	20070a60 	.word	0x20070a60
   812ec:	20070a40 	.word	0x20070a40
   812f0:	00084905 	.word	0x00084905
   812f4:	20070150 	.word	0x20070150
   812f8:	00084625 	.word	0x00084625
   812fc:	20070138 	.word	0x20070138
   81300:	000843d1 	.word	0x000843d1
   81304:	20070a68 	.word	0x20070a68
   81308:	20070130 	.word	0x20070130
   8130c:	20070a30 	.word	0x20070a30
   81310:	20070160 	.word	0x20070160
   81314:	20070a10 	.word	0x20070a10
   81318:	20078dd0 	.word	0x20078dd0
   8131c:	000848c9 	.word	0x000848c9
   81320:	20070158 	.word	0x20070158
   81324:	40518000 	.word	0x40518000
   81328:	0008406d 	.word	0x0008406d
   8132c:	000848dd 	.word	0x000848dd
	}
	else if (controlValue<-70)
   81330:	4620      	mov	r0, r4
   81332:	4629      	mov	r1, r5
   81334:	2200      	movs	r2, #0
   81336:	4b26      	ldr	r3, [pc, #152]	; (813d0 <move+0x330>)
   81338:	4c26      	ldr	r4, [pc, #152]	; (813d4 <move+0x334>)
   8133a:	47a0      	blx	r4
   8133c:	b120      	cbz	r0, 81348 <move+0x2a8>
	{
		controlValue=-70;
   8133e:	2200      	movs	r2, #0
   81340:	4b23      	ldr	r3, [pc, #140]	; (813d0 <move+0x330>)
   81342:	4925      	ldr	r1, [pc, #148]	; (813d8 <move+0x338>)
   81344:	e9c1 2300 	strd	r2, r3, [r1]
	}
	
	rightWheel(1500 + ((speed+controlValue)*direction));//New speed for rightWheel
   81348:	f8df b0a8 	ldr.w	fp, [pc, #168]	; 813f4 <move+0x354>
   8134c:	4e23      	ldr	r6, [pc, #140]	; (813dc <move+0x33c>)
   8134e:	f8bb 0000 	ldrh.w	r0, [fp]
   81352:	47b0      	blx	r6
   81354:	f8df a080 	ldr.w	sl, [pc, #128]	; 813d8 <move+0x338>
   81358:	4f21      	ldr	r7, [pc, #132]	; (813e0 <move+0x340>)
   8135a:	e9da 2300 	ldrd	r2, r3, [sl]
   8135e:	47b8      	blx	r7
   81360:	4604      	mov	r4, r0
   81362:	460d      	mov	r5, r1
   81364:	f8df 9090 	ldr.w	r9, [pc, #144]	; 813f8 <move+0x358>
   81368:	f8d9 0000 	ldr.w	r0, [r9]
   8136c:	47b0      	blx	r6
   8136e:	4602      	mov	r2, r0
   81370:	460b      	mov	r3, r1
   81372:	f8df 8088 	ldr.w	r8, [pc, #136]	; 813fc <move+0x35c>
   81376:	4620      	mov	r0, r4
   81378:	4629      	mov	r1, r5
   8137a:	47c0      	blx	r8
   8137c:	a312      	add	r3, pc, #72	; (adr r3, 813c8 <move+0x328>)
   8137e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81382:	47b8      	blx	r7
   81384:	4c17      	ldr	r4, [pc, #92]	; (813e4 <move+0x344>)
   81386:	47a0      	blx	r4
   81388:	4b17      	ldr	r3, [pc, #92]	; (813e8 <move+0x348>)
   8138a:	4798      	blx	r3
	leftWheel( 1500 + ((speed-controlValue)*direction));//New speed for leftWheel
   8138c:	f8bb 0000 	ldrh.w	r0, [fp]
   81390:	47b0      	blx	r6
   81392:	e9da 2300 	ldrd	r2, r3, [sl]
   81396:	4d15      	ldr	r5, [pc, #84]	; (813ec <move+0x34c>)
   81398:	47a8      	blx	r5
   8139a:	4682      	mov	sl, r0
   8139c:	468b      	mov	fp, r1
   8139e:	f8d9 0000 	ldr.w	r0, [r9]
   813a2:	47b0      	blx	r6
   813a4:	4602      	mov	r2, r0
   813a6:	460b      	mov	r3, r1
   813a8:	4650      	mov	r0, sl
   813aa:	4659      	mov	r1, fp
   813ac:	47c0      	blx	r8
   813ae:	a306      	add	r3, pc, #24	; (adr r3, 813c8 <move+0x328>)
   813b0:	e9d3 2300 	ldrd	r2, r3, [r3]
   813b4:	47b8      	blx	r7
   813b6:	47a0      	blx	r4
   813b8:	4b0d      	ldr	r3, [pc, #52]	; (813f0 <move+0x350>)
   813ba:	4798      	blx	r3
	
}
   813bc:	b009      	add	sp, #36	; 0x24
   813be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   813c2:	bf00      	nop
   813c4:	f3af 8000 	nop.w
   813c8:	00000000 	.word	0x00000000
   813cc:	40977000 	.word	0x40977000
   813d0:	c0518000 	.word	0xc0518000
   813d4:	000848b5 	.word	0x000848b5
   813d8:	20070a10 	.word	0x20070a10
   813dc:	00084305 	.word	0x00084305
   813e0:	0008406d 	.word	0x0008406d
   813e4:	00084955 	.word	0x00084955
   813e8:	00080dfd 	.word	0x00080dfd
   813ec:	00084069 	.word	0x00084069
   813f0:	00080dcd 	.word	0x00080dcd
   813f4:	20070158 	.word	0x20070158
   813f8:	20070144 	.word	0x20070144
   813fc:	000843d1 	.word	0x000843d1

00081400 <coordinatesInit>:


void coordinatesInit (void){
   81400:	b410      	push	{r4}
	coord.presentX = 0;
   81402:	4c15      	ldr	r4, [pc, #84]	; (81458 <coordinatesInit+0x58>)
   81404:	2200      	movs	r2, #0
   81406:	2300      	movs	r3, #0
   81408:	e9c4 2300 	strd	r2, r3, [r4]
	coord.presentY = 0;
   8140c:	e9c4 2302 	strd	r2, r3, [r4, #8]
	coord.lastX = 0;
   81410:	e9c4 2304 	strd	r2, r3, [r4, #16]
	coord.lastY = -100;
   81414:	2000      	movs	r0, #0
   81416:	4911      	ldr	r1, [pc, #68]	; (8145c <coordinatesInit+0x5c>)
   81418:	e9c4 0106 	strd	r0, r1, [r4, #24]

	coord.objectA[0] = 0;
   8141c:	e9c4 230c 	strd	r2, r3, [r4, #48]	; 0x30
	coord.objectA[1] = 100;
   81420:	2000      	movs	r0, #0
   81422:	490f      	ldr	r1, [pc, #60]	; (81460 <coordinatesInit+0x60>)
   81424:	e9c4 010e 	strd	r0, r1, [r4, #56]	; 0x38

	coord.objectB[0] = 100;
   81428:	e9c4 0110 	strd	r0, r1, [r4, #64]	; 0x40
	coord.objectB[1] = 200;
   8142c:	2000      	movs	r0, #0
   8142e:	490d      	ldr	r1, [pc, #52]	; (81464 <coordinatesInit+0x64>)
   81430:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48

	coord.objectC[0] = 0;
   81434:	e9c4 2314 	strd	r2, r3, [r4, #80]	; 0x50
	coord.objectC[1] = 300;
   81438:	a105      	add	r1, pc, #20	; (adr r1, 81450 <coordinatesInit+0x50>)
   8143a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8143e:	e9c4 0116 	strd	r0, r1, [r4, #88]	; 0x58

	coord.objectD[0] = 0;
   81442:	e9c4 2318 	strd	r2, r3, [r4, #96]	; 0x60
	coord.objectD[1] = 0;
   81446:	e9c4 231a 	strd	r2, r3, [r4, #104]	; 0x68
}
   8144a:	f85d 4b04 	ldr.w	r4, [sp], #4
   8144e:	4770      	bx	lr
   81450:	00000000 	.word	0x00000000
   81454:	4072c000 	.word	0x4072c000
   81458:	20078d60 	.word	0x20078d60
   8145c:	c0590000 	.word	0xc0590000
   81460:	40590000 	.word	0x40590000
   81464:	40690000 	.word	0x40690000

00081468 <updateLastPresent>:
	printf("\nObject counter: %d\r\n",object_counter);
	object_counter++;
}

void updateLastPresent(void){
	coord.lastX=coord.presentX;
   81468:	4904      	ldr	r1, [pc, #16]	; (8147c <updateLastPresent+0x14>)
   8146a:	e9d1 2300 	ldrd	r2, r3, [r1]
   8146e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	coord.lastY=coord.presentY;
   81472:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   81476:	e9c1 2306 	strd	r2, r3, [r1, #24]
   8147a:	4770      	bx	lr
   8147c:	20078d60 	.word	0x20078d60

00081480 <calculateAngleDistance>:
}

void calculateAngleDistance(void){
   81480:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81484:	b089      	sub	sp, #36	; 0x24
	printf("NAVI");
   81486:	481d      	ldr	r0, [pc, #116]	; (814fc <calculateAngleDistance+0x7c>)
   81488:	4f1d      	ldr	r7, [pc, #116]	; (81500 <calculateAngleDistance+0x80>)
   8148a:	47b8      	blx	r7
	angle = calcluteRotationAngle(coord.lastX,coord.lastY,coord.presentX,coord.presentY,coord.targetX,coord.targetY);
   8148c:	4e1d      	ldr	r6, [pc, #116]	; (81504 <calculateAngleDistance+0x84>)
   8148e:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
   81492:	e9d6 2306 	ldrd	r2, r3, [r6, #24]
   81496:	e9d6 4500 	ldrd	r4, r5, [r6]
   8149a:	e9cd 4500 	strd	r4, r5, [sp]
   8149e:	e9d6 4502 	ldrd	r4, r5, [r6, #8]
   814a2:	e9cd 4502 	strd	r4, r5, [sp, #8]
   814a6:	e9d6 4508 	ldrd	r4, r5, [r6, #32]
   814aa:	e9cd 4504 	strd	r4, r5, [sp, #16]
   814ae:	e9d6 450a 	ldrd	r4, r5, [r6, #40]	; 0x28
   814b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
   814b6:	4c14      	ldr	r4, [pc, #80]	; (81508 <calculateAngleDistance+0x88>)
   814b8:	47a0      	blx	r4
   814ba:	f8df 905c 	ldr.w	r9, [pc, #92]	; 81518 <calculateAngleDistance+0x98>
   814be:	47c8      	blx	r9
   814c0:	4601      	mov	r1, r0
   814c2:	4b12      	ldr	r3, [pc, #72]	; (8150c <calculateAngleDistance+0x8c>)
   814c4:	6018      	str	r0, [r3, #0]
	printf("%d",angle);
   814c6:	f8df 8054 	ldr.w	r8, [pc, #84]	; 8151c <calculateAngleDistance+0x9c>
   814ca:	4640      	mov	r0, r8
   814cc:	47b8      	blx	r7
	distance = calculateDistance(coord.presentX,coord.presentY,coord.targetX,coord.targetY);
   814ce:	e9d6 0100 	ldrd	r0, r1, [r6]
   814d2:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
   814d6:	e9d6 4508 	ldrd	r4, r5, [r6, #32]
   814da:	e9cd 4500 	strd	r4, r5, [sp]
   814de:	e9d6 450a 	ldrd	r4, r5, [r6, #40]	; 0x28
   814e2:	e9cd 4502 	strd	r4, r5, [sp, #8]
   814e6:	4c0a      	ldr	r4, [pc, #40]	; (81510 <calculateAngleDistance+0x90>)
   814e8:	47a0      	blx	r4
   814ea:	47c8      	blx	r9
   814ec:	4601      	mov	r1, r0
   814ee:	4b09      	ldr	r3, [pc, #36]	; (81514 <calculateAngleDistance+0x94>)
   814f0:	6018      	str	r0, [r3, #0]
	printf("%d",distance);
   814f2:	4640      	mov	r0, r8
   814f4:	47b8      	blx	r7
   814f6:	b009      	add	sp, #36	; 0x24
   814f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   814fc:	00087a40 	.word	0x00087a40
   81500:	000849f1 	.word	0x000849f1
   81504:	20078d60 	.word	0x20078d60
   81508:	00080c31 	.word	0x00080c31
   8150c:	20070a2c 	.word	0x20070a2c
   81510:	000809b1 	.word	0x000809b1
   81514:	20070a58 	.word	0x20070a58
   81518:	00084905 	.word	0x00084905
   8151c:	00087a48 	.word	0x00087a48

00081520 <updateNextPosGL>:

	coord.objectD[0] = 0;
	coord.objectD[1] = 0;
}

void updateNextPosGL(void){
   81520:	b510      	push	{r4, lr}
	//static uint8_t i = 1;
	if (object_counter==1)
   81522:	4b30      	ldr	r3, [pc, #192]	; (815e4 <updateNextPosGL+0xc4>)
   81524:	781b      	ldrb	r3, [r3, #0]
   81526:	2b01      	cmp	r3, #1
   81528:	d10b      	bne.n	81542 <updateNextPosGL+0x22>
	{
		coord.targetX=coord.objectA[0];
   8152a:	492f      	ldr	r1, [pc, #188]	; (815e8 <updateNextPosGL+0xc8>)
   8152c:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   81530:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectA[1];
   81534:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   81538:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   8153c:	4b2b      	ldr	r3, [pc, #172]	; (815ec <updateNextPosGL+0xcc>)
   8153e:	4798      	blx	r3
   81540:	e046      	b.n	815d0 <updateNextPosGL+0xb0>
	}
	
	else if(object_counter==2){
   81542:	2b02      	cmp	r3, #2
   81544:	d115      	bne.n	81572 <updateNextPosGL+0x52>
		updateLastPresent();
   81546:	4b2a      	ldr	r3, [pc, #168]	; (815f0 <updateNextPosGL+0xd0>)
   81548:	4798      	blx	r3
		coord.presentX=coord.objectA[0];
   8154a:	4927      	ldr	r1, [pc, #156]	; (815e8 <updateNextPosGL+0xc8>)
   8154c:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   81550:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectA[1];
   81554:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   81558:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectB[0];
   8155c:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   81560:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectB[1];
   81564:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   81568:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   8156c:	4b1f      	ldr	r3, [pc, #124]	; (815ec <updateNextPosGL+0xcc>)
   8156e:	4798      	blx	r3
   81570:	e02e      	b.n	815d0 <updateNextPosGL+0xb0>
	}
	
	else if(object_counter==3){
   81572:	2b03      	cmp	r3, #3
   81574:	d115      	bne.n	815a2 <updateNextPosGL+0x82>
		updateLastPresent();
   81576:	4b1e      	ldr	r3, [pc, #120]	; (815f0 <updateNextPosGL+0xd0>)
   81578:	4798      	blx	r3
		coord.presentX=coord.objectB[0];
   8157a:	491b      	ldr	r1, [pc, #108]	; (815e8 <updateNextPosGL+0xc8>)
   8157c:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   81580:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectB[1];
   81584:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   81588:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectC[0];
   8158c:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   81590:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectC[1];
   81594:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   81598:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   8159c:	4b13      	ldr	r3, [pc, #76]	; (815ec <updateNextPosGL+0xcc>)
   8159e:	4798      	blx	r3
   815a0:	e016      	b.n	815d0 <updateNextPosGL+0xb0>
	}
	
	else if(object_counter==4){
   815a2:	2b04      	cmp	r3, #4
   815a4:	d114      	bne.n	815d0 <updateNextPosGL+0xb0>
		updateLastPresent();
   815a6:	4b12      	ldr	r3, [pc, #72]	; (815f0 <updateNextPosGL+0xd0>)
   815a8:	4798      	blx	r3
		coord.presentX=coord.objectC[0];
   815aa:	490f      	ldr	r1, [pc, #60]	; (815e8 <updateNextPosGL+0xc8>)
   815ac:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   815b0:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectC[1];
   815b4:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   815b8:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   815bc:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   815c0:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   815c4:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   815c8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   815cc:	4b07      	ldr	r3, [pc, #28]	; (815ec <updateNextPosGL+0xcc>)
   815ce:	4798      	blx	r3
	}
	
	printf("I counter %d \r\n",object_counter);
   815d0:	4c04      	ldr	r4, [pc, #16]	; (815e4 <updateNextPosGL+0xc4>)
   815d2:	4808      	ldr	r0, [pc, #32]	; (815f4 <updateNextPosGL+0xd4>)
   815d4:	7821      	ldrb	r1, [r4, #0]
   815d6:	4b08      	ldr	r3, [pc, #32]	; (815f8 <updateNextPosGL+0xd8>)
   815d8:	4798      	blx	r3
	object_counter++;
   815da:	7823      	ldrb	r3, [r4, #0]
   815dc:	3301      	adds	r3, #1
   815de:	7023      	strb	r3, [r4, #0]
   815e0:	bd10      	pop	{r4, pc}
   815e2:	bf00      	nop
   815e4:	20070140 	.word	0x20070140
   815e8:	20078d60 	.word	0x20078d60
   815ec:	00081481 	.word	0x00081481
   815f0:	00081469 	.word	0x00081469
   815f4:	00087a4c 	.word	0x00087a4c
   815f8:	000849f1 	.word	0x000849f1

000815fc <updateNextPosLasse>:
}
void updateNextPosLasse(void){
   815fc:	b510      	push	{r4, lr}
	//static uint8_t i = 1;
	if (object_counter==1)
   815fe:	4b4b      	ldr	r3, [pc, #300]	; (8172c <updateNextPosLasse+0x130>)
   81600:	781b      	ldrb	r3, [r3, #0]
   81602:	2b01      	cmp	r3, #1
   81604:	d10b      	bne.n	8161e <updateNextPosLasse+0x22>
	{
		coord.targetX=coord.objectA[0];
   81606:	494a      	ldr	r1, [pc, #296]	; (81730 <updateNextPosLasse+0x134>)
   81608:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   8160c:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectA[1];
   81610:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   81614:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81618:	4b46      	ldr	r3, [pc, #280]	; (81734 <updateNextPosLasse+0x138>)
   8161a:	4798      	blx	r3
   8161c:	e07d      	b.n	8171a <updateNextPosLasse+0x11e>
	}
	
	else if(object_counter==2){
   8161e:	2b02      	cmp	r3, #2
   81620:	d115      	bne.n	8164e <updateNextPosLasse+0x52>
		updateLastPresent();
   81622:	4b45      	ldr	r3, [pc, #276]	; (81738 <updateNextPosLasse+0x13c>)
   81624:	4798      	blx	r3
		coord.presentX=coord.objectA[0];
   81626:	4942      	ldr	r1, [pc, #264]	; (81730 <updateNextPosLasse+0x134>)
   81628:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   8162c:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectA[1];
   81630:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   81634:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   81638:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   8163c:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   81640:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   81644:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81648:	4b3a      	ldr	r3, [pc, #232]	; (81734 <updateNextPosLasse+0x138>)
   8164a:	4798      	blx	r3
   8164c:	e065      	b.n	8171a <updateNextPosLasse+0x11e>
	}
	
	else if(object_counter==3){
   8164e:	2b03      	cmp	r3, #3
   81650:	d115      	bne.n	8167e <updateNextPosLasse+0x82>
		updateLastPresent();
   81652:	4b39      	ldr	r3, [pc, #228]	; (81738 <updateNextPosLasse+0x13c>)
   81654:	4798      	blx	r3
		coord.presentX=coord.objectD[0];
   81656:	4936      	ldr	r1, [pc, #216]	; (81730 <updateNextPosLasse+0x134>)
   81658:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   8165c:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectD[1];
   81660:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   81664:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectB[0];
   81668:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   8166c:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectB[1];
   81670:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   81674:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81678:	4b2e      	ldr	r3, [pc, #184]	; (81734 <updateNextPosLasse+0x138>)
   8167a:	4798      	blx	r3
   8167c:	e04d      	b.n	8171a <updateNextPosLasse+0x11e>
	}
	
	else if(object_counter==4){
   8167e:	2b04      	cmp	r3, #4
   81680:	d115      	bne.n	816ae <updateNextPosLasse+0xb2>
		updateLastPresent();
   81682:	4b2d      	ldr	r3, [pc, #180]	; (81738 <updateNextPosLasse+0x13c>)
   81684:	4798      	blx	r3
		coord.presentX=coord.objectB[0];
   81686:	492a      	ldr	r1, [pc, #168]	; (81730 <updateNextPosLasse+0x134>)
   81688:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   8168c:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectB[1];
   81690:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   81694:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   81698:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   8169c:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   816a0:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   816a4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   816a8:	4b22      	ldr	r3, [pc, #136]	; (81734 <updateNextPosLasse+0x138>)
   816aa:	4798      	blx	r3
   816ac:	e035      	b.n	8171a <updateNextPosLasse+0x11e>
	}
	else if(object_counter==5){
   816ae:	2b05      	cmp	r3, #5
   816b0:	d115      	bne.n	816de <updateNextPosLasse+0xe2>
		updateLastPresent();
   816b2:	4b21      	ldr	r3, [pc, #132]	; (81738 <updateNextPosLasse+0x13c>)
   816b4:	4798      	blx	r3
		coord.presentX=coord.objectD[0];
   816b6:	491e      	ldr	r1, [pc, #120]	; (81730 <updateNextPosLasse+0x134>)
   816b8:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   816bc:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectD[1];
   816c0:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   816c4:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectC[0];
   816c8:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   816cc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectC[1];
   816d0:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   816d4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   816d8:	4b16      	ldr	r3, [pc, #88]	; (81734 <updateNextPosLasse+0x138>)
   816da:	4798      	blx	r3
   816dc:	e01d      	b.n	8171a <updateNextPosLasse+0x11e>
	}
	else if(object_counter==6){
   816de:	2b06      	cmp	r3, #6
   816e0:	d115      	bne.n	8170e <updateNextPosLasse+0x112>
		updateLastPresent();
   816e2:	4b15      	ldr	r3, [pc, #84]	; (81738 <updateNextPosLasse+0x13c>)
   816e4:	4798      	blx	r3
		coord.presentX=coord.objectC[0];
   816e6:	4912      	ldr	r1, [pc, #72]	; (81730 <updateNextPosLasse+0x134>)
   816e8:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   816ec:	e9c1 2300 	strd	r2, r3, [r1]
		coord.presentY=coord.objectC[1];
   816f0:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   816f4:	e9c1 2302 	strd	r2, r3, [r1, #8]
		coord.targetX=coord.objectD[0];
   816f8:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   816fc:	e9c1 2308 	strd	r2, r3, [r1, #32]
		coord.targetY=coord.objectD[1];
   81700:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   81704:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		calculateAngleDistance();
   81708:	4b0a      	ldr	r3, [pc, #40]	; (81734 <updateNextPosLasse+0x138>)
   8170a:	4798      	blx	r3
   8170c:	e005      	b.n	8171a <updateNextPosLasse+0x11e>
	}
	else{
		printf("\n close now!\r\n");
   8170e:	480b      	ldr	r0, [pc, #44]	; (8173c <updateNextPosLasse+0x140>)
   81710:	4b0b      	ldr	r3, [pc, #44]	; (81740 <updateNextPosLasse+0x144>)
   81712:	4798      	blx	r3
		nextState=CLOSE;
   81714:	2207      	movs	r2, #7
   81716:	4b0b      	ldr	r3, [pc, #44]	; (81744 <updateNextPosLasse+0x148>)
   81718:	701a      	strb	r2, [r3, #0]
	}
	printf("\nObject counter: %d\r\n",object_counter);
   8171a:	4c04      	ldr	r4, [pc, #16]	; (8172c <updateNextPosLasse+0x130>)
   8171c:	480a      	ldr	r0, [pc, #40]	; (81748 <updateNextPosLasse+0x14c>)
   8171e:	7821      	ldrb	r1, [r4, #0]
   81720:	4b07      	ldr	r3, [pc, #28]	; (81740 <updateNextPosLasse+0x144>)
   81722:	4798      	blx	r3
	object_counter++;
   81724:	7823      	ldrb	r3, [r4, #0]
   81726:	3301      	adds	r3, #1
   81728:	7023      	strb	r3, [r4, #0]
   8172a:	bd10      	pop	{r4, pc}
   8172c:	20070140 	.word	0x20070140
   81730:	20078d60 	.word	0x20078d60
   81734:	00081481 	.word	0x00081481
   81738:	00081469 	.word	0x00081469
   8173c:	00087a5c 	.word	0x00087a5c
   81740:	000849f1 	.word	0x000849f1
   81744:	20078dd8 	.word	0x20078dd8
   81748:	00087a6c 	.word	0x00087a6c
   8174c:	00000000 	.word	0x00000000

00081750 <task_move>:
extern xTaskHandle xTaskCoordinate;
typedef enum {STARTGL,STARTLASSE,BEFORE_ROTATE,ROTATE,MOVE,LIFT,NAVI,CLOSE} states;
states currentState = STARTGL;
states nextState ;
void task_move(void *pvParameters)
{
   81750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81754:	b083      	sub	sp, #12
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100; //Time given for the task to complete work...
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   81756:	4b94      	ldr	r3, [pc, #592]	; (819a8 <task_move+0x258>)
   81758:	4798      	blx	r3
   8175a:	f8ad 0006 	strh.w	r0, [sp, #6]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				//  stop wheels
				rightWheel(1500);
				leftWheel(1500);
				reset_Counter();
				angle=0;
				totalPulses=0;
<<<<<<< HEAD
<<<<<<< HEAD
   80eee:	2400      	movs	r4, #0
   80ef0:	2500      	movs	r5, #0
=======
=======
>>>>>>> master
   8175e:	2400      	movs	r4, #0
   81760:	2500      	movs	r5, #0
			// 			if (check==90)
			// 			{
			// 				angle =-90;
			// 				referenceValue = referenceValue - angle/2;
			// 			}
			totalPulses = (distance*direction/1.45);
   81762:	a78f      	add	r7, pc, #572	; (adr r7, 819a0 <task_move+0x250>)
   81764:	e9d7 6700 	ldrd	r6, r7, [r7]
			if (totMovement+2>=totalPulses)
   81768:	f04f 0a00 	mov.w	sl, #0
   8176c:	f04f 4b80 	mov.w	fp, #1073741824	; 0x40000000
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 100; //Time given for the task to complete work...
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle after have finished everything
<<<<<<< HEAD
<<<<<<< HEAD
   80ef2:	f10d 0026 	add.w	r0, sp, #38	; 0x26
   80ef6:	2164      	movs	r1, #100	; 0x64
   80ef8:	4b60      	ldr	r3, [pc, #384]	; (8107c <task_move+0x19c>)
   80efa:	4798      	blx	r3
		
		switch (currentState)
   80efc:	4b60      	ldr	r3, [pc, #384]	; (81080 <task_move+0x1a0>)
   80efe:	781b      	ldrb	r3, [r3, #0]
   80f00:	2b05      	cmp	r3, #5
   80f02:	f200 8191 	bhi.w	81228 <task_move+0x348>
   80f06:	e8df f013 	tbh	[pc, r3, lsl #1]
   80f0a:	0006      	.short	0x0006
   80f0c:	014e0126 	.word	0x014e0126
   80f10:	018c00d5 	.word	0x018c00d5
   80f14:	007a      	.short	0x007a
=======
=======
>>>>>>> master
   81770:	f10d 0006 	add.w	r0, sp, #6
   81774:	2164      	movs	r1, #100	; 0x64
   81776:	4b8d      	ldr	r3, [pc, #564]	; (819ac <task_move+0x25c>)
   81778:	4798      	blx	r3
		
		switch (currentState)
   8177a:	4b8d      	ldr	r3, [pc, #564]	; (819b0 <task_move+0x260>)
   8177c:	781b      	ldrb	r3, [r3, #0]
   8177e:	2b07      	cmp	r3, #7
   81780:	f200 816d 	bhi.w	81a5e <task_move+0x30e>
   81784:	e8df f013 	tbh	[pc, r3, lsl #1]
   81788:	00160008 	.word	0x00160008
   8178c:	00b7008f 	.word	0x00b7008f
   81790:	00fd003c 	.word	0x00fd003c
   81794:	00fc001c 	.word	0x00fc001c
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
<<<<<<< HEAD
<<<<<<< HEAD
			case START:
			printf("START");
   80f16:	485b      	ldr	r0, [pc, #364]	; (81084 <task_move+0x1a4>)
   80f18:	4b5b      	ldr	r3, [pc, #364]	; (81088 <task_move+0x1a8>)
   80f1a:	4798      	blx	r3
			step++;
   80f1c:	4a5b      	ldr	r2, [pc, #364]	; (8108c <task_move+0x1ac>)
   80f1e:	6813      	ldr	r3, [r2, #0]
   80f20:	3301      	adds	r3, #1
   80f22:	6013      	str	r3, [r2, #0]
			if (step==10)
   80f24:	2b0a      	cmp	r3, #10
   80f26:	d10c      	bne.n	80f42 <task_move+0x62>
			{
				coord.targetX=coord.objectA[0];
   80f28:	4959      	ldr	r1, [pc, #356]	; (81090 <task_move+0x1b0>)
   80f2a:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   80f2e:	e9c1 2308 	strd	r2, r3, [r1, #32]
				coord.targetY=coord.objectA[1];
   80f32:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   80f36:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				nextState=NAVI;
   80f3a:	2205      	movs	r2, #5
   80f3c:	4b55      	ldr	r3, [pc, #340]	; (81094 <task_move+0x1b4>)
   80f3e:	701a      	strb	r2, [r3, #0]
   80f40:	e172      	b.n	81228 <task_move+0x348>
			}
			else if (step==20)
   80f42:	2b14      	cmp	r3, #20
   80f44:	d11c      	bne.n	80f80 <task_move+0xa0>
			{
				coord.lastX=coord.presentX;
   80f46:	4952      	ldr	r1, [pc, #328]	; (81090 <task_move+0x1b0>)
   80f48:	e9d1 2300 	ldrd	r2, r3, [r1]
   80f4c:	e9c1 2304 	strd	r2, r3, [r1, #16]
				coord.lastY=coord.presentY;
   80f50:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   80f54:	e9c1 2306 	strd	r2, r3, [r1, #24]
				coord.presentX=coord.objectA[0];
   80f58:	e9d1 230c 	ldrd	r2, r3, [r1, #48]	; 0x30
   80f5c:	e9c1 2300 	strd	r2, r3, [r1]
				coord.presentY=coord.objectA[1];
   80f60:	e9d1 230e 	ldrd	r2, r3, [r1, #56]	; 0x38
   80f64:	e9c1 2302 	strd	r2, r3, [r1, #8]
				coord.targetX=coord.objectB[0];
   80f68:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   80f6c:	e9c1 2308 	strd	r2, r3, [r1, #32]
				coord.targetY=coord.objectB[1];
   80f70:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   80f74:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				nextState=NAVI;
   80f78:	2205      	movs	r2, #5
   80f7a:	4b46      	ldr	r3, [pc, #280]	; (81094 <task_move+0x1b4>)
   80f7c:	701a      	strb	r2, [r3, #0]
   80f7e:	e153      	b.n	81228 <task_move+0x348>
			}
			else if (step==30)
   80f80:	2b1e      	cmp	r3, #30
   80f82:	d11c      	bne.n	80fbe <task_move+0xde>
			{
				coord.lastX=coord.presentX;
   80f84:	4942      	ldr	r1, [pc, #264]	; (81090 <task_move+0x1b0>)
   80f86:	e9d1 2300 	ldrd	r2, r3, [r1]
   80f8a:	e9c1 2304 	strd	r2, r3, [r1, #16]
				coord.lastY=coord.presentY;
   80f8e:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   80f92:	e9c1 2306 	strd	r2, r3, [r1, #24]
				coord.presentX=coord.objectB[0];
   80f96:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
   80f9a:	e9c1 2300 	strd	r2, r3, [r1]
				coord.presentY=coord.objectB[1];
   80f9e:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
   80fa2:	e9c1 2302 	strd	r2, r3, [r1, #8]
				coord.targetX=coord.objectC[0];
   80fa6:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   80faa:	e9c1 2308 	strd	r2, r3, [r1, #32]
				coord.targetY=coord.objectC[1];
   80fae:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   80fb2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				nextState=NAVI;
   80fb6:	2205      	movs	r2, #5
   80fb8:	4b36      	ldr	r3, [pc, #216]	; (81094 <task_move+0x1b4>)
   80fba:	701a      	strb	r2, [r3, #0]
   80fbc:	e134      	b.n	81228 <task_move+0x348>
			}
			else if (step==40)
   80fbe:	2b28      	cmp	r3, #40	; 0x28
   80fc0:	f040 8132 	bne.w	81228 <task_move+0x348>
			{
				coord.lastX=coord.presentX;
   80fc4:	4932      	ldr	r1, [pc, #200]	; (81090 <task_move+0x1b0>)
   80fc6:	e9d1 2300 	ldrd	r2, r3, [r1]
   80fca:	e9c1 2304 	strd	r2, r3, [r1, #16]
				coord.lastY=coord.presentY;
   80fce:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
   80fd2:	e9c1 2306 	strd	r2, r3, [r1, #24]
				coord.presentX=coord.objectC[0];
   80fd6:	e9d1 2314 	ldrd	r2, r3, [r1, #80]	; 0x50
   80fda:	e9c1 2300 	strd	r2, r3, [r1]
				coord.presentY=coord.objectC[1];
   80fde:	e9d1 2316 	ldrd	r2, r3, [r1, #88]	; 0x58
   80fe2:	e9c1 2302 	strd	r2, r3, [r1, #8]
				coord.targetX=coord.objectD[0];
   80fe6:	e9d1 2318 	ldrd	r2, r3, [r1, #96]	; 0x60
   80fea:	e9c1 2308 	strd	r2, r3, [r1, #32]
				coord.targetY=coord.objectD[1];
   80fee:	e9d1 231a 	ldrd	r2, r3, [r1, #104]	; 0x68
   80ff2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				nextState=NAVI;
   80ff6:	2205      	movs	r2, #5
   80ff8:	4b26      	ldr	r3, [pc, #152]	; (81094 <task_move+0x1b4>)
   80ffa:	701a      	strb	r2, [r3, #0]
   80ffc:	e114      	b.n	81228 <task_move+0x348>
=======
=======
>>>>>>> master
			case STARTGL:
			updateNextPosGL();
   81798:	4b86      	ldr	r3, [pc, #536]	; (819b4 <task_move+0x264>)
   8179a:	4798      	blx	r3
			nextState = BEFORE_ROTATE;
   8179c:	2202      	movs	r2, #2
   8179e:	4b86      	ldr	r3, [pc, #536]	; (819b8 <task_move+0x268>)
   817a0:	701a      	strb	r2, [r3, #0]
			if (object_counter>=5)
   817a2:	4b86      	ldr	r3, [pc, #536]	; (819bc <task_move+0x26c>)
   817a4:	781b      	ldrb	r3, [r3, #0]
   817a6:	2b04      	cmp	r3, #4
   817a8:	f240 8159 	bls.w	81a5e <task_move+0x30e>
			{
				nextState=CLOSE;
   817ac:	2207      	movs	r2, #7
   817ae:	4b82      	ldr	r3, [pc, #520]	; (819b8 <task_move+0x268>)
   817b0:	701a      	strb	r2, [r3, #0]
   817b2:	e154      	b.n	81a5e <task_move+0x30e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			break;
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
<<<<<<< HEAD
<<<<<<< HEAD
			case NAVI:
			printf("NAVI");
   80ffe:	4826      	ldr	r0, [pc, #152]	; (81098 <task_move+0x1b8>)
   81000:	4f21      	ldr	r7, [pc, #132]	; (81088 <task_move+0x1a8>)
   81002:	47b8      	blx	r7
			angle = calcluteRotationAngle(coord.lastX,coord.lastY,coord.presentX,coord.presentY,coord.targetX,coord.targetY);
   81004:	4e22      	ldr	r6, [pc, #136]	; (81090 <task_move+0x1b0>)
   81006:	e9d6 0104 	ldrd	r0, r1, [r6, #16]
   8100a:	e9d6 2306 	ldrd	r2, r3, [r6, #24]
   8100e:	e9d6 ab00 	ldrd	sl, fp, [r6]
   81012:	e9cd ab00 	strd	sl, fp, [sp]
   81016:	e9d6 ab02 	ldrd	sl, fp, [r6, #8]
   8101a:	e9cd ab02 	strd	sl, fp, [sp, #8]
   8101e:	e9d6 ab08 	ldrd	sl, fp, [r6, #32]
   81022:	e9cd ab04 	strd	sl, fp, [sp, #16]
   81026:	e9d6 ab0a 	ldrd	sl, fp, [r6, #40]	; 0x28
   8102a:	e9cd ab06 	strd	sl, fp, [sp, #24]
   8102e:	f8df c078 	ldr.w	ip, [pc, #120]	; 810a8 <task_move+0x1c8>
   81032:	47e0      	blx	ip
   81034:	f8df b074 	ldr.w	fp, [pc, #116]	; 810ac <task_move+0x1cc>
   81038:	47d8      	blx	fp
   8103a:	4601      	mov	r1, r0
   8103c:	4b17      	ldr	r3, [pc, #92]	; (8109c <task_move+0x1bc>)
   8103e:	6018      	str	r0, [r3, #0]
			printf("%d",angle);
   81040:	f8df a06c 	ldr.w	sl, [pc, #108]	; 810b0 <task_move+0x1d0>
   81044:	4650      	mov	r0, sl
   81046:	47b8      	blx	r7
			distance = calculateDistance(coord.presentX,coord.presentY,coord.targetX,coord.targetY);
   81048:	e9d6 0100 	ldrd	r0, r1, [r6]
   8104c:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
   81050:	e9d6 8908 	ldrd	r8, r9, [r6, #32]
   81054:	e9cd 8900 	strd	r8, r9, [sp]
   81058:	e9d6 890a 	ldrd	r8, r9, [r6, #40]	; 0x28
   8105c:	e9cd 8902 	strd	r8, r9, [sp, #8]
   81060:	4e0f      	ldr	r6, [pc, #60]	; (810a0 <task_move+0x1c0>)
   81062:	47b0      	blx	r6
   81064:	47d8      	blx	fp
   81066:	4601      	mov	r1, r0
   81068:	4b0e      	ldr	r3, [pc, #56]	; (810a4 <task_move+0x1c4>)
   8106a:	6018      	str	r0, [r3, #0]
			printf("%d",distance);
   8106c:	4650      	mov	r0, sl
   8106e:	47b8      	blx	r7
			nextState = BEFORE_ROTATE;
   81070:	2201      	movs	r2, #1
   81072:	4b08      	ldr	r3, [pc, #32]	; (81094 <task_move+0x1b4>)
   81074:	701a      	strb	r2, [r3, #0]
			break;
   81076:	e0d7      	b.n	81228 <task_move+0x348>
   81078:	00081ebd 	.word	0x00081ebd
   8107c:	00082111 	.word	0x00082111
   81080:	20070a08 	.word	0x20070a08
   81084:	0008708c 	.word	0x0008708c
   81088:	000840b9 	.word	0x000840b9
   8108c:	20070a40 	.word	0x20070a40
   81090:	20078d18 	.word	0x20078d18
   81094:	20078d90 	.word	0x20078d90
   81098:	00087094 	.word	0x00087094
   8109c:	20070a1c 	.word	0x20070a1c
   810a0:	0008052d 	.word	0x0008052d
   810a4:	20070a18 	.word	0x20070a18
   810a8:	000807b1 	.word	0x000807b1
   810ac:	00083fcd 	.word	0x00083fcd
   810b0:	0008709c 	.word	0x0008709c
=======
=======
>>>>>>> master
			case STARTLASSE:
			updateNextPosLasse();
   817b4:	4b82      	ldr	r3, [pc, #520]	; (819c0 <task_move+0x270>)
   817b6:	4798      	blx	r3
			nextState = BEFORE_ROTATE;
   817b8:	2202      	movs	r2, #2
   817ba:	4b7f      	ldr	r3, [pc, #508]	; (819b8 <task_move+0x268>)
   817bc:	701a      	strb	r2, [r3, #0]
			
			break;
   817be:	e14e      	b.n	81a5e <task_move+0x30e>
			{
				// vTaskResume(xTaskCoordinate);
			}
			
			//Kollar ifall ny data finns efter varje 40ms*20pulser=800ms
			if (newData)
   817c0:	4b80      	ldr	r3, [pc, #512]	; (819c4 <task_move+0x274>)
   817c2:	781b      	ldrb	r3, [r3, #0]
   817c4:	b153      	cbz	r3, 817dc <task_move+0x8c>
			{
				vTaskSuspend(xTaskCoordinate);
   817c6:	4b80      	ldr	r3, [pc, #512]	; (819c8 <task_move+0x278>)
   817c8:	6818      	ldr	r0, [r3, #0]
   817ca:	4b80      	ldr	r3, [pc, #512]	; (819cc <task_move+0x27c>)
   817cc:	4798      	blx	r3
				updateLastPresent();
   817ce:	4b80      	ldr	r3, [pc, #512]	; (819d0 <task_move+0x280>)
   817d0:	4798      	blx	r3
				calculateAngleDistance();
   817d2:	4b80      	ldr	r3, [pc, #512]	; (819d4 <task_move+0x284>)
   817d4:	4798      	blx	r3
				nextState = MOVE;
   817d6:	2204      	movs	r2, #4
   817d8:	4b77      	ldr	r3, [pc, #476]	; (819b8 <task_move+0x268>)
   817da:	701a      	strb	r2, [r3, #0]
			}
			if (liftStart)
   817dc:	4b7e      	ldr	r3, [pc, #504]	; (819d8 <task_move+0x288>)
   817de:	781b      	ldrb	r3, [r3, #0]
   817e0:	b153      	cbz	r3, 817f8 <task_move+0xa8>
			{
				vTaskResume(xTaskCom);
   817e2:	4b7e      	ldr	r3, [pc, #504]	; (819dc <task_move+0x28c>)
   817e4:	6818      	ldr	r0, [r3, #0]
   817e6:	4b7e      	ldr	r3, [pc, #504]	; (819e0 <task_move+0x290>)
   817e8:	4798      	blx	r3
				liftStart=false;
   817ea:	2200      	movs	r2, #0
   817ec:	4b7a      	ldr	r3, [pc, #488]	; (819d8 <task_move+0x288>)
   817ee:	701a      	strb	r2, [r3, #0]
				nextState = LIFT; //Fr ndra senare fr att mjligra rrelse under krning
   817f0:	2205      	movs	r2, #5
   817f2:	4b71      	ldr	r3, [pc, #452]	; (819b8 <task_move+0x268>)
   817f4:	701a      	strb	r2, [r3, #0]
   817f6:	e132      	b.n	81a5e <task_move+0x30e>
			}
			
			else{
				nextState = MOVE;
   817f8:	2204      	movs	r2, #4
   817fa:	4b6f      	ldr	r3, [pc, #444]	; (819b8 <task_move+0x268>)
   817fc:	701a      	strb	r2, [r3, #0]
   817fe:	e12e      	b.n	81a5e <task_move+0x30e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case MOVE:
			printf("MOVE");
<<<<<<< HEAD
<<<<<<< HEAD
   810b4:	4862      	ldr	r0, [pc, #392]	; (81240 <task_move+0x360>)
   810b6:	4b63      	ldr	r3, [pc, #396]	; (81244 <task_move+0x364>)
   810b8:	4798      	blx	r3
// 			if (check==90)
// 			{
// 				angle =-90;
// 				referenceValue = referenceValue - angle/2;
// 			}
			totalPulses = (distance*direction/1.45);
   810ba:	4b63      	ldr	r3, [pc, #396]	; (81248 <task_move+0x368>)
   810bc:	681b      	ldr	r3, [r3, #0]
   810be:	4a63      	ldr	r2, [pc, #396]	; (8124c <task_move+0x36c>)
   810c0:	6810      	ldr	r0, [r2, #0]
   810c2:	fb00 f003 	mul.w	r0, r0, r3
   810c6:	4b62      	ldr	r3, [pc, #392]	; (81250 <task_move+0x370>)
   810c8:	4798      	blx	r3
   810ca:	a35b      	add	r3, pc, #364	; (adr r3, 81238 <task_move+0x358>)
   810cc:	e9d3 2300 	ldrd	r2, r3, [r3]
   810d0:	4e60      	ldr	r6, [pc, #384]	; (81254 <task_move+0x374>)
   810d2:	47b0      	blx	r6
   810d4:	4606      	mov	r6, r0
   810d6:	460f      	mov	r7, r1
   810d8:	4b5f      	ldr	r3, [pc, #380]	; (81258 <task_move+0x378>)
   810da:	e9c3 6700 	strd	r6, r7, [r3]
			if (totMovement+2>=totalPulses)
   810de:	4b5f      	ldr	r3, [pc, #380]	; (8125c <task_move+0x37c>)
   810e0:	e9d3 0100 	ldrd	r0, r1, [r3]
   810e4:	2200      	movs	r2, #0
   810e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   810ea:	f8df c1cc 	ldr.w	ip, [pc, #460]	; 812b8 <task_move+0x3d8>
   810ee:	47e0      	blx	ip
   810f0:	4602      	mov	r2, r0
   810f2:	460b      	mov	r3, r1
   810f4:	4630      	mov	r0, r6
   810f6:	4639      	mov	r1, r7
   810f8:	4e59      	ldr	r6, [pc, #356]	; (81260 <task_move+0x380>)
   810fa:	47b0      	blx	r6
   810fc:	2800      	cmp	r0, #0
   810fe:	d024      	beq.n	8114a <task_move+0x26a>
			{
				rightWheel(1500);//Stop rightWheel
   81100:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81104:	4b57      	ldr	r3, [pc, #348]	; (81264 <task_move+0x384>)
   81106:	4798      	blx	r3
				leftWheel(1500);//Stop leftWheel
   81108:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8110c:	4b56      	ldr	r3, [pc, #344]	; (81268 <task_move+0x388>)
   8110e:	4798      	blx	r3
				controlValue=0;
   81110:	4b56      	ldr	r3, [pc, #344]	; (8126c <task_move+0x38c>)
   81112:	e9c3 4500 	strd	r4, r5, [r3]
				measurementValue=0;
   81116:	4b56      	ldr	r3, [pc, #344]	; (81270 <task_move+0x390>)
   81118:	e9c3 4500 	strd	r4, r5, [r3]
				totMovement=0;
   8111c:	4b4f      	ldr	r3, [pc, #316]	; (8125c <task_move+0x37c>)
   8111e:	e9c3 4500 	strd	r4, r5, [r3]
				proportionalError=0;
   81122:	4b54      	ldr	r3, [pc, #336]	; (81274 <task_move+0x394>)
   81124:	e9c3 4500 	strd	r4, r5, [r3]
				angle=0;
   81128:	2600      	movs	r6, #0
   8112a:	4b53      	ldr	r3, [pc, #332]	; (81278 <task_move+0x398>)
   8112c:	601e      	str	r6, [r3, #0]
				sum=0;
   8112e:	4b53      	ldr	r3, [pc, #332]	; (8127c <task_move+0x39c>)
   81130:	601e      	str	r6, [r3, #0]
				speed = 200;
   81132:	22c8      	movs	r2, #200	; 0xc8
   81134:	4b52      	ldr	r3, [pc, #328]	; (81280 <task_move+0x3a0>)
   81136:	801a      	strh	r2, [r3, #0]
				distance=0;
   81138:	4b43      	ldr	r3, [pc, #268]	; (81248 <task_move+0x368>)
   8113a:	601e      	str	r6, [r3, #0]
				reset_Counter();
   8113c:	4b51      	ldr	r3, [pc, #324]	; (81284 <task_move+0x3a4>)
   8113e:	4798      	blx	r3
				nextState = START;
   81140:	4b51      	ldr	r3, [pc, #324]	; (81288 <task_move+0x3a8>)
   81142:	701e      	strb	r6, [r3, #0]
				wait=0;
   81144:	4b51      	ldr	r3, [pc, #324]	; (8128c <task_move+0x3ac>)
   81146:	601e      	str	r6, [r3, #0]
   81148:	e06e      	b.n	81228 <task_move+0x348>
=======
=======
>>>>>>> master
   81800:	4878      	ldr	r0, [pc, #480]	; (819e4 <task_move+0x294>)
   81802:	4b79      	ldr	r3, [pc, #484]	; (819e8 <task_move+0x298>)
   81804:	4798      	blx	r3
			// 			if (check==90)
			// 			{
			// 				angle =-90;
			// 				referenceValue = referenceValue - angle/2;
			// 			}
			totalPulses = (distance*direction/1.45);
   81806:	4b79      	ldr	r3, [pc, #484]	; (819ec <task_move+0x29c>)
   81808:	681b      	ldr	r3, [r3, #0]
   8180a:	4a79      	ldr	r2, [pc, #484]	; (819f0 <task_move+0x2a0>)
   8180c:	6810      	ldr	r0, [r2, #0]
   8180e:	fb00 f003 	mul.w	r0, r0, r3
   81812:	4b78      	ldr	r3, [pc, #480]	; (819f4 <task_move+0x2a4>)
   81814:	4798      	blx	r3
   81816:	4632      	mov	r2, r6
   81818:	463b      	mov	r3, r7
   8181a:	f8df c228 	ldr.w	ip, [pc, #552]	; 81a44 <task_move+0x2f4>
   8181e:	47e0      	blx	ip
   81820:	4680      	mov	r8, r0
   81822:	4689      	mov	r9, r1
   81824:	4b74      	ldr	r3, [pc, #464]	; (819f8 <task_move+0x2a8>)
   81826:	e9c3 8900 	strd	r8, r9, [r3]
			if (totMovement+2>=totalPulses)
   8182a:	4b74      	ldr	r3, [pc, #464]	; (819fc <task_move+0x2ac>)
   8182c:	e9d3 0100 	ldrd	r0, r1, [r3]
   81830:	4652      	mov	r2, sl
   81832:	465b      	mov	r3, fp
   81834:	f8df c210 	ldr.w	ip, [pc, #528]	; 81a48 <task_move+0x2f8>
   81838:	47e0      	blx	ip
   8183a:	4602      	mov	r2, r0
   8183c:	460b      	mov	r3, r1
   8183e:	4640      	mov	r0, r8
   81840:	4649      	mov	r1, r9
   81842:	f8df c208 	ldr.w	ip, [pc, #520]	; 81a4c <task_move+0x2fc>
   81846:	47e0      	blx	ip
   81848:	2800      	cmp	r0, #0
   8184a:	d026      	beq.n	8189a <task_move+0x14a>
			{
				rightWheel(1500);//Stop rightWheel
   8184c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81850:	4b6b      	ldr	r3, [pc, #428]	; (81a00 <task_move+0x2b0>)
   81852:	4798      	blx	r3
				leftWheel(1500);//Stop leftWheel
   81854:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81858:	4b6a      	ldr	r3, [pc, #424]	; (81a04 <task_move+0x2b4>)
   8185a:	4798      	blx	r3
				controlValue=0;
   8185c:	4b6a      	ldr	r3, [pc, #424]	; (81a08 <task_move+0x2b8>)
   8185e:	e9c3 4500 	strd	r4, r5, [r3]
				measurementValue=0;
   81862:	4b6a      	ldr	r3, [pc, #424]	; (81a0c <task_move+0x2bc>)
   81864:	e9c3 4500 	strd	r4, r5, [r3]
				totMovement=0;
   81868:	4b64      	ldr	r3, [pc, #400]	; (819fc <task_move+0x2ac>)
   8186a:	e9c3 4500 	strd	r4, r5, [r3]
				proportionalError=0;
   8186e:	4b68      	ldr	r3, [pc, #416]	; (81a10 <task_move+0x2c0>)
   81870:	e9c3 4500 	strd	r4, r5, [r3]
				angle=0;
   81874:	2300      	movs	r3, #0
   81876:	4a67      	ldr	r2, [pc, #412]	; (81a14 <task_move+0x2c4>)
   81878:	6013      	str	r3, [r2, #0]
				sum=0;
   8187a:	4a67      	ldr	r2, [pc, #412]	; (81a18 <task_move+0x2c8>)
   8187c:	6013      	str	r3, [r2, #0]
				speed = 200;
   8187e:	21c8      	movs	r1, #200	; 0xc8
   81880:	4a66      	ldr	r2, [pc, #408]	; (81a1c <task_move+0x2cc>)
   81882:	8011      	strh	r1, [r2, #0]
				distance=0;
   81884:	4a59      	ldr	r2, [pc, #356]	; (819ec <task_move+0x29c>)
   81886:	6013      	str	r3, [r2, #0]
				reset_Counter();
   81888:	4b65      	ldr	r3, [pc, #404]	; (81a20 <task_move+0x2d0>)
   8188a:	4798      	blx	r3
				liftStart=true;
   8188c:	2201      	movs	r2, #1
   8188e:	4b52      	ldr	r3, [pc, #328]	; (819d8 <task_move+0x288>)
   81890:	701a      	strb	r2, [r3, #0]
				nextState = NAVI;
   81892:	2206      	movs	r2, #6
   81894:	4b48      	ldr	r3, [pc, #288]	; (819b8 <task_move+0x268>)
   81896:	701a      	strb	r2, [r3, #0]
   81898:	e0e1      	b.n	81a5e <task_move+0x30e>
				//wait=0;
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
			else
			{
				move();
<<<<<<< HEAD
<<<<<<< HEAD
   8114a:	4b51      	ldr	r3, [pc, #324]	; (81290 <task_move+0x3b0>)
   8114c:	4798      	blx	r3
				nextState = MOVE;
   8114e:	2203      	movs	r2, #3
   81150:	4b4d      	ldr	r3, [pc, #308]	; (81288 <task_move+0x3a8>)
   81152:	701a      	strb	r2, [r3, #0]
   81154:	e068      	b.n	81228 <task_move+0x348>
=======
=======
>>>>>>> master
   8189a:	4b62      	ldr	r3, [pc, #392]	; (81a24 <task_move+0x2d4>)
   8189c:	4798      	blx	r3
				nextState = NAVI;
   8189e:	2206      	movs	r2, #6
   818a0:	4b45      	ldr	r3, [pc, #276]	; (819b8 <task_move+0x268>)
   818a2:	701a      	strb	r2, [r3, #0]
   818a4:	e0db      	b.n	81a5e <task_move+0x30e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			break;
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case BEFORE_ROTATE:
			printf("BEFORE ROTATE");
<<<<<<< HEAD
<<<<<<< HEAD
   81156:	484f      	ldr	r0, [pc, #316]	; (81294 <task_move+0x3b4>)
   81158:	4b3a      	ldr	r3, [pc, #232]	; (81244 <task_move+0x364>)
   8115a:	4798      	blx	r3
			course=1;     // rotation course, 1 to right -1 to left
   8115c:	2201      	movs	r2, #1
   8115e:	4b4e      	ldr	r3, [pc, #312]	; (81298 <task_move+0x3b8>)
   81160:	601a      	str	r2, [r3, #0]
			if (angle<0)
   81162:	4b45      	ldr	r3, [pc, #276]	; (81278 <task_move+0x398>)
   81164:	681b      	ldr	r3, [r3, #0]
   81166:	2b00      	cmp	r3, #0
   81168:	da03      	bge.n	81172 <task_move+0x292>
			{
				course=-1;
   8116a:	f04f 31ff 	mov.w	r1, #4294967295
   8116e:	4a4a      	ldr	r2, [pc, #296]	; (81298 <task_move+0x3b8>)
   81170:	6011      	str	r1, [r2, #0]
			}
			// total number of pulses required for rotation
			totalPulses=((angle*course)/2);
   81172:	4a49      	ldr	r2, [pc, #292]	; (81298 <task_move+0x3b8>)
   81174:	6810      	ldr	r0, [r2, #0]
   81176:	fb00 f003 	mul.w	r0, r0, r3
   8117a:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
   8117e:	1040      	asrs	r0, r0, #1
   81180:	4b33      	ldr	r3, [pc, #204]	; (81250 <task_move+0x370>)
   81182:	4798      	blx	r3
   81184:	4b34      	ldr	r3, [pc, #208]	; (81258 <task_move+0x378>)
   81186:	e9c3 0100 	strd	r0, r1, [r3]
			rightWheel(1500);
   8118a:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8118e:	4b35      	ldr	r3, [pc, #212]	; (81264 <task_move+0x384>)
   81190:	4798      	blx	r3
			leftWheel(1500);
   81192:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81196:	4b34      	ldr	r3, [pc, #208]	; (81268 <task_move+0x388>)
   81198:	4798      	blx	r3
			reset_Counter();
   8119a:	4b3a      	ldr	r3, [pc, #232]	; (81284 <task_move+0x3a4>)
   8119c:	4798      	blx	r3
			nextState = ROTATE;
   8119e:	2202      	movs	r2, #2
   811a0:	4b39      	ldr	r3, [pc, #228]	; (81288 <task_move+0x3a8>)
   811a2:	701a      	strb	r2, [r3, #0]
			
			break;
   811a4:	e040      	b.n	81228 <task_move+0x348>
=======
=======
>>>>>>> master
   818a6:	4860      	ldr	r0, [pc, #384]	; (81a28 <task_move+0x2d8>)
   818a8:	4b4f      	ldr	r3, [pc, #316]	; (819e8 <task_move+0x298>)
   818aa:	4798      	blx	r3
			course=1;     // rotation course, 1 to right -1 to left
   818ac:	2201      	movs	r2, #1
   818ae:	4b5f      	ldr	r3, [pc, #380]	; (81a2c <task_move+0x2dc>)
   818b0:	601a      	str	r2, [r3, #0]
			if (angle<0)
   818b2:	4b58      	ldr	r3, [pc, #352]	; (81a14 <task_move+0x2c4>)
   818b4:	681b      	ldr	r3, [r3, #0]
   818b6:	2b00      	cmp	r3, #0
   818b8:	da03      	bge.n	818c2 <task_move+0x172>
			{
				course=-1;
   818ba:	f04f 31ff 	mov.w	r1, #4294967295
   818be:	4a5b      	ldr	r2, [pc, #364]	; (81a2c <task_move+0x2dc>)
   818c0:	6011      	str	r1, [r2, #0]
			}
			// total number of pulses required for rotation
			totalPulses=((angle*course)/2);
   818c2:	4a5a      	ldr	r2, [pc, #360]	; (81a2c <task_move+0x2dc>)
   818c4:	6812      	ldr	r2, [r2, #0]
   818c6:	fb02 f303 	mul.w	r3, r2, r3
   818ca:	eb03 70d3 	add.w	r0, r3, r3, lsr #31
   818ce:	1040      	asrs	r0, r0, #1
   818d0:	4b48      	ldr	r3, [pc, #288]	; (819f4 <task_move+0x2a4>)
   818d2:	4798      	blx	r3
   818d4:	4b48      	ldr	r3, [pc, #288]	; (819f8 <task_move+0x2a8>)
   818d6:	e9c3 0100 	strd	r0, r1, [r3]
			rightWheel(1500);
   818da:	f240 50dc 	movw	r0, #1500	; 0x5dc
   818de:	4b48      	ldr	r3, [pc, #288]	; (81a00 <task_move+0x2b0>)
   818e0:	4798      	blx	r3
			leftWheel(1500);
   818e2:	f240 50dc 	movw	r0, #1500	; 0x5dc
   818e6:	4b47      	ldr	r3, [pc, #284]	; (81a04 <task_move+0x2b4>)
   818e8:	4798      	blx	r3
			reset_Counter();
   818ea:	4b4d      	ldr	r3, [pc, #308]	; (81a20 <task_move+0x2d0>)
   818ec:	4798      	blx	r3
			nextState = ROTATE;
   818ee:	2203      	movs	r2, #3
   818f0:	4b31      	ldr	r3, [pc, #196]	; (819b8 <task_move+0x268>)
   818f2:	701a      	strb	r2, [r3, #0]
			
			break;
   818f4:	e0b3      	b.n	81a5e <task_move+0x30e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case ROTATE:
			printf("ROTATE");
<<<<<<< HEAD
<<<<<<< HEAD
   811a6:	483d      	ldr	r0, [pc, #244]	; (8129c <task_move+0x3bc>)
   811a8:	4b26      	ldr	r3, [pc, #152]	; (81244 <task_move+0x364>)
   811aa:	4798      	blx	r3
			if ((counter_1+counter_2+1) >= totalPulses)
   811ac:	4b3c      	ldr	r3, [pc, #240]	; (812a0 <task_move+0x3c0>)
   811ae:	8818      	ldrh	r0, [r3, #0]
   811b0:	4b3c      	ldr	r3, [pc, #240]	; (812a4 <task_move+0x3c4>)
   811b2:	881b      	ldrh	r3, [r3, #0]
   811b4:	4418      	add	r0, r3
   811b6:	3001      	adds	r0, #1
   811b8:	4b25      	ldr	r3, [pc, #148]	; (81250 <task_move+0x370>)
   811ba:	4798      	blx	r3
   811bc:	4b26      	ldr	r3, [pc, #152]	; (81258 <task_move+0x378>)
   811be:	e9d3 2300 	ldrd	r2, r3, [r3]
   811c2:	4e39      	ldr	r6, [pc, #228]	; (812a8 <task_move+0x3c8>)
   811c4:	47b0      	blx	r6
   811c6:	b1b0      	cbz	r0, 811f6 <task_move+0x316>
			{
				//  stop wheels
				rightWheel(1500);
   811c8:	f240 50dc 	movw	r0, #1500	; 0x5dc
   811cc:	4b25      	ldr	r3, [pc, #148]	; (81264 <task_move+0x384>)
   811ce:	4798      	blx	r3
				leftWheel(1500);
   811d0:	f240 50dc 	movw	r0, #1500	; 0x5dc
   811d4:	4b24      	ldr	r3, [pc, #144]	; (81268 <task_move+0x388>)
   811d6:	4798      	blx	r3
				reset_Counter();
   811d8:	4b2a      	ldr	r3, [pc, #168]	; (81284 <task_move+0x3a4>)
   811da:	4798      	blx	r3
				angle=0;
   811dc:	2200      	movs	r2, #0
   811de:	4b26      	ldr	r3, [pc, #152]	; (81278 <task_move+0x398>)
   811e0:	601a      	str	r2, [r3, #0]
				totalPulses=0;
   811e2:	4b1d      	ldr	r3, [pc, #116]	; (81258 <task_move+0x378>)
   811e4:	e9c3 4500 	strd	r4, r5, [r3]
				totMovement=0;
   811e8:	4b1c      	ldr	r3, [pc, #112]	; (8125c <task_move+0x37c>)
   811ea:	e9c3 4500 	strd	r4, r5, [r3]
				nextState = MOVE;
   811ee:	2203      	movs	r2, #3
   811f0:	4b25      	ldr	r3, [pc, #148]	; (81288 <task_move+0x3a8>)
   811f2:	701a      	strb	r2, [r3, #0]
   811f4:	e018      	b.n	81228 <task_move+0x348>
				
=======
=======
>>>>>>> master
   818f6:	484e      	ldr	r0, [pc, #312]	; (81a30 <task_move+0x2e0>)
   818f8:	4b3b      	ldr	r3, [pc, #236]	; (819e8 <task_move+0x298>)
   818fa:	4798      	blx	r3
			if ((counter_1+counter_2+1) >= totalPulses)
   818fc:	4b4d      	ldr	r3, [pc, #308]	; (81a34 <task_move+0x2e4>)
   818fe:	8818      	ldrh	r0, [r3, #0]
   81900:	4b4d      	ldr	r3, [pc, #308]	; (81a38 <task_move+0x2e8>)
   81902:	881b      	ldrh	r3, [r3, #0]
   81904:	4418      	add	r0, r3
   81906:	3001      	adds	r0, #1
   81908:	4b3a      	ldr	r3, [pc, #232]	; (819f4 <task_move+0x2a4>)
   8190a:	4798      	blx	r3
   8190c:	4b3a      	ldr	r3, [pc, #232]	; (819f8 <task_move+0x2a8>)
   8190e:	e9d3 2300 	ldrd	r2, r3, [r3]
   81912:	f8df c13c 	ldr.w	ip, [pc, #316]	; 81a50 <task_move+0x300>
   81916:	47e0      	blx	ip
   81918:	b1b0      	cbz	r0, 81948 <task_move+0x1f8>
			{
				//  stop wheels
				rightWheel(1500);
   8191a:	f240 50dc 	movw	r0, #1500	; 0x5dc
   8191e:	4b38      	ldr	r3, [pc, #224]	; (81a00 <task_move+0x2b0>)
   81920:	4798      	blx	r3
				leftWheel(1500);
   81922:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81926:	4b37      	ldr	r3, [pc, #220]	; (81a04 <task_move+0x2b4>)
   81928:	4798      	blx	r3
				reset_Counter();
   8192a:	4b3d      	ldr	r3, [pc, #244]	; (81a20 <task_move+0x2d0>)
   8192c:	4798      	blx	r3
				angle=0;
   8192e:	2200      	movs	r2, #0
   81930:	4b38      	ldr	r3, [pc, #224]	; (81a14 <task_move+0x2c4>)
   81932:	601a      	str	r2, [r3, #0]
				totalPulses=0;
   81934:	4b30      	ldr	r3, [pc, #192]	; (819f8 <task_move+0x2a8>)
   81936:	e9c3 4500 	strd	r4, r5, [r3]
				totMovement=0;
   8193a:	4b30      	ldr	r3, [pc, #192]	; (819fc <task_move+0x2ac>)
   8193c:	e9c3 4500 	strd	r4, r5, [r3]
				nextState = NAVI;
   81940:	2206      	movs	r2, #6
   81942:	4b1d      	ldr	r3, [pc, #116]	; (819b8 <task_move+0x268>)
   81944:	701a      	strb	r2, [r3, #0]
   81946:	e08a      	b.n	81a5e <task_move+0x30e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
			else
			{
				leftWheel(1500 + ( rotationSpeed*course) );
<<<<<<< HEAD
<<<<<<< HEAD
   811f6:	4f2d      	ldr	r7, [pc, #180]	; (812ac <task_move+0x3cc>)
   811f8:	4e27      	ldr	r6, [pc, #156]	; (81298 <task_move+0x3b8>)
   811fa:	683b      	ldr	r3, [r7, #0]
   811fc:	6832      	ldr	r2, [r6, #0]
   811fe:	fb02 f003 	mul.w	r0, r2, r3
   81202:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   81206:	4b18      	ldr	r3, [pc, #96]	; (81268 <task_move+0x388>)
   81208:	4798      	blx	r3
				rightWheel(1500 - ( rotationSpeed*course) );
   8120a:	683b      	ldr	r3, [r7, #0]
   8120c:	6832      	ldr	r2, [r6, #0]
   8120e:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81212:	fb02 0013 	mls	r0, r2, r3, r0
   81216:	4b13      	ldr	r3, [pc, #76]	; (81264 <task_move+0x384>)
   81218:	4798      	blx	r3
				nextState = ROTATE;
   8121a:	2202      	movs	r2, #2
   8121c:	4b1a      	ldr	r3, [pc, #104]	; (81288 <task_move+0x3a8>)
   8121e:	701a      	strb	r2, [r3, #0]
   81220:	e002      	b.n	81228 <task_move+0x348>
			}
			
			
			break;
			case CLOSE:
			printf("CLOSE");
   81222:	4823      	ldr	r0, [pc, #140]	; (812b0 <task_move+0x3d0>)
   81224:	4b07      	ldr	r3, [pc, #28]	; (81244 <task_move+0x364>)
   81226:	4798      	blx	r3
			
			break;
			
		}
		currentState = nextState;
   81228:	4b17      	ldr	r3, [pc, #92]	; (81288 <task_move+0x3a8>)
   8122a:	781a      	ldrb	r2, [r3, #0]
   8122c:	4b21      	ldr	r3, [pc, #132]	; (812b4 <task_move+0x3d4>)
   8122e:	701a      	strb	r2, [r3, #0]

	}
   81230:	e65f      	b.n	80ef2 <task_move+0x12>
   81232:	bf00      	nop
   81234:	f3af 8000 	nop.w
   81238:	33333333 	.word	0x33333333
   8123c:	3ff73333 	.word	0x3ff73333
   81240:	000870a0 	.word	0x000870a0
   81244:	000840b9 	.word	0x000840b9
   81248:	20070a18 	.word	0x20070a18
   8124c:	20070140 	.word	0x20070140
   81250:	000839cd 	.word	0x000839cd
   81254:	00083ced 	.word	0x00083ced
   81258:	20078d88 	.word	0x20078d88
   8125c:	20070a38 	.word	0x20070a38
   81260:	00083f91 	.word	0x00083f91
   81264:	0008097d 	.word	0x0008097d
   81268:	0008094d 	.word	0x0008094d
   8126c:	20070a00 	.word	0x20070a00
   81270:	20070a10 	.word	0x20070a10
   81274:	20070a28 	.word	0x20070a28
   81278:	20070a1c 	.word	0x20070a1c
   8127c:	20070a50 	.word	0x20070a50
   81280:	20070150 	.word	0x20070150
   81284:	00080a91 	.word	0x00080a91
   81288:	20078d90 	.word	0x20078d90
   8128c:	20070a0c 	.word	0x20070a0c
   81290:	00080b81 	.word	0x00080b81
   81294:	000870a8 	.word	0x000870a8
   81298:	20078d94 	.word	0x20078d94
   8129c:	000870b8 	.word	0x000870b8
   812a0:	20078d0a 	.word	0x20078d0a
   812a4:	20078d08 	.word	0x20078d08
   812a8:	00083fa5 	.word	0x00083fa5
   812ac:	20070144 	.word	0x20070144
   812b0:	000870c0 	.word	0x000870c0
   812b4:	20070a08 	.word	0x20070a08
   812b8:	00083735 	.word	0x00083735
   812bc:	f3af 8000 	nop.w

000812c0 <coordinatesInit>:
	leftWheel( 1500 + ((speed-controlValue)*direction));//New speed for leftWheel
	
}


coordinates coordinatesInit (void){
   812c0:	b470      	push	{r4, r5, r6}
   812c2:	4606      	mov	r6, r0
	coord.presentX = 0;
   812c4:	4916      	ldr	r1, [pc, #88]	; (81320 <coordinatesInit+0x60>)
   812c6:	2200      	movs	r2, #0
   812c8:	2300      	movs	r3, #0
   812ca:	e9c1 2300 	strd	r2, r3, [r1]
	coord.presentY = 0;
   812ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
	coord.lastX = 0;
   812d2:	e9c1 2304 	strd	r2, r3, [r1, #16]
	coord.lastY = -100;
   812d6:	2400      	movs	r4, #0
   812d8:	4d12      	ldr	r5, [pc, #72]	; (81324 <coordinatesInit+0x64>)
   812da:	e9c1 4506 	strd	r4, r5, [r1, #24]

	coord.objectA[0] = 0;
   812de:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	coord.objectA[1] = 100;
   812e2:	2400      	movs	r4, #0
   812e4:	4d10      	ldr	r5, [pc, #64]	; (81328 <coordinatesInit+0x68>)
   812e6:	e9c1 450e 	strd	r4, r5, [r1, #56]	; 0x38

	coord.objectB[0] = 100;
   812ea:	e9c1 4510 	strd	r4, r5, [r1, #64]	; 0x40
	coord.objectB[1] = 200;
   812ee:	2400      	movs	r4, #0
   812f0:	4d0e      	ldr	r5, [pc, #56]	; (8132c <coordinatesInit+0x6c>)
   812f2:	e9c1 4512 	strd	r4, r5, [r1, #72]	; 0x48

	coord.objectC[0] = 0;
   812f6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	coord.objectC[1] = 300;
   812fa:	a507      	add	r5, pc, #28	; (adr r5, 81318 <coordinatesInit+0x58>)
   812fc:	e9d5 4500 	ldrd	r4, r5, [r5]
   81300:	e9c1 4516 	strd	r4, r5, [r1, #88]	; 0x58

	coord.objectD[0] = 0;
   81304:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	coord.objectD[1] = 0;
   81308:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
   8130c:	4630      	mov	r0, r6
   8130e:	bc70      	pop	{r4, r5, r6}
   81310:	4770      	bx	lr
   81312:	bf00      	nop
   81314:	f3af 8000 	nop.w
   81318:	00000000 	.word	0x00000000
   8131c:	4072c000 	.word	0x4072c000
   81320:	20078d18 	.word	0x20078d18
   81324:	c0590000 	.word	0xc0590000
   81328:	40590000 	.word	0x40590000
   8132c:	40690000 	.word	0x40690000

00081330 <vListInitialise>:
=======
=======
>>>>>>> master
   81948:	f8df 9108 	ldr.w	r9, [pc, #264]	; 81a54 <task_move+0x304>
   8194c:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 81a2c <task_move+0x2dc>
   81950:	f8d9 3000 	ldr.w	r3, [r9]
   81954:	f8d8 2000 	ldr.w	r2, [r8]
   81958:	fb02 f003 	mul.w	r0, r2, r3
   8195c:	f200 50dc 	addw	r0, r0, #1500	; 0x5dc
   81960:	4b28      	ldr	r3, [pc, #160]	; (81a04 <task_move+0x2b4>)
   81962:	4798      	blx	r3
				rightWheel(1500 - ( rotationSpeed*course) );
   81964:	f8d9 3000 	ldr.w	r3, [r9]
   81968:	f8d8 2000 	ldr.w	r2, [r8]
   8196c:	f240 50dc 	movw	r0, #1500	; 0x5dc
   81970:	fb02 0013 	mls	r0, r2, r3, r0
   81974:	4b22      	ldr	r3, [pc, #136]	; (81a00 <task_move+0x2b0>)
   81976:	4798      	blx	r3
				nextState = ROTATE;
   81978:	2203      	movs	r2, #3
   8197a:	4b0f      	ldr	r3, [pc, #60]	; (819b8 <task_move+0x268>)
   8197c:	701a      	strb	r2, [r3, #0]
   8197e:	e06e      	b.n	81a5e <task_move+0x30e>
   81980:	e7fe      	b.n	81980 <task_move+0x230>
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
			case LIFT:
			
			if (liftProcessFinished)
   81982:	4b2e      	ldr	r3, [pc, #184]	; (81a3c <task_move+0x2ec>)
   81984:	781b      	ldrb	r3, [r3, #0]
   81986:	2b00      	cmp	r3, #0
   81988:	d066      	beq.n	81a58 <task_move+0x308>
			{
				printf("lift finished\r\n");
   8198a:	482d      	ldr	r0, [pc, #180]	; (81a40 <task_move+0x2f0>)
   8198c:	4b16      	ldr	r3, [pc, #88]	; (819e8 <task_move+0x298>)
   8198e:	4798      	blx	r3
				vTaskSuspend(xTaskCom);
   81990:	4b12      	ldr	r3, [pc, #72]	; (819dc <task_move+0x28c>)
   81992:	6818      	ldr	r0, [r3, #0]
   81994:	4b0d      	ldr	r3, [pc, #52]	; (819cc <task_move+0x27c>)
   81996:	4798      	blx	r3
				nextState = STARTGL;
   81998:	2200      	movs	r2, #0
   8199a:	4b07      	ldr	r3, [pc, #28]	; (819b8 <task_move+0x268>)
   8199c:	701a      	strb	r2, [r3, #0]
   8199e:	e05e      	b.n	81a5e <task_move+0x30e>
   819a0:	33333333 	.word	0x33333333
   819a4:	3ff73333 	.word	0x3ff73333
   819a8:	000826c1 	.word	0x000826c1
   819ac:	00082915 	.word	0x00082915
   819b0:	20070a18 	.word	0x20070a18
   819b4:	00081521 	.word	0x00081521
   819b8:	20078dd8 	.word	0x20078dd8
   819bc:	20070140 	.word	0x20070140
   819c0:	000815fd 	.word	0x000815fd
   819c4:	20070a70 	.word	0x20070a70
   819c8:	20078c98 	.word	0x20078c98
   819cc:	00082ac1 	.word	0x00082ac1
   819d0:	00081469 	.word	0x00081469
   819d4:	00081481 	.word	0x00081481
   819d8:	20070a28 	.word	0x20070a28
   819dc:	20078c9c 	.word	0x20078c9c
   819e0:	000825bd 	.word	0x000825bd
   819e4:	00087a84 	.word	0x00087a84
   819e8:	000849f1 	.word	0x000849f1
   819ec:	20070a58 	.word	0x20070a58
   819f0:	20070144 	.word	0x20070144
   819f4:	00084305 	.word	0x00084305
   819f8:	20078dd0 	.word	0x20078dd0
   819fc:	20070a50 	.word	0x20070a50
   81a00:	00080dfd 	.word	0x00080dfd
   81a04:	00080dcd 	.word	0x00080dcd
   81a08:	20070a10 	.word	0x20070a10
   81a0c:	20070a20 	.word	0x20070a20
   81a10:	20070a38 	.word	0x20070a38
   81a14:	20070a2c 	.word	0x20070a2c
   81a18:	20070a60 	.word	0x20070a60
   81a1c:	20070158 	.word	0x20070158
   81a20:	00080f11 	.word	0x00080f11
   81a24:	000810a1 	.word	0x000810a1
   81a28:	00087a8c 	.word	0x00087a8c
   81a2c:	20078ddc 	.word	0x20078ddc
   81a30:	00087a9c 	.word	0x00087a9c
   81a34:	20078d56 	.word	0x20078d56
   81a38:	20078d54 	.word	0x20078d54
   81a3c:	20070a5c 	.word	0x20070a5c
   81a40:	00087aa4 	.word	0x00087aa4
   81a44:	00084625 	.word	0x00084625
   81a48:	0008406d 	.word	0x0008406d
   81a4c:	000848c9 	.word	0x000848c9
   81a50:	000848dd 	.word	0x000848dd
   81a54:	20070148 	.word	0x20070148
			}
			else
			{
				// vTaskResume(xTaskCom);	
				nextState = LIFT;
   81a58:	2205      	movs	r2, #5
   81a5a:	4b03      	ldr	r3, [pc, #12]	; (81a68 <task_move+0x318>)
   81a5c:	701a      	strb	r2, [r3, #0]
			break;
			/************************************************************************/
			/*                                                                      */
			/************************************************************************/
		}
		currentState = nextState;
   81a5e:	4b02      	ldr	r3, [pc, #8]	; (81a68 <task_move+0x318>)
   81a60:	781a      	ldrb	r2, [r3, #0]
   81a62:	4b02      	ldr	r3, [pc, #8]	; (81a6c <task_move+0x31c>)
   81a64:	701a      	strb	r2, [r3, #0]

	}
   81a66:	e683      	b.n	81770 <task_move+0x20>
   81a68:	20078dd8 	.word	0x20078dd8
   81a6c:	20070a18 	.word	0x20070a18

00081a70 <vListInitialise>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
<<<<<<< HEAD
<<<<<<< HEAD
   81330:	f100 0308 	add.w	r3, r0, #8
   81334:	6043      	str	r3, [r0, #4]
=======
   81a70:	f100 0308 	add.w	r3, r0, #8
   81a74:	6043      	str	r3, [r0, #4]
>>>>>>> master
=======
   81a70:	f100 0308 	add.w	r3, r0, #8
   81a74:	6043      	str	r3, [r0, #4]
>>>>>>> master

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
<<<<<<< HEAD
<<<<<<< HEAD
   81336:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8133a:	8102      	strh	r2, [r0, #8]
=======
   81a76:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81a7a:	8102      	strh	r2, [r0, #8]
>>>>>>> master
=======
   81a76:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81a7a:	8102      	strh	r2, [r0, #8]
>>>>>>> master

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
<<<<<<< HEAD
<<<<<<< HEAD
   8133c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   8133e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81340:	2300      	movs	r3, #0
   81342:	6003      	str	r3, [r0, #0]
   81344:	4770      	bx	lr
   81346:	bf00      	nop

00081348 <vListInitialiseItem>:
=======
=======
>>>>>>> master
   81a7c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   81a7e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   81a80:	2300      	movs	r3, #0
   81a82:	6003      	str	r3, [r0, #0]
   81a84:	4770      	bx	lr
   81a86:	bf00      	nop

00081a88 <vListInitialiseItem>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
<<<<<<< HEAD
<<<<<<< HEAD
   81348:	2300      	movs	r3, #0
   8134a:	6103      	str	r3, [r0, #16]
   8134c:	4770      	bx	lr
   8134e:	bf00      	nop

00081350 <vListInsertEnd>:
=======
=======
>>>>>>> master
   81a88:	2300      	movs	r3, #0
   81a8a:	6103      	str	r3, [r0, #16]
   81a8c:	4770      	bx	lr
   81a8e:	bf00      	nop

00081a90 <vListInsertEnd>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
<<<<<<< HEAD
<<<<<<< HEAD
   81350:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81352:	685a      	ldr	r2, [r3, #4]
   81354:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81356:	6842      	ldr	r2, [r0, #4]
   81358:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8135a:	685a      	ldr	r2, [r3, #4]
   8135c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8135e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81360:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81362:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81364:	6803      	ldr	r3, [r0, #0]
   81366:	3301      	adds	r3, #1
   81368:	6003      	str	r3, [r0, #0]
   8136a:	4770      	bx	lr

0008136c <vListInsert>:
=======
=======
>>>>>>> master
   81a90:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   81a92:	685a      	ldr	r2, [r3, #4]
   81a94:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81a96:	6842      	ldr	r2, [r0, #4]
   81a98:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81a9a:	685a      	ldr	r2, [r3, #4]
   81a9c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   81a9e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   81aa0:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81aa2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81aa4:	6803      	ldr	r3, [r0, #0]
   81aa6:	3301      	adds	r3, #1
   81aa8:	6003      	str	r3, [r0, #0]
   81aaa:	4770      	bx	lr

00081aac <vListInsert>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
<<<<<<< HEAD
<<<<<<< HEAD
   8136c:	b410      	push	{r4}
=======
   81aac:	b410      	push	{r4}
>>>>>>> master
=======
   81aac:	b410      	push	{r4}
>>>>>>> master
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
<<<<<<< HEAD
<<<<<<< HEAD
   8136e:	880c      	ldrh	r4, [r1, #0]
=======
   81aae:	880c      	ldrh	r4, [r1, #0]
>>>>>>> master
=======
   81aae:	880c      	ldrh	r4, [r1, #0]
>>>>>>> master
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
<<<<<<< HEAD
<<<<<<< HEAD
   81370:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81374:	429c      	cmp	r4, r3
   81376:	d101      	bne.n	8137c <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81378:	6903      	ldr	r3, [r0, #16]
   8137a:	e00c      	b.n	81396 <vListInsert+0x2a>
=======
=======
>>>>>>> master
   81ab0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81ab4:	429c      	cmp	r4, r3
   81ab6:	d101      	bne.n	81abc <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   81ab8:	6903      	ldr	r3, [r0, #16]
   81aba:	e00c      	b.n	81ad6 <vListInsert+0x2a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
<<<<<<< HEAD
<<<<<<< HEAD
   8137c:	f100 0308 	add.w	r3, r0, #8
   81380:	68c2      	ldr	r2, [r0, #12]
   81382:	8812      	ldrh	r2, [r2, #0]
   81384:	b292      	uxth	r2, r2
   81386:	4294      	cmp	r4, r2
   81388:	d305      	bcc.n	81396 <vListInsert+0x2a>
   8138a:	685b      	ldr	r3, [r3, #4]
   8138c:	685a      	ldr	r2, [r3, #4]
   8138e:	8812      	ldrh	r2, [r2, #0]
   81390:	b292      	uxth	r2, r2
   81392:	4294      	cmp	r4, r2
   81394:	d2f9      	bcs.n	8138a <vListInsert+0x1e>
=======
=======
>>>>>>> master
   81abc:	f100 0308 	add.w	r3, r0, #8
   81ac0:	68c2      	ldr	r2, [r0, #12]
   81ac2:	8812      	ldrh	r2, [r2, #0]
   81ac4:	b292      	uxth	r2, r2
   81ac6:	4294      	cmp	r4, r2
   81ac8:	d305      	bcc.n	81ad6 <vListInsert+0x2a>
   81aca:	685b      	ldr	r3, [r3, #4]
   81acc:	685a      	ldr	r2, [r3, #4]
   81ace:	8812      	ldrh	r2, [r2, #0]
   81ad0:	b292      	uxth	r2, r2
   81ad2:	4294      	cmp	r4, r2
   81ad4:	d2f9      	bcs.n	81aca <vListInsert+0x1e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
<<<<<<< HEAD
<<<<<<< HEAD
   81396:	685a      	ldr	r2, [r3, #4]
   81398:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   8139a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   8139c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   8139e:	6059      	str	r1, [r3, #4]
=======
=======
>>>>>>> master
   81ad6:	685a      	ldr	r2, [r3, #4]
   81ad8:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81ada:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   81adc:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   81ade:	6059      	str	r1, [r3, #4]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
<<<<<<< HEAD
<<<<<<< HEAD
   813a0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   813a2:	6803      	ldr	r3, [r0, #0]
   813a4:	3301      	adds	r3, #1
   813a6:	6003      	str	r3, [r0, #0]
}
   813a8:	f85d 4b04 	ldr.w	r4, [sp], #4
   813ac:	4770      	bx	lr
   813ae:	bf00      	nop

000813b0 <uxListRemove>:
=======
=======
>>>>>>> master
   81ae0:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   81ae2:	6803      	ldr	r3, [r0, #0]
   81ae4:	3301      	adds	r3, #1
   81ae6:	6003      	str	r3, [r0, #0]
}
   81ae8:	f85d 4b04 	ldr.w	r4, [sp], #4
   81aec:	4770      	bx	lr
   81aee:	bf00      	nop

00081af0 <uxListRemove>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
<<<<<<< HEAD
<<<<<<< HEAD
   813b0:	6843      	ldr	r3, [r0, #4]
   813b2:	6882      	ldr	r2, [r0, #8]
   813b4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   813b6:	6883      	ldr	r3, [r0, #8]
   813b8:	6842      	ldr	r2, [r0, #4]
   813ba:	605a      	str	r2, [r3, #4]
=======
=======
>>>>>>> master
   81af0:	6843      	ldr	r3, [r0, #4]
   81af2:	6882      	ldr	r2, [r0, #8]
   81af4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81af6:	6883      	ldr	r3, [r0, #8]
   81af8:	6842      	ldr	r2, [r0, #4]
   81afa:	605a      	str	r2, [r3, #4]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
<<<<<<< HEAD
<<<<<<< HEAD
   813bc:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   813be:	685a      	ldr	r2, [r3, #4]
   813c0:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   813c2:	bf04      	itt	eq
   813c4:	6882      	ldreq	r2, [r0, #8]
   813c6:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   813c8:	2200      	movs	r2, #0
   813ca:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   813cc:	681a      	ldr	r2, [r3, #0]
   813ce:	3a01      	subs	r2, #1
   813d0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   813d2:	6818      	ldr	r0, [r3, #0]
}
   813d4:	4770      	bx	lr
   813d6:	bf00      	nop

000813d8 <prvPortStartFirstTask>:
=======
=======
>>>>>>> master
   81afc:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81afe:	685a      	ldr	r2, [r3, #4]
   81b00:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81b02:	bf04      	itt	eq
   81b04:	6882      	ldreq	r2, [r0, #8]
   81b06:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81b08:	2200      	movs	r2, #0
   81b0a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81b0c:	681a      	ldr	r2, [r3, #0]
   81b0e:	3a01      	subs	r2, #1
   81b10:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81b12:	6818      	ldr	r0, [r3, #0]
}
   81b14:	4770      	bx	lr
   81b16:	bf00      	nop

00081b18 <prvPortStartFirstTask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
<<<<<<< HEAD
<<<<<<< HEAD
   813d8:	4803      	ldr	r0, [pc, #12]	; (813e8 <prvPortStartFirstTask+0x10>)
   813da:	6800      	ldr	r0, [r0, #0]
   813dc:	6800      	ldr	r0, [r0, #0]
   813de:	f380 8808 	msr	MSP, r0
   813e2:	b662      	cpsie	i
   813e4:	df00      	svc	0
   813e6:	bf00      	nop
   813e8:	e000ed08 	.word	0xe000ed08

000813ec <pxPortInitialiseStack>:
=======
=======
>>>>>>> master
   81b18:	4803      	ldr	r0, [pc, #12]	; (81b28 <prvPortStartFirstTask+0x10>)
   81b1a:	6800      	ldr	r0, [r0, #0]
   81b1c:	6800      	ldr	r0, [r0, #0]
   81b1e:	f380 8808 	msr	MSP, r0
   81b22:	b662      	cpsie	i
   81b24:	df00      	svc	0
   81b26:	bf00      	nop
   81b28:	e000ed08 	.word	0xe000ed08

00081b2c <pxPortInitialiseStack>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
<<<<<<< HEAD
<<<<<<< HEAD
   813ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   813f0:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   813f4:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   813f8:	2300      	movs	r3, #0
   813fa:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   813fe:	f840 2c20 	str.w	r2, [r0, #-32]
=======
=======
>>>>>>> master
   81b2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   81b30:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81b34:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81b38:	2300      	movs	r3, #0
   81b3a:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   81b3e:	f840 2c20 	str.w	r2, [r0, #-32]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81402:	3840      	subs	r0, #64	; 0x40
   81404:	4770      	bx	lr
   81406:	bf00      	nop

00081408 <SVC_Handler>:
=======
=======
>>>>>>> master
   81b42:	3840      	subs	r0, #64	; 0x40
   81b44:	4770      	bx	lr
   81b46:	bf00      	nop

00081b48 <SVC_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
<<<<<<< HEAD
<<<<<<< HEAD
   81408:	4b06      	ldr	r3, [pc, #24]	; (81424 <pxCurrentTCBConst2>)
   8140a:	6819      	ldr	r1, [r3, #0]
   8140c:	6808      	ldr	r0, [r1, #0]
   8140e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81412:	f380 8809 	msr	PSP, r0
   81416:	f04f 0000 	mov.w	r0, #0
   8141a:	f380 8811 	msr	BASEPRI, r0
   8141e:	f04e 0e0d 	orr.w	lr, lr, #13
   81422:	4770      	bx	lr

00081424 <pxCurrentTCBConst2>:
   81424:	20078b88 	.word	0x20078b88

00081428 <vPortYieldFromISR>:
=======
=======
>>>>>>> master
   81b48:	4b06      	ldr	r3, [pc, #24]	; (81b64 <pxCurrentTCBConst2>)
   81b4a:	6819      	ldr	r1, [r3, #0]
   81b4c:	6808      	ldr	r0, [r1, #0]
   81b4e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81b52:	f380 8809 	msr	PSP, r0
   81b56:	f04f 0000 	mov.w	r0, #0
   81b5a:	f380 8811 	msr	BASEPRI, r0
   81b5e:	f04e 0e0d 	orr.w	lr, lr, #13
   81b62:	4770      	bx	lr

00081b64 <pxCurrentTCBConst2>:
   81b64:	20078ba0 	.word	0x20078ba0

00081b68 <vPortYieldFromISR>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
<<<<<<< HEAD
<<<<<<< HEAD
   81428:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   8142c:	4b01      	ldr	r3, [pc, #4]	; (81434 <vPortYieldFromISR+0xc>)
   8142e:	601a      	str	r2, [r3, #0]
   81430:	4770      	bx	lr
   81432:	bf00      	nop
   81434:	e000ed04 	.word	0xe000ed04

00081438 <ulPortSetInterruptMask>:
=======
=======
>>>>>>> master
   81b68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81b6c:	4b01      	ldr	r3, [pc, #4]	; (81b74 <vPortYieldFromISR+0xc>)
   81b6e:	601a      	str	r2, [r3, #0]
   81b70:	4770      	bx	lr
   81b72:	bf00      	nop
   81b74:	e000ed04 	.word	0xe000ed04

00081b78 <ulPortSetInterruptMask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
<<<<<<< HEAD
<<<<<<< HEAD
   81438:	f3ef 8011 	mrs	r0, BASEPRI
   8143c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81440:	f381 8811 	msr	BASEPRI, r1
   81444:	4770      	bx	lr
=======
=======
>>>>>>> master
   81b78:	f3ef 8011 	mrs	r0, BASEPRI
   81b7c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81b80:	f381 8811 	msr	BASEPRI, r1
   81b84:	4770      	bx	lr
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81446:	2000      	movs	r0, #0

00081448 <vPortEnterCritical>:
=======
   81b86:	2000      	movs	r0, #0

00081b88 <vPortEnterCritical>:
>>>>>>> master
=======
   81b86:	2000      	movs	r0, #0

00081b88 <vPortEnterCritical>:
>>>>>>> master
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81448:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   8144a:	4b03      	ldr	r3, [pc, #12]	; (81458 <vPortEnterCritical+0x10>)
   8144c:	4798      	blx	r3
	uxCriticalNesting++;
   8144e:	4b03      	ldr	r3, [pc, #12]	; (8145c <vPortEnterCritical+0x14>)
   81450:	681a      	ldr	r2, [r3, #0]
   81452:	3201      	adds	r2, #1
   81454:	601a      	str	r2, [r3, #0]
   81456:	bd08      	pop	{r3, pc}
   81458:	00081439 	.word	0x00081439
   8145c:	20070160 	.word	0x20070160

00081460 <vPortClearInterruptMask>:
=======
   81b88:	b508      	push	{r3, lr}
=======
   81b88:	b508      	push	{r3, lr}
>>>>>>> master
	portDISABLE_INTERRUPTS();
   81b8a:	4b03      	ldr	r3, [pc, #12]	; (81b98 <vPortEnterCritical+0x10>)
   81b8c:	4798      	blx	r3
	uxCriticalNesting++;
   81b8e:	4b03      	ldr	r3, [pc, #12]	; (81b9c <vPortEnterCritical+0x14>)
   81b90:	681a      	ldr	r2, [r3, #0]
   81b92:	3201      	adds	r2, #1
   81b94:	601a      	str	r2, [r3, #0]
   81b96:	bd08      	pop	{r3, pc}
   81b98:	00081b79 	.word	0x00081b79
   81b9c:	20070168 	.word	0x20070168

00081ba0 <vPortClearInterruptMask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
<<<<<<< HEAD
<<<<<<< HEAD
   81460:	f380 8811 	msr	BASEPRI, r0
   81464:	4770      	bx	lr
   81466:	bf00      	nop

00081468 <vPortExitCritical>:
=======
=======
>>>>>>> master
   81ba0:	f380 8811 	msr	BASEPRI, r0
   81ba4:	4770      	bx	lr
   81ba6:	bf00      	nop

00081ba8 <vPortExitCritical>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81468:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   8146a:	4a04      	ldr	r2, [pc, #16]	; (8147c <vPortExitCritical+0x14>)
   8146c:	6813      	ldr	r3, [r2, #0]
   8146e:	3b01      	subs	r3, #1
   81470:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   81472:	b913      	cbnz	r3, 8147a <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   81474:	2000      	movs	r0, #0
   81476:	4b02      	ldr	r3, [pc, #8]	; (81480 <vPortExitCritical+0x18>)
   81478:	4798      	blx	r3
   8147a:	bd08      	pop	{r3, pc}
   8147c:	20070160 	.word	0x20070160
   81480:	00081461 	.word	0x00081461

00081484 <PendSV_Handler>:
=======
=======
>>>>>>> master
   81ba8:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   81baa:	4a04      	ldr	r2, [pc, #16]	; (81bbc <vPortExitCritical+0x14>)
   81bac:	6813      	ldr	r3, [r2, #0]
   81bae:	3b01      	subs	r3, #1
   81bb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   81bb2:	b913      	cbnz	r3, 81bba <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   81bb4:	2000      	movs	r0, #0
   81bb6:	4b02      	ldr	r3, [pc, #8]	; (81bc0 <vPortExitCritical+0x18>)
   81bb8:	4798      	blx	r3
   81bba:	bd08      	pop	{r3, pc}
   81bbc:	20070168 	.word	0x20070168
   81bc0:	00081ba1 	.word	0x00081ba1

00081bc4 <PendSV_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
<<<<<<< HEAD
<<<<<<< HEAD
   81484:	f3ef 8009 	mrs	r0, PSP
   81488:	4b0c      	ldr	r3, [pc, #48]	; (814bc <pxCurrentTCBConst>)
   8148a:	681a      	ldr	r2, [r3, #0]
   8148c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81490:	6010      	str	r0, [r2, #0]
   81492:	e92d 4008 	stmdb	sp!, {r3, lr}
   81496:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   8149a:	f380 8811 	msr	BASEPRI, r0
   8149e:	f000 fec5 	bl	8222c <vTaskSwitchContext>
   814a2:	f04f 0000 	mov.w	r0, #0
   814a6:	f380 8811 	msr	BASEPRI, r0
   814aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   814ae:	6819      	ldr	r1, [r3, #0]
   814b0:	6808      	ldr	r0, [r1, #0]
   814b2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   814b6:	f380 8809 	msr	PSP, r0
   814ba:	4770      	bx	lr

000814bc <pxCurrentTCBConst>:
   814bc:	20078b88 	.word	0x20078b88

000814c0 <SysTick_Handler>:
=======
=======
>>>>>>> master
   81bc4:	f3ef 8009 	mrs	r0, PSP
   81bc8:	4b0c      	ldr	r3, [pc, #48]	; (81bfc <pxCurrentTCBConst>)
   81bca:	681a      	ldr	r2, [r3, #0]
   81bcc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81bd0:	6010      	str	r0, [r2, #0]
   81bd2:	e92d 4008 	stmdb	sp!, {r3, lr}
   81bd6:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81bda:	f380 8811 	msr	BASEPRI, r0
   81bde:	f000 ff27 	bl	82a30 <vTaskSwitchContext>
   81be2:	f04f 0000 	mov.w	r0, #0
   81be6:	f380 8811 	msr	BASEPRI, r0
   81bea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81bee:	6819      	ldr	r1, [r3, #0]
   81bf0:	6808      	ldr	r0, [r1, #0]
   81bf2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81bf6:	f380 8809 	msr	PSP, r0
   81bfa:	4770      	bx	lr

00081bfc <pxCurrentTCBConst>:
   81bfc:	20078ba0 	.word	0x20078ba0

00081c00 <SysTick_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   814c0:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   814c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   814c6:	4b05      	ldr	r3, [pc, #20]	; (814dc <SysTick_Handler+0x1c>)
   814c8:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   81c00:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81c06:	4b05      	ldr	r3, [pc, #20]	; (81c1c <SysTick_Handler+0x1c>)
   81c08:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
<<<<<<< HEAD
<<<<<<< HEAD
   814ca:	4b05      	ldr	r3, [pc, #20]	; (814e0 <SysTick_Handler+0x20>)
   814cc:	4798      	blx	r3
	{
		vTaskIncrementTick();
   814ce:	4b05      	ldr	r3, [pc, #20]	; (814e4 <SysTick_Handler+0x24>)
   814d0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   814d2:	2000      	movs	r0, #0
   814d4:	4b04      	ldr	r3, [pc, #16]	; (814e8 <SysTick_Handler+0x28>)
   814d6:	4798      	blx	r3
   814d8:	bd08      	pop	{r3, pc}
   814da:	bf00      	nop
   814dc:	e000ed04 	.word	0xe000ed04
   814e0:	00081439 	.word	0x00081439
   814e4:	00081edd 	.word	0x00081edd
   814e8:	00081461 	.word	0x00081461

000814ec <vPortSetupTimerInterrupt>:
=======
=======
>>>>>>> master
   81c0a:	4b05      	ldr	r3, [pc, #20]	; (81c20 <SysTick_Handler+0x20>)
   81c0c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   81c0e:	4b05      	ldr	r3, [pc, #20]	; (81c24 <SysTick_Handler+0x24>)
   81c10:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81c12:	2000      	movs	r0, #0
   81c14:	4b04      	ldr	r3, [pc, #16]	; (81c28 <SysTick_Handler+0x28>)
   81c16:	4798      	blx	r3
   81c18:	bd08      	pop	{r3, pc}
   81c1a:	bf00      	nop
   81c1c:	e000ed04 	.word	0xe000ed04
   81c20:	00081b79 	.word	0x00081b79
   81c24:	000826e1 	.word	0x000826e1
   81c28:	00081ba1 	.word	0x00081ba1

00081c2c <vPortSetupTimerInterrupt>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
<<<<<<< HEAD
<<<<<<< HEAD
   814ec:	4a03      	ldr	r2, [pc, #12]	; (814fc <vPortSetupTimerInterrupt+0x10>)
   814ee:	4b04      	ldr	r3, [pc, #16]	; (81500 <vPortSetupTimerInterrupt+0x14>)
   814f0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   814f2:	2207      	movs	r2, #7
   814f4:	3b04      	subs	r3, #4
   814f6:	601a      	str	r2, [r3, #0]
   814f8:	4770      	bx	lr
   814fa:	bf00      	nop
   814fc:	0001481f 	.word	0x0001481f
   81500:	e000e014 	.word	0xe000e014

00081504 <xPortStartScheduler>:
=======
=======
>>>>>>> master
   81c2c:	4a03      	ldr	r2, [pc, #12]	; (81c3c <vPortSetupTimerInterrupt+0x10>)
   81c2e:	4b04      	ldr	r3, [pc, #16]	; (81c40 <vPortSetupTimerInterrupt+0x14>)
   81c30:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   81c32:	2207      	movs	r2, #7
   81c34:	3b04      	subs	r3, #4
   81c36:	601a      	str	r2, [r3, #0]
   81c38:	4770      	bx	lr
   81c3a:	bf00      	nop
   81c3c:	0001481f 	.word	0x0001481f
   81c40:	e000e014 	.word	0xe000e014

00081c44 <xPortStartScheduler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81504:	b510      	push	{r4, lr}
=======
   81c44:	b510      	push	{r4, lr}
>>>>>>> master
=======
   81c44:	b510      	push	{r4, lr}
>>>>>>> master
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
<<<<<<< HEAD
<<<<<<< HEAD
   81506:	4b09      	ldr	r3, [pc, #36]	; (8152c <xPortStartScheduler+0x28>)
   81508:	681a      	ldr	r2, [r3, #0]
   8150a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   8150e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81510:	681a      	ldr	r2, [r3, #0]
   81512:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81516:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   81c46:	4b09      	ldr	r3, [pc, #36]	; (81c6c <xPortStartScheduler+0x28>)
   81c48:	681a      	ldr	r2, [r3, #0]
   81c4a:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81c4e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81c50:	681a      	ldr	r2, [r3, #0]
   81c52:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81c56:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
<<<<<<< HEAD
<<<<<<< HEAD
   81518:	4b05      	ldr	r3, [pc, #20]	; (81530 <xPortStartScheduler+0x2c>)
   8151a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   8151c:	2400      	movs	r4, #0
   8151e:	4b05      	ldr	r3, [pc, #20]	; (81534 <xPortStartScheduler+0x30>)
   81520:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81522:	4b05      	ldr	r3, [pc, #20]	; (81538 <xPortStartScheduler+0x34>)
   81524:	4798      	blx	r3
=======
=======
>>>>>>> master
   81c58:	4b05      	ldr	r3, [pc, #20]	; (81c70 <xPortStartScheduler+0x2c>)
   81c5a:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81c5c:	2400      	movs	r4, #0
   81c5e:	4b05      	ldr	r3, [pc, #20]	; (81c74 <xPortStartScheduler+0x30>)
   81c60:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81c62:	4b05      	ldr	r3, [pc, #20]	; (81c78 <xPortStartScheduler+0x34>)
   81c64:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Should not get here! */
	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81526:	4620      	mov	r0, r4
   81528:	bd10      	pop	{r4, pc}
   8152a:	bf00      	nop
   8152c:	e000ed20 	.word	0xe000ed20
   81530:	000814ed 	.word	0x000814ed
   81534:	20070160 	.word	0x20070160
   81538:	000813d9 	.word	0x000813d9

0008153c <prvInsertBlockIntoFreeList>:
=======
=======
>>>>>>> master
   81c66:	4620      	mov	r0, r4
   81c68:	bd10      	pop	{r4, pc}
   81c6a:	bf00      	nop
   81c6c:	e000ed20 	.word	0xe000ed20
   81c70:	00081c2d 	.word	0x00081c2d
   81c74:	20070168 	.word	0x20070168
   81c78:	00081b19 	.word	0x00081b19

00081c7c <prvInsertBlockIntoFreeList>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
<<<<<<< HEAD
<<<<<<< HEAD
   8153c:	b430      	push	{r4, r5}
=======
   81c7c:	b430      	push	{r4, r5}
>>>>>>> master
=======
   81c7c:	b430      	push	{r4, r5}
>>>>>>> master
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
<<<<<<< HEAD
<<<<<<< HEAD
   8153e:	4a13      	ldr	r2, [pc, #76]	; (8158c <prvInsertBlockIntoFreeList+0x50>)
   81540:	6813      	ldr	r3, [r2, #0]
   81542:	4283      	cmp	r3, r0
   81544:	d201      	bcs.n	8154a <prvInsertBlockIntoFreeList+0xe>
   81546:	461a      	mov	r2, r3
   81548:	e7fa      	b.n	81540 <prvInsertBlockIntoFreeList+0x4>
   8154a:	4611      	mov	r1, r2
=======
=======
>>>>>>> master
   81c7e:	4a13      	ldr	r2, [pc, #76]	; (81ccc <prvInsertBlockIntoFreeList+0x50>)
   81c80:	6813      	ldr	r3, [r2, #0]
   81c82:	4283      	cmp	r3, r0
   81c84:	d201      	bcs.n	81c8a <prvInsertBlockIntoFreeList+0xe>
   81c86:	461a      	mov	r2, r3
   81c88:	e7fa      	b.n	81c80 <prvInsertBlockIntoFreeList+0x4>
   81c8a:	4611      	mov	r1, r2
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
<<<<<<< HEAD
<<<<<<< HEAD
   8154c:	6854      	ldr	r4, [r2, #4]
   8154e:	1915      	adds	r5, r2, r4
   81550:	4285      	cmp	r5, r0
   81552:	d103      	bne.n	8155c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81554:	6868      	ldr	r0, [r5, #4]
   81556:	4404      	add	r4, r0
   81558:	6054      	str	r4, [r2, #4]
   8155a:	4610      	mov	r0, r2
=======
=======
>>>>>>> master
   81c8c:	6854      	ldr	r4, [r2, #4]
   81c8e:	1915      	adds	r5, r2, r4
   81c90:	4285      	cmp	r5, r0
   81c92:	d103      	bne.n	81c9c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   81c94:	6868      	ldr	r0, [r5, #4]
   81c96:	4404      	add	r4, r0
   81c98:	6054      	str	r4, [r2, #4]
   81c9a:	4610      	mov	r0, r2
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
<<<<<<< HEAD
<<<<<<< HEAD
   8155c:	6842      	ldr	r2, [r0, #4]
   8155e:	1884      	adds	r4, r0, r2
   81560:	42a3      	cmp	r3, r4
   81562:	d10c      	bne.n	8157e <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81564:	4c0a      	ldr	r4, [pc, #40]	; (81590 <prvInsertBlockIntoFreeList+0x54>)
   81566:	6824      	ldr	r4, [r4, #0]
   81568:	429c      	cmp	r4, r3
   8156a:	d006      	beq.n	8157a <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   8156c:	685b      	ldr	r3, [r3, #4]
   8156e:	441a      	add	r2, r3
   81570:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81572:	680b      	ldr	r3, [r1, #0]
   81574:	681b      	ldr	r3, [r3, #0]
   81576:	6003      	str	r3, [r0, #0]
   81578:	e002      	b.n	81580 <prvInsertBlockIntoFreeList+0x44>
=======
=======
>>>>>>> master
   81c9c:	6842      	ldr	r2, [r0, #4]
   81c9e:	1884      	adds	r4, r0, r2
   81ca0:	42a3      	cmp	r3, r4
   81ca2:	d10c      	bne.n	81cbe <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   81ca4:	4c0a      	ldr	r4, [pc, #40]	; (81cd0 <prvInsertBlockIntoFreeList+0x54>)
   81ca6:	6824      	ldr	r4, [r4, #0]
   81ca8:	429c      	cmp	r4, r3
   81caa:	d006      	beq.n	81cba <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   81cac:	685b      	ldr	r3, [r3, #4]
   81cae:	441a      	add	r2, r3
   81cb0:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   81cb2:	680b      	ldr	r3, [r1, #0]
   81cb4:	681b      	ldr	r3, [r3, #0]
   81cb6:	6003      	str	r3, [r0, #0]
   81cb8:	e002      	b.n	81cc0 <prvInsertBlockIntoFreeList+0x44>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
<<<<<<< HEAD
<<<<<<< HEAD
   8157a:	6003      	str	r3, [r0, #0]
   8157c:	e000      	b.n	81580 <prvInsertBlockIntoFreeList+0x44>
=======
   81cba:	6003      	str	r3, [r0, #0]
   81cbc:	e000      	b.n	81cc0 <prvInsertBlockIntoFreeList+0x44>
>>>>>>> master
=======
   81cba:	6003      	str	r3, [r0, #0]
   81cbc:	e000      	b.n	81cc0 <prvInsertBlockIntoFreeList+0x44>
>>>>>>> master
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
<<<<<<< HEAD
<<<<<<< HEAD
   8157e:	6003      	str	r3, [r0, #0]
=======
   81cbe:	6003      	str	r3, [r0, #0]
>>>>>>> master
=======
   81cbe:	6003      	str	r3, [r0, #0]
>>>>>>> master

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
<<<<<<< HEAD
<<<<<<< HEAD
   81580:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81582:	bf18      	it	ne
   81584:	6008      	strne	r0, [r1, #0]
	}
}
   81586:	bc30      	pop	{r4, r5}
   81588:	4770      	bx	lr
   8158a:	bf00      	nop
   8158c:	20078a64 	.word	0x20078a64
   81590:	20078a60 	.word	0x20078a60

00081594 <pvPortMalloc>:
=======
=======
>>>>>>> master
   81cc0:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   81cc2:	bf18      	it	ne
   81cc4:	6008      	strne	r0, [r1, #0]
	}
}
   81cc6:	bc30      	pop	{r4, r5}
   81cc8:	4770      	bx	lr
   81cca:	bf00      	nop
   81ccc:	20078a7c 	.word	0x20078a7c
   81cd0:	20078a78 	.word	0x20078a78

00081cd4 <pvPortMalloc>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81594:	b538      	push	{r3, r4, r5, lr}
   81596:	4604      	mov	r4, r0
=======
   81cd4:	b538      	push	{r3, r4, r5, lr}
   81cd6:	4604      	mov	r4, r0
>>>>>>> master
=======
   81cd4:	b538      	push	{r3, r4, r5, lr}
   81cd6:	4604      	mov	r4, r0
>>>>>>> master
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   81598:	4b28      	ldr	r3, [pc, #160]	; (8163c <pvPortMalloc+0xa8>)
   8159a:	4798      	blx	r3
=======
   81cd8:	4b28      	ldr	r3, [pc, #160]	; (81d7c <pvPortMalloc+0xa8>)
   81cda:	4798      	blx	r3
>>>>>>> master
=======
   81cd8:	4b28      	ldr	r3, [pc, #160]	; (81d7c <pvPortMalloc+0xa8>)
   81cda:	4798      	blx	r3
>>>>>>> master
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
<<<<<<< HEAD
<<<<<<< HEAD
   8159c:	4b28      	ldr	r3, [pc, #160]	; (81640 <pvPortMalloc+0xac>)
   8159e:	681b      	ldr	r3, [r3, #0]
   815a0:	b99b      	cbnz	r3, 815ca <pvPortMalloc+0x36>
=======
   81cdc:	4b28      	ldr	r3, [pc, #160]	; (81d80 <pvPortMalloc+0xac>)
   81cde:	681b      	ldr	r3, [r3, #0]
   81ce0:	b99b      	cbnz	r3, 81d0a <pvPortMalloc+0x36>
>>>>>>> master
=======
   81cdc:	4b28      	ldr	r3, [pc, #160]	; (81d80 <pvPortMalloc+0xac>)
   81cde:	681b      	ldr	r3, [r3, #0]
   81ce0:	b99b      	cbnz	r3, 81d0a <pvPortMalloc+0x36>
>>>>>>> master
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
<<<<<<< HEAD
<<<<<<< HEAD
   815a2:	4a28      	ldr	r2, [pc, #160]	; (81644 <pvPortMalloc+0xb0>)
   815a4:	4b28      	ldr	r3, [pc, #160]	; (81648 <pvPortMalloc+0xb4>)
   815a6:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   815a8:	2100      	movs	r1, #0
   815aa:	6051      	str	r1, [r2, #4]
=======
=======
>>>>>>> master
   81ce2:	4a28      	ldr	r2, [pc, #160]	; (81d84 <pvPortMalloc+0xb0>)
   81ce4:	4b28      	ldr	r3, [pc, #160]	; (81d88 <pvPortMalloc+0xb4>)
   81ce6:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81ce8:	2100      	movs	r1, #0
   81cea:	6051      	str	r1, [r2, #4]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
<<<<<<< HEAD
<<<<<<< HEAD
   815ac:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   815b0:	1898      	adds	r0, r3, r2
   815b2:	4d23      	ldr	r5, [pc, #140]	; (81640 <pvPortMalloc+0xac>)
   815b4:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   815b6:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   815ba:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   815bc:	5099      	str	r1, [r3, r2]
=======
=======
>>>>>>> master
   81cec:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   81cf0:	1898      	adds	r0, r3, r2
   81cf2:	4d23      	ldr	r5, [pc, #140]	; (81d80 <pvPortMalloc+0xac>)
   81cf4:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   81cf6:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   81cfa:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   81cfc:	5099      	str	r1, [r3, r2]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
<<<<<<< HEAD
<<<<<<< HEAD
   815be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   815c0:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   815c2:	4b22      	ldr	r3, [pc, #136]	; (8164c <pvPortMalloc+0xb8>)
   815c4:	681a      	ldr	r2, [r3, #0]
   815c6:	3a10      	subs	r2, #16
   815c8:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   81cfe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   81d00:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   81d02:	4b22      	ldr	r3, [pc, #136]	; (81d8c <pvPortMalloc+0xb8>)
   81d04:	681a      	ldr	r2, [r3, #0]
   81d06:	3a10      	subs	r2, #16
   81d08:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   815ca:	2c00      	cmp	r4, #0
   815cc:	d02d      	beq.n	8162a <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   815ce:	f104 0210 	add.w	r2, r4, #16
=======
=======
>>>>>>> master
   81d0a:	2c00      	cmp	r4, #0
   81d0c:	d02d      	beq.n	81d6a <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81d0e:	f104 0210 	add.w	r2, r4, #16
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
<<<<<<< HEAD
<<<<<<< HEAD
   815d2:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   815d6:	bf1c      	itt	ne
   815d8:	f022 0207 	bicne.w	r2, r2, #7
   815dc:	3208      	addne	r2, #8
=======
=======
>>>>>>> master
   81d12:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81d16:	bf1c      	itt	ne
   81d18:	f022 0207 	bicne.w	r2, r2, #7
   81d1c:	3208      	addne	r2, #8
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
<<<<<<< HEAD
<<<<<<< HEAD
   815de:	1e51      	subs	r1, r2, #1
   815e0:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   815e4:	4299      	cmp	r1, r3
   815e6:	d822      	bhi.n	8162e <pvPortMalloc+0x9a>
=======
=======
>>>>>>> master
   81d1e:	1e51      	subs	r1, r2, #1
   81d20:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   81d24:	4299      	cmp	r1, r3
   81d26:	d822      	bhi.n	81d6e <pvPortMalloc+0x9a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
<<<<<<< HEAD
<<<<<<< HEAD
   815e8:	4916      	ldr	r1, [pc, #88]	; (81644 <pvPortMalloc+0xb0>)
   815ea:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   815ec:	6863      	ldr	r3, [r4, #4]
   815ee:	429a      	cmp	r2, r3
   815f0:	d904      	bls.n	815fc <pvPortMalloc+0x68>
   815f2:	6823      	ldr	r3, [r4, #0]
   815f4:	b113      	cbz	r3, 815fc <pvPortMalloc+0x68>
   815f6:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   815f8:	461c      	mov	r4, r3
   815fa:	e7f7      	b.n	815ec <pvPortMalloc+0x58>
=======
=======
>>>>>>> master
   81d28:	4916      	ldr	r1, [pc, #88]	; (81d84 <pvPortMalloc+0xb0>)
   81d2a:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81d2c:	6863      	ldr	r3, [r4, #4]
   81d2e:	429a      	cmp	r2, r3
   81d30:	d904      	bls.n	81d3c <pvPortMalloc+0x68>
   81d32:	6823      	ldr	r3, [r4, #0]
   81d34:	b113      	cbz	r3, 81d3c <pvPortMalloc+0x68>
   81d36:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   81d38:	461c      	mov	r4, r3
   81d3a:	e7f7      	b.n	81d2c <pvPortMalloc+0x58>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
<<<<<<< HEAD
<<<<<<< HEAD
   815fc:	4b10      	ldr	r3, [pc, #64]	; (81640 <pvPortMalloc+0xac>)
   815fe:	681b      	ldr	r3, [r3, #0]
   81600:	429c      	cmp	r4, r3
   81602:	d016      	beq.n	81632 <pvPortMalloc+0x9e>
=======
=======
>>>>>>> master
   81d3c:	4b10      	ldr	r3, [pc, #64]	; (81d80 <pvPortMalloc+0xac>)
   81d3e:	681b      	ldr	r3, [r3, #0]
   81d40:	429c      	cmp	r4, r3
   81d42:	d016      	beq.n	81d72 <pvPortMalloc+0x9e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
<<<<<<< HEAD
<<<<<<< HEAD
   81604:	680d      	ldr	r5, [r1, #0]
   81606:	3510      	adds	r5, #16
=======
   81d44:	680d      	ldr	r5, [r1, #0]
   81d46:	3510      	adds	r5, #16
>>>>>>> master
=======
   81d44:	680d      	ldr	r5, [r1, #0]
   81d46:	3510      	adds	r5, #16
>>>>>>> master

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
<<<<<<< HEAD
<<<<<<< HEAD
   81608:	6823      	ldr	r3, [r4, #0]
   8160a:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   8160c:	6863      	ldr	r3, [r4, #4]
   8160e:	1a9b      	subs	r3, r3, r2
   81610:	2b20      	cmp	r3, #32
   81612:	d904      	bls.n	8161e <pvPortMalloc+0x8a>
=======
=======
>>>>>>> master
   81d48:	6823      	ldr	r3, [r4, #0]
   81d4a:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81d4c:	6863      	ldr	r3, [r4, #4]
   81d4e:	1a9b      	subs	r3, r3, r2
   81d50:	2b20      	cmp	r3, #32
   81d52:	d904      	bls.n	81d5e <pvPortMalloc+0x8a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
<<<<<<< HEAD
<<<<<<< HEAD
   81614:	18a0      	adds	r0, r4, r2
=======
   81d54:	18a0      	adds	r0, r4, r2
>>>>>>> master
=======
   81d54:	18a0      	adds	r0, r4, r2
>>>>>>> master

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
<<<<<<< HEAD
<<<<<<< HEAD
   81616:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81618:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   8161a:	4b0d      	ldr	r3, [pc, #52]	; (81650 <pvPortMalloc+0xbc>)
   8161c:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   8161e:	4b0b      	ldr	r3, [pc, #44]	; (8164c <pvPortMalloc+0xb8>)
   81620:	681a      	ldr	r2, [r3, #0]
   81622:	6861      	ldr	r1, [r4, #4]
   81624:	1a52      	subs	r2, r2, r1
   81626:	601a      	str	r2, [r3, #0]
   81628:	e004      	b.n	81634 <pvPortMalloc+0xa0>
=======
=======
>>>>>>> master
   81d56:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   81d58:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81d5a:	4b0d      	ldr	r3, [pc, #52]	; (81d90 <pvPortMalloc+0xbc>)
   81d5c:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   81d5e:	4b0b      	ldr	r3, [pc, #44]	; (81d8c <pvPortMalloc+0xb8>)
   81d60:	681a      	ldr	r2, [r3, #0]
   81d62:	6861      	ldr	r1, [r4, #4]
   81d64:	1a52      	subs	r2, r2, r1
   81d66:	601a      	str	r2, [r3, #0]
   81d68:	e004      	b.n	81d74 <pvPortMalloc+0xa0>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
<<<<<<< HEAD
<<<<<<< HEAD
   8162a:	2500      	movs	r5, #0
   8162c:	e002      	b.n	81634 <pvPortMalloc+0xa0>
   8162e:	2500      	movs	r5, #0
   81630:	e000      	b.n	81634 <pvPortMalloc+0xa0>
   81632:	2500      	movs	r5, #0
=======
=======
>>>>>>> master
   81d6a:	2500      	movs	r5, #0
   81d6c:	e002      	b.n	81d74 <pvPortMalloc+0xa0>
   81d6e:	2500      	movs	r5, #0
   81d70:	e000      	b.n	81d74 <pvPortMalloc+0xa0>
   81d72:	2500      	movs	r5, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
<<<<<<< HEAD
<<<<<<< HEAD
   81634:	4b07      	ldr	r3, [pc, #28]	; (81654 <pvPortMalloc+0xc0>)
   81636:	4798      	blx	r3
=======
   81d74:	4b07      	ldr	r3, [pc, #28]	; (81d94 <pvPortMalloc+0xc0>)
   81d76:	4798      	blx	r3
>>>>>>> master
=======
   81d74:	4b07      	ldr	r3, [pc, #28]	; (81d94 <pvPortMalloc+0xc0>)
   81d76:	4798      	blx	r3
>>>>>>> master
		}
	}
	#endif

	return pvReturn;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81638:	4628      	mov	r0, r5
   8163a:	bd38      	pop	{r3, r4, r5, pc}
   8163c:	00081ead 	.word	0x00081ead
   81640:	20078a60 	.word	0x20078a60
   81644:	20078a64 	.word	0x20078a64
   81648:	20070a60 	.word	0x20070a60
   8164c:	20070164 	.word	0x20070164
   81650:	0008153d 	.word	0x0008153d
   81654:	00082009 	.word	0x00082009

00081658 <vPortFree>:
=======
=======
>>>>>>> master
   81d78:	4628      	mov	r0, r5
   81d7a:	bd38      	pop	{r3, r4, r5, pc}
   81d7c:	000826b1 	.word	0x000826b1
   81d80:	20078a78 	.word	0x20078a78
   81d84:	20078a7c 	.word	0x20078a7c
   81d88:	20070a78 	.word	0x20070a78
   81d8c:	2007016c 	.word	0x2007016c
   81d90:	00081c7d 	.word	0x00081c7d
   81d94:	0008280d 	.word	0x0008280d

00081d98 <vPortFree>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81658:	b510      	push	{r4, lr}
=======
   81d98:	b510      	push	{r4, lr}
>>>>>>> master
=======
   81d98:	b510      	push	{r4, lr}
>>>>>>> master
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
<<<<<<< HEAD
<<<<<<< HEAD
   8165a:	4604      	mov	r4, r0
   8165c:	b168      	cbz	r0, 8167a <vPortFree+0x22>
=======
   81d9a:	4604      	mov	r4, r0
   81d9c:	b168      	cbz	r0, 81dba <vPortFree+0x22>
>>>>>>> master
=======
   81d9a:	4604      	mov	r4, r0
   81d9c:	b168      	cbz	r0, 81dba <vPortFree+0x22>
>>>>>>> master
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   8165e:	4b07      	ldr	r3, [pc, #28]	; (8167c <vPortFree+0x24>)
   81660:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81662:	4b07      	ldr	r3, [pc, #28]	; (81680 <vPortFree+0x28>)
   81664:	6819      	ldr	r1, [r3, #0]
   81666:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   8166a:	440a      	add	r2, r1
   8166c:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   8166e:	f1a4 0010 	sub.w	r0, r4, #16
   81672:	4b04      	ldr	r3, [pc, #16]	; (81684 <vPortFree+0x2c>)
   81674:	4798      	blx	r3
		}
		xTaskResumeAll();
   81676:	4b04      	ldr	r3, [pc, #16]	; (81688 <vPortFree+0x30>)
   81678:	4798      	blx	r3
   8167a:	bd10      	pop	{r4, pc}
   8167c:	00081ead 	.word	0x00081ead
   81680:	20070164 	.word	0x20070164
   81684:	0008153d 	.word	0x0008153d
   81688:	00082009 	.word	0x00082009

0008168c <prvCopyDataToQueue>:
=======
=======
>>>>>>> master
   81d9e:	4b07      	ldr	r3, [pc, #28]	; (81dbc <vPortFree+0x24>)
   81da0:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81da2:	4b07      	ldr	r3, [pc, #28]	; (81dc0 <vPortFree+0x28>)
   81da4:	6819      	ldr	r1, [r3, #0]
   81da6:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81daa:	440a      	add	r2, r1
   81dac:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   81dae:	f1a4 0010 	sub.w	r0, r4, #16
   81db2:	4b04      	ldr	r3, [pc, #16]	; (81dc4 <vPortFree+0x2c>)
   81db4:	4798      	blx	r3
		}
		xTaskResumeAll();
   81db6:	4b04      	ldr	r3, [pc, #16]	; (81dc8 <vPortFree+0x30>)
   81db8:	4798      	blx	r3
   81dba:	bd10      	pop	{r4, pc}
   81dbc:	000826b1 	.word	0x000826b1
   81dc0:	2007016c 	.word	0x2007016c
   81dc4:	00081c7d 	.word	0x00081c7d
   81dc8:	0008280d 	.word	0x0008280d

00081dcc <prvCopyDataToQueue>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
<<<<<<< HEAD
<<<<<<< HEAD
   8168c:	b510      	push	{r4, lr}
   8168e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81690:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81692:	b93b      	cbnz	r3, 816a4 <prvCopyDataToQueue+0x18>
=======
=======
>>>>>>> master
   81dcc:	b510      	push	{r4, lr}
   81dce:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81dd0:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81dd2:	b93b      	cbnz	r3, 81de4 <prvCopyDataToQueue+0x18>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
<<<<<<< HEAD
<<<<<<< HEAD
   81694:	6803      	ldr	r3, [r0, #0]
   81696:	bb1b      	cbnz	r3, 816e0 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81698:	6840      	ldr	r0, [r0, #4]
   8169a:	4b13      	ldr	r3, [pc, #76]	; (816e8 <prvCopyDataToQueue+0x5c>)
   8169c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   8169e:	2300      	movs	r3, #0
   816a0:	6063      	str	r3, [r4, #4]
   816a2:	e01d      	b.n	816e0 <prvCopyDataToQueue+0x54>
=======
=======
>>>>>>> master
   81dd4:	6803      	ldr	r3, [r0, #0]
   81dd6:	bb1b      	cbnz	r3, 81e20 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81dd8:	6840      	ldr	r0, [r0, #4]
   81dda:	4b13      	ldr	r3, [pc, #76]	; (81e28 <prvCopyDataToQueue+0x5c>)
   81ddc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81dde:	2300      	movs	r3, #0
   81de0:	6063      	str	r3, [r4, #4]
   81de2:	e01d      	b.n	81e20 <prvCopyDataToQueue+0x54>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
<<<<<<< HEAD
<<<<<<< HEAD
   816a4:	b96a      	cbnz	r2, 816c2 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   816a6:	6880      	ldr	r0, [r0, #8]
   816a8:	461a      	mov	r2, r3
   816aa:	4b10      	ldr	r3, [pc, #64]	; (816ec <prvCopyDataToQueue+0x60>)
   816ac:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   816ae:	68a2      	ldr	r2, [r4, #8]
   816b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
   816b2:	4413      	add	r3, r2
   816b4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   816b6:	6862      	ldr	r2, [r4, #4]
   816b8:	4293      	cmp	r3, r2
   816ba:	d311      	bcc.n	816e0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   816bc:	6823      	ldr	r3, [r4, #0]
   816be:	60a3      	str	r3, [r4, #8]
   816c0:	e00e      	b.n	816e0 <prvCopyDataToQueue+0x54>
=======
=======
>>>>>>> master
   81de4:	b96a      	cbnz	r2, 81e02 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81de6:	6880      	ldr	r0, [r0, #8]
   81de8:	461a      	mov	r2, r3
   81dea:	4b10      	ldr	r3, [pc, #64]	; (81e2c <prvCopyDataToQueue+0x60>)
   81dec:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81dee:	68a2      	ldr	r2, [r4, #8]
   81df0:	6c23      	ldr	r3, [r4, #64]	; 0x40
   81df2:	4413      	add	r3, r2
   81df4:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81df6:	6862      	ldr	r2, [r4, #4]
   81df8:	4293      	cmp	r3, r2
   81dfa:	d311      	bcc.n	81e20 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81dfc:	6823      	ldr	r3, [r4, #0]
   81dfe:	60a3      	str	r3, [r4, #8]
   81e00:	e00e      	b.n	81e20 <prvCopyDataToQueue+0x54>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
<<<<<<< HEAD
<<<<<<< HEAD
   816c2:	68c0      	ldr	r0, [r0, #12]
   816c4:	461a      	mov	r2, r3
   816c6:	4b09      	ldr	r3, [pc, #36]	; (816ec <prvCopyDataToQueue+0x60>)
   816c8:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   816ca:	6c22      	ldr	r2, [r4, #64]	; 0x40
   816cc:	4252      	negs	r2, r2
   816ce:	68e3      	ldr	r3, [r4, #12]
   816d0:	4413      	add	r3, r2
   816d2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   816d4:	6821      	ldr	r1, [r4, #0]
   816d6:	428b      	cmp	r3, r1
   816d8:	d202      	bcs.n	816e0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   816da:	6863      	ldr	r3, [r4, #4]
   816dc:	441a      	add	r2, r3
   816de:	60e2      	str	r2, [r4, #12]
=======
=======
>>>>>>> master
   81e02:	68c0      	ldr	r0, [r0, #12]
   81e04:	461a      	mov	r2, r3
   81e06:	4b09      	ldr	r3, [pc, #36]	; (81e2c <prvCopyDataToQueue+0x60>)
   81e08:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81e0a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81e0c:	4252      	negs	r2, r2
   81e0e:	68e3      	ldr	r3, [r4, #12]
   81e10:	4413      	add	r3, r2
   81e12:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81e14:	6821      	ldr	r1, [r4, #0]
   81e16:	428b      	cmp	r3, r1
   81e18:	d202      	bcs.n	81e20 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81e1a:	6863      	ldr	r3, [r4, #4]
   81e1c:	441a      	add	r2, r3
   81e1e:	60e2      	str	r2, [r4, #12]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
	}

	++( pxQueue->uxMessagesWaiting );
<<<<<<< HEAD
<<<<<<< HEAD
   816e0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   816e2:	3301      	adds	r3, #1
   816e4:	63a3      	str	r3, [r4, #56]	; 0x38
   816e6:	bd10      	pop	{r4, pc}
   816e8:	00082555 	.word	0x00082555
   816ec:	000840e1 	.word	0x000840e1

000816f0 <prvCopyDataFromQueue>:
=======
=======
>>>>>>> master
   81e20:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81e22:	3301      	adds	r3, #1
   81e24:	63a3      	str	r3, [r4, #56]	; 0x38
   81e26:	bd10      	pop	{r4, pc}
   81e28:	00082de9 	.word	0x00082de9
   81e2c:	00084a19 	.word	0x00084a19

00081e30 <prvCopyDataFromQueue>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
<<<<<<< HEAD
<<<<<<< HEAD
   816f0:	b538      	push	{r3, r4, r5, lr}
   816f2:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   816f4:	6805      	ldr	r5, [r0, #0]
   816f6:	b15d      	cbz	r5, 81710 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   816f8:	6c02      	ldr	r2, [r0, #64]	; 0x40
   816fa:	68c4      	ldr	r4, [r0, #12]
   816fc:	4414      	add	r4, r2
   816fe:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81700:	6840      	ldr	r0, [r0, #4]
   81702:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81704:	bf28      	it	cs
   81706:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81708:	4608      	mov	r0, r1
   8170a:	68d9      	ldr	r1, [r3, #12]
   8170c:	4b01      	ldr	r3, [pc, #4]	; (81714 <prvCopyDataFromQueue+0x24>)
   8170e:	4798      	blx	r3
   81710:	bd38      	pop	{r3, r4, r5, pc}
   81712:	bf00      	nop
   81714:	000840e1 	.word	0x000840e1

00081718 <prvUnlockQueue>:
=======
=======
>>>>>>> master
   81e30:	b538      	push	{r3, r4, r5, lr}
   81e32:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   81e34:	6805      	ldr	r5, [r0, #0]
   81e36:	b15d      	cbz	r5, 81e50 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81e38:	6c02      	ldr	r2, [r0, #64]	; 0x40
   81e3a:	68c4      	ldr	r4, [r0, #12]
   81e3c:	4414      	add	r4, r2
   81e3e:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81e40:	6840      	ldr	r0, [r0, #4]
   81e42:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81e44:	bf28      	it	cs
   81e46:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81e48:	4608      	mov	r0, r1
   81e4a:	68d9      	ldr	r1, [r3, #12]
   81e4c:	4b01      	ldr	r3, [pc, #4]	; (81e54 <prvCopyDataFromQueue+0x24>)
   81e4e:	4798      	blx	r3
   81e50:	bd38      	pop	{r3, r4, r5, pc}
   81e52:	bf00      	nop
   81e54:	00084a19 	.word	0x00084a19

00081e58 <prvUnlockQueue>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8171a:	4604      	mov	r4, r0
=======
   81e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81e5a:	4604      	mov	r4, r0
>>>>>>> master
=======
   81e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81e5a:	4604      	mov	r4, r0
>>>>>>> master

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   8171c:	4b1d      	ldr	r3, [pc, #116]	; (81794 <prvUnlockQueue+0x7c>)
   8171e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81720:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81722:	2b00      	cmp	r3, #0
   81724:	dd12      	ble.n	8174c <prvUnlockQueue+0x34>
=======
=======
>>>>>>> master
   81e5c:	4b1d      	ldr	r3, [pc, #116]	; (81ed4 <prvUnlockQueue+0x7c>)
   81e5e:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81e60:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81e62:	2b00      	cmp	r3, #0
   81e64:	dd12      	ble.n	81e8c <prvUnlockQueue+0x34>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81726:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81728:	b183      	cbz	r3, 8174c <prvUnlockQueue+0x34>
=======
   81e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81e68:	b183      	cbz	r3, 81e8c <prvUnlockQueue+0x34>
>>>>>>> master
=======
   81e66:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81e68:	b183      	cbz	r3, 81e8c <prvUnlockQueue+0x34>
>>>>>>> master
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   8172a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   8172e:	4d1a      	ldr	r5, [pc, #104]	; (81798 <prvUnlockQueue+0x80>)
=======
   81e6a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81e6e:	4d1a      	ldr	r5, [pc, #104]	; (81ed8 <prvUnlockQueue+0x80>)
>>>>>>> master
=======
   81e6a:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81e6e:	4d1a      	ldr	r5, [pc, #104]	; (81ed8 <prvUnlockQueue+0x80>)
>>>>>>> master
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
<<<<<<< HEAD
<<<<<<< HEAD
   81730:	4f1a      	ldr	r7, [pc, #104]	; (8179c <prvUnlockQueue+0x84>)
   81732:	e001      	b.n	81738 <prvUnlockQueue+0x20>
=======
   81e70:	4f1a      	ldr	r7, [pc, #104]	; (81edc <prvUnlockQueue+0x84>)
   81e72:	e001      	b.n	81e78 <prvUnlockQueue+0x20>
>>>>>>> master
=======
   81e70:	4f1a      	ldr	r7, [pc, #104]	; (81edc <prvUnlockQueue+0x84>)
   81e72:	e001      	b.n	81e78 <prvUnlockQueue+0x20>
>>>>>>> master
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81734:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81736:	b14b      	cbz	r3, 8174c <prvUnlockQueue+0x34>
=======
   81e74:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81e76:	b14b      	cbz	r3, 81e8c <prvUnlockQueue+0x34>
>>>>>>> master
=======
   81e74:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81e76:	b14b      	cbz	r3, 81e8c <prvUnlockQueue+0x34>
>>>>>>> master
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81738:	4630      	mov	r0, r6
   8173a:	47a8      	blx	r5
   8173c:	b100      	cbz	r0, 81740 <prvUnlockQueue+0x28>
=======
   81e78:	4630      	mov	r0, r6
   81e7a:	47a8      	blx	r5
   81e7c:	b100      	cbz	r0, 81e80 <prvUnlockQueue+0x28>
>>>>>>> master
=======
   81e78:	4630      	mov	r0, r6
   81e7a:	47a8      	blx	r5
   81e7c:	b100      	cbz	r0, 81e80 <prvUnlockQueue+0x28>
>>>>>>> master
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
<<<<<<< HEAD
<<<<<<< HEAD
   8173e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81740:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81742:	3b01      	subs	r3, #1
   81744:	64a3      	str	r3, [r4, #72]	; 0x48
=======
=======
>>>>>>> master
   81e7e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81e80:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81e82:	3b01      	subs	r3, #1
   81e84:	64a3      	str	r3, [r4, #72]	; 0x48
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
<<<<<<< HEAD
<<<<<<< HEAD
   81746:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81748:	2b00      	cmp	r3, #0
   8174a:	dcf3      	bgt.n	81734 <prvUnlockQueue+0x1c>
=======
   81e86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81e88:	2b00      	cmp	r3, #0
   81e8a:	dcf3      	bgt.n	81e74 <prvUnlockQueue+0x1c>
>>>>>>> master
=======
   81e86:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81e88:	2b00      	cmp	r3, #0
   81e8a:	dcf3      	bgt.n	81e74 <prvUnlockQueue+0x1c>
>>>>>>> master
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
<<<<<<< HEAD
<<<<<<< HEAD
   8174c:	f04f 33ff 	mov.w	r3, #4294967295
   81750:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81752:	4b13      	ldr	r3, [pc, #76]	; (817a0 <prvUnlockQueue+0x88>)
   81754:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81756:	4b0f      	ldr	r3, [pc, #60]	; (81794 <prvUnlockQueue+0x7c>)
   81758:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   8175a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8175c:	2b00      	cmp	r3, #0
   8175e:	dd12      	ble.n	81786 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81760:	6923      	ldr	r3, [r4, #16]
   81762:	b183      	cbz	r3, 81786 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81764:	f104 0610 	add.w	r6, r4, #16
   81768:	4d0b      	ldr	r5, [pc, #44]	; (81798 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   8176a:	4f0c      	ldr	r7, [pc, #48]	; (8179c <prvUnlockQueue+0x84>)
   8176c:	e001      	b.n	81772 <prvUnlockQueue+0x5a>
=======
=======
>>>>>>> master
   81e8c:	f04f 33ff 	mov.w	r3, #4294967295
   81e90:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81e92:	4b13      	ldr	r3, [pc, #76]	; (81ee0 <prvUnlockQueue+0x88>)
   81e94:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   81e96:	4b0f      	ldr	r3, [pc, #60]	; (81ed4 <prvUnlockQueue+0x7c>)
   81e98:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   81e9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81e9c:	2b00      	cmp	r3, #0
   81e9e:	dd12      	ble.n	81ec6 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81ea0:	6923      	ldr	r3, [r4, #16]
   81ea2:	b183      	cbz	r3, 81ec6 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81ea4:	f104 0610 	add.w	r6, r4, #16
   81ea8:	4d0b      	ldr	r5, [pc, #44]	; (81ed8 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   81eaa:	4f0c      	ldr	r7, [pc, #48]	; (81edc <prvUnlockQueue+0x84>)
   81eac:	e001      	b.n	81eb2 <prvUnlockQueue+0x5a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   8176e:	6923      	ldr	r3, [r4, #16]
   81770:	b14b      	cbz	r3, 81786 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81772:	4630      	mov	r0, r6
   81774:	47a8      	blx	r5
   81776:	b100      	cbz	r0, 8177a <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81778:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   8177a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8177c:	3b01      	subs	r3, #1
   8177e:	6463      	str	r3, [r4, #68]	; 0x44
=======
=======
>>>>>>> master
   81eae:	6923      	ldr	r3, [r4, #16]
   81eb0:	b14b      	cbz	r3, 81ec6 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   81eb2:	4630      	mov	r0, r6
   81eb4:	47a8      	blx	r5
   81eb6:	b100      	cbz	r0, 81eba <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   81eb8:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   81eba:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81ebc:	3b01      	subs	r3, #1
   81ebe:	6463      	str	r3, [r4, #68]	; 0x44
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
<<<<<<< HEAD
<<<<<<< HEAD
   81780:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81782:	2b00      	cmp	r3, #0
   81784:	dcf3      	bgt.n	8176e <prvUnlockQueue+0x56>
=======
   81ec0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81ec2:	2b00      	cmp	r3, #0
   81ec4:	dcf3      	bgt.n	81eae <prvUnlockQueue+0x56>
>>>>>>> master
=======
   81ec0:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81ec2:	2b00      	cmp	r3, #0
   81ec4:	dcf3      	bgt.n	81eae <prvUnlockQueue+0x56>
>>>>>>> master
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
<<<<<<< HEAD
<<<<<<< HEAD
   81786:	f04f 33ff 	mov.w	r3, #4294967295
   8178a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   8178c:	4b04      	ldr	r3, [pc, #16]	; (817a0 <prvUnlockQueue+0x88>)
   8178e:	4798      	blx	r3
   81790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81792:	bf00      	nop
   81794:	00081449 	.word	0x00081449
   81798:	00082369 	.word	0x00082369
   8179c:	000824a1 	.word	0x000824a1
   817a0:	00081469 	.word	0x00081469

000817a4 <xQueueGenericReset>:
=======
=======
>>>>>>> master
   81ec6:	f04f 33ff 	mov.w	r3, #4294967295
   81eca:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   81ecc:	4b04      	ldr	r3, [pc, #16]	; (81ee0 <prvUnlockQueue+0x88>)
   81ece:	4798      	blx	r3
   81ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81ed2:	bf00      	nop
   81ed4:	00081b89 	.word	0x00081b89
   81ed8:	00082bfd 	.word	0x00082bfd
   81edc:	00082d35 	.word	0x00082d35
   81ee0:	00081ba9 	.word	0x00081ba9

00081ee4 <xQueueGenericReset>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
<<<<<<< HEAD
<<<<<<< HEAD
   817a4:	b538      	push	{r3, r4, r5, lr}
   817a6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   817a8:	4604      	mov	r4, r0
   817aa:	b918      	cbnz	r0, 817b4 <xQueueGenericReset+0x10>
   817ac:	4b16      	ldr	r3, [pc, #88]	; (81808 <xQueueGenericReset+0x64>)
   817ae:	4798      	blx	r3
   817b0:	bf00      	nop
   817b2:	e7fd      	b.n	817b0 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   817b4:	4b15      	ldr	r3, [pc, #84]	; (8180c <xQueueGenericReset+0x68>)
   817b6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   817b8:	6823      	ldr	r3, [r4, #0]
   817ba:	6c22      	ldr	r2, [r4, #64]	; 0x40
   817bc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   817be:	fb00 f002 	mul.w	r0, r0, r2
   817c2:	1819      	adds	r1, r3, r0
   817c4:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   817c6:	2100      	movs	r1, #0
   817c8:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   817ca:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   817cc:	1a82      	subs	r2, r0, r2
   817ce:	4413      	add	r3, r2
   817d0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   817d2:	f04f 33ff 	mov.w	r3, #4294967295
   817d6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   817d8:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   817da:	b955      	cbnz	r5, 817f2 <xQueueGenericReset+0x4e>
=======
=======
>>>>>>> master
   81ee4:	b538      	push	{r3, r4, r5, lr}
   81ee6:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81ee8:	4604      	mov	r4, r0
   81eea:	b918      	cbnz	r0, 81ef4 <xQueueGenericReset+0x10>
   81eec:	4b16      	ldr	r3, [pc, #88]	; (81f48 <xQueueGenericReset+0x64>)
   81eee:	4798      	blx	r3
   81ef0:	bf00      	nop
   81ef2:	e7fd      	b.n	81ef0 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   81ef4:	4b15      	ldr	r3, [pc, #84]	; (81f4c <xQueueGenericReset+0x68>)
   81ef6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81ef8:	6823      	ldr	r3, [r4, #0]
   81efa:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81efc:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81efe:	fb00 f002 	mul.w	r0, r0, r2
   81f02:	1819      	adds	r1, r3, r0
   81f04:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81f06:	2100      	movs	r1, #0
   81f08:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81f0a:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81f0c:	1a82      	subs	r2, r0, r2
   81f0e:	4413      	add	r3, r2
   81f10:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81f12:	f04f 33ff 	mov.w	r3, #4294967295
   81f16:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81f18:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81f1a:	b955      	cbnz	r5, 81f32 <xQueueGenericReset+0x4e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   817dc:	6923      	ldr	r3, [r4, #16]
   817de:	b17b      	cbz	r3, 81800 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   817e0:	f104 0010 	add.w	r0, r4, #16
   817e4:	4b0a      	ldr	r3, [pc, #40]	; (81810 <xQueueGenericReset+0x6c>)
   817e6:	4798      	blx	r3
   817e8:	2801      	cmp	r0, #1
   817ea:	d109      	bne.n	81800 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   817ec:	4b09      	ldr	r3, [pc, #36]	; (81814 <xQueueGenericReset+0x70>)
   817ee:	4798      	blx	r3
   817f0:	e006      	b.n	81800 <xQueueGenericReset+0x5c>
=======
=======
>>>>>>> master
   81f1c:	6923      	ldr	r3, [r4, #16]
   81f1e:	b17b      	cbz	r3, 81f40 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81f20:	f104 0010 	add.w	r0, r4, #16
   81f24:	4b0a      	ldr	r3, [pc, #40]	; (81f50 <xQueueGenericReset+0x6c>)
   81f26:	4798      	blx	r3
   81f28:	2801      	cmp	r0, #1
   81f2a:	d109      	bne.n	81f40 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   81f2c:	4b09      	ldr	r3, [pc, #36]	; (81f54 <xQueueGenericReset+0x70>)
   81f2e:	4798      	blx	r3
   81f30:	e006      	b.n	81f40 <xQueueGenericReset+0x5c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
<<<<<<< HEAD
<<<<<<< HEAD
   817f2:	f104 0010 	add.w	r0, r4, #16
   817f6:	4d08      	ldr	r5, [pc, #32]	; (81818 <xQueueGenericReset+0x74>)
   817f8:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   817fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
   817fe:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81800:	4b06      	ldr	r3, [pc, #24]	; (8181c <xQueueGenericReset+0x78>)
   81802:	4798      	blx	r3
=======
=======
>>>>>>> master
   81f32:	f104 0010 	add.w	r0, r4, #16
   81f36:	4d08      	ldr	r5, [pc, #32]	; (81f58 <xQueueGenericReset+0x74>)
   81f38:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81f3a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81f3e:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81f40:	4b06      	ldr	r3, [pc, #24]	; (81f5c <xQueueGenericReset+0x78>)
   81f42:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81804:	2001      	movs	r0, #1
   81806:	bd38      	pop	{r3, r4, r5, pc}
   81808:	00081439 	.word	0x00081439
   8180c:	00081449 	.word	0x00081449
   81810:	00082369 	.word	0x00082369
   81814:	00081429 	.word	0x00081429
   81818:	00081331 	.word	0x00081331
   8181c:	00081469 	.word	0x00081469

00081820 <xQueueGenericCreate>:
=======
=======
>>>>>>> master
   81f44:	2001      	movs	r0, #1
   81f46:	bd38      	pop	{r3, r4, r5, pc}
   81f48:	00081b79 	.word	0x00081b79
   81f4c:	00081b89 	.word	0x00081b89
   81f50:	00082bfd 	.word	0x00082bfd
   81f54:	00081b69 	.word	0x00081b69
   81f58:	00081a71 	.word	0x00081a71
   81f5c:	00081ba9 	.word	0x00081ba9

00081f60 <xQueueGenericCreate>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81822:	460d      	mov	r5, r1
   81824:	4617      	mov	r7, r2
=======
   81f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f62:	460d      	mov	r5, r1
   81f64:	4617      	mov	r7, r2
>>>>>>> master
=======
   81f60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81f62:	460d      	mov	r5, r1
   81f64:	4617      	mov	r7, r2
>>>>>>> master
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   81826:	4606      	mov	r6, r0
   81828:	b188      	cbz	r0, 8184e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   8182a:	2050      	movs	r0, #80	; 0x50
   8182c:	4b0e      	ldr	r3, [pc, #56]	; (81868 <xQueueGenericCreate+0x48>)
   8182e:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81830:	4604      	mov	r4, r0
   81832:	b160      	cbz	r0, 8184e <xQueueGenericCreate+0x2e>
=======
=======
>>>>>>> master
   81f66:	4606      	mov	r6, r0
   81f68:	b188      	cbz	r0, 81f8e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81f6a:	2050      	movs	r0, #80	; 0x50
   81f6c:	4b0e      	ldr	r3, [pc, #56]	; (81fa8 <xQueueGenericCreate+0x48>)
   81f6e:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81f70:	4604      	mov	r4, r0
   81f72:	b160      	cbz	r0, 81f8e <xQueueGenericCreate+0x2e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
<<<<<<< HEAD
<<<<<<< HEAD
   81834:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81838:	3001      	adds	r0, #1
   8183a:	4b0b      	ldr	r3, [pc, #44]	; (81868 <xQueueGenericCreate+0x48>)
   8183c:	4798      	blx	r3
   8183e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81840:	b940      	cbnz	r0, 81854 <xQueueGenericCreate+0x34>
=======
=======
>>>>>>> master
   81f74:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81f78:	3001      	adds	r0, #1
   81f7a:	4b0b      	ldr	r3, [pc, #44]	; (81fa8 <xQueueGenericCreate+0x48>)
   81f7c:	4798      	blx	r3
   81f7e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81f80:	b940      	cbnz	r0, 81f94 <xQueueGenericCreate+0x34>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   81842:	4620      	mov	r0, r4
   81844:	4b09      	ldr	r3, [pc, #36]	; (8186c <xQueueGenericCreate+0x4c>)
   81846:	4798      	blx	r3
   81848:	e001      	b.n	8184e <xQueueGenericCreate+0x2e>
=======
=======
>>>>>>> master
   81f82:	4620      	mov	r0, r4
   81f84:	4b09      	ldr	r3, [pc, #36]	; (81fac <xQueueGenericCreate+0x4c>)
   81f86:	4798      	blx	r3
   81f88:	e001      	b.n	81f8e <xQueueGenericCreate+0x2e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
	}

	configASSERT( xReturn );
<<<<<<< HEAD
<<<<<<< HEAD
   8184a:	bf00      	nop
   8184c:	e7fd      	b.n	8184a <xQueueGenericCreate+0x2a>
   8184e:	4b08      	ldr	r3, [pc, #32]	; (81870 <xQueueGenericCreate+0x50>)
   81850:	4798      	blx	r3
   81852:	e7fa      	b.n	8184a <xQueueGenericCreate+0x2a>
=======
=======
>>>>>>> master
   81f8a:	bf00      	nop
   81f8c:	e7fd      	b.n	81f8a <xQueueGenericCreate+0x2a>
   81f8e:	4b08      	ldr	r3, [pc, #32]	; (81fb0 <xQueueGenericCreate+0x50>)
   81f90:	4798      	blx	r3
   81f92:	e7fa      	b.n	81f8a <xQueueGenericCreate+0x2a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
<<<<<<< HEAD
<<<<<<< HEAD
   81854:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81856:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81858:	4620      	mov	r0, r4
   8185a:	2101      	movs	r1, #1
   8185c:	4b05      	ldr	r3, [pc, #20]	; (81874 <xQueueGenericCreate+0x54>)
   8185e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81860:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
=======
=======
>>>>>>> master
   81f94:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81f96:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81f98:	4620      	mov	r0, r4
   81f9a:	2101      	movs	r1, #1
   81f9c:	4b05      	ldr	r3, [pc, #20]	; (81fb4 <xQueueGenericCreate+0x54>)
   81f9e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81fa0:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	configASSERT( xReturn );

	return xReturn;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81864:	4620      	mov	r0, r4
   81866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81868:	00081595 	.word	0x00081595
   8186c:	00081659 	.word	0x00081659
   81870:	00081439 	.word	0x00081439
   81874:	000817a5 	.word	0x000817a5

00081878 <xQueueGenericSend>:
=======
=======
>>>>>>> master
   81fa4:	4620      	mov	r0, r4
   81fa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81fa8:	00081cd5 	.word	0x00081cd5
   81fac:	00081d99 	.word	0x00081d99
   81fb0:	00081b79 	.word	0x00081b79
   81fb4:	00081ee5 	.word	0x00081ee5

00081fb8 <xQueueGenericSend>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8187c:	b085      	sub	sp, #20
   8187e:	468a      	mov	sl, r1
   81880:	469b      	mov	fp, r3
   81882:	f8ad 2006 	strh.w	r2, [sp, #6]
=======
=======
>>>>>>> master
   81fb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81fbc:	b085      	sub	sp, #20
   81fbe:	468a      	mov	sl, r1
   81fc0:	469b      	mov	fp, r3
   81fc2:	f8ad 2006 	strh.w	r2, [sp, #6]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   81886:	4604      	mov	r4, r0
   81888:	b918      	cbnz	r0, 81892 <xQueueGenericSend+0x1a>
   8188a:	4b38      	ldr	r3, [pc, #224]	; (8196c <xQueueGenericSend+0xf4>)
   8188c:	4798      	blx	r3
   8188e:	bf00      	nop
   81890:	e7fd      	b.n	8188e <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81892:	b909      	cbnz	r1, 81898 <xQueueGenericSend+0x20>
   81894:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81896:	b91b      	cbnz	r3, 818a0 <xQueueGenericSend+0x28>
=======
=======
>>>>>>> master
   81fc6:	4604      	mov	r4, r0
   81fc8:	b918      	cbnz	r0, 81fd2 <xQueueGenericSend+0x1a>
   81fca:	4b38      	ldr	r3, [pc, #224]	; (820ac <xQueueGenericSend+0xf4>)
   81fcc:	4798      	blx	r3
   81fce:	bf00      	nop
   81fd0:	e7fd      	b.n	81fce <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81fd2:	b909      	cbnz	r1, 81fd8 <xQueueGenericSend+0x20>
   81fd4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81fd6:	b91b      	cbnz	r3, 81fe0 <xQueueGenericSend+0x28>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81898:	2700      	movs	r7, #0
=======
   81fd8:	2700      	movs	r7, #0
>>>>>>> master
=======
   81fd8:	2700      	movs	r7, #0
>>>>>>> master
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   8189a:	4e35      	ldr	r6, [pc, #212]	; (81970 <xQueueGenericSend+0xf8>)
=======
   81fda:	4e35      	ldr	r6, [pc, #212]	; (820b0 <xQueueGenericSend+0xf8>)
>>>>>>> master
=======
   81fda:	4e35      	ldr	r6, [pc, #212]	; (820b0 <xQueueGenericSend+0xf8>)
>>>>>>> master
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   8189c:	4d35      	ldr	r5, [pc, #212]	; (81974 <xQueueGenericSend+0xfc>)
   8189e:	e003      	b.n	818a8 <xQueueGenericSend+0x30>
=======
   81fdc:	4d35      	ldr	r5, [pc, #212]	; (820b4 <xQueueGenericSend+0xfc>)
   81fde:	e003      	b.n	81fe8 <xQueueGenericSend+0x30>
>>>>>>> master
=======
   81fdc:	4d35      	ldr	r5, [pc, #212]	; (820b4 <xQueueGenericSend+0xfc>)
   81fde:	e003      	b.n	81fe8 <xQueueGenericSend+0x30>
>>>>>>> master
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
<<<<<<< HEAD
<<<<<<< HEAD
   818a0:	4b32      	ldr	r3, [pc, #200]	; (8196c <xQueueGenericSend+0xf4>)
   818a2:	4798      	blx	r3
   818a4:	bf00      	nop
   818a6:	e7fd      	b.n	818a4 <xQueueGenericSend+0x2c>
=======
=======
>>>>>>> master
   81fe0:	4b32      	ldr	r3, [pc, #200]	; (820ac <xQueueGenericSend+0xf4>)
   81fe2:	4798      	blx	r3
   81fe4:	bf00      	nop
   81fe6:	e7fd      	b.n	81fe4 <xQueueGenericSend+0x2c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   818a8:	47b0      	blx	r6
=======
   81fe8:	47b0      	blx	r6
>>>>>>> master
=======
   81fe8:	47b0      	blx	r6
>>>>>>> master
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
<<<<<<< HEAD
<<<<<<< HEAD
   818aa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   818ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   818ae:	429a      	cmp	r2, r3
   818b0:	d212      	bcs.n	818d8 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   818b2:	4620      	mov	r0, r4
   818b4:	4651      	mov	r1, sl
   818b6:	465a      	mov	r2, fp
   818b8:	4b2f      	ldr	r3, [pc, #188]	; (81978 <xQueueGenericSend+0x100>)
   818ba:	4798      	blx	r3
=======
=======
>>>>>>> master
   81fea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81fec:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81fee:	429a      	cmp	r2, r3
   81ff0:	d212      	bcs.n	82018 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81ff2:	4620      	mov	r0, r4
   81ff4:	4651      	mov	r1, sl
   81ff6:	465a      	mov	r2, fp
   81ff8:	4b2f      	ldr	r3, [pc, #188]	; (820b8 <xQueueGenericSend+0x100>)
   81ffa:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   818bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   818be:	b13b      	cbz	r3, 818d0 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   818c0:	f104 0024 	add.w	r0, r4, #36	; 0x24
   818c4:	4b2d      	ldr	r3, [pc, #180]	; (8197c <xQueueGenericSend+0x104>)
   818c6:	4798      	blx	r3
   818c8:	2801      	cmp	r0, #1
   818ca:	d101      	bne.n	818d0 <xQueueGenericSend+0x58>
=======
=======
>>>>>>> master
   81ffc:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81ffe:	b13b      	cbz	r3, 82010 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   82000:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82004:	4b2d      	ldr	r3, [pc, #180]	; (820bc <xQueueGenericSend+0x104>)
   82006:	4798      	blx	r3
   82008:	2801      	cmp	r0, #1
   8200a:	d101      	bne.n	82010 <xQueueGenericSend+0x58>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
<<<<<<< HEAD
<<<<<<< HEAD
   818cc:	4b2c      	ldr	r3, [pc, #176]	; (81980 <xQueueGenericSend+0x108>)
   818ce:	4798      	blx	r3
=======
   8200c:	4b2c      	ldr	r3, [pc, #176]	; (820c0 <xQueueGenericSend+0x108>)
   8200e:	4798      	blx	r3
>>>>>>> master
=======
   8200c:	4b2c      	ldr	r3, [pc, #176]	; (820c0 <xQueueGenericSend+0x108>)
   8200e:	4798      	blx	r3
>>>>>>> master
					}
				}

				taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   818d0:	4b28      	ldr	r3, [pc, #160]	; (81974 <xQueueGenericSend+0xfc>)
   818d2:	4798      	blx	r3
=======
   82010:	4b28      	ldr	r3, [pc, #160]	; (820b4 <xQueueGenericSend+0xfc>)
   82012:	4798      	blx	r3
>>>>>>> master
=======
   82010:	4b28      	ldr	r3, [pc, #160]	; (820b4 <xQueueGenericSend+0xfc>)
   82012:	4798      	blx	r3
>>>>>>> master

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
<<<<<<< HEAD
<<<<<<< HEAD
   818d4:	2001      	movs	r0, #1
   818d6:	e046      	b.n	81966 <xQueueGenericSend+0xee>
=======
   82014:	2001      	movs	r0, #1
   82016:	e046      	b.n	820a6 <xQueueGenericSend+0xee>
>>>>>>> master
=======
   82014:	2001      	movs	r0, #1
   82016:	e046      	b.n	820a6 <xQueueGenericSend+0xee>
>>>>>>> master
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   818d8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   818dc:	b91b      	cbnz	r3, 818e6 <xQueueGenericSend+0x6e>
=======
   82018:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8201c:	b91b      	cbnz	r3, 82026 <xQueueGenericSend+0x6e>
>>>>>>> master
=======
   82018:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8201c:	b91b      	cbnz	r3, 82026 <xQueueGenericSend+0x6e>
>>>>>>> master
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   818de:	4b25      	ldr	r3, [pc, #148]	; (81974 <xQueueGenericSend+0xfc>)
   818e0:	4798      	blx	r3
=======
   8201e:	4b25      	ldr	r3, [pc, #148]	; (820b4 <xQueueGenericSend+0xfc>)
   82020:	4798      	blx	r3
>>>>>>> master
=======
   8201e:	4b25      	ldr	r3, [pc, #148]	; (820b4 <xQueueGenericSend+0xfc>)
   82020:	4798      	blx	r3
>>>>>>> master

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
<<<<<<< HEAD
<<<<<<< HEAD
   818e2:	2000      	movs	r0, #0
   818e4:	e03f      	b.n	81966 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   818e6:	b91f      	cbnz	r7, 818f0 <xQueueGenericSend+0x78>
=======
=======
>>>>>>> master
   82022:	2000      	movs	r0, #0
   82024:	e03f      	b.n	820a6 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   82026:	b91f      	cbnz	r7, 82030 <xQueueGenericSend+0x78>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
<<<<<<< HEAD
<<<<<<< HEAD
   818e8:	a802      	add	r0, sp, #8
   818ea:	4b26      	ldr	r3, [pc, #152]	; (81984 <xQueueGenericSend+0x10c>)
   818ec:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   818ee:	2701      	movs	r7, #1
=======
=======
>>>>>>> master
   82028:	a802      	add	r0, sp, #8
   8202a:	4b26      	ldr	r3, [pc, #152]	; (820c4 <xQueueGenericSend+0x10c>)
   8202c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8202e:	2701      	movs	r7, #1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
			}
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   818f0:	47a8      	blx	r5
=======
   82030:	47a8      	blx	r5
>>>>>>> master
=======
   82030:	47a8      	blx	r5
>>>>>>> master

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   818f2:	4b25      	ldr	r3, [pc, #148]	; (81988 <xQueueGenericSend+0x110>)
   818f4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   818f6:	47b0      	blx	r6
   818f8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   818fa:	f1b3 3fff 	cmp.w	r3, #4294967295
   818fe:	bf04      	itt	eq
   81900:	2300      	moveq	r3, #0
   81902:	6463      	streq	r3, [r4, #68]	; 0x44
   81904:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81906:	f1b3 3fff 	cmp.w	r3, #4294967295
   8190a:	bf04      	itt	eq
   8190c:	2300      	moveq	r3, #0
   8190e:	64a3      	streq	r3, [r4, #72]	; 0x48
   81910:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81912:	a802      	add	r0, sp, #8
   81914:	f10d 0106 	add.w	r1, sp, #6
   81918:	4b1c      	ldr	r3, [pc, #112]	; (8198c <xQueueGenericSend+0x114>)
   8191a:	4798      	blx	r3
   8191c:	b9e8      	cbnz	r0, 8195a <xQueueGenericSend+0xe2>
=======
=======
>>>>>>> master
   82032:	4b25      	ldr	r3, [pc, #148]	; (820c8 <xQueueGenericSend+0x110>)
   82034:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82036:	47b0      	blx	r6
   82038:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8203a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8203e:	bf04      	itt	eq
   82040:	2300      	moveq	r3, #0
   82042:	6463      	streq	r3, [r4, #68]	; 0x44
   82044:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82046:	f1b3 3fff 	cmp.w	r3, #4294967295
   8204a:	bf04      	itt	eq
   8204c:	2300      	moveq	r3, #0
   8204e:	64a3      	streq	r3, [r4, #72]	; 0x48
   82050:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82052:	a802      	add	r0, sp, #8
   82054:	f10d 0106 	add.w	r1, sp, #6
   82058:	4b1c      	ldr	r3, [pc, #112]	; (820cc <xQueueGenericSend+0x114>)
   8205a:	4798      	blx	r3
   8205c:	b9e8      	cbnz	r0, 8209a <xQueueGenericSend+0xe2>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   8191e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   81920:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81924:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81928:	47a8      	blx	r5
=======
=======
>>>>>>> master
   8205e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   82060:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   82064:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   82068:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   8192a:	45c1      	cmp	r9, r8
   8192c:	d10f      	bne.n	8194e <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8192e:	f104 0010 	add.w	r0, r4, #16
   81932:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81936:	4b16      	ldr	r3, [pc, #88]	; (81990 <xQueueGenericSend+0x118>)
   81938:	4798      	blx	r3
=======
=======
>>>>>>> master
   8206a:	45c1      	cmp	r9, r8
   8206c:	d10f      	bne.n	8208e <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   8206e:	f104 0010 	add.w	r0, r4, #16
   82072:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   82076:	4b16      	ldr	r3, [pc, #88]	; (820d0 <xQueueGenericSend+0x118>)
   82078:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   8193a:	4620      	mov	r0, r4
   8193c:	4b15      	ldr	r3, [pc, #84]	; (81994 <xQueueGenericSend+0x11c>)
   8193e:	4798      	blx	r3
=======
   8207a:	4620      	mov	r0, r4
   8207c:	4b15      	ldr	r3, [pc, #84]	; (820d4 <xQueueGenericSend+0x11c>)
   8207e:	4798      	blx	r3
>>>>>>> master
=======
   8207a:	4620      	mov	r0, r4
   8207c:	4b15      	ldr	r3, [pc, #84]	; (820d4 <xQueueGenericSend+0x11c>)
   8207e:	4798      	blx	r3
>>>>>>> master
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81940:	4b15      	ldr	r3, [pc, #84]	; (81998 <xQueueGenericSend+0x120>)
   81942:	4798      	blx	r3
   81944:	2800      	cmp	r0, #0
   81946:	d1af      	bne.n	818a8 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   81948:	4b0d      	ldr	r3, [pc, #52]	; (81980 <xQueueGenericSend+0x108>)
   8194a:	4798      	blx	r3
   8194c:	e7ac      	b.n	818a8 <xQueueGenericSend+0x30>
=======
=======
>>>>>>> master
   82080:	4b15      	ldr	r3, [pc, #84]	; (820d8 <xQueueGenericSend+0x120>)
   82082:	4798      	blx	r3
   82084:	2800      	cmp	r0, #0
   82086:	d1af      	bne.n	81fe8 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   82088:	4b0d      	ldr	r3, [pc, #52]	; (820c0 <xQueueGenericSend+0x108>)
   8208a:	4798      	blx	r3
   8208c:	e7ac      	b.n	81fe8 <xQueueGenericSend+0x30>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   8194e:	4620      	mov	r0, r4
   81950:	4b10      	ldr	r3, [pc, #64]	; (81994 <xQueueGenericSend+0x11c>)
   81952:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81954:	4b10      	ldr	r3, [pc, #64]	; (81998 <xQueueGenericSend+0x120>)
   81956:	4798      	blx	r3
   81958:	e7a6      	b.n	818a8 <xQueueGenericSend+0x30>
=======
=======
>>>>>>> master
   8208e:	4620      	mov	r0, r4
   82090:	4b10      	ldr	r3, [pc, #64]	; (820d4 <xQueueGenericSend+0x11c>)
   82092:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82094:	4b10      	ldr	r3, [pc, #64]	; (820d8 <xQueueGenericSend+0x120>)
   82096:	4798      	blx	r3
   82098:	e7a6      	b.n	81fe8 <xQueueGenericSend+0x30>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   8195a:	4620      	mov	r0, r4
   8195c:	4b0d      	ldr	r3, [pc, #52]	; (81994 <xQueueGenericSend+0x11c>)
   8195e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81960:	4b0d      	ldr	r3, [pc, #52]	; (81998 <xQueueGenericSend+0x120>)
   81962:	4798      	blx	r3
=======
=======
>>>>>>> master
   8209a:	4620      	mov	r0, r4
   8209c:	4b0d      	ldr	r3, [pc, #52]	; (820d4 <xQueueGenericSend+0x11c>)
   8209e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   820a0:	4b0d      	ldr	r3, [pc, #52]	; (820d8 <xQueueGenericSend+0x120>)
   820a2:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
<<<<<<< HEAD
<<<<<<< HEAD
   81964:	2000      	movs	r0, #0
		}
	}
}
   81966:	b005      	add	sp, #20
   81968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8196c:	00081439 	.word	0x00081439
   81970:	00081449 	.word	0x00081449
   81974:	00081469 	.word	0x00081469
   81978:	0008168d 	.word	0x0008168d
   8197c:	00082369 	.word	0x00082369
   81980:	00081429 	.word	0x00081429
   81984:	000823ed 	.word	0x000823ed
   81988:	00081ead 	.word	0x00081ead
   8198c:	00082415 	.word	0x00082415
   81990:	000822bd 	.word	0x000822bd
   81994:	00081719 	.word	0x00081719
   81998:	00082009 	.word	0x00082009

0008199c <xQueueGenericSendFromISR>:
=======
=======
>>>>>>> master
   820a4:	2000      	movs	r0, #0
		}
	}
}
   820a6:	b005      	add	sp, #20
   820a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   820ac:	00081b79 	.word	0x00081b79
   820b0:	00081b89 	.word	0x00081b89
   820b4:	00081ba9 	.word	0x00081ba9
   820b8:	00081dcd 	.word	0x00081dcd
   820bc:	00082bfd 	.word	0x00082bfd
   820c0:	00081b69 	.word	0x00081b69
   820c4:	00082c81 	.word	0x00082c81
   820c8:	000826b1 	.word	0x000826b1
   820cc:	00082ca9 	.word	0x00082ca9
   820d0:	00082b51 	.word	0x00082b51
   820d4:	00081e59 	.word	0x00081e59
   820d8:	0008280d 	.word	0x0008280d

000820dc <xQueueGenericSendFromISR>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
<<<<<<< HEAD
<<<<<<< HEAD
   8199c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   819a0:	460e      	mov	r6, r1
   819a2:	4615      	mov	r5, r2
   819a4:	4698      	mov	r8, r3
=======
=======
>>>>>>> master
   820dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   820e0:	460e      	mov	r6, r1
   820e2:	4615      	mov	r5, r2
   820e4:	4698      	mov	r8, r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   819a6:	4604      	mov	r4, r0
   819a8:	b918      	cbnz	r0, 819b2 <xQueueGenericSendFromISR+0x16>
   819aa:	4b1c      	ldr	r3, [pc, #112]	; (81a1c <xQueueGenericSendFromISR+0x80>)
   819ac:	4798      	blx	r3
   819ae:	bf00      	nop
   819b0:	e7fd      	b.n	819ae <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   819b2:	b929      	cbnz	r1, 819c0 <xQueueGenericSendFromISR+0x24>
   819b4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   819b6:	b11b      	cbz	r3, 819c0 <xQueueGenericSendFromISR+0x24>
   819b8:	4b18      	ldr	r3, [pc, #96]	; (81a1c <xQueueGenericSendFromISR+0x80>)
   819ba:	4798      	blx	r3
   819bc:	bf00      	nop
   819be:	e7fd      	b.n	819bc <xQueueGenericSendFromISR+0x20>
=======
=======
>>>>>>> master
   820e6:	4604      	mov	r4, r0
   820e8:	b918      	cbnz	r0, 820f2 <xQueueGenericSendFromISR+0x16>
   820ea:	4b1c      	ldr	r3, [pc, #112]	; (8215c <xQueueGenericSendFromISR+0x80>)
   820ec:	4798      	blx	r3
   820ee:	bf00      	nop
   820f0:	e7fd      	b.n	820ee <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   820f2:	b929      	cbnz	r1, 82100 <xQueueGenericSendFromISR+0x24>
   820f4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   820f6:	b11b      	cbz	r3, 82100 <xQueueGenericSendFromISR+0x24>
   820f8:	4b18      	ldr	r3, [pc, #96]	; (8215c <xQueueGenericSendFromISR+0x80>)
   820fa:	4798      	blx	r3
   820fc:	bf00      	nop
   820fe:	e7fd      	b.n	820fc <xQueueGenericSendFromISR+0x20>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
<<<<<<< HEAD
<<<<<<< HEAD
   819c0:	4b16      	ldr	r3, [pc, #88]	; (81a1c <xQueueGenericSendFromISR+0x80>)
   819c2:	4798      	blx	r3
   819c4:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   819c6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   819c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   819ca:	429a      	cmp	r2, r3
   819cc:	d218      	bcs.n	81a00 <xQueueGenericSendFromISR+0x64>
=======
=======
>>>>>>> master
   82100:	4b16      	ldr	r3, [pc, #88]	; (8215c <xQueueGenericSendFromISR+0x80>)
   82102:	4798      	blx	r3
   82104:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   82106:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   82108:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8210a:	429a      	cmp	r2, r3
   8210c:	d218      	bcs.n	82140 <xQueueGenericSendFromISR+0x64>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
<<<<<<< HEAD
<<<<<<< HEAD
   819ce:	4620      	mov	r0, r4
   819d0:	4631      	mov	r1, r6
   819d2:	4642      	mov	r2, r8
   819d4:	4b12      	ldr	r3, [pc, #72]	; (81a20 <xQueueGenericSendFromISR+0x84>)
   819d6:	4798      	blx	r3
=======
=======
>>>>>>> master
   8210e:	4620      	mov	r0, r4
   82110:	4631      	mov	r1, r6
   82112:	4642      	mov	r2, r8
   82114:	4b12      	ldr	r3, [pc, #72]	; (82160 <xQueueGenericSendFromISR+0x84>)
   82116:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
<<<<<<< HEAD
<<<<<<< HEAD
   819d8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   819da:	f1b3 3fff 	cmp.w	r3, #4294967295
   819de:	d10a      	bne.n	819f6 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   819e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   819e2:	b17b      	cbz	r3, 81a04 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   819e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   819e8:	4b0e      	ldr	r3, [pc, #56]	; (81a24 <xQueueGenericSendFromISR+0x88>)
   819ea:	4798      	blx	r3
   819ec:	b160      	cbz	r0, 81a08 <xQueueGenericSendFromISR+0x6c>
=======
=======
>>>>>>> master
   82118:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   8211a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8211e:	d10a      	bne.n	82136 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82120:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82122:	b17b      	cbz	r3, 82144 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82124:	f104 0024 	add.w	r0, r4, #36	; 0x24
   82128:	4b0e      	ldr	r3, [pc, #56]	; (82164 <xQueueGenericSendFromISR+0x88>)
   8212a:	4798      	blx	r3
   8212c:	b160      	cbz	r0, 82148 <xQueueGenericSendFromISR+0x6c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
<<<<<<< HEAD
<<<<<<< HEAD
   819ee:	b16d      	cbz	r5, 81a0c <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   819f0:	2401      	movs	r4, #1
   819f2:	602c      	str	r4, [r5, #0]
   819f4:	e00b      	b.n	81a0e <xQueueGenericSendFromISR+0x72>
=======
=======
>>>>>>> master
   8212e:	b16d      	cbz	r5, 8214c <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   82130:	2401      	movs	r4, #1
   82132:	602c      	str	r4, [r5, #0]
   82134:	e00b      	b.n	8214e <xQueueGenericSendFromISR+0x72>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
<<<<<<< HEAD
<<<<<<< HEAD
   819f6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   819f8:	3301      	adds	r3, #1
   819fa:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   819fc:	2401      	movs	r4, #1
   819fe:	e006      	b.n	81a0e <xQueueGenericSendFromISR+0x72>
=======
=======
>>>>>>> master
   82136:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82138:	3301      	adds	r3, #1
   8213a:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   8213c:	2401      	movs	r4, #1
   8213e:	e006      	b.n	8214e <xQueueGenericSendFromISR+0x72>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
<<<<<<< HEAD
<<<<<<< HEAD
   81a00:	2400      	movs	r4, #0
   81a02:	e004      	b.n	81a0e <xQueueGenericSendFromISR+0x72>
=======
   82140:	2400      	movs	r4, #0
   82142:	e004      	b.n	8214e <xQueueGenericSendFromISR+0x72>
>>>>>>> master
=======
   82140:	2400      	movs	r4, #0
   82142:	e004      	b.n	8214e <xQueueGenericSendFromISR+0x72>
>>>>>>> master
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
<<<<<<< HEAD
<<<<<<< HEAD
   81a04:	2401      	movs	r4, #1
   81a06:	e002      	b.n	81a0e <xQueueGenericSendFromISR+0x72>
   81a08:	2401      	movs	r4, #1
   81a0a:	e000      	b.n	81a0e <xQueueGenericSendFromISR+0x72>
   81a0c:	2401      	movs	r4, #1
=======
=======
>>>>>>> master
   82144:	2401      	movs	r4, #1
   82146:	e002      	b.n	8214e <xQueueGenericSendFromISR+0x72>
   82148:	2401      	movs	r4, #1
   8214a:	e000      	b.n	8214e <xQueueGenericSendFromISR+0x72>
   8214c:	2401      	movs	r4, #1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
<<<<<<< HEAD
<<<<<<< HEAD
   81a0e:	4638      	mov	r0, r7
   81a10:	4b05      	ldr	r3, [pc, #20]	; (81a28 <xQueueGenericSendFromISR+0x8c>)
   81a12:	4798      	blx	r3

	return xReturn;
}
   81a14:	4620      	mov	r0, r4
   81a16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81a1a:	bf00      	nop
   81a1c:	00081439 	.word	0x00081439
   81a20:	0008168d 	.word	0x0008168d
   81a24:	00082369 	.word	0x00082369
   81a28:	00081461 	.word	0x00081461

00081a2c <xQueueGenericReceive>:
=======
=======
>>>>>>> master
   8214e:	4638      	mov	r0, r7
   82150:	4b05      	ldr	r3, [pc, #20]	; (82168 <xQueueGenericSendFromISR+0x8c>)
   82152:	4798      	blx	r3

	return xReturn;
}
   82154:	4620      	mov	r0, r4
   82156:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8215a:	bf00      	nop
   8215c:	00081b79 	.word	0x00081b79
   82160:	00081dcd 	.word	0x00081dcd
   82164:	00082bfd 	.word	0x00082bfd
   82168:	00081ba1 	.word	0x00081ba1

0008216c <xQueueGenericReceive>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81a30:	b085      	sub	sp, #20
   81a32:	4689      	mov	r9, r1
   81a34:	469a      	mov	sl, r3
   81a36:	f8ad 2006 	strh.w	r2, [sp, #6]
=======
=======
>>>>>>> master
   8216c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82170:	b085      	sub	sp, #20
   82172:	4689      	mov	r9, r1
   82174:	469a      	mov	sl, r3
   82176:	f8ad 2006 	strh.w	r2, [sp, #6]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   81a3a:	4604      	mov	r4, r0
   81a3c:	b918      	cbnz	r0, 81a46 <xQueueGenericReceive+0x1a>
   81a3e:	4b46      	ldr	r3, [pc, #280]	; (81b58 <xQueueGenericReceive+0x12c>)
   81a40:	4798      	blx	r3
   81a42:	bf00      	nop
   81a44:	e7fd      	b.n	81a42 <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81a46:	b909      	cbnz	r1, 81a4c <xQueueGenericReceive+0x20>
   81a48:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81a4a:	b92b      	cbnz	r3, 81a58 <xQueueGenericReceive+0x2c>
=======
=======
>>>>>>> master
   8217a:	4604      	mov	r4, r0
   8217c:	b918      	cbnz	r0, 82186 <xQueueGenericReceive+0x1a>
   8217e:	4b46      	ldr	r3, [pc, #280]	; (82298 <xQueueGenericReceive+0x12c>)
   82180:	4798      	blx	r3
   82182:	bf00      	nop
   82184:	e7fd      	b.n	82182 <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   82186:	b909      	cbnz	r1, 8218c <xQueueGenericReceive+0x20>
   82188:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8218a:	b92b      	cbnz	r3, 82198 <xQueueGenericReceive+0x2c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81a4c:	2700      	movs	r7, #0
=======
   8218c:	2700      	movs	r7, #0
>>>>>>> master
=======
   8218c:	2700      	movs	r7, #0
>>>>>>> master
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81a4e:	4e43      	ldr	r6, [pc, #268]	; (81b5c <xQueueGenericReceive+0x130>)
=======
   8218e:	4e43      	ldr	r6, [pc, #268]	; (8229c <xQueueGenericReceive+0x130>)
>>>>>>> master
=======
   8218e:	4e43      	ldr	r6, [pc, #268]	; (8229c <xQueueGenericReceive+0x130>)
>>>>>>> master
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
<<<<<<< HEAD
<<<<<<< HEAD
   81a50:	f8df b138 	ldr.w	fp, [pc, #312]	; 81b8c <xQueueGenericReceive+0x160>
=======
   82190:	f8df b138 	ldr.w	fp, [pc, #312]	; 822cc <xQueueGenericReceive+0x160>
>>>>>>> master
=======
   82190:	f8df b138 	ldr.w	fp, [pc, #312]	; 822cc <xQueueGenericReceive+0x160>
>>>>>>> master
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81a54:	4d42      	ldr	r5, [pc, #264]	; (81b60 <xQueueGenericReceive+0x134>)
   81a56:	e003      	b.n	81a60 <xQueueGenericReceive+0x34>
=======
   82194:	4d42      	ldr	r5, [pc, #264]	; (822a0 <xQueueGenericReceive+0x134>)
   82196:	e003      	b.n	821a0 <xQueueGenericReceive+0x34>
>>>>>>> master
=======
   82194:	4d42      	ldr	r5, [pc, #264]	; (822a0 <xQueueGenericReceive+0x134>)
   82196:	e003      	b.n	821a0 <xQueueGenericReceive+0x34>
>>>>>>> master
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81a58:	4b3f      	ldr	r3, [pc, #252]	; (81b58 <xQueueGenericReceive+0x12c>)
   81a5a:	4798      	blx	r3
   81a5c:	bf00      	nop
   81a5e:	e7fd      	b.n	81a5c <xQueueGenericReceive+0x30>
=======
=======
>>>>>>> master
   82198:	4b3f      	ldr	r3, [pc, #252]	; (82298 <xQueueGenericReceive+0x12c>)
   8219a:	4798      	blx	r3
   8219c:	bf00      	nop
   8219e:	e7fd      	b.n	8219c <xQueueGenericReceive+0x30>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81a60:	47b0      	blx	r6
=======
   821a0:	47b0      	blx	r6
>>>>>>> master
=======
   821a0:	47b0      	blx	r6
>>>>>>> master
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   81a62:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81a64:	2b00      	cmp	r3, #0
   81a66:	d028      	beq.n	81aba <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81a68:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81a6a:	4620      	mov	r0, r4
   81a6c:	4649      	mov	r1, r9
   81a6e:	4b3d      	ldr	r3, [pc, #244]	; (81b64 <xQueueGenericReceive+0x138>)
   81a70:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81a72:	f1ba 0f00 	cmp.w	sl, #0
   81a76:	d112      	bne.n	81a9e <xQueueGenericReceive+0x72>
=======
=======
>>>>>>> master
   821a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   821a4:	2b00      	cmp	r3, #0
   821a6:	d028      	beq.n	821fa <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   821a8:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   821aa:	4620      	mov	r0, r4
   821ac:	4649      	mov	r1, r9
   821ae:	4b3d      	ldr	r3, [pc, #244]	; (822a4 <xQueueGenericReceive+0x138>)
   821b0:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   821b2:	f1ba 0f00 	cmp.w	sl, #0
   821b6:	d112      	bne.n	821de <xQueueGenericReceive+0x72>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
<<<<<<< HEAD
<<<<<<< HEAD
   81a78:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81a7a:	3b01      	subs	r3, #1
   81a7c:	63a3      	str	r3, [r4, #56]	; 0x38
=======
   821b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   821ba:	3b01      	subs	r3, #1
   821bc:	63a3      	str	r3, [r4, #56]	; 0x38
>>>>>>> master
=======
   821b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   821ba:	3b01      	subs	r3, #1
   821bc:	63a3      	str	r3, [r4, #56]	; 0x38
>>>>>>> master

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
<<<<<<< HEAD
<<<<<<< HEAD
   81a7e:	6823      	ldr	r3, [r4, #0]
   81a80:	b913      	cbnz	r3, 81a88 <xQueueGenericReceive+0x5c>
=======
   821be:	6823      	ldr	r3, [r4, #0]
   821c0:	b913      	cbnz	r3, 821c8 <xQueueGenericReceive+0x5c>
>>>>>>> master
=======
   821be:	6823      	ldr	r3, [r4, #0]
   821c0:	b913      	cbnz	r3, 821c8 <xQueueGenericReceive+0x5c>
>>>>>>> master
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
<<<<<<< HEAD
<<<<<<< HEAD
   81a82:	4b39      	ldr	r3, [pc, #228]	; (81b68 <xQueueGenericReceive+0x13c>)
   81a84:	4798      	blx	r3
   81a86:	6060      	str	r0, [r4, #4]
=======
   821c2:	4b39      	ldr	r3, [pc, #228]	; (822a8 <xQueueGenericReceive+0x13c>)
   821c4:	4798      	blx	r3
   821c6:	6060      	str	r0, [r4, #4]
>>>>>>> master
=======
   821c2:	4b39      	ldr	r3, [pc, #228]	; (822a8 <xQueueGenericReceive+0x13c>)
   821c4:	4798      	blx	r3
   821c6:	6060      	str	r0, [r4, #4]
>>>>>>> master
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81a88:	6923      	ldr	r3, [r4, #16]
   81a8a:	b193      	cbz	r3, 81ab2 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81a8c:	f104 0010 	add.w	r0, r4, #16
   81a90:	4b36      	ldr	r3, [pc, #216]	; (81b6c <xQueueGenericReceive+0x140>)
   81a92:	4798      	blx	r3
   81a94:	2801      	cmp	r0, #1
   81a96:	d10c      	bne.n	81ab2 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81a98:	4b35      	ldr	r3, [pc, #212]	; (81b70 <xQueueGenericReceive+0x144>)
   81a9a:	4798      	blx	r3
   81a9c:	e009      	b.n	81ab2 <xQueueGenericReceive+0x86>
=======
=======
>>>>>>> master
   821c8:	6923      	ldr	r3, [r4, #16]
   821ca:	b193      	cbz	r3, 821f2 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   821cc:	f104 0010 	add.w	r0, r4, #16
   821d0:	4b36      	ldr	r3, [pc, #216]	; (822ac <xQueueGenericReceive+0x140>)
   821d2:	4798      	blx	r3
   821d4:	2801      	cmp	r0, #1
   821d6:	d10c      	bne.n	821f2 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   821d8:	4b35      	ldr	r3, [pc, #212]	; (822b0 <xQueueGenericReceive+0x144>)
   821da:	4798      	blx	r3
   821dc:	e009      	b.n	821f2 <xQueueGenericReceive+0x86>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
<<<<<<< HEAD
<<<<<<< HEAD
   81a9e:	60e5      	str	r5, [r4, #12]
=======
   821de:	60e5      	str	r5, [r4, #12]
>>>>>>> master
=======
   821de:	60e5      	str	r5, [r4, #12]
>>>>>>> master

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81aa0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81aa2:	b133      	cbz	r3, 81ab2 <xQueueGenericReceive+0x86>
=======
   821e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   821e2:	b133      	cbz	r3, 821f2 <xQueueGenericReceive+0x86>
>>>>>>> master
=======
   821e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   821e2:	b133      	cbz	r3, 821f2 <xQueueGenericReceive+0x86>
>>>>>>> master
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81aa4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81aa8:	4b30      	ldr	r3, [pc, #192]	; (81b6c <xQueueGenericReceive+0x140>)
   81aaa:	4798      	blx	r3
   81aac:	b108      	cbz	r0, 81ab2 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81aae:	4b30      	ldr	r3, [pc, #192]	; (81b70 <xQueueGenericReceive+0x144>)
   81ab0:	4798      	blx	r3
=======
=======
>>>>>>> master
   821e4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   821e8:	4b30      	ldr	r3, [pc, #192]	; (822ac <xQueueGenericReceive+0x140>)
   821ea:	4798      	blx	r3
   821ec:	b108      	cbz	r0, 821f2 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   821ee:	4b30      	ldr	r3, [pc, #192]	; (822b0 <xQueueGenericReceive+0x144>)
   821f0:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
						}
					}
				}

				taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81ab2:	4b2b      	ldr	r3, [pc, #172]	; (81b60 <xQueueGenericReceive+0x134>)
   81ab4:	4798      	blx	r3
				return pdPASS;
   81ab6:	2001      	movs	r0, #1
   81ab8:	e04b      	b.n	81b52 <xQueueGenericReceive+0x126>
=======
=======
>>>>>>> master
   821f2:	4b2b      	ldr	r3, [pc, #172]	; (822a0 <xQueueGenericReceive+0x134>)
   821f4:	4798      	blx	r3
				return pdPASS;
   821f6:	2001      	movs	r0, #1
   821f8:	e04b      	b.n	82292 <xQueueGenericReceive+0x126>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   81aba:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   81abe:	b91b      	cbnz	r3, 81ac8 <xQueueGenericReceive+0x9c>
=======
   821fa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   821fe:	b91b      	cbnz	r3, 82208 <xQueueGenericReceive+0x9c>
>>>>>>> master
=======
   821fa:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   821fe:	b91b      	cbnz	r3, 82208 <xQueueGenericReceive+0x9c>
>>>>>>> master
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81ac0:	4b27      	ldr	r3, [pc, #156]	; (81b60 <xQueueGenericReceive+0x134>)
   81ac2:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81ac4:	2000      	movs	r0, #0
   81ac6:	e044      	b.n	81b52 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   81ac8:	b917      	cbnz	r7, 81ad0 <xQueueGenericReceive+0xa4>
=======
=======
>>>>>>> master
   82200:	4b27      	ldr	r3, [pc, #156]	; (822a0 <xQueueGenericReceive+0x134>)
   82202:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   82204:	2000      	movs	r0, #0
   82206:	e044      	b.n	82292 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   82208:	b917      	cbnz	r7, 82210 <xQueueGenericReceive+0xa4>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
<<<<<<< HEAD
<<<<<<< HEAD
   81aca:	a802      	add	r0, sp, #8
   81acc:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81ace:	2701      	movs	r7, #1
=======
=======
>>>>>>> master
   8220a:	a802      	add	r0, sp, #8
   8220c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8220e:	2701      	movs	r7, #1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
			}
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81ad0:	47a8      	blx	r5
=======
   82210:	47a8      	blx	r5
>>>>>>> master
=======
   82210:	47a8      	blx	r5
>>>>>>> master

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   81ad2:	4b28      	ldr	r3, [pc, #160]	; (81b74 <xQueueGenericReceive+0x148>)
   81ad4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81ad6:	47b0      	blx	r6
   81ad8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81ada:	f1b3 3fff 	cmp.w	r3, #4294967295
   81ade:	bf04      	itt	eq
   81ae0:	2300      	moveq	r3, #0
   81ae2:	6463      	streq	r3, [r4, #68]	; 0x44
   81ae4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
   81aea:	bf04      	itt	eq
   81aec:	2300      	moveq	r3, #0
   81aee:	64a3      	streq	r3, [r4, #72]	; 0x48
   81af0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81af2:	a802      	add	r0, sp, #8
   81af4:	f10d 0106 	add.w	r1, sp, #6
   81af8:	4b1f      	ldr	r3, [pc, #124]	; (81b78 <xQueueGenericReceive+0x14c>)
   81afa:	4798      	blx	r3
   81afc:	bb18      	cbnz	r0, 81b46 <xQueueGenericReceive+0x11a>
=======
=======
>>>>>>> master
   82212:	4b28      	ldr	r3, [pc, #160]	; (822b4 <xQueueGenericReceive+0x148>)
   82214:	4798      	blx	r3
		prvLockQueue( pxQueue );
   82216:	47b0      	blx	r6
   82218:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8221a:	f1b3 3fff 	cmp.w	r3, #4294967295
   8221e:	bf04      	itt	eq
   82220:	2300      	moveq	r3, #0
   82222:	6463      	streq	r3, [r4, #68]	; 0x44
   82224:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   82226:	f1b3 3fff 	cmp.w	r3, #4294967295
   8222a:	bf04      	itt	eq
   8222c:	2300      	moveq	r3, #0
   8222e:	64a3      	streq	r3, [r4, #72]	; 0x48
   82230:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82232:	a802      	add	r0, sp, #8
   82234:	f10d 0106 	add.w	r1, sp, #6
   82238:	4b1f      	ldr	r3, [pc, #124]	; (822b8 <xQueueGenericReceive+0x14c>)
   8223a:	4798      	blx	r3
   8223c:	bb18      	cbnz	r0, 82286 <xQueueGenericReceive+0x11a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81afe:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81b00:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81b04:	47a8      	blx	r5
=======
=======
>>>>>>> master
   8223e:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   82240:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   82244:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81b06:	f1b8 0f00 	cmp.w	r8, #0
   81b0a:	d116      	bne.n	81b3a <xQueueGenericReceive+0x10e>
=======
   82246:	f1b8 0f00 	cmp.w	r8, #0
   8224a:	d116      	bne.n	8227a <xQueueGenericReceive+0x10e>
>>>>>>> master
=======
   82246:	f1b8 0f00 	cmp.w	r8, #0
   8224a:	d116      	bne.n	8227a <xQueueGenericReceive+0x10e>
>>>>>>> master
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
<<<<<<< HEAD
<<<<<<< HEAD
   81b0c:	6823      	ldr	r3, [r4, #0]
   81b0e:	b923      	cbnz	r3, 81b1a <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   81b10:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81b12:	6860      	ldr	r0, [r4, #4]
   81b14:	4b19      	ldr	r3, [pc, #100]	; (81b7c <xQueueGenericReceive+0x150>)
   81b16:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   81b18:	47a8      	blx	r5
=======
=======
>>>>>>> master
   8224c:	6823      	ldr	r3, [r4, #0]
   8224e:	b923      	cbnz	r3, 8225a <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   82250:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   82252:	6860      	ldr	r0, [r4, #4]
   82254:	4b19      	ldr	r3, [pc, #100]	; (822bc <xQueueGenericReceive+0x150>)
   82256:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   82258:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
<<<<<<< HEAD
<<<<<<< HEAD
   81b1a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81b1e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81b22:	4b17      	ldr	r3, [pc, #92]	; (81b80 <xQueueGenericReceive+0x154>)
   81b24:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   81b26:	4620      	mov	r0, r4
   81b28:	4b16      	ldr	r3, [pc, #88]	; (81b84 <xQueueGenericReceive+0x158>)
   81b2a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81b2c:	4b16      	ldr	r3, [pc, #88]	; (81b88 <xQueueGenericReceive+0x15c>)
   81b2e:	4798      	blx	r3
   81b30:	2800      	cmp	r0, #0
   81b32:	d195      	bne.n	81a60 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   81b34:	4b0e      	ldr	r3, [pc, #56]	; (81b70 <xQueueGenericReceive+0x144>)
   81b36:	4798      	blx	r3
   81b38:	e792      	b.n	81a60 <xQueueGenericReceive+0x34>
=======
=======
>>>>>>> master
   8225a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8225e:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   82262:	4b17      	ldr	r3, [pc, #92]	; (822c0 <xQueueGenericReceive+0x154>)
   82264:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   82266:	4620      	mov	r0, r4
   82268:	4b16      	ldr	r3, [pc, #88]	; (822c4 <xQueueGenericReceive+0x158>)
   8226a:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   8226c:	4b16      	ldr	r3, [pc, #88]	; (822c8 <xQueueGenericReceive+0x15c>)
   8226e:	4798      	blx	r3
   82270:	2800      	cmp	r0, #0
   82272:	d195      	bne.n	821a0 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   82274:	4b0e      	ldr	r3, [pc, #56]	; (822b0 <xQueueGenericReceive+0x144>)
   82276:	4798      	blx	r3
   82278:	e792      	b.n	821a0 <xQueueGenericReceive+0x34>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   81b3a:	4620      	mov	r0, r4
   81b3c:	4b11      	ldr	r3, [pc, #68]	; (81b84 <xQueueGenericReceive+0x158>)
   81b3e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81b40:	4b11      	ldr	r3, [pc, #68]	; (81b88 <xQueueGenericReceive+0x15c>)
   81b42:	4798      	blx	r3
   81b44:	e78c      	b.n	81a60 <xQueueGenericReceive+0x34>
=======
=======
>>>>>>> master
   8227a:	4620      	mov	r0, r4
   8227c:	4b11      	ldr	r3, [pc, #68]	; (822c4 <xQueueGenericReceive+0x158>)
   8227e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   82280:	4b11      	ldr	r3, [pc, #68]	; (822c8 <xQueueGenericReceive+0x15c>)
   82282:	4798      	blx	r3
   82284:	e78c      	b.n	821a0 <xQueueGenericReceive+0x34>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   81b46:	4620      	mov	r0, r4
   81b48:	4b0e      	ldr	r3, [pc, #56]	; (81b84 <xQueueGenericReceive+0x158>)
   81b4a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81b4c:	4b0e      	ldr	r3, [pc, #56]	; (81b88 <xQueueGenericReceive+0x15c>)
   81b4e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81b50:	2000      	movs	r0, #0
		}
	}
}
   81b52:	b005      	add	sp, #20
   81b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81b58:	00081439 	.word	0x00081439
   81b5c:	00081449 	.word	0x00081449
   81b60:	00081469 	.word	0x00081469
   81b64:	000816f1 	.word	0x000816f1
   81b68:	000824ad 	.word	0x000824ad
   81b6c:	00082369 	.word	0x00082369
   81b70:	00081429 	.word	0x00081429
   81b74:	00081ead 	.word	0x00081ead
   81b78:	00082415 	.word	0x00082415
   81b7c:	000824d9 	.word	0x000824d9
   81b80:	000822bd 	.word	0x000822bd
   81b84:	00081719 	.word	0x00081719
   81b88:	00082009 	.word	0x00082009
   81b8c:	000823ed 	.word	0x000823ed

00081b90 <vQueueWaitForMessageRestricted>:
=======
=======
>>>>>>> master
   82286:	4620      	mov	r0, r4
   82288:	4b0e      	ldr	r3, [pc, #56]	; (822c4 <xQueueGenericReceive+0x158>)
   8228a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8228c:	4b0e      	ldr	r3, [pc, #56]	; (822c8 <xQueueGenericReceive+0x15c>)
   8228e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   82290:	2000      	movs	r0, #0
		}
	}
}
   82292:	b005      	add	sp, #20
   82294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82298:	00081b79 	.word	0x00081b79
   8229c:	00081b89 	.word	0x00081b89
   822a0:	00081ba9 	.word	0x00081ba9
   822a4:	00081e31 	.word	0x00081e31
   822a8:	00082d41 	.word	0x00082d41
   822ac:	00082bfd 	.word	0x00082bfd
   822b0:	00081b69 	.word	0x00081b69
   822b4:	000826b1 	.word	0x000826b1
   822b8:	00082ca9 	.word	0x00082ca9
   822bc:	00082d6d 	.word	0x00082d6d
   822c0:	00082b51 	.word	0x00082b51
   822c4:	00081e59 	.word	0x00081e59
   822c8:	0008280d 	.word	0x0008280d
   822cc:	00082c81 	.word	0x00082c81

000822d0 <vQueueWaitForMessageRestricted>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
<<<<<<< HEAD
<<<<<<< HEAD
   81b90:	b538      	push	{r3, r4, r5, lr}
   81b92:	4604      	mov	r4, r0
   81b94:	460d      	mov	r5, r1
=======
   822d0:	b538      	push	{r3, r4, r5, lr}
   822d2:	4604      	mov	r4, r0
   822d4:	460d      	mov	r5, r1
>>>>>>> master
=======
   822d0:	b538      	push	{r3, r4, r5, lr}
   822d2:	4604      	mov	r4, r0
   822d4:	460d      	mov	r5, r1
>>>>>>> master
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
<<<<<<< HEAD
<<<<<<< HEAD
   81b96:	4b0d      	ldr	r3, [pc, #52]	; (81bcc <vQueueWaitForMessageRestricted+0x3c>)
   81b98:	4798      	blx	r3
   81b9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   81b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81ba0:	bf04      	itt	eq
   81ba2:	2300      	moveq	r3, #0
   81ba4:	6463      	streq	r3, [r4, #68]	; 0x44
   81ba6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
   81bac:	bf04      	itt	eq
   81bae:	2300      	moveq	r3, #0
   81bb0:	64a3      	streq	r3, [r4, #72]	; 0x48
   81bb2:	4b07      	ldr	r3, [pc, #28]	; (81bd0 <vQueueWaitForMessageRestricted+0x40>)
   81bb4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   81bb6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81bb8:	b923      	cbnz	r3, 81bc4 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81bba:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81bbe:	4629      	mov	r1, r5
   81bc0:	4b04      	ldr	r3, [pc, #16]	; (81bd4 <vQueueWaitForMessageRestricted+0x44>)
   81bc2:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81bc4:	4620      	mov	r0, r4
   81bc6:	4b04      	ldr	r3, [pc, #16]	; (81bd8 <vQueueWaitForMessageRestricted+0x48>)
   81bc8:	4798      	blx	r3
   81bca:	bd38      	pop	{r3, r4, r5, pc}
   81bcc:	00081449 	.word	0x00081449
   81bd0:	00081469 	.word	0x00081469
   81bd4:	00082321 	.word	0x00082321
   81bd8:	00081719 	.word	0x00081719

00081bdc <prvAddCurrentTaskToDelayedList>:
=======
=======
>>>>>>> master
   822d6:	4b0d      	ldr	r3, [pc, #52]	; (8230c <vQueueWaitForMessageRestricted+0x3c>)
   822d8:	4798      	blx	r3
   822da:	6c63      	ldr	r3, [r4, #68]	; 0x44
   822dc:	f1b3 3fff 	cmp.w	r3, #4294967295
   822e0:	bf04      	itt	eq
   822e2:	2300      	moveq	r3, #0
   822e4:	6463      	streq	r3, [r4, #68]	; 0x44
   822e6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   822e8:	f1b3 3fff 	cmp.w	r3, #4294967295
   822ec:	bf04      	itt	eq
   822ee:	2300      	moveq	r3, #0
   822f0:	64a3      	streq	r3, [r4, #72]	; 0x48
   822f2:	4b07      	ldr	r3, [pc, #28]	; (82310 <vQueueWaitForMessageRestricted+0x40>)
   822f4:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   822f6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   822f8:	b923      	cbnz	r3, 82304 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   822fa:	f104 0024 	add.w	r0, r4, #36	; 0x24
   822fe:	4629      	mov	r1, r5
   82300:	4b04      	ldr	r3, [pc, #16]	; (82314 <vQueueWaitForMessageRestricted+0x44>)
   82302:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   82304:	4620      	mov	r0, r4
   82306:	4b04      	ldr	r3, [pc, #16]	; (82318 <vQueueWaitForMessageRestricted+0x48>)
   82308:	4798      	blx	r3
   8230a:	bd38      	pop	{r3, r4, r5, pc}
   8230c:	00081b89 	.word	0x00081b89
   82310:	00081ba9 	.word	0x00081ba9
   82314:	00082bb5 	.word	0x00082bb5
   82318:	00081e59 	.word	0x00081e59

0008231c <prvAddCurrentTaskToDelayedList>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81bdc:	b510      	push	{r4, lr}
   81bde:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81be0:	4b0f      	ldr	r3, [pc, #60]	; (81c20 <prvAddCurrentTaskToDelayedList+0x44>)
   81be2:	681b      	ldr	r3, [r3, #0]
   81be4:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   81be6:	4b0f      	ldr	r3, [pc, #60]	; (81c24 <prvAddCurrentTaskToDelayedList+0x48>)
   81be8:	881b      	ldrh	r3, [r3, #0]
   81bea:	b29b      	uxth	r3, r3
   81bec:	4298      	cmp	r0, r3
   81bee:	d207      	bcs.n	81c00 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81bf0:	4b0d      	ldr	r3, [pc, #52]	; (81c28 <prvAddCurrentTaskToDelayedList+0x4c>)
   81bf2:	6818      	ldr	r0, [r3, #0]
   81bf4:	4b0a      	ldr	r3, [pc, #40]	; (81c20 <prvAddCurrentTaskToDelayedList+0x44>)
   81bf6:	6819      	ldr	r1, [r3, #0]
   81bf8:	3104      	adds	r1, #4
   81bfa:	4b0c      	ldr	r3, [pc, #48]	; (81c2c <prvAddCurrentTaskToDelayedList+0x50>)
   81bfc:	4798      	blx	r3
   81bfe:	bd10      	pop	{r4, pc}
=======
=======
>>>>>>> master
   8231c:	b510      	push	{r4, lr}
   8231e:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   82320:	4b0f      	ldr	r3, [pc, #60]	; (82360 <prvAddCurrentTaskToDelayedList+0x44>)
   82322:	681b      	ldr	r3, [r3, #0]
   82324:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   82326:	4b0f      	ldr	r3, [pc, #60]	; (82364 <prvAddCurrentTaskToDelayedList+0x48>)
   82328:	881b      	ldrh	r3, [r3, #0]
   8232a:	b29b      	uxth	r3, r3
   8232c:	4298      	cmp	r0, r3
   8232e:	d207      	bcs.n	82340 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82330:	4b0d      	ldr	r3, [pc, #52]	; (82368 <prvAddCurrentTaskToDelayedList+0x4c>)
   82332:	6818      	ldr	r0, [r3, #0]
   82334:	4b0a      	ldr	r3, [pc, #40]	; (82360 <prvAddCurrentTaskToDelayedList+0x44>)
   82336:	6819      	ldr	r1, [r3, #0]
   82338:	3104      	adds	r1, #4
   8233a:	4b0c      	ldr	r3, [pc, #48]	; (8236c <prvAddCurrentTaskToDelayedList+0x50>)
   8233c:	4798      	blx	r3
   8233e:	bd10      	pop	{r4, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81c00:	4b0b      	ldr	r3, [pc, #44]	; (81c30 <prvAddCurrentTaskToDelayedList+0x54>)
   81c02:	6818      	ldr	r0, [r3, #0]
   81c04:	4b06      	ldr	r3, [pc, #24]	; (81c20 <prvAddCurrentTaskToDelayedList+0x44>)
   81c06:	6819      	ldr	r1, [r3, #0]
   81c08:	3104      	adds	r1, #4
   81c0a:	4b08      	ldr	r3, [pc, #32]	; (81c2c <prvAddCurrentTaskToDelayedList+0x50>)
   81c0c:	4798      	blx	r3
=======
=======
>>>>>>> master
   82340:	4b0b      	ldr	r3, [pc, #44]	; (82370 <prvAddCurrentTaskToDelayedList+0x54>)
   82342:	6818      	ldr	r0, [r3, #0]
   82344:	4b06      	ldr	r3, [pc, #24]	; (82360 <prvAddCurrentTaskToDelayedList+0x44>)
   82346:	6819      	ldr	r1, [r3, #0]
   82348:	3104      	adds	r1, #4
   8234a:	4b08      	ldr	r3, [pc, #32]	; (8236c <prvAddCurrentTaskToDelayedList+0x50>)
   8234c:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
<<<<<<< HEAD
<<<<<<< HEAD
   81c0e:	4b09      	ldr	r3, [pc, #36]	; (81c34 <prvAddCurrentTaskToDelayedList+0x58>)
   81c10:	881b      	ldrh	r3, [r3, #0]
   81c12:	b29b      	uxth	r3, r3
   81c14:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   81c16:	bf3c      	itt	cc
   81c18:	4b06      	ldrcc	r3, [pc, #24]	; (81c34 <prvAddCurrentTaskToDelayedList+0x58>)
   81c1a:	801c      	strhcc	r4, [r3, #0]
   81c1c:	bd10      	pop	{r4, pc}
   81c1e:	bf00      	nop
   81c20:	20078b88 	.word	0x20078b88
   81c24:	20078ba4 	.word	0x20078ba4
   81c28:	20078ba8 	.word	0x20078ba8
   81c2c:	0008136d 	.word	0x0008136d
   81c30:	20078a84 	.word	0x20078a84
   81c34:	20070168 	.word	0x20070168

00081c38 <xTaskGenericCreate>:
=======
=======
>>>>>>> master
   8234e:	4b09      	ldr	r3, [pc, #36]	; (82374 <prvAddCurrentTaskToDelayedList+0x58>)
   82350:	881b      	ldrh	r3, [r3, #0]
   82352:	b29b      	uxth	r3, r3
   82354:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   82356:	bf3c      	itt	cc
   82358:	4b06      	ldrcc	r3, [pc, #24]	; (82374 <prvAddCurrentTaskToDelayedList+0x58>)
   8235a:	801c      	strhcc	r4, [r3, #0]
   8235c:	bd10      	pop	{r4, pc}
   8235e:	bf00      	nop
   82360:	20078ba0 	.word	0x20078ba0
   82364:	20078bbc 	.word	0x20078bbc
   82368:	20078bc0 	.word	0x20078bc0
   8236c:	00081aad 	.word	0x00081aad
   82370:	20078a9c 	.word	0x20078a9c
   82374:	20070170 	.word	0x20070170

00082378 <xTaskGenericCreate>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81c38:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81c3c:	460e      	mov	r6, r1
   81c3e:	4617      	mov	r7, r2
   81c40:	469a      	mov	sl, r3
   81c42:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81c44:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
=======
=======
>>>>>>> master
   82378:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8237c:	460e      	mov	r6, r1
   8237e:	4617      	mov	r7, r2
   82380:	469a      	mov	sl, r3
   82382:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   82384:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
<<<<<<< HEAD
<<<<<<< HEAD
   81c48:	4681      	mov	r9, r0
   81c4a:	b918      	cbnz	r0, 81c54 <xTaskGenericCreate+0x1c>
   81c4c:	4b62      	ldr	r3, [pc, #392]	; (81dd8 <xTaskGenericCreate+0x1a0>)
   81c4e:	4798      	blx	r3
   81c50:	bf00      	nop
   81c52:	e7fd      	b.n	81c50 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   81c54:	2d09      	cmp	r5, #9
   81c56:	d903      	bls.n	81c60 <xTaskGenericCreate+0x28>
   81c58:	4b5f      	ldr	r3, [pc, #380]	; (81dd8 <xTaskGenericCreate+0x1a0>)
   81c5a:	4798      	blx	r3
   81c5c:	bf00      	nop
   81c5e:	e7fd      	b.n	81c5c <xTaskGenericCreate+0x24>
=======
=======
>>>>>>> master
   82388:	4681      	mov	r9, r0
   8238a:	b918      	cbnz	r0, 82394 <xTaskGenericCreate+0x1c>
   8238c:	4b62      	ldr	r3, [pc, #392]	; (82518 <xTaskGenericCreate+0x1a0>)
   8238e:	4798      	blx	r3
   82390:	bf00      	nop
   82392:	e7fd      	b.n	82390 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82394:	2d09      	cmp	r5, #9
   82396:	d903      	bls.n	823a0 <xTaskGenericCreate+0x28>
   82398:	4b5f      	ldr	r3, [pc, #380]	; (82518 <xTaskGenericCreate+0x1a0>)
   8239a:	4798      	blx	r3
   8239c:	bf00      	nop
   8239e:	e7fd      	b.n	8239c <xTaskGenericCreate+0x24>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81c60:	2050      	movs	r0, #80	; 0x50
   81c62:	4b5e      	ldr	r3, [pc, #376]	; (81ddc <xTaskGenericCreate+0x1a4>)
   81c64:	4798      	blx	r3

	if( pxNewTCB != NULL )
   81c66:	4604      	mov	r4, r0
   81c68:	2800      	cmp	r0, #0
   81c6a:	f000 80b1 	beq.w	81dd0 <xTaskGenericCreate+0x198>
=======
=======
>>>>>>> master
   823a0:	2050      	movs	r0, #80	; 0x50
   823a2:	4b5e      	ldr	r3, [pc, #376]	; (8251c <xTaskGenericCreate+0x1a4>)
   823a4:	4798      	blx	r3

	if( pxNewTCB != NULL )
   823a6:	4604      	mov	r4, r0
   823a8:	2800      	cmp	r0, #0
   823aa:	f000 80b1 	beq.w	82510 <xTaskGenericCreate+0x198>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
<<<<<<< HEAD
<<<<<<< HEAD
   81c6e:	f1b8 0f00 	cmp.w	r8, #0
   81c72:	f040 80a9 	bne.w	81dc8 <xTaskGenericCreate+0x190>
   81c76:	00b8      	lsls	r0, r7, #2
   81c78:	4b58      	ldr	r3, [pc, #352]	; (81ddc <xTaskGenericCreate+0x1a4>)
   81c7a:	4798      	blx	r3
   81c7c:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   81c7e:	b918      	cbnz	r0, 81c88 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81c80:	4620      	mov	r0, r4
   81c82:	4b57      	ldr	r3, [pc, #348]	; (81de0 <xTaskGenericCreate+0x1a8>)
   81c84:	4798      	blx	r3
   81c86:	e0a3      	b.n	81dd0 <xTaskGenericCreate+0x198>
=======
=======
>>>>>>> master
   823ae:	f1b8 0f00 	cmp.w	r8, #0
   823b2:	f040 80a9 	bne.w	82508 <xTaskGenericCreate+0x190>
   823b6:	00b8      	lsls	r0, r7, #2
   823b8:	4b58      	ldr	r3, [pc, #352]	; (8251c <xTaskGenericCreate+0x1a4>)
   823ba:	4798      	blx	r3
   823bc:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   823be:	b918      	cbnz	r0, 823c8 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   823c0:	4620      	mov	r0, r4
   823c2:	4b57      	ldr	r3, [pc, #348]	; (82520 <xTaskGenericCreate+0x1a8>)
   823c4:	4798      	blx	r3
   823c6:	e0a3      	b.n	82510 <xTaskGenericCreate+0x198>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81c88:	21a5      	movs	r1, #165	; 0xa5
   81c8a:	00ba      	lsls	r2, r7, #2
   81c8c:	4b55      	ldr	r3, [pc, #340]	; (81de4 <xTaskGenericCreate+0x1ac>)
   81c8e:	4798      	blx	r3
=======
=======
>>>>>>> master
   823c8:	21a5      	movs	r1, #165	; 0xa5
   823ca:	00ba      	lsls	r2, r7, #2
   823cc:	4b55      	ldr	r3, [pc, #340]	; (82524 <xTaskGenericCreate+0x1ac>)
   823ce:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
<<<<<<< HEAD
<<<<<<< HEAD
   81c90:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   81c94:	3f01      	subs	r7, #1
   81c96:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81c98:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   81c9c:	f023 0b07 	bic.w	fp, r3, #7
=======
=======
>>>>>>> master
   823d0:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   823d4:	3f01      	subs	r7, #1
   823d6:	6b23      	ldr	r3, [r4, #48]	; 0x30
   823d8:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   823dc:	f023 0b07 	bic.w	fp, r3, #7
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
<<<<<<< HEAD
<<<<<<< HEAD
   81ca0:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81ca4:	4631      	mov	r1, r6
   81ca6:	2210      	movs	r2, #16
   81ca8:	4b4f      	ldr	r3, [pc, #316]	; (81de8 <xTaskGenericCreate+0x1b0>)
   81caa:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   81cac:	2300      	movs	r3, #0
   81cae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81cb2:	2d09      	cmp	r5, #9
   81cb4:	bf34      	ite	cc
   81cb6:	462e      	movcc	r6, r5
   81cb8:	2609      	movcs	r6, #9
=======
=======
>>>>>>> master
   823e0:	f104 0034 	add.w	r0, r4, #52	; 0x34
   823e4:	4631      	mov	r1, r6
   823e6:	2210      	movs	r2, #16
   823e8:	4b4f      	ldr	r3, [pc, #316]	; (82528 <xTaskGenericCreate+0x1b0>)
   823ea:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   823ec:	2300      	movs	r3, #0
   823ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   823f2:	2d09      	cmp	r5, #9
   823f4:	bf34      	ite	cc
   823f6:	462e      	movcc	r6, r5
   823f8:	2609      	movcs	r6, #9
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
<<<<<<< HEAD
<<<<<<< HEAD
   81cba:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   81cbc:	64e6      	str	r6, [r4, #76]	; 0x4c
=======
=======
>>>>>>> master
   823fa:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   823fc:	64e6      	str	r6, [r4, #76]	; 0x4c
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81cbe:	1d27      	adds	r7, r4, #4
   81cc0:	4638      	mov	r0, r7
   81cc2:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81e34 <xTaskGenericCreate+0x1fc>
   81cc6:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81cc8:	f104 0018 	add.w	r0, r4, #24
   81ccc:	47c0      	blx	r8
=======
=======
>>>>>>> master
   823fe:	1d27      	adds	r7, r4, #4
   82400:	4638      	mov	r0, r7
   82402:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82574 <xTaskGenericCreate+0x1fc>
   82406:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   82408:	f104 0018 	add.w	r0, r4, #24
   8240c:	47c0      	blx	r8
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
<<<<<<< HEAD
<<<<<<< HEAD
   81cce:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   81cd0:	f1c6 060a 	rsb	r6, r6, #10
   81cd4:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   81cd6:	6264      	str	r4, [r4, #36]	; 0x24
=======
=======
>>>>>>> master
   8240e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   82410:	f1c6 060a 	rsb	r6, r6, #10
   82414:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   82416:	6264      	str	r4, [r4, #36]	; 0x24
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
<<<<<<< HEAD
<<<<<<< HEAD
   81cd8:	4658      	mov	r0, fp
   81cda:	4649      	mov	r1, r9
   81cdc:	4652      	mov	r2, sl
   81cde:	4b43      	ldr	r3, [pc, #268]	; (81dec <xTaskGenericCreate+0x1b4>)
   81ce0:	4798      	blx	r3
   81ce2:	6020      	str	r0, [r4, #0]
=======
=======
>>>>>>> master
   82418:	4658      	mov	r0, fp
   8241a:	4649      	mov	r1, r9
   8241c:	4652      	mov	r2, sl
   8241e:	4b43      	ldr	r3, [pc, #268]	; (8252c <xTaskGenericCreate+0x1b4>)
   82420:	4798      	blx	r3
   82422:	6020      	str	r0, [r4, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81ce4:	f010 0f07 	tst.w	r0, #7
   81ce8:	d003      	beq.n	81cf2 <xTaskGenericCreate+0xba>
   81cea:	4b3b      	ldr	r3, [pc, #236]	; (81dd8 <xTaskGenericCreate+0x1a0>)
   81cec:	4798      	blx	r3
   81cee:	bf00      	nop
   81cf0:	e7fd      	b.n	81cee <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   81cf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   81cf4:	b103      	cbz	r3, 81cf8 <xTaskGenericCreate+0xc0>
=======
=======
>>>>>>> master
   82424:	f010 0f07 	tst.w	r0, #7
   82428:	d003      	beq.n	82432 <xTaskGenericCreate+0xba>
   8242a:	4b3b      	ldr	r3, [pc, #236]	; (82518 <xTaskGenericCreate+0x1a0>)
   8242c:	4798      	blx	r3
   8242e:	bf00      	nop
   82430:	e7fd      	b.n	8242e <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   82432:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   82434:	b103      	cbz	r3, 82438 <xTaskGenericCreate+0xc0>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
<<<<<<< HEAD
<<<<<<< HEAD
   81cf6:	601c      	str	r4, [r3, #0]
=======
   82436:	601c      	str	r4, [r3, #0]
>>>>>>> master
=======
   82436:	601c      	str	r4, [r3, #0]
>>>>>>> master
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81cf8:	4b3d      	ldr	r3, [pc, #244]	; (81df0 <xTaskGenericCreate+0x1b8>)
   81cfa:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   81cfc:	4b3d      	ldr	r3, [pc, #244]	; (81df4 <xTaskGenericCreate+0x1bc>)
   81cfe:	681a      	ldr	r2, [r3, #0]
   81d00:	3201      	adds	r2, #1
   81d02:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   81d04:	4b3c      	ldr	r3, [pc, #240]	; (81df8 <xTaskGenericCreate+0x1c0>)
   81d06:	681b      	ldr	r3, [r3, #0]
   81d08:	bb2b      	cbnz	r3, 81d56 <xTaskGenericCreate+0x11e>
=======
=======
>>>>>>> master
   82438:	4b3d      	ldr	r3, [pc, #244]	; (82530 <xTaskGenericCreate+0x1b8>)
   8243a:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   8243c:	4b3d      	ldr	r3, [pc, #244]	; (82534 <xTaskGenericCreate+0x1bc>)
   8243e:	681a      	ldr	r2, [r3, #0]
   82440:	3201      	adds	r2, #1
   82442:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   82444:	4b3c      	ldr	r3, [pc, #240]	; (82538 <xTaskGenericCreate+0x1c0>)
   82446:	681b      	ldr	r3, [r3, #0]
   82448:	bb2b      	cbnz	r3, 82496 <xTaskGenericCreate+0x11e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
<<<<<<< HEAD
<<<<<<< HEAD
   81d0a:	4b3b      	ldr	r3, [pc, #236]	; (81df8 <xTaskGenericCreate+0x1c0>)
   81d0c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   81d0e:	4b39      	ldr	r3, [pc, #228]	; (81df4 <xTaskGenericCreate+0x1bc>)
   81d10:	681b      	ldr	r3, [r3, #0]
   81d12:	2b01      	cmp	r3, #1
   81d14:	d129      	bne.n	81d6a <xTaskGenericCreate+0x132>
   81d16:	4e39      	ldr	r6, [pc, #228]	; (81dfc <xTaskGenericCreate+0x1c4>)
   81d18:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
=======
=======
>>>>>>> master
   8244a:	4b3b      	ldr	r3, [pc, #236]	; (82538 <xTaskGenericCreate+0x1c0>)
   8244c:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   8244e:	4b39      	ldr	r3, [pc, #228]	; (82534 <xTaskGenericCreate+0x1bc>)
   82450:	681b      	ldr	r3, [r3, #0]
   82452:	2b01      	cmp	r3, #1
   82454:	d129      	bne.n	824aa <xTaskGenericCreate+0x132>
   82456:	4e39      	ldr	r6, [pc, #228]	; (8253c <xTaskGenericCreate+0x1c4>)
   82458:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81d1c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 81e00 <xTaskGenericCreate+0x1c8>
   81d20:	4630      	mov	r0, r6
   81d22:	47c0      	blx	r8
   81d24:	3614      	adds	r6, #20
=======
=======
>>>>>>> master
   8245c:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 82540 <xTaskGenericCreate+0x1c8>
   82460:	4630      	mov	r0, r6
   82462:	47c0      	blx	r8
   82464:	3614      	adds	r6, #20
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
<<<<<<< HEAD
<<<<<<< HEAD
   81d26:	454e      	cmp	r6, r9
   81d28:	d1fa      	bne.n	81d20 <xTaskGenericCreate+0xe8>
=======
   82466:	454e      	cmp	r6, r9
   82468:	d1fa      	bne.n	82460 <xTaskGenericCreate+0xe8>
>>>>>>> master
=======
   82466:	454e      	cmp	r6, r9
   82468:	d1fa      	bne.n	82460 <xTaskGenericCreate+0xe8>
>>>>>>> master
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
<<<<<<< HEAD
<<<<<<< HEAD
   81d2a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81e38 <xTaskGenericCreate+0x200>
   81d2e:	4648      	mov	r0, r9
   81d30:	4e33      	ldr	r6, [pc, #204]	; (81e00 <xTaskGenericCreate+0x1c8>)
   81d32:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81d34:	f8df 8104 	ldr.w	r8, [pc, #260]	; 81e3c <xTaskGenericCreate+0x204>
   81d38:	4640      	mov	r0, r8
   81d3a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   81d3c:	4831      	ldr	r0, [pc, #196]	; (81e04 <xTaskGenericCreate+0x1cc>)
   81d3e:	47b0      	blx	r6
=======
=======
>>>>>>> master
   8246a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 82578 <xTaskGenericCreate+0x200>
   8246e:	4648      	mov	r0, r9
   82470:	4e33      	ldr	r6, [pc, #204]	; (82540 <xTaskGenericCreate+0x1c8>)
   82472:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   82474:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8257c <xTaskGenericCreate+0x204>
   82478:	4640      	mov	r0, r8
   8247a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   8247c:	4831      	ldr	r0, [pc, #196]	; (82544 <xTaskGenericCreate+0x1cc>)
   8247e:	47b0      	blx	r6
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
<<<<<<< HEAD
<<<<<<< HEAD
   81d40:	4831      	ldr	r0, [pc, #196]	; (81e08 <xTaskGenericCreate+0x1d0>)
   81d42:	47b0      	blx	r6
=======
   82480:	4831      	ldr	r0, [pc, #196]	; (82548 <xTaskGenericCreate+0x1d0>)
   82482:	47b0      	blx	r6
>>>>>>> master
=======
   82480:	4831      	ldr	r0, [pc, #196]	; (82548 <xTaskGenericCreate+0x1d0>)
   82482:	47b0      	blx	r6
>>>>>>> master
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
<<<<<<< HEAD
<<<<<<< HEAD
   81d44:	4831      	ldr	r0, [pc, #196]	; (81e0c <xTaskGenericCreate+0x1d4>)
   81d46:	47b0      	blx	r6
=======
   82484:	4831      	ldr	r0, [pc, #196]	; (8254c <xTaskGenericCreate+0x1d4>)
   82486:	47b0      	blx	r6
>>>>>>> master
=======
   82484:	4831      	ldr	r0, [pc, #196]	; (8254c <xTaskGenericCreate+0x1d4>)
   82486:	47b0      	blx	r6
>>>>>>> master
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
<<<<<<< HEAD
<<<<<<< HEAD
   81d48:	4b31      	ldr	r3, [pc, #196]	; (81e10 <xTaskGenericCreate+0x1d8>)
   81d4a:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   81d4e:	4b31      	ldr	r3, [pc, #196]	; (81e14 <xTaskGenericCreate+0x1dc>)
   81d50:	f8c3 8000 	str.w	r8, [r3]
   81d54:	e009      	b.n	81d6a <xTaskGenericCreate+0x132>
=======
=======
>>>>>>> master
   82488:	4b31      	ldr	r3, [pc, #196]	; (82550 <xTaskGenericCreate+0x1d8>)
   8248a:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8248e:	4b31      	ldr	r3, [pc, #196]	; (82554 <xTaskGenericCreate+0x1dc>)
   82490:	f8c3 8000 	str.w	r8, [r3]
   82494:	e009      	b.n	824aa <xTaskGenericCreate+0x132>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81d56:	4b30      	ldr	r3, [pc, #192]	; (81e18 <xTaskGenericCreate+0x1e0>)
   81d58:	681b      	ldr	r3, [r3, #0]
   81d5a:	b933      	cbnz	r3, 81d6a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   81d5c:	4b26      	ldr	r3, [pc, #152]	; (81df8 <xTaskGenericCreate+0x1c0>)
   81d5e:	681b      	ldr	r3, [r3, #0]
   81d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81d62:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   81d64:	bf24      	itt	cs
   81d66:	4b24      	ldrcs	r3, [pc, #144]	; (81df8 <xTaskGenericCreate+0x1c0>)
   81d68:	601c      	strcs	r4, [r3, #0]
=======
=======
>>>>>>> master
   82496:	4b30      	ldr	r3, [pc, #192]	; (82558 <xTaskGenericCreate+0x1e0>)
   82498:	681b      	ldr	r3, [r3, #0]
   8249a:	b933      	cbnz	r3, 824aa <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   8249c:	4b26      	ldr	r3, [pc, #152]	; (82538 <xTaskGenericCreate+0x1c0>)
   8249e:	681b      	ldr	r3, [r3, #0]
   824a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   824a2:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   824a4:	bf24      	itt	cs
   824a6:	4b24      	ldrcs	r3, [pc, #144]	; (82538 <xTaskGenericCreate+0x1c0>)
   824a8:	601c      	strcs	r4, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
<<<<<<< HEAD
<<<<<<< HEAD
   81d6a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81d6c:	4a2b      	ldr	r2, [pc, #172]	; (81e1c <xTaskGenericCreate+0x1e4>)
   81d6e:	6812      	ldr	r2, [r2, #0]
   81d70:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81d72:	bf84      	itt	hi
   81d74:	4a29      	ldrhi	r2, [pc, #164]	; (81e1c <xTaskGenericCreate+0x1e4>)
   81d76:	6013      	strhi	r3, [r2, #0]
=======
=======
>>>>>>> master
   824aa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   824ac:	4a2b      	ldr	r2, [pc, #172]	; (8255c <xTaskGenericCreate+0x1e4>)
   824ae:	6812      	ldr	r2, [r2, #0]
   824b0:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   824b2:	bf84      	itt	hi
   824b4:	4a29      	ldrhi	r2, [pc, #164]	; (8255c <xTaskGenericCreate+0x1e4>)
   824b6:	6013      	strhi	r3, [r2, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
<<<<<<< HEAD
<<<<<<< HEAD
   81d78:	4a29      	ldr	r2, [pc, #164]	; (81e20 <xTaskGenericCreate+0x1e8>)
   81d7a:	6811      	ldr	r1, [r2, #0]
   81d7c:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   81d7e:	3101      	adds	r1, #1
   81d80:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81d82:	4a28      	ldr	r2, [pc, #160]	; (81e24 <xTaskGenericCreate+0x1ec>)
   81d84:	6812      	ldr	r2, [r2, #0]
   81d86:	4293      	cmp	r3, r2
   81d88:	bf84      	itt	hi
   81d8a:	4a26      	ldrhi	r2, [pc, #152]	; (81e24 <xTaskGenericCreate+0x1ec>)
   81d8c:	6013      	strhi	r3, [r2, #0]
   81d8e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d92:	481a      	ldr	r0, [pc, #104]	; (81dfc <xTaskGenericCreate+0x1c4>)
   81d94:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81d98:	4639      	mov	r1, r7
   81d9a:	4b23      	ldr	r3, [pc, #140]	; (81e28 <xTaskGenericCreate+0x1f0>)
   81d9c:	4798      	blx	r3
=======
=======
>>>>>>> master
   824b8:	4a29      	ldr	r2, [pc, #164]	; (82560 <xTaskGenericCreate+0x1e8>)
   824ba:	6811      	ldr	r1, [r2, #0]
   824bc:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   824be:	3101      	adds	r1, #1
   824c0:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   824c2:	4a28      	ldr	r2, [pc, #160]	; (82564 <xTaskGenericCreate+0x1ec>)
   824c4:	6812      	ldr	r2, [r2, #0]
   824c6:	4293      	cmp	r3, r2
   824c8:	bf84      	itt	hi
   824ca:	4a26      	ldrhi	r2, [pc, #152]	; (82564 <xTaskGenericCreate+0x1ec>)
   824cc:	6013      	strhi	r3, [r2, #0]
   824ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   824d2:	481a      	ldr	r0, [pc, #104]	; (8253c <xTaskGenericCreate+0x1c4>)
   824d4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   824d8:	4639      	mov	r1, r7
   824da:	4b23      	ldr	r3, [pc, #140]	; (82568 <xTaskGenericCreate+0x1f0>)
   824dc:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81d9e:	4b23      	ldr	r3, [pc, #140]	; (81e2c <xTaskGenericCreate+0x1f4>)
   81da0:	4798      	blx	r3
=======
   824de:	4b23      	ldr	r3, [pc, #140]	; (8256c <xTaskGenericCreate+0x1f4>)
   824e0:	4798      	blx	r3
>>>>>>> master
=======
   824de:	4b23      	ldr	r3, [pc, #140]	; (8256c <xTaskGenericCreate+0x1f4>)
   824e0:	4798      	blx	r3
>>>>>>> master
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81da2:	4b1d      	ldr	r3, [pc, #116]	; (81e18 <xTaskGenericCreate+0x1e0>)
   81da4:	681b      	ldr	r3, [r3, #0]
   81da6:	b14b      	cbz	r3, 81dbc <xTaskGenericCreate+0x184>
=======
   824e2:	4b1d      	ldr	r3, [pc, #116]	; (82558 <xTaskGenericCreate+0x1e0>)
   824e4:	681b      	ldr	r3, [r3, #0]
   824e6:	b14b      	cbz	r3, 824fc <xTaskGenericCreate+0x184>
>>>>>>> master
=======
   824e2:	4b1d      	ldr	r3, [pc, #116]	; (82558 <xTaskGenericCreate+0x1e0>)
   824e4:	681b      	ldr	r3, [r3, #0]
   824e6:	b14b      	cbz	r3, 824fc <xTaskGenericCreate+0x184>
>>>>>>> master
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
<<<<<<< HEAD
<<<<<<< HEAD
   81da8:	4b13      	ldr	r3, [pc, #76]	; (81df8 <xTaskGenericCreate+0x1c0>)
   81daa:	681b      	ldr	r3, [r3, #0]
   81dac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81dae:	429d      	cmp	r5, r3
   81db0:	d907      	bls.n	81dc2 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81db2:	4b1f      	ldr	r3, [pc, #124]	; (81e30 <xTaskGenericCreate+0x1f8>)
   81db4:	4798      	blx	r3
=======
=======
>>>>>>> master
   824e8:	4b13      	ldr	r3, [pc, #76]	; (82538 <xTaskGenericCreate+0x1c0>)
   824ea:	681b      	ldr	r3, [r3, #0]
   824ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   824ee:	429d      	cmp	r5, r3
   824f0:	d907      	bls.n	82502 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   824f2:	4b1f      	ldr	r3, [pc, #124]	; (82570 <xTaskGenericCreate+0x1f8>)
   824f4:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
<<<<<<< HEAD
<<<<<<< HEAD
   81db6:	2001      	movs	r0, #1
   81db8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81dbc:	2001      	movs	r0, #1
   81dbe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81dc2:	2001      	movs	r0, #1
   81dc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
=======
=======
>>>>>>> master
   824f6:	2001      	movs	r0, #1
   824f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   824fc:	2001      	movs	r0, #1
   824fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82502:	2001      	movs	r0, #1
   82504:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
<<<<<<< HEAD
<<<<<<< HEAD
   81dc8:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   81dcc:	4640      	mov	r0, r8
   81dce:	e75b      	b.n	81c88 <xTaskGenericCreate+0x50>
=======
   82508:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   8250c:	4640      	mov	r0, r8
   8250e:	e75b      	b.n	823c8 <xTaskGenericCreate+0x50>
>>>>>>> master
=======
   82508:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   8250c:	4640      	mov	r0, r8
   8250e:	e75b      	b.n	823c8 <xTaskGenericCreate+0x50>
>>>>>>> master
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
<<<<<<< HEAD
<<<<<<< HEAD
   81dd0:	f04f 30ff 	mov.w	r0, #4294967295
=======
   82510:	f04f 30ff 	mov.w	r0, #4294967295
>>>>>>> master
=======
   82510:	f04f 30ff 	mov.w	r0, #4294967295
>>>>>>> master
			}
		}
	}

	return xReturn;
}
<<<<<<< HEAD
<<<<<<< HEAD
   81dd4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81dd8:	00081439 	.word	0x00081439
   81ddc:	00081595 	.word	0x00081595
   81de0:	00081659 	.word	0x00081659
   81de4:	000841cd 	.word	0x000841cd
   81de8:	000843d1 	.word	0x000843d1
   81dec:	000813ed 	.word	0x000813ed
   81df0:	00081449 	.word	0x00081449
   81df4:	20078bc8 	.word	0x20078bc8
   81df8:	20078b88 	.word	0x20078b88
   81dfc:	20078abc 	.word	0x20078abc
   81e00:	00081331 	.word	0x00081331
   81e04:	20078b8c 	.word	0x20078b8c
   81e08:	20078a90 	.word	0x20078a90
   81e0c:	20078a70 	.word	0x20078a70
   81e10:	20078a84 	.word	0x20078a84
   81e14:	20078ba8 	.word	0x20078ba8
   81e18:	20078a88 	.word	0x20078a88
   81e1c:	20078bcc 	.word	0x20078bcc
   81e20:	20078bac 	.word	0x20078bac
   81e24:	20078ab8 	.word	0x20078ab8
   81e28:	00081351 	.word	0x00081351
   81e2c:	00081469 	.word	0x00081469
   81e30:	00081429 	.word	0x00081429
   81e34:	00081349 	.word	0x00081349
   81e38:	20078bb0 	.word	0x20078bb0
   81e3c:	20078aa4 	.word	0x20078aa4

00081e40 <vTaskStartScheduler>:
=======
=======
>>>>>>> master
   82514:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82518:	00081b79 	.word	0x00081b79
   8251c:	00081cd5 	.word	0x00081cd5
   82520:	00081d99 	.word	0x00081d99
   82524:	00084b05 	.word	0x00084b05
   82528:	00084d09 	.word	0x00084d09
   8252c:	00081b2d 	.word	0x00081b2d
   82530:	00081b89 	.word	0x00081b89
   82534:	20078be0 	.word	0x20078be0
   82538:	20078ba0 	.word	0x20078ba0
   8253c:	20078ad4 	.word	0x20078ad4
   82540:	00081a71 	.word	0x00081a71
   82544:	20078ba4 	.word	0x20078ba4
   82548:	20078aa8 	.word	0x20078aa8
   8254c:	20078a88 	.word	0x20078a88
   82550:	20078a9c 	.word	0x20078a9c
   82554:	20078bc0 	.word	0x20078bc0
   82558:	20078aa0 	.word	0x20078aa0
   8255c:	20078be4 	.word	0x20078be4
   82560:	20078bc4 	.word	0x20078bc4
   82564:	20078ad0 	.word	0x20078ad0
   82568:	00081a91 	.word	0x00081a91
   8256c:	00081ba9 	.word	0x00081ba9
   82570:	00081b69 	.word	0x00081b69
   82574:	00081a89 	.word	0x00081a89
   82578:	20078bc8 	.word	0x20078bc8
   8257c:	20078abc 	.word	0x20078abc

00082580 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
   82580:	b508      	push	{r3, lr}
	portBASE_TYPE xReturn = pdFALSE;
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   82582:	b918      	cbnz	r0, 8258c <xTaskIsTaskSuspended+0xc>
   82584:	4b0a      	ldr	r3, [pc, #40]	; (825b0 <xTaskIsTaskSuspended+0x30>)
   82586:	4798      	blx	r3
   82588:	bf00      	nop
   8258a:	e7fd      	b.n	82588 <xTaskIsTaskSuspended+0x8>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8258c:	6942      	ldr	r2, [r0, #20]
   8258e:	4909      	ldr	r1, [pc, #36]	; (825b4 <xTaskIsTaskSuspended+0x34>)
   82590:	428a      	cmp	r2, r1
   82592:	d108      	bne.n	825a6 <xTaskIsTaskSuspended+0x26>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
   82594:	6a80      	ldr	r0, [r0, #40]	; 0x28
   82596:	4b08      	ldr	r3, [pc, #32]	; (825b8 <xTaskIsTaskSuspended+0x38>)
   82598:	4298      	cmp	r0, r3
   8259a:	d006      	beq.n	825aa <xTaskIsTaskSuspended+0x2a>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
   8259c:	f1d0 0001 	rsbs	r0, r0, #1
   825a0:	bf38      	it	cc
   825a2:	2000      	movcc	r0, #0
   825a4:	bd08      	pop	{r3, pc}

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
	portBASE_TYPE xReturn = pdFALSE;
   825a6:	2000      	movs	r0, #0
   825a8:	bd08      	pop	{r3, pc}
   825aa:	2000      	movs	r0, #0
				}
			}
		}

		return xReturn;
	}
   825ac:	bd08      	pop	{r3, pc}
   825ae:	bf00      	nop
   825b0:	00081b79 	.word	0x00081b79
   825b4:	20078a88 	.word	0x20078a88
   825b8:	20078ba4 	.word	0x20078ba4

000825bc <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
   825bc:	b538      	push	{r3, r4, r5, lr}
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
   825be:	4604      	mov	r4, r0
   825c0:	b918      	cbnz	r0, 825ca <vTaskResume+0xe>
   825c2:	4b16      	ldr	r3, [pc, #88]	; (8261c <vTaskResume+0x60>)
   825c4:	4798      	blx	r3
   825c6:	bf00      	nop
   825c8:	e7fd      	b.n	825c6 <vTaskResume+0xa>
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
   825ca:	4b15      	ldr	r3, [pc, #84]	; (82620 <vTaskResume+0x64>)
   825cc:	681b      	ldr	r3, [r3, #0]
   825ce:	4298      	cmp	r0, r3
   825d0:	d023      	beq.n	8261a <vTaskResume+0x5e>
		{
			taskENTER_CRITICAL();
   825d2:	4b14      	ldr	r3, [pc, #80]	; (82624 <vTaskResume+0x68>)
   825d4:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
   825d6:	4620      	mov	r0, r4
   825d8:	4b13      	ldr	r3, [pc, #76]	; (82628 <vTaskResume+0x6c>)
   825da:	4798      	blx	r3
   825dc:	2801      	cmp	r0, #1
   825de:	d11a      	bne.n	82616 <vTaskResume+0x5a>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
   825e0:	1d25      	adds	r5, r4, #4
   825e2:	4628      	mov	r0, r5
   825e4:	4b11      	ldr	r3, [pc, #68]	; (8262c <vTaskResume+0x70>)
   825e6:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
   825e8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   825ea:	4a11      	ldr	r2, [pc, #68]	; (82630 <vTaskResume+0x74>)
   825ec:	6812      	ldr	r2, [r2, #0]
   825ee:	4293      	cmp	r3, r2
   825f0:	bf84      	itt	hi
   825f2:	4a0f      	ldrhi	r2, [pc, #60]	; (82630 <vTaskResume+0x74>)
   825f4:	6013      	strhi	r3, [r2, #0]
   825f6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   825fa:	480e      	ldr	r0, [pc, #56]	; (82634 <vTaskResume+0x78>)
   825fc:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82600:	4629      	mov	r1, r5
   82602:	4b0d      	ldr	r3, [pc, #52]	; (82638 <vTaskResume+0x7c>)
   82604:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82606:	4b06      	ldr	r3, [pc, #24]	; (82620 <vTaskResume+0x64>)
   82608:	681b      	ldr	r3, [r3, #0]
   8260a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   8260c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8260e:	429a      	cmp	r2, r3
   82610:	d301      	bcc.n	82616 <vTaskResume+0x5a>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
   82612:	4b0a      	ldr	r3, [pc, #40]	; (8263c <vTaskResume+0x80>)
   82614:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
   82616:	4b0a      	ldr	r3, [pc, #40]	; (82640 <vTaskResume+0x84>)
   82618:	4798      	blx	r3
   8261a:	bd38      	pop	{r3, r4, r5, pc}
   8261c:	00081b79 	.word	0x00081b79
   82620:	20078ba0 	.word	0x20078ba0
   82624:	00081b89 	.word	0x00081b89
   82628:	00082581 	.word	0x00082581
   8262c:	00081af1 	.word	0x00081af1
   82630:	20078ad0 	.word	0x20078ad0
   82634:	20078ad4 	.word	0x20078ad4
   82638:	00081a91 	.word	0x00081a91
   8263c:	00081b69 	.word	0x00081b69
   82640:	00081ba9 	.word	0x00081ba9

00082644 <vTaskStartScheduler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81e40:	b510      	push	{r4, lr}
   81e42:	b084      	sub	sp, #16
=======
   82644:	b510      	push	{r4, lr}
   82646:	b084      	sub	sp, #16
>>>>>>> master
=======
   82644:	b510      	push	{r4, lr}
   82646:	b084      	sub	sp, #16
>>>>>>> master
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
<<<<<<< HEAD
<<<<<<< HEAD
   81e44:	2300      	movs	r3, #0
   81e46:	9300      	str	r3, [sp, #0]
   81e48:	9301      	str	r3, [sp, #4]
   81e4a:	9302      	str	r3, [sp, #8]
   81e4c:	9303      	str	r3, [sp, #12]
   81e4e:	480f      	ldr	r0, [pc, #60]	; (81e8c <vTaskStartScheduler+0x4c>)
   81e50:	490f      	ldr	r1, [pc, #60]	; (81e90 <vTaskStartScheduler+0x50>)
   81e52:	f44f 7280 	mov.w	r2, #256	; 0x100
   81e56:	4c0f      	ldr	r4, [pc, #60]	; (81e94 <vTaskStartScheduler+0x54>)
   81e58:	47a0      	blx	r4
=======
=======
>>>>>>> master
   82648:	2300      	movs	r3, #0
   8264a:	9300      	str	r3, [sp, #0]
   8264c:	9301      	str	r3, [sp, #4]
   8264e:	9302      	str	r3, [sp, #8]
   82650:	9303      	str	r3, [sp, #12]
   82652:	480f      	ldr	r0, [pc, #60]	; (82690 <vTaskStartScheduler+0x4c>)
   82654:	490f      	ldr	r1, [pc, #60]	; (82694 <vTaskStartScheduler+0x50>)
   82656:	f44f 7280 	mov.w	r2, #256	; 0x100
   8265a:	4c0f      	ldr	r4, [pc, #60]	; (82698 <vTaskStartScheduler+0x54>)
   8265c:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
<<<<<<< HEAD
<<<<<<< HEAD
   81e5a:	2801      	cmp	r0, #1
   81e5c:	d10e      	bne.n	81e7c <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   81e5e:	4b0e      	ldr	r3, [pc, #56]	; (81e98 <vTaskStartScheduler+0x58>)
   81e60:	4798      	blx	r3
=======
=======
>>>>>>> master
   8265e:	2801      	cmp	r0, #1
   82660:	d10e      	bne.n	82680 <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   82662:	4b0e      	ldr	r3, [pc, #56]	; (8269c <vTaskStartScheduler+0x58>)
   82664:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
	}
	#endif

	if( xReturn == pdPASS )
<<<<<<< HEAD
<<<<<<< HEAD
   81e62:	2801      	cmp	r0, #1
   81e64:	d10a      	bne.n	81e7c <vTaskStartScheduler+0x3c>
=======
   82666:	2801      	cmp	r0, #1
   82668:	d10a      	bne.n	82680 <vTaskStartScheduler+0x3c>
>>>>>>> master
=======
   82666:	2801      	cmp	r0, #1
   82668:	d10a      	bne.n	82680 <vTaskStartScheduler+0x3c>
>>>>>>> master
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
<<<<<<< HEAD
<<<<<<< HEAD
   81e66:	4b0d      	ldr	r3, [pc, #52]	; (81e9c <vTaskStartScheduler+0x5c>)
   81e68:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   81e6a:	2201      	movs	r2, #1
   81e6c:	4b0c      	ldr	r3, [pc, #48]	; (81ea0 <vTaskStartScheduler+0x60>)
   81e6e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81e70:	2200      	movs	r2, #0
   81e72:	4b0c      	ldr	r3, [pc, #48]	; (81ea4 <vTaskStartScheduler+0x64>)
   81e74:	801a      	strh	r2, [r3, #0]
=======
=======
>>>>>>> master
   8266a:	4b0d      	ldr	r3, [pc, #52]	; (826a0 <vTaskStartScheduler+0x5c>)
   8266c:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   8266e:	2201      	movs	r2, #1
   82670:	4b0c      	ldr	r3, [pc, #48]	; (826a4 <vTaskStartScheduler+0x60>)
   82672:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   82674:	2200      	movs	r2, #0
   82676:	4b0c      	ldr	r3, [pc, #48]	; (826a8 <vTaskStartScheduler+0x64>)
   82678:	801a      	strh	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81e76:	4b0c      	ldr	r3, [pc, #48]	; (81ea8 <vTaskStartScheduler+0x68>)
   81e78:	4798      	blx	r3
   81e7a:	e004      	b.n	81e86 <vTaskStartScheduler+0x46>
=======
   8267a:	4b0c      	ldr	r3, [pc, #48]	; (826ac <vTaskStartScheduler+0x68>)
   8267c:	4798      	blx	r3
   8267e:	e004      	b.n	8268a <vTaskStartScheduler+0x46>
>>>>>>> master
=======
   8267a:	4b0c      	ldr	r3, [pc, #48]	; (826ac <vTaskStartScheduler+0x68>)
   8267c:	4798      	blx	r3
   8267e:	e004      	b.n	8268a <vTaskStartScheduler+0x46>
>>>>>>> master
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
<<<<<<< HEAD
<<<<<<< HEAD
   81e7c:	b918      	cbnz	r0, 81e86 <vTaskStartScheduler+0x46>
   81e7e:	4b07      	ldr	r3, [pc, #28]	; (81e9c <vTaskStartScheduler+0x5c>)
   81e80:	4798      	blx	r3
   81e82:	bf00      	nop
   81e84:	e7fd      	b.n	81e82 <vTaskStartScheduler+0x42>
}
   81e86:	b004      	add	sp, #16
   81e88:	bd10      	pop	{r4, pc}
   81e8a:	bf00      	nop
   81e8c:	000821a9 	.word	0x000821a9
   81e90:	000870dc 	.word	0x000870dc
   81e94:	00081c39 	.word	0x00081c39
   81e98:	00082651 	.word	0x00082651
   81e9c:	00081439 	.word	0x00081439
   81ea0:	20078a88 	.word	0x20078a88
   81ea4:	20078ba4 	.word	0x20078ba4
   81ea8:	00081505 	.word	0x00081505

00081eac <vTaskSuspendAll>:
=======
=======
>>>>>>> master
   82680:	b918      	cbnz	r0, 8268a <vTaskStartScheduler+0x46>
   82682:	4b07      	ldr	r3, [pc, #28]	; (826a0 <vTaskStartScheduler+0x5c>)
   82684:	4798      	blx	r3
   82686:	bf00      	nop
   82688:	e7fd      	b.n	82686 <vTaskStartScheduler+0x42>
}
   8268a:	b004      	add	sp, #16
   8268c:	bd10      	pop	{r4, pc}
   8268e:	bf00      	nop
   82690:	000829ad 	.word	0x000829ad
   82694:	00087ac8 	.word	0x00087ac8
   82698:	00082379 	.word	0x00082379
   8269c:	00082ee5 	.word	0x00082ee5
   826a0:	00081b79 	.word	0x00081b79
   826a4:	20078aa0 	.word	0x20078aa0
   826a8:	20078bbc 	.word	0x20078bbc
   826ac:	00081c45 	.word	0x00081c45

000826b0 <vTaskSuspendAll>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
<<<<<<< HEAD
<<<<<<< HEAD
   81eac:	4b02      	ldr	r3, [pc, #8]	; (81eb8 <vTaskSuspendAll+0xc>)
   81eae:	681a      	ldr	r2, [r3, #0]
   81eb0:	3201      	adds	r2, #1
   81eb2:	601a      	str	r2, [r3, #0]
   81eb4:	4770      	bx	lr
   81eb6:	bf00      	nop
   81eb8:	20078b84 	.word	0x20078b84

00081ebc <xTaskGetTickCount>:
=======
=======
>>>>>>> master
   826b0:	4b02      	ldr	r3, [pc, #8]	; (826bc <vTaskSuspendAll+0xc>)
   826b2:	681a      	ldr	r2, [r3, #0]
   826b4:	3201      	adds	r2, #1
   826b6:	601a      	str	r2, [r3, #0]
   826b8:	4770      	bx	lr
   826ba:	bf00      	nop
   826bc:	20078b9c 	.word	0x20078b9c

000826c0 <xTaskGetTickCount>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81ebc:	b510      	push	{r4, lr}
=======
   826c0:	b510      	push	{r4, lr}
>>>>>>> master
=======
   826c0:	b510      	push	{r4, lr}
>>>>>>> master
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   81ebe:	4b04      	ldr	r3, [pc, #16]	; (81ed0 <xTaskGetTickCount+0x14>)
   81ec0:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81ec2:	4b04      	ldr	r3, [pc, #16]	; (81ed4 <xTaskGetTickCount+0x18>)
   81ec4:	881c      	ldrh	r4, [r3, #0]
   81ec6:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81ec8:	4b03      	ldr	r3, [pc, #12]	; (81ed8 <xTaskGetTickCount+0x1c>)
   81eca:	4798      	blx	r3

	return xTicks;
}
   81ecc:	4620      	mov	r0, r4
   81ece:	bd10      	pop	{r4, pc}
   81ed0:	00081449 	.word	0x00081449
   81ed4:	20078ba4 	.word	0x20078ba4
   81ed8:	00081469 	.word	0x00081469

00081edc <vTaskIncrementTick>:
=======
=======
>>>>>>> master
   826c2:	4b04      	ldr	r3, [pc, #16]	; (826d4 <xTaskGetTickCount+0x14>)
   826c4:	4798      	blx	r3
	{
		xTicks = xTickCount;
   826c6:	4b04      	ldr	r3, [pc, #16]	; (826d8 <xTaskGetTickCount+0x18>)
   826c8:	881c      	ldrh	r4, [r3, #0]
   826ca:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   826cc:	4b03      	ldr	r3, [pc, #12]	; (826dc <xTaskGetTickCount+0x1c>)
   826ce:	4798      	blx	r3

	return xTicks;
}
   826d0:	4620      	mov	r0, r4
   826d2:	bd10      	pop	{r4, pc}
   826d4:	00081b89 	.word	0x00081b89
   826d8:	20078bbc 	.word	0x20078bbc
   826dc:	00081ba9 	.word	0x00081ba9

000826e0 <vTaskIncrementTick>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   81edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
=======
   826e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
>>>>>>> master
=======
   826e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
>>>>>>> master

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   81ee0:	4b3d      	ldr	r3, [pc, #244]	; (81fd8 <vTaskIncrementTick+0xfc>)
   81ee2:	681b      	ldr	r3, [r3, #0]
   81ee4:	2b00      	cmp	r3, #0
   81ee6:	d171      	bne.n	81fcc <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   81ee8:	4b3c      	ldr	r3, [pc, #240]	; (81fdc <vTaskIncrementTick+0x100>)
   81eea:	881a      	ldrh	r2, [r3, #0]
   81eec:	3201      	adds	r2, #1
   81eee:	b292      	uxth	r2, r2
   81ef0:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   81ef2:	881b      	ldrh	r3, [r3, #0]
   81ef4:	b29b      	uxth	r3, r3
   81ef6:	bb03      	cbnz	r3, 81f3a <vTaskIncrementTick+0x5e>
=======
=======
>>>>>>> master
   826e4:	4b3d      	ldr	r3, [pc, #244]	; (827dc <vTaskIncrementTick+0xfc>)
   826e6:	681b      	ldr	r3, [r3, #0]
   826e8:	2b00      	cmp	r3, #0
   826ea:	d171      	bne.n	827d0 <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   826ec:	4b3c      	ldr	r3, [pc, #240]	; (827e0 <vTaskIncrementTick+0x100>)
   826ee:	881a      	ldrh	r2, [r3, #0]
   826f0:	3201      	adds	r2, #1
   826f2:	b292      	uxth	r2, r2
   826f4:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   826f6:	881b      	ldrh	r3, [r3, #0]
   826f8:	b29b      	uxth	r3, r3
   826fa:	bb03      	cbnz	r3, 8273e <vTaskIncrementTick+0x5e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
<<<<<<< HEAD
<<<<<<< HEAD
   81ef8:	4b39      	ldr	r3, [pc, #228]	; (81fe0 <vTaskIncrementTick+0x104>)
   81efa:	681b      	ldr	r3, [r3, #0]
   81efc:	681b      	ldr	r3, [r3, #0]
   81efe:	b11b      	cbz	r3, 81f08 <vTaskIncrementTick+0x2c>
   81f00:	4b38      	ldr	r3, [pc, #224]	; (81fe4 <vTaskIncrementTick+0x108>)
   81f02:	4798      	blx	r3
   81f04:	bf00      	nop
   81f06:	e7fd      	b.n	81f04 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   81f08:	4b35      	ldr	r3, [pc, #212]	; (81fe0 <vTaskIncrementTick+0x104>)
   81f0a:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   81f0c:	4a36      	ldr	r2, [pc, #216]	; (81fe8 <vTaskIncrementTick+0x10c>)
   81f0e:	6810      	ldr	r0, [r2, #0]
   81f10:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   81f12:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   81f14:	4a35      	ldr	r2, [pc, #212]	; (81fec <vTaskIncrementTick+0x110>)
   81f16:	6811      	ldr	r1, [r2, #0]
   81f18:	3101      	adds	r1, #1
   81f1a:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   81f1c:	681b      	ldr	r3, [r3, #0]
   81f1e:	681b      	ldr	r3, [r3, #0]
   81f20:	b923      	cbnz	r3, 81f2c <vTaskIncrementTick+0x50>
=======
=======
>>>>>>> master
   826fc:	4b39      	ldr	r3, [pc, #228]	; (827e4 <vTaskIncrementTick+0x104>)
   826fe:	681b      	ldr	r3, [r3, #0]
   82700:	681b      	ldr	r3, [r3, #0]
   82702:	b11b      	cbz	r3, 8270c <vTaskIncrementTick+0x2c>
   82704:	4b38      	ldr	r3, [pc, #224]	; (827e8 <vTaskIncrementTick+0x108>)
   82706:	4798      	blx	r3
   82708:	bf00      	nop
   8270a:	e7fd      	b.n	82708 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   8270c:	4b35      	ldr	r3, [pc, #212]	; (827e4 <vTaskIncrementTick+0x104>)
   8270e:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82710:	4a36      	ldr	r2, [pc, #216]	; (827ec <vTaskIncrementTick+0x10c>)
   82712:	6810      	ldr	r0, [r2, #0]
   82714:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   82716:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   82718:	4a35      	ldr	r2, [pc, #212]	; (827f0 <vTaskIncrementTick+0x110>)
   8271a:	6811      	ldr	r1, [r2, #0]
   8271c:	3101      	adds	r1, #1
   8271e:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82720:	681b      	ldr	r3, [r3, #0]
   82722:	681b      	ldr	r3, [r3, #0]
   82724:	b923      	cbnz	r3, 82730 <vTaskIncrementTick+0x50>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
<<<<<<< HEAD
<<<<<<< HEAD
   81f22:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81f26:	4b32      	ldr	r3, [pc, #200]	; (81ff0 <vTaskIncrementTick+0x114>)
   81f28:	801a      	strh	r2, [r3, #0]
   81f2a:	e006      	b.n	81f3a <vTaskIncrementTick+0x5e>
=======
=======
>>>>>>> master
   82726:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8272a:	4b32      	ldr	r3, [pc, #200]	; (827f4 <vTaskIncrementTick+0x114>)
   8272c:	801a      	strh	r2, [r3, #0]
   8272e:	e006      	b.n	8273e <vTaskIncrementTick+0x5e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
<<<<<<< HEAD
<<<<<<< HEAD
   81f2c:	4b2c      	ldr	r3, [pc, #176]	; (81fe0 <vTaskIncrementTick+0x104>)
   81f2e:	681b      	ldr	r3, [r3, #0]
   81f30:	68db      	ldr	r3, [r3, #12]
   81f32:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81f34:	889a      	ldrh	r2, [r3, #4]
   81f36:	4b2e      	ldr	r3, [pc, #184]	; (81ff0 <vTaskIncrementTick+0x114>)
   81f38:	801a      	strh	r2, [r3, #0]
=======
=======
>>>>>>> master
   82730:	4b2c      	ldr	r3, [pc, #176]	; (827e4 <vTaskIncrementTick+0x104>)
   82732:	681b      	ldr	r3, [r3, #0]
   82734:	68db      	ldr	r3, [r3, #12]
   82736:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82738:	889a      	ldrh	r2, [r3, #4]
   8273a:	4b2e      	ldr	r3, [pc, #184]	; (827f4 <vTaskIncrementTick+0x114>)
   8273c:	801a      	strh	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
<<<<<<< HEAD
<<<<<<< HEAD
   81f3a:	4b28      	ldr	r3, [pc, #160]	; (81fdc <vTaskIncrementTick+0x100>)
   81f3c:	881a      	ldrh	r2, [r3, #0]
   81f3e:	b292      	uxth	r2, r2
   81f40:	4b2b      	ldr	r3, [pc, #172]	; (81ff0 <vTaskIncrementTick+0x114>)
   81f42:	881b      	ldrh	r3, [r3, #0]
   81f44:	b29b      	uxth	r3, r3
   81f46:	429a      	cmp	r2, r3
   81f48:	d344      	bcc.n	81fd4 <vTaskIncrementTick+0xf8>
   81f4a:	4b25      	ldr	r3, [pc, #148]	; (81fe0 <vTaskIncrementTick+0x104>)
   81f4c:	681b      	ldr	r3, [r3, #0]
   81f4e:	681b      	ldr	r3, [r3, #0]
   81f50:	b153      	cbz	r3, 81f68 <vTaskIncrementTick+0x8c>
   81f52:	4b23      	ldr	r3, [pc, #140]	; (81fe0 <vTaskIncrementTick+0x104>)
   81f54:	681b      	ldr	r3, [r3, #0]
   81f56:	68db      	ldr	r3, [r3, #12]
   81f58:	68dc      	ldr	r4, [r3, #12]
   81f5a:	88a3      	ldrh	r3, [r4, #4]
   81f5c:	4a1f      	ldr	r2, [pc, #124]	; (81fdc <vTaskIncrementTick+0x100>)
   81f5e:	8812      	ldrh	r2, [r2, #0]
   81f60:	b292      	uxth	r2, r2
   81f62:	4293      	cmp	r3, r2
   81f64:	d914      	bls.n	81f90 <vTaskIncrementTick+0xb4>
   81f66:	e00f      	b.n	81f88 <vTaskIncrementTick+0xac>
   81f68:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81f6c:	4b20      	ldr	r3, [pc, #128]	; (81ff0 <vTaskIncrementTick+0x114>)
   81f6e:	801a      	strh	r2, [r3, #0]
   81f70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f74:	4b1a      	ldr	r3, [pc, #104]	; (81fe0 <vTaskIncrementTick+0x104>)
   81f76:	681b      	ldr	r3, [r3, #0]
   81f78:	68db      	ldr	r3, [r3, #12]
   81f7a:	68dc      	ldr	r4, [r3, #12]
   81f7c:	88a3      	ldrh	r3, [r4, #4]
   81f7e:	4a17      	ldr	r2, [pc, #92]	; (81fdc <vTaskIncrementTick+0x100>)
   81f80:	8812      	ldrh	r2, [r2, #0]
   81f82:	b292      	uxth	r2, r2
   81f84:	4293      	cmp	r3, r2
   81f86:	d907      	bls.n	81f98 <vTaskIncrementTick+0xbc>
   81f88:	4a19      	ldr	r2, [pc, #100]	; (81ff0 <vTaskIncrementTick+0x114>)
   81f8a:	8013      	strh	r3, [r2, #0]
   81f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81f90:	4e18      	ldr	r6, [pc, #96]	; (81ff4 <vTaskIncrementTick+0x118>)
   81f92:	4f19      	ldr	r7, [pc, #100]	; (81ff8 <vTaskIncrementTick+0x11c>)
   81f94:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82004 <vTaskIncrementTick+0x128>
   81f98:	1d25      	adds	r5, r4, #4
   81f9a:	4628      	mov	r0, r5
   81f9c:	47b0      	blx	r6
   81f9e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81fa0:	b113      	cbz	r3, 81fa8 <vTaskIncrementTick+0xcc>
   81fa2:	f104 0018 	add.w	r0, r4, #24
   81fa6:	47b0      	blx	r6
   81fa8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81faa:	683a      	ldr	r2, [r7, #0]
   81fac:	4293      	cmp	r3, r2
   81fae:	bf88      	it	hi
   81fb0:	603b      	strhi	r3, [r7, #0]
   81fb2:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81fb6:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   81fba:	4629      	mov	r1, r5
   81fbc:	4b0f      	ldr	r3, [pc, #60]	; (81ffc <vTaskIncrementTick+0x120>)
   81fbe:	4798      	blx	r3
   81fc0:	4b07      	ldr	r3, [pc, #28]	; (81fe0 <vTaskIncrementTick+0x104>)
   81fc2:	681b      	ldr	r3, [r3, #0]
   81fc4:	681b      	ldr	r3, [r3, #0]
   81fc6:	2b00      	cmp	r3, #0
   81fc8:	d1d4      	bne.n	81f74 <vTaskIncrementTick+0x98>
   81fca:	e7cd      	b.n	81f68 <vTaskIncrementTick+0x8c>
=======
=======
>>>>>>> master
   8273e:	4b28      	ldr	r3, [pc, #160]	; (827e0 <vTaskIncrementTick+0x100>)
   82740:	881a      	ldrh	r2, [r3, #0]
   82742:	b292      	uxth	r2, r2
   82744:	4b2b      	ldr	r3, [pc, #172]	; (827f4 <vTaskIncrementTick+0x114>)
   82746:	881b      	ldrh	r3, [r3, #0]
   82748:	b29b      	uxth	r3, r3
   8274a:	429a      	cmp	r2, r3
   8274c:	d344      	bcc.n	827d8 <vTaskIncrementTick+0xf8>
   8274e:	4b25      	ldr	r3, [pc, #148]	; (827e4 <vTaskIncrementTick+0x104>)
   82750:	681b      	ldr	r3, [r3, #0]
   82752:	681b      	ldr	r3, [r3, #0]
   82754:	b153      	cbz	r3, 8276c <vTaskIncrementTick+0x8c>
   82756:	4b23      	ldr	r3, [pc, #140]	; (827e4 <vTaskIncrementTick+0x104>)
   82758:	681b      	ldr	r3, [r3, #0]
   8275a:	68db      	ldr	r3, [r3, #12]
   8275c:	68dc      	ldr	r4, [r3, #12]
   8275e:	88a3      	ldrh	r3, [r4, #4]
   82760:	4a1f      	ldr	r2, [pc, #124]	; (827e0 <vTaskIncrementTick+0x100>)
   82762:	8812      	ldrh	r2, [r2, #0]
   82764:	b292      	uxth	r2, r2
   82766:	4293      	cmp	r3, r2
   82768:	d914      	bls.n	82794 <vTaskIncrementTick+0xb4>
   8276a:	e00f      	b.n	8278c <vTaskIncrementTick+0xac>
   8276c:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82770:	4b20      	ldr	r3, [pc, #128]	; (827f4 <vTaskIncrementTick+0x114>)
   82772:	801a      	strh	r2, [r3, #0]
   82774:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82778:	4b1a      	ldr	r3, [pc, #104]	; (827e4 <vTaskIncrementTick+0x104>)
   8277a:	681b      	ldr	r3, [r3, #0]
   8277c:	68db      	ldr	r3, [r3, #12]
   8277e:	68dc      	ldr	r4, [r3, #12]
   82780:	88a3      	ldrh	r3, [r4, #4]
   82782:	4a17      	ldr	r2, [pc, #92]	; (827e0 <vTaskIncrementTick+0x100>)
   82784:	8812      	ldrh	r2, [r2, #0]
   82786:	b292      	uxth	r2, r2
   82788:	4293      	cmp	r3, r2
   8278a:	d907      	bls.n	8279c <vTaskIncrementTick+0xbc>
   8278c:	4a19      	ldr	r2, [pc, #100]	; (827f4 <vTaskIncrementTick+0x114>)
   8278e:	8013      	strh	r3, [r2, #0]
   82790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82794:	4e18      	ldr	r6, [pc, #96]	; (827f8 <vTaskIncrementTick+0x118>)
   82796:	4f19      	ldr	r7, [pc, #100]	; (827fc <vTaskIncrementTick+0x11c>)
   82798:	f8df 806c 	ldr.w	r8, [pc, #108]	; 82808 <vTaskIncrementTick+0x128>
   8279c:	1d25      	adds	r5, r4, #4
   8279e:	4628      	mov	r0, r5
   827a0:	47b0      	blx	r6
   827a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   827a4:	b113      	cbz	r3, 827ac <vTaskIncrementTick+0xcc>
   827a6:	f104 0018 	add.w	r0, r4, #24
   827aa:	47b0      	blx	r6
   827ac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   827ae:	683a      	ldr	r2, [r7, #0]
   827b0:	4293      	cmp	r3, r2
   827b2:	bf88      	it	hi
   827b4:	603b      	strhi	r3, [r7, #0]
   827b6:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   827ba:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   827be:	4629      	mov	r1, r5
   827c0:	4b0f      	ldr	r3, [pc, #60]	; (82800 <vTaskIncrementTick+0x120>)
   827c2:	4798      	blx	r3
   827c4:	4b07      	ldr	r3, [pc, #28]	; (827e4 <vTaskIncrementTick+0x104>)
   827c6:	681b      	ldr	r3, [r3, #0]
   827c8:	681b      	ldr	r3, [r3, #0]
   827ca:	2b00      	cmp	r3, #0
   827cc:	d1d4      	bne.n	82778 <vTaskIncrementTick+0x98>
   827ce:	e7cd      	b.n	8276c <vTaskIncrementTick+0x8c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else
	{
		++uxMissedTicks;
<<<<<<< HEAD
<<<<<<< HEAD
   81fcc:	4b0c      	ldr	r3, [pc, #48]	; (82000 <vTaskIncrementTick+0x124>)
   81fce:	681a      	ldr	r2, [r3, #0]
   81fd0:	3201      	adds	r2, #1
   81fd2:	601a      	str	r2, [r3, #0]
   81fd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81fd8:	20078b84 	.word	0x20078b84
   81fdc:	20078ba4 	.word	0x20078ba4
   81fe0:	20078a84 	.word	0x20078a84
   81fe4:	00081439 	.word	0x00081439
   81fe8:	20078ba8 	.word	0x20078ba8
   81fec:	20078ba0 	.word	0x20078ba0
   81ff0:	20070168 	.word	0x20070168
   81ff4:	000813b1 	.word	0x000813b1
   81ff8:	20078ab8 	.word	0x20078ab8
   81ffc:	00081351 	.word	0x00081351
   82000:	20078a6c 	.word	0x20078a6c
   82004:	20078abc 	.word	0x20078abc

00082008 <xTaskResumeAll>:
=======
=======
>>>>>>> master
   827d0:	4b0c      	ldr	r3, [pc, #48]	; (82804 <vTaskIncrementTick+0x124>)
   827d2:	681a      	ldr	r2, [r3, #0]
   827d4:	3201      	adds	r2, #1
   827d6:	601a      	str	r2, [r3, #0]
   827d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   827dc:	20078b9c 	.word	0x20078b9c
   827e0:	20078bbc 	.word	0x20078bbc
   827e4:	20078a9c 	.word	0x20078a9c
   827e8:	00081b79 	.word	0x00081b79
   827ec:	20078bc0 	.word	0x20078bc0
   827f0:	20078bb8 	.word	0x20078bb8
   827f4:	20070170 	.word	0x20070170
   827f8:	00081af1 	.word	0x00081af1
   827fc:	20078ad0 	.word	0x20078ad0
   82800:	00081a91 	.word	0x00081a91
   82804:	20078a84 	.word	0x20078a84
   82808:	20078ad4 	.word	0x20078ad4

0008280c <xTaskResumeAll>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   82008:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
=======
   8280c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
>>>>>>> master
=======
   8280c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
>>>>>>> master
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
<<<<<<< HEAD
<<<<<<< HEAD
   8200c:	4b31      	ldr	r3, [pc, #196]	; (820d4 <xTaskResumeAll+0xcc>)
   8200e:	681b      	ldr	r3, [r3, #0]
   82010:	b91b      	cbnz	r3, 8201a <xTaskResumeAll+0x12>
   82012:	4b31      	ldr	r3, [pc, #196]	; (820d8 <xTaskResumeAll+0xd0>)
   82014:	4798      	blx	r3
   82016:	bf00      	nop
   82018:	e7fd      	b.n	82016 <xTaskResumeAll+0xe>
=======
=======
>>>>>>> master
   82810:	4b31      	ldr	r3, [pc, #196]	; (828d8 <xTaskResumeAll+0xcc>)
   82812:	681b      	ldr	r3, [r3, #0]
   82814:	b91b      	cbnz	r3, 8281e <xTaskResumeAll+0x12>
   82816:	4b31      	ldr	r3, [pc, #196]	; (828dc <xTaskResumeAll+0xd0>)
   82818:	4798      	blx	r3
   8281a:	bf00      	nop
   8281c:	e7fd      	b.n	8281a <xTaskResumeAll+0xe>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   8201a:	4b30      	ldr	r3, [pc, #192]	; (820dc <xTaskResumeAll+0xd4>)
   8201c:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   8201e:	4b2d      	ldr	r3, [pc, #180]	; (820d4 <xTaskResumeAll+0xcc>)
   82020:	681a      	ldr	r2, [r3, #0]
   82022:	3a01      	subs	r2, #1
   82024:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82026:	681b      	ldr	r3, [r3, #0]
   82028:	2b00      	cmp	r3, #0
   8202a:	d148      	bne.n	820be <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   8202c:	4b2c      	ldr	r3, [pc, #176]	; (820e0 <xTaskResumeAll+0xd8>)
   8202e:	681b      	ldr	r3, [r3, #0]
   82030:	2b00      	cmp	r3, #0
   82032:	d046      	beq.n	820c2 <xTaskResumeAll+0xba>
   82034:	2500      	movs	r5, #0
=======
=======
>>>>>>> master
   8281e:	4b30      	ldr	r3, [pc, #192]	; (828e0 <xTaskResumeAll+0xd4>)
   82820:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   82822:	4b2d      	ldr	r3, [pc, #180]	; (828d8 <xTaskResumeAll+0xcc>)
   82824:	681a      	ldr	r2, [r3, #0]
   82826:	3a01      	subs	r2, #1
   82828:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8282a:	681b      	ldr	r3, [r3, #0]
   8282c:	2b00      	cmp	r3, #0
   8282e:	d148      	bne.n	828c2 <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82830:	4b2c      	ldr	r3, [pc, #176]	; (828e4 <xTaskResumeAll+0xd8>)
   82832:	681b      	ldr	r3, [r3, #0]
   82834:	2b00      	cmp	r3, #0
   82836:	d046      	beq.n	828c6 <xTaskResumeAll+0xba>
   82838:	2500      	movs	r5, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   82036:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 8210c <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   8203a:	4f2a      	ldr	r7, [pc, #168]	; (820e4 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   8203c:	4e2a      	ldr	r6, [pc, #168]	; (820e8 <xTaskResumeAll+0xe0>)
   8203e:	e01d      	b.n	8207c <xTaskResumeAll+0x74>
=======
=======
>>>>>>> master
   8283a:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 82910 <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   8283e:	4f2a      	ldr	r7, [pc, #168]	; (828e8 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   82840:	4e2a      	ldr	r6, [pc, #168]	; (828ec <xTaskResumeAll+0xe0>)
   82842:	e01d      	b.n	82880 <xTaskResumeAll+0x74>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
<<<<<<< HEAD
<<<<<<< HEAD
   82040:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82044:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   82046:	f104 0018 	add.w	r0, r4, #24
   8204a:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   8204c:	f104 0904 	add.w	r9, r4, #4
   82050:	4648      	mov	r0, r9
   82052:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   82054:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82056:	6832      	ldr	r2, [r6, #0]
   82058:	4293      	cmp	r3, r2
   8205a:	bf88      	it	hi
   8205c:	6033      	strhi	r3, [r6, #0]
   8205e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82062:	4822      	ldr	r0, [pc, #136]	; (820ec <xTaskResumeAll+0xe4>)
   82064:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82068:	4649      	mov	r1, r9
   8206a:	4b21      	ldr	r3, [pc, #132]	; (820f0 <xTaskResumeAll+0xe8>)
   8206c:	4798      	blx	r3
=======
=======
>>>>>>> master
   82844:	f8d8 300c 	ldr.w	r3, [r8, #12]
   82848:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   8284a:	f104 0018 	add.w	r0, r4, #24
   8284e:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   82850:	f104 0904 	add.w	r9, r4, #4
   82854:	4648      	mov	r0, r9
   82856:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   82858:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8285a:	6832      	ldr	r2, [r6, #0]
   8285c:	4293      	cmp	r3, r2
   8285e:	bf88      	it	hi
   82860:	6033      	strhi	r3, [r6, #0]
   82862:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82866:	4822      	ldr	r0, [pc, #136]	; (828f0 <xTaskResumeAll+0xe4>)
   82868:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8286c:	4649      	mov	r1, r9
   8286e:	4b21      	ldr	r3, [pc, #132]	; (828f4 <xTaskResumeAll+0xe8>)
   82870:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
<<<<<<< HEAD
<<<<<<< HEAD
   8206e:	4b21      	ldr	r3, [pc, #132]	; (820f4 <xTaskResumeAll+0xec>)
   82070:	681b      	ldr	r3, [r3, #0]
   82072:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82074:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   82076:	429a      	cmp	r2, r3
   82078:	bf28      	it	cs
   8207a:	2501      	movcs	r5, #1
=======
=======
>>>>>>> master
   82872:	4b21      	ldr	r3, [pc, #132]	; (828f8 <xTaskResumeAll+0xec>)
   82874:	681b      	ldr	r3, [r3, #0]
   82876:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   82878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   8287a:	429a      	cmp	r2, r3
   8287c:	bf28      	it	cs
   8287e:	2501      	movcs	r5, #1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   8207c:	f8d8 3000 	ldr.w	r3, [r8]
   82080:	2b00      	cmp	r3, #0
   82082:	d1dd      	bne.n	82040 <xTaskResumeAll+0x38>
=======
   82880:	f8d8 3000 	ldr.w	r3, [r8]
   82884:	2b00      	cmp	r3, #0
   82886:	d1dd      	bne.n	82844 <xTaskResumeAll+0x38>
>>>>>>> master
=======
   82880:	f8d8 3000 	ldr.w	r3, [r8]
   82884:	2b00      	cmp	r3, #0
   82886:	d1dd      	bne.n	82844 <xTaskResumeAll+0x38>
>>>>>>> master
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
<<<<<<< HEAD
<<<<<<< HEAD
   82084:	4b1c      	ldr	r3, [pc, #112]	; (820f8 <xTaskResumeAll+0xf0>)
   82086:	681b      	ldr	r3, [r3, #0]
   82088:	b163      	cbz	r3, 820a4 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8208a:	4b1b      	ldr	r3, [pc, #108]	; (820f8 <xTaskResumeAll+0xf0>)
   8208c:	681b      	ldr	r3, [r3, #0]
   8208e:	b17b      	cbz	r3, 820b0 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   82090:	4d1a      	ldr	r5, [pc, #104]	; (820fc <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   82092:	4c19      	ldr	r4, [pc, #100]	; (820f8 <xTaskResumeAll+0xf0>)
=======
=======
>>>>>>> master
   82888:	4b1c      	ldr	r3, [pc, #112]	; (828fc <xTaskResumeAll+0xf0>)
   8288a:	681b      	ldr	r3, [r3, #0]
   8288c:	b163      	cbz	r3, 828a8 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8288e:	4b1b      	ldr	r3, [pc, #108]	; (828fc <xTaskResumeAll+0xf0>)
   82890:	681b      	ldr	r3, [r3, #0]
   82892:	b17b      	cbz	r3, 828b4 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   82894:	4d1a      	ldr	r5, [pc, #104]	; (82900 <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   82896:	4c19      	ldr	r4, [pc, #100]	; (828fc <xTaskResumeAll+0xf0>)
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
<<<<<<< HEAD
<<<<<<< HEAD
   82094:	47a8      	blx	r5
						--uxMissedTicks;
   82096:	6823      	ldr	r3, [r4, #0]
   82098:	3b01      	subs	r3, #1
   8209a:	6023      	str	r3, [r4, #0]
=======
=======
>>>>>>> master
   82898:	47a8      	blx	r5
						--uxMissedTicks;
   8289a:	6823      	ldr	r3, [r4, #0]
   8289c:	3b01      	subs	r3, #1
   8289e:	6023      	str	r3, [r4, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
<<<<<<< HEAD
<<<<<<< HEAD
   8209c:	6823      	ldr	r3, [r4, #0]
   8209e:	2b00      	cmp	r3, #0
   820a0:	d1f8      	bne.n	82094 <xTaskResumeAll+0x8c>
   820a2:	e005      	b.n	820b0 <xTaskResumeAll+0xa8>
=======
=======
>>>>>>> master
   828a0:	6823      	ldr	r3, [r4, #0]
   828a2:	2b00      	cmp	r3, #0
   828a4:	d1f8      	bne.n	82898 <xTaskResumeAll+0x8c>
   828a6:	e005      	b.n	828b4 <xTaskResumeAll+0xa8>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
<<<<<<< HEAD
<<<<<<< HEAD
   820a4:	2d01      	cmp	r5, #1
   820a6:	d003      	beq.n	820b0 <xTaskResumeAll+0xa8>
   820a8:	4b15      	ldr	r3, [pc, #84]	; (82100 <xTaskResumeAll+0xf8>)
   820aa:	681b      	ldr	r3, [r3, #0]
   820ac:	2b01      	cmp	r3, #1
   820ae:	d10a      	bne.n	820c6 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   820b0:	2200      	movs	r2, #0
   820b2:	4b13      	ldr	r3, [pc, #76]	; (82100 <xTaskResumeAll+0xf8>)
   820b4:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   820b6:	4b13      	ldr	r3, [pc, #76]	; (82104 <xTaskResumeAll+0xfc>)
   820b8:	4798      	blx	r3
=======
=======
>>>>>>> master
   828a8:	2d01      	cmp	r5, #1
   828aa:	d003      	beq.n	828b4 <xTaskResumeAll+0xa8>
   828ac:	4b15      	ldr	r3, [pc, #84]	; (82904 <xTaskResumeAll+0xf8>)
   828ae:	681b      	ldr	r3, [r3, #0]
   828b0:	2b01      	cmp	r3, #1
   828b2:	d10a      	bne.n	828ca <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   828b4:	2200      	movs	r2, #0
   828b6:	4b13      	ldr	r3, [pc, #76]	; (82904 <xTaskResumeAll+0xf8>)
   828b8:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   828ba:	4b13      	ldr	r3, [pc, #76]	; (82908 <xTaskResumeAll+0xfc>)
   828bc:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   820ba:	2401      	movs	r4, #1
   820bc:	e004      	b.n	820c8 <xTaskResumeAll+0xc0>
=======
   828be:	2401      	movs	r4, #1
   828c0:	e004      	b.n	828cc <xTaskResumeAll+0xc0>
>>>>>>> master
=======
   828be:	2401      	movs	r4, #1
   828c0:	e004      	b.n	828cc <xTaskResumeAll+0xc0>
>>>>>>> master
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
<<<<<<< HEAD
<<<<<<< HEAD
   820be:	2400      	movs	r4, #0
   820c0:	e002      	b.n	820c8 <xTaskResumeAll+0xc0>
   820c2:	2400      	movs	r4, #0
   820c4:	e000      	b.n	820c8 <xTaskResumeAll+0xc0>
   820c6:	2400      	movs	r4, #0
=======
=======
>>>>>>> master
   828c2:	2400      	movs	r4, #0
   828c4:	e002      	b.n	828cc <xTaskResumeAll+0xc0>
   828c6:	2400      	movs	r4, #0
   828c8:	e000      	b.n	828cc <xTaskResumeAll+0xc0>
   828ca:	2400      	movs	r4, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   820c8:	4b0f      	ldr	r3, [pc, #60]	; (82108 <xTaskResumeAll+0x100>)
   820ca:	4798      	blx	r3

	return xAlreadyYielded;
}
   820cc:	4620      	mov	r0, r4
   820ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   820d2:	bf00      	nop
   820d4:	20078b84 	.word	0x20078b84
   820d8:	00081439 	.word	0x00081439
   820dc:	00081449 	.word	0x00081449
   820e0:	20078bc8 	.word	0x20078bc8
   820e4:	000813b1 	.word	0x000813b1
   820e8:	20078ab8 	.word	0x20078ab8
   820ec:	20078abc 	.word	0x20078abc
   820f0:	00081351 	.word	0x00081351
   820f4:	20078b88 	.word	0x20078b88
   820f8:	20078a6c 	.word	0x20078a6c
   820fc:	00081edd 	.word	0x00081edd
   82100:	20078bc4 	.word	0x20078bc4
   82104:	00081429 	.word	0x00081429
   82108:	00081469 	.word	0x00081469
   8210c:	20078b8c 	.word	0x20078b8c

00082110 <vTaskDelayUntil>:
=======
=======
>>>>>>> master
   828cc:	4b0f      	ldr	r3, [pc, #60]	; (8290c <xTaskResumeAll+0x100>)
   828ce:	4798      	blx	r3

	return xAlreadyYielded;
}
   828d0:	4620      	mov	r0, r4
   828d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   828d6:	bf00      	nop
   828d8:	20078b9c 	.word	0x20078b9c
   828dc:	00081b79 	.word	0x00081b79
   828e0:	00081b89 	.word	0x00081b89
   828e4:	20078be0 	.word	0x20078be0
   828e8:	00081af1 	.word	0x00081af1
   828ec:	20078ad0 	.word	0x20078ad0
   828f0:	20078ad4 	.word	0x20078ad4
   828f4:	00081a91 	.word	0x00081a91
   828f8:	20078ba0 	.word	0x20078ba0
   828fc:	20078a84 	.word	0x20078a84
   82900:	000826e1 	.word	0x000826e1
   82904:	20078bdc 	.word	0x20078bdc
   82908:	00081b69 	.word	0x00081b69
   8290c:	00081ba9 	.word	0x00081ba9
   82910:	20078ba4 	.word	0x20078ba4

00082914 <vTaskDelayUntil>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
<<<<<<< HEAD
<<<<<<< HEAD
   82110:	b538      	push	{r3, r4, r5, lr}
   82112:	460c      	mov	r4, r1
=======
   82914:	b538      	push	{r3, r4, r5, lr}
   82916:	460c      	mov	r4, r1
>>>>>>> master
=======
   82914:	b538      	push	{r3, r4, r5, lr}
   82916:	460c      	mov	r4, r1
>>>>>>> master
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
<<<<<<< HEAD
<<<<<<< HEAD
   82114:	4605      	mov	r5, r0
   82116:	b918      	cbnz	r0, 82120 <vTaskDelayUntil+0x10>
   82118:	4b1b      	ldr	r3, [pc, #108]	; (82188 <vTaskDelayUntil+0x78>)
   8211a:	4798      	blx	r3
   8211c:	bf00      	nop
   8211e:	e7fd      	b.n	8211c <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   82120:	b919      	cbnz	r1, 8212a <vTaskDelayUntil+0x1a>
   82122:	4b19      	ldr	r3, [pc, #100]	; (82188 <vTaskDelayUntil+0x78>)
   82124:	4798      	blx	r3
   82126:	bf00      	nop
   82128:	e7fd      	b.n	82126 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   8212a:	4b18      	ldr	r3, [pc, #96]	; (8218c <vTaskDelayUntil+0x7c>)
   8212c:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   8212e:	882b      	ldrh	r3, [r5, #0]
   82130:	441c      	add	r4, r3
   82132:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   82134:	4a16      	ldr	r2, [pc, #88]	; (82190 <vTaskDelayUntil+0x80>)
   82136:	8812      	ldrh	r2, [r2, #0]
   82138:	b292      	uxth	r2, r2
   8213a:	4293      	cmp	r3, r2
   8213c:	d908      	bls.n	82150 <vTaskDelayUntil+0x40>
=======
=======
>>>>>>> master
   82918:	4605      	mov	r5, r0
   8291a:	b918      	cbnz	r0, 82924 <vTaskDelayUntil+0x10>
   8291c:	4b1b      	ldr	r3, [pc, #108]	; (8298c <vTaskDelayUntil+0x78>)
   8291e:	4798      	blx	r3
   82920:	bf00      	nop
   82922:	e7fd      	b.n	82920 <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   82924:	b919      	cbnz	r1, 8292e <vTaskDelayUntil+0x1a>
   82926:	4b19      	ldr	r3, [pc, #100]	; (8298c <vTaskDelayUntil+0x78>)
   82928:	4798      	blx	r3
   8292a:	bf00      	nop
   8292c:	e7fd      	b.n	8292a <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   8292e:	4b18      	ldr	r3, [pc, #96]	; (82990 <vTaskDelayUntil+0x7c>)
   82930:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   82932:	882b      	ldrh	r3, [r5, #0]
   82934:	441c      	add	r4, r3
   82936:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   82938:	4a16      	ldr	r2, [pc, #88]	; (82994 <vTaskDelayUntil+0x80>)
   8293a:	8812      	ldrh	r2, [r2, #0]
   8293c:	b292      	uxth	r2, r2
   8293e:	4293      	cmp	r3, r2
   82940:	d908      	bls.n	82954 <vTaskDelayUntil+0x40>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
<<<<<<< HEAD
<<<<<<< HEAD
   8213e:	42a3      	cmp	r3, r4
   82140:	d91e      	bls.n	82180 <vTaskDelayUntil+0x70>
   82142:	4b13      	ldr	r3, [pc, #76]	; (82190 <vTaskDelayUntil+0x80>)
   82144:	881b      	ldrh	r3, [r3, #0]
   82146:	b29b      	uxth	r3, r3
=======
=======
>>>>>>> master
   82942:	42a3      	cmp	r3, r4
   82944:	d91e      	bls.n	82984 <vTaskDelayUntil+0x70>
   82946:	4b13      	ldr	r3, [pc, #76]	; (82994 <vTaskDelayUntil+0x80>)
   82948:	881b      	ldrh	r3, [r3, #0]
   8294a:	b29b      	uxth	r3, r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
<<<<<<< HEAD
<<<<<<< HEAD
   82148:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   8214a:	429c      	cmp	r4, r3
   8214c:	d910      	bls.n	82170 <vTaskDelayUntil+0x60>
   8214e:	e007      	b.n	82160 <vTaskDelayUntil+0x50>
=======
=======
>>>>>>> master
   8294c:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   8294e:	429c      	cmp	r4, r3
   82950:	d910      	bls.n	82974 <vTaskDelayUntil+0x60>
   82952:	e007      	b.n	82964 <vTaskDelayUntil+0x50>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
<<<<<<< HEAD
<<<<<<< HEAD
   82150:	42a3      	cmp	r3, r4
   82152:	d813      	bhi.n	8217c <vTaskDelayUntil+0x6c>
   82154:	4b0e      	ldr	r3, [pc, #56]	; (82190 <vTaskDelayUntil+0x80>)
   82156:	881b      	ldrh	r3, [r3, #0]
   82158:	b29b      	uxth	r3, r3
   8215a:	429c      	cmp	r4, r3
   8215c:	d80e      	bhi.n	8217c <vTaskDelayUntil+0x6c>
   8215e:	e00f      	b.n	82180 <vTaskDelayUntil+0x70>
=======
=======
>>>>>>> master
   82954:	42a3      	cmp	r3, r4
   82956:	d813      	bhi.n	82980 <vTaskDelayUntil+0x6c>
   82958:	4b0e      	ldr	r3, [pc, #56]	; (82994 <vTaskDelayUntil+0x80>)
   8295a:	881b      	ldrh	r3, [r3, #0]
   8295c:	b29b      	uxth	r3, r3
   8295e:	429c      	cmp	r4, r3
   82960:	d80e      	bhi.n	82980 <vTaskDelayUntil+0x6c>
   82962:	e00f      	b.n	82984 <vTaskDelayUntil+0x70>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   82160:	4b0c      	ldr	r3, [pc, #48]	; (82194 <vTaskDelayUntil+0x84>)
   82162:	6818      	ldr	r0, [r3, #0]
   82164:	3004      	adds	r0, #4
   82166:	4b0c      	ldr	r3, [pc, #48]	; (82198 <vTaskDelayUntil+0x88>)
   82168:	4798      	blx	r3
=======
=======
>>>>>>> master
   82964:	4b0c      	ldr	r3, [pc, #48]	; (82998 <vTaskDelayUntil+0x84>)
   82966:	6818      	ldr	r0, [r3, #0]
   82968:	3004      	adds	r0, #4
   8296a:	4b0c      	ldr	r3, [pc, #48]	; (8299c <vTaskDelayUntil+0x88>)
   8296c:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
<<<<<<< HEAD
<<<<<<< HEAD
   8216a:	4620      	mov	r0, r4
   8216c:	4b0b      	ldr	r3, [pc, #44]	; (8219c <vTaskDelayUntil+0x8c>)
   8216e:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82170:	4b0b      	ldr	r3, [pc, #44]	; (821a0 <vTaskDelayUntil+0x90>)
   82172:	4798      	blx	r3
=======
=======
>>>>>>> master
   8296e:	4620      	mov	r0, r4
   82970:	4b0b      	ldr	r3, [pc, #44]	; (829a0 <vTaskDelayUntil+0x8c>)
   82972:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82974:	4b0b      	ldr	r3, [pc, #44]	; (829a4 <vTaskDelayUntil+0x90>)
   82976:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   82174:	b930      	cbnz	r0, 82184 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   82176:	4b0b      	ldr	r3, [pc, #44]	; (821a4 <vTaskDelayUntil+0x94>)
   82178:	4798      	blx	r3
   8217a:	bd38      	pop	{r3, r4, r5, pc}
=======
=======
>>>>>>> master
   82978:	b930      	cbnz	r0, 82988 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   8297a:	4b0b      	ldr	r3, [pc, #44]	; (829a8 <vTaskDelayUntil+0x94>)
   8297c:	4798      	blx	r3
   8297e:	bd38      	pop	{r3, r4, r5, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
<<<<<<< HEAD
<<<<<<< HEAD
   8217c:	802c      	strh	r4, [r5, #0]
   8217e:	e7ef      	b.n	82160 <vTaskDelayUntil+0x50>
   82180:	802c      	strh	r4, [r5, #0]
   82182:	e7f5      	b.n	82170 <vTaskDelayUntil+0x60>
   82184:	bd38      	pop	{r3, r4, r5, pc}
   82186:	bf00      	nop
   82188:	00081439 	.word	0x00081439
   8218c:	00081ead 	.word	0x00081ead
   82190:	20078ba4 	.word	0x20078ba4
   82194:	20078b88 	.word	0x20078b88
   82198:	000813b1 	.word	0x000813b1
   8219c:	00081bdd 	.word	0x00081bdd
   821a0:	00082009 	.word	0x00082009
   821a4:	00081429 	.word	0x00081429

000821a8 <prvIdleTask>:
=======
=======
>>>>>>> master
   82980:	802c      	strh	r4, [r5, #0]
   82982:	e7ef      	b.n	82964 <vTaskDelayUntil+0x50>
   82984:	802c      	strh	r4, [r5, #0]
   82986:	e7f5      	b.n	82974 <vTaskDelayUntil+0x60>
   82988:	bd38      	pop	{r3, r4, r5, pc}
   8298a:	bf00      	nop
   8298c:	00081b79 	.word	0x00081b79
   82990:	000826b1 	.word	0x000826b1
   82994:	20078bbc 	.word	0x20078bbc
   82998:	20078ba0 	.word	0x20078ba0
   8299c:	00081af1 	.word	0x00081af1
   829a0:	0008231d 	.word	0x0008231d
   829a4:	0008280d 	.word	0x0008280d
   829a8:	00081b69 	.word	0x00081b69

000829ac <prvIdleTask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
<<<<<<< HEAD
<<<<<<< HEAD
   821a8:	b580      	push	{r7, lr}
=======
   829ac:	b580      	push	{r7, lr}
>>>>>>> master
=======
   829ac:	b580      	push	{r7, lr}
>>>>>>> master
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
<<<<<<< HEAD
<<<<<<< HEAD
   821aa:	4d15      	ldr	r5, [pc, #84]	; (82200 <prvIdleTask+0x58>)
=======
   829ae:	4d15      	ldr	r5, [pc, #84]	; (82a04 <prvIdleTask+0x58>)
>>>>>>> master
=======
   829ae:	4d15      	ldr	r5, [pc, #84]	; (82a04 <prvIdleTask+0x58>)
>>>>>>> master

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
<<<<<<< HEAD
<<<<<<< HEAD
   821ac:	4e15      	ldr	r6, [pc, #84]	; (82204 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   821ae:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82228 <prvIdleTask+0x80>
   821b2:	e01c      	b.n	821ee <prvIdleTask+0x46>
=======
=======
>>>>>>> master
   829b0:	4e15      	ldr	r6, [pc, #84]	; (82a08 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   829b2:	f8df 8078 	ldr.w	r8, [pc, #120]	; 82a2c <prvIdleTask+0x80>
   829b6:	e01c      	b.n	829f2 <prvIdleTask+0x46>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   821b4:	4b14      	ldr	r3, [pc, #80]	; (82208 <prvIdleTask+0x60>)
   821b6:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   821b8:	4b14      	ldr	r3, [pc, #80]	; (8220c <prvIdleTask+0x64>)
   821ba:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   821bc:	4b14      	ldr	r3, [pc, #80]	; (82210 <prvIdleTask+0x68>)
   821be:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   821c0:	b1ac      	cbz	r4, 821ee <prvIdleTask+0x46>
=======
=======
>>>>>>> master
   829b8:	4b14      	ldr	r3, [pc, #80]	; (82a0c <prvIdleTask+0x60>)
   829ba:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   829bc:	4b14      	ldr	r3, [pc, #80]	; (82a10 <prvIdleTask+0x64>)
   829be:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   829c0:	4b14      	ldr	r3, [pc, #80]	; (82a14 <prvIdleTask+0x68>)
   829c2:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   829c4:	b1ac      	cbz	r4, 829f2 <prvIdleTask+0x46>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   821c2:	4b14      	ldr	r3, [pc, #80]	; (82214 <prvIdleTask+0x6c>)
   821c4:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   821c6:	4b11      	ldr	r3, [pc, #68]	; (8220c <prvIdleTask+0x64>)
   821c8:	68db      	ldr	r3, [r3, #12]
   821ca:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   821cc:	1d20      	adds	r0, r4, #4
   821ce:	4b12      	ldr	r3, [pc, #72]	; (82218 <prvIdleTask+0x70>)
   821d0:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   821d2:	4b12      	ldr	r3, [pc, #72]	; (8221c <prvIdleTask+0x74>)
   821d4:	681a      	ldr	r2, [r3, #0]
   821d6:	3a01      	subs	r2, #1
   821d8:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   821da:	682b      	ldr	r3, [r5, #0]
   821dc:	3b01      	subs	r3, #1
   821de:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   821e0:	4b0f      	ldr	r3, [pc, #60]	; (82220 <prvIdleTask+0x78>)
   821e2:	4798      	blx	r3
=======
=======
>>>>>>> master
   829c6:	4b14      	ldr	r3, [pc, #80]	; (82a18 <prvIdleTask+0x6c>)
   829c8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   829ca:	4b11      	ldr	r3, [pc, #68]	; (82a10 <prvIdleTask+0x64>)
   829cc:	68db      	ldr	r3, [r3, #12]
   829ce:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   829d0:	1d20      	adds	r0, r4, #4
   829d2:	4b12      	ldr	r3, [pc, #72]	; (82a1c <prvIdleTask+0x70>)
   829d4:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   829d6:	4b12      	ldr	r3, [pc, #72]	; (82a20 <prvIdleTask+0x74>)
   829d8:	681a      	ldr	r2, [r3, #0]
   829da:	3a01      	subs	r2, #1
   829dc:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   829de:	682b      	ldr	r3, [r5, #0]
   829e0:	3b01      	subs	r3, #1
   829e2:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   829e4:	4b0f      	ldr	r3, [pc, #60]	; (82a24 <prvIdleTask+0x78>)
   829e6:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
<<<<<<< HEAD
<<<<<<< HEAD
   821e4:	6b20      	ldr	r0, [r4, #48]	; 0x30
   821e6:	4f0f      	ldr	r7, [pc, #60]	; (82224 <prvIdleTask+0x7c>)
   821e8:	47b8      	blx	r7
		vPortFree( pxTCB );
   821ea:	4620      	mov	r0, r4
   821ec:	47b8      	blx	r7
=======
=======
>>>>>>> master
   829e8:	6b20      	ldr	r0, [r4, #48]	; 0x30
   829ea:	4f0f      	ldr	r7, [pc, #60]	; (82a28 <prvIdleTask+0x7c>)
   829ec:	47b8      	blx	r7
		vPortFree( pxTCB );
   829ee:	4620      	mov	r0, r4
   829f0:	47b8      	blx	r7
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
<<<<<<< HEAD
<<<<<<< HEAD
   821ee:	682b      	ldr	r3, [r5, #0]
   821f0:	2b00      	cmp	r3, #0
   821f2:	d1df      	bne.n	821b4 <prvIdleTask+0xc>
=======
   829f2:	682b      	ldr	r3, [r5, #0]
   829f4:	2b00      	cmp	r3, #0
   829f6:	d1df      	bne.n	829b8 <prvIdleTask+0xc>
>>>>>>> master
=======
   829f2:	682b      	ldr	r3, [r5, #0]
   829f4:	2b00      	cmp	r3, #0
   829f6:	d1df      	bne.n	829b8 <prvIdleTask+0xc>
>>>>>>> master

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
<<<<<<< HEAD
<<<<<<< HEAD
   821f4:	6833      	ldr	r3, [r6, #0]
   821f6:	2b01      	cmp	r3, #1
   821f8:	d9f9      	bls.n	821ee <prvIdleTask+0x46>
			{
				taskYIELD();
   821fa:	47c0      	blx	r8
   821fc:	e7f7      	b.n	821ee <prvIdleTask+0x46>
   821fe:	bf00      	nop
   82200:	20078a8c 	.word	0x20078a8c
   82204:	20078abc 	.word	0x20078abc
   82208:	00081ead 	.word	0x00081ead
   8220c:	20078a90 	.word	0x20078a90
   82210:	00082009 	.word	0x00082009
   82214:	00081449 	.word	0x00081449
   82218:	000813b1 	.word	0x000813b1
   8221c:	20078bc8 	.word	0x20078bc8
   82220:	00081469 	.word	0x00081469
   82224:	00081659 	.word	0x00081659
   82228:	00081429 	.word	0x00081429

0008222c <vTaskSwitchContext>:
=======
=======
>>>>>>> master
   829f8:	6833      	ldr	r3, [r6, #0]
   829fa:	2b01      	cmp	r3, #1
   829fc:	d9f9      	bls.n	829f2 <prvIdleTask+0x46>
			{
				taskYIELD();
   829fe:	47c0      	blx	r8
   82a00:	e7f7      	b.n	829f2 <prvIdleTask+0x46>
   82a02:	bf00      	nop
   82a04:	20078aa4 	.word	0x20078aa4
   82a08:	20078ad4 	.word	0x20078ad4
   82a0c:	000826b1 	.word	0x000826b1
   82a10:	20078aa8 	.word	0x20078aa8
   82a14:	0008280d 	.word	0x0008280d
   82a18:	00081b89 	.word	0x00081b89
   82a1c:	00081af1 	.word	0x00081af1
   82a20:	20078be0 	.word	0x20078be0
   82a24:	00081ba9 	.word	0x00081ba9
   82a28:	00081d99 	.word	0x00081d99
   82a2c:	00081b69 	.word	0x00081b69

00082a30 <vTaskSwitchContext>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   8222c:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   8222e:	4b1d      	ldr	r3, [pc, #116]	; (822a4 <vTaskSwitchContext+0x78>)
   82230:	681b      	ldr	r3, [r3, #0]
   82232:	b95b      	cbnz	r3, 8224c <vTaskSwitchContext+0x20>
=======
=======
>>>>>>> master
   82a30:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   82a32:	4b1d      	ldr	r3, [pc, #116]	; (82aa8 <vTaskSwitchContext+0x78>)
   82a34:	681b      	ldr	r3, [r3, #0]
   82a36:	b95b      	cbnz	r3, 82a50 <vTaskSwitchContext+0x20>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
<<<<<<< HEAD
<<<<<<< HEAD
   82234:	4b1c      	ldr	r3, [pc, #112]	; (822a8 <vTaskSwitchContext+0x7c>)
   82236:	681b      	ldr	r3, [r3, #0]
   82238:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   8223c:	009b      	lsls	r3, r3, #2
   8223e:	4a1b      	ldr	r2, [pc, #108]	; (822ac <vTaskSwitchContext+0x80>)
   82240:	58d3      	ldr	r3, [r2, r3]
   82242:	b9cb      	cbnz	r3, 82278 <vTaskSwitchContext+0x4c>
   82244:	4b18      	ldr	r3, [pc, #96]	; (822a8 <vTaskSwitchContext+0x7c>)
   82246:	681b      	ldr	r3, [r3, #0]
   82248:	b953      	cbnz	r3, 82260 <vTaskSwitchContext+0x34>
   8224a:	e005      	b.n	82258 <vTaskSwitchContext+0x2c>
=======
=======
>>>>>>> master
   82a38:	4b1c      	ldr	r3, [pc, #112]	; (82aac <vTaskSwitchContext+0x7c>)
   82a3a:	681b      	ldr	r3, [r3, #0]
   82a3c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82a40:	009b      	lsls	r3, r3, #2
   82a42:	4a1b      	ldr	r2, [pc, #108]	; (82ab0 <vTaskSwitchContext+0x80>)
   82a44:	58d3      	ldr	r3, [r2, r3]
   82a46:	b9cb      	cbnz	r3, 82a7c <vTaskSwitchContext+0x4c>
   82a48:	4b18      	ldr	r3, [pc, #96]	; (82aac <vTaskSwitchContext+0x7c>)
   82a4a:	681b      	ldr	r3, [r3, #0]
   82a4c:	b953      	cbnz	r3, 82a64 <vTaskSwitchContext+0x34>
   82a4e:	e005      	b.n	82a5c <vTaskSwitchContext+0x2c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   8224c:	2201      	movs	r2, #1
   8224e:	4b18      	ldr	r3, [pc, #96]	; (822b0 <vTaskSwitchContext+0x84>)
   82250:	601a      	str	r2, [r3, #0]
   82252:	bd08      	pop	{r3, pc}
=======
=======
>>>>>>> master
   82a50:	2201      	movs	r2, #1
   82a52:	4b18      	ldr	r3, [pc, #96]	; (82ab4 <vTaskSwitchContext+0x84>)
   82a54:	601a      	str	r2, [r3, #0]
   82a56:	bd08      	pop	{r3, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
<<<<<<< HEAD
<<<<<<< HEAD
   82254:	681a      	ldr	r2, [r3, #0]
   82256:	b92a      	cbnz	r2, 82264 <vTaskSwitchContext+0x38>
   82258:	4b16      	ldr	r3, [pc, #88]	; (822b4 <vTaskSwitchContext+0x88>)
   8225a:	4798      	blx	r3
   8225c:	bf00      	nop
   8225e:	e7fd      	b.n	8225c <vTaskSwitchContext+0x30>
   82260:	4b11      	ldr	r3, [pc, #68]	; (822a8 <vTaskSwitchContext+0x7c>)
   82262:	4912      	ldr	r1, [pc, #72]	; (822ac <vTaskSwitchContext+0x80>)
   82264:	681a      	ldr	r2, [r3, #0]
   82266:	3a01      	subs	r2, #1
   82268:	601a      	str	r2, [r3, #0]
   8226a:	681a      	ldr	r2, [r3, #0]
   8226c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82270:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   82274:	2a00      	cmp	r2, #0
   82276:	d0ed      	beq.n	82254 <vTaskSwitchContext+0x28>
   82278:	4b0b      	ldr	r3, [pc, #44]	; (822a8 <vTaskSwitchContext+0x7c>)
   8227a:	681b      	ldr	r3, [r3, #0]
   8227c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82280:	4a0a      	ldr	r2, [pc, #40]	; (822ac <vTaskSwitchContext+0x80>)
   82282:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82286:	685a      	ldr	r2, [r3, #4]
   82288:	6852      	ldr	r2, [r2, #4]
   8228a:	605a      	str	r2, [r3, #4]
   8228c:	f103 0108 	add.w	r1, r3, #8
   82290:	428a      	cmp	r2, r1
   82292:	bf04      	itt	eq
   82294:	6852      	ldreq	r2, [r2, #4]
   82296:	605a      	streq	r2, [r3, #4]
   82298:	685b      	ldr	r3, [r3, #4]
   8229a:	68da      	ldr	r2, [r3, #12]
   8229c:	4b06      	ldr	r3, [pc, #24]	; (822b8 <vTaskSwitchContext+0x8c>)
   8229e:	601a      	str	r2, [r3, #0]
   822a0:	bd08      	pop	{r3, pc}
   822a2:	bf00      	nop
   822a4:	20078b84 	.word	0x20078b84
   822a8:	20078ab8 	.word	0x20078ab8
   822ac:	20078abc 	.word	0x20078abc
   822b0:	20078bc4 	.word	0x20078bc4
   822b4:	00081439 	.word	0x00081439
   822b8:	20078b88 	.word	0x20078b88

000822bc <vTaskPlaceOnEventList>:
=======
=======
>>>>>>> master
   82a58:	681a      	ldr	r2, [r3, #0]
   82a5a:	b92a      	cbnz	r2, 82a68 <vTaskSwitchContext+0x38>
   82a5c:	4b16      	ldr	r3, [pc, #88]	; (82ab8 <vTaskSwitchContext+0x88>)
   82a5e:	4798      	blx	r3
   82a60:	bf00      	nop
   82a62:	e7fd      	b.n	82a60 <vTaskSwitchContext+0x30>
   82a64:	4b11      	ldr	r3, [pc, #68]	; (82aac <vTaskSwitchContext+0x7c>)
   82a66:	4912      	ldr	r1, [pc, #72]	; (82ab0 <vTaskSwitchContext+0x80>)
   82a68:	681a      	ldr	r2, [r3, #0]
   82a6a:	3a01      	subs	r2, #1
   82a6c:	601a      	str	r2, [r3, #0]
   82a6e:	681a      	ldr	r2, [r3, #0]
   82a70:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   82a74:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   82a78:	2a00      	cmp	r2, #0
   82a7a:	d0ed      	beq.n	82a58 <vTaskSwitchContext+0x28>
   82a7c:	4b0b      	ldr	r3, [pc, #44]	; (82aac <vTaskSwitchContext+0x7c>)
   82a7e:	681b      	ldr	r3, [r3, #0]
   82a80:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82a84:	4a0a      	ldr	r2, [pc, #40]	; (82ab0 <vTaskSwitchContext+0x80>)
   82a86:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82a8a:	685a      	ldr	r2, [r3, #4]
   82a8c:	6852      	ldr	r2, [r2, #4]
   82a8e:	605a      	str	r2, [r3, #4]
   82a90:	f103 0108 	add.w	r1, r3, #8
   82a94:	428a      	cmp	r2, r1
   82a96:	bf04      	itt	eq
   82a98:	6852      	ldreq	r2, [r2, #4]
   82a9a:	605a      	streq	r2, [r3, #4]
   82a9c:	685b      	ldr	r3, [r3, #4]
   82a9e:	68da      	ldr	r2, [r3, #12]
   82aa0:	4b06      	ldr	r3, [pc, #24]	; (82abc <vTaskSwitchContext+0x8c>)
   82aa2:	601a      	str	r2, [r3, #0]
   82aa4:	bd08      	pop	{r3, pc}
   82aa6:	bf00      	nop
   82aa8:	20078b9c 	.word	0x20078b9c
   82aac:	20078ad0 	.word	0x20078ad0
   82ab0:	20078ad4 	.word	0x20078ad4
   82ab4:	20078bdc 	.word	0x20078bdc
   82ab8:	00081b79 	.word	0x00081b79
   82abc:	20078ba0 	.word	0x20078ba0

00082ac0 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
   82ac0:	b570      	push	{r4, r5, r6, lr}
   82ac2:	4604      	mov	r4, r0
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
   82ac4:	4b18      	ldr	r3, [pc, #96]	; (82b28 <vTaskSuspend+0x68>)
   82ac6:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
   82ac8:	4b18      	ldr	r3, [pc, #96]	; (82b2c <vTaskSuspend+0x6c>)
   82aca:	681b      	ldr	r3, [r3, #0]
   82acc:	429c      	cmp	r4, r3
   82ace:	d003      	beq.n	82ad8 <vTaskSuspend+0x18>
   82ad0:	4626      	mov	r6, r4
			{
				pxTaskToSuspend = NULL;
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
   82ad2:	b92c      	cbnz	r4, 82ae0 <vTaskSuspend+0x20>
   82ad4:	4626      	mov	r6, r4
   82ad6:	e000      	b.n	82ada <vTaskSuspend+0x1a>
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
			{
				pxTaskToSuspend = NULL;
   82ad8:	2600      	movs	r6, #0
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
   82ada:	4b14      	ldr	r3, [pc, #80]	; (82b2c <vTaskSuspend+0x6c>)
   82adc:	681c      	ldr	r4, [r3, #0]
   82ade:	e7ff      	b.n	82ae0 <vTaskSuspend+0x20>

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82ae0:	1d25      	adds	r5, r4, #4
   82ae2:	4628      	mov	r0, r5
   82ae4:	4b12      	ldr	r3, [pc, #72]	; (82b30 <vTaskSuspend+0x70>)
   82ae6:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
   82ae8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82aea:	b11b      	cbz	r3, 82af4 <vTaskSuspend+0x34>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
   82aec:	f104 0018 	add.w	r0, r4, #24
   82af0:	4b0f      	ldr	r3, [pc, #60]	; (82b30 <vTaskSuspend+0x70>)
   82af2:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
   82af4:	480f      	ldr	r0, [pc, #60]	; (82b34 <vTaskSuspend+0x74>)
   82af6:	4629      	mov	r1, r5
   82af8:	4b0f      	ldr	r3, [pc, #60]	; (82b38 <vTaskSuspend+0x78>)
   82afa:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
   82afc:	4b0f      	ldr	r3, [pc, #60]	; (82b3c <vTaskSuspend+0x7c>)
   82afe:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
   82b00:	b98e      	cbnz	r6, 82b26 <vTaskSuspend+0x66>
		{
			if( xSchedulerRunning != pdFALSE )
   82b02:	4b0f      	ldr	r3, [pc, #60]	; (82b40 <vTaskSuspend+0x80>)
   82b04:	681b      	ldr	r3, [r3, #0]
   82b06:	b113      	cbz	r3, 82b0e <vTaskSuspend+0x4e>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
   82b08:	4b0e      	ldr	r3, [pc, #56]	; (82b44 <vTaskSuspend+0x84>)
   82b0a:	4798      	blx	r3
   82b0c:	bd70      	pop	{r4, r5, r6, pc}
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
   82b0e:	4b09      	ldr	r3, [pc, #36]	; (82b34 <vTaskSuspend+0x74>)
   82b10:	681a      	ldr	r2, [r3, #0]
   82b12:	4b0d      	ldr	r3, [pc, #52]	; (82b48 <vTaskSuspend+0x88>)
   82b14:	681b      	ldr	r3, [r3, #0]
   82b16:	429a      	cmp	r2, r3
   82b18:	d103      	bne.n	82b22 <vTaskSuspend+0x62>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   82b1a:	2200      	movs	r2, #0
   82b1c:	4b03      	ldr	r3, [pc, #12]	; (82b2c <vTaskSuspend+0x6c>)
   82b1e:	601a      	str	r2, [r3, #0]
   82b20:	bd70      	pop	{r4, r5, r6, pc}
				}
				else
				{
					vTaskSwitchContext();
   82b22:	4b0a      	ldr	r3, [pc, #40]	; (82b4c <vTaskSuspend+0x8c>)
   82b24:	4798      	blx	r3
   82b26:	bd70      	pop	{r4, r5, r6, pc}
   82b28:	00081b89 	.word	0x00081b89
   82b2c:	20078ba0 	.word	0x20078ba0
   82b30:	00081af1 	.word	0x00081af1
   82b34:	20078a88 	.word	0x20078a88
   82b38:	00081a91 	.word	0x00081a91
   82b3c:	00081ba9 	.word	0x00081ba9
   82b40:	20078aa0 	.word	0x20078aa0
   82b44:	00081b69 	.word	0x00081b69
   82b48:	20078be0 	.word	0x20078be0
   82b4c:	00082a31 	.word	0x00082a31

00082b50 <vTaskPlaceOnEventList>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
<<<<<<< HEAD
<<<<<<< HEAD
   822bc:	b538      	push	{r3, r4, r5, lr}
   822be:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   822c0:	b918      	cbnz	r0, 822ca <vTaskPlaceOnEventList+0xe>
   822c2:	4b0f      	ldr	r3, [pc, #60]	; (82300 <vTaskPlaceOnEventList+0x44>)
   822c4:	4798      	blx	r3
   822c6:	bf00      	nop
   822c8:	e7fd      	b.n	822c6 <vTaskPlaceOnEventList+0xa>
=======
=======
>>>>>>> master
   82b50:	b538      	push	{r3, r4, r5, lr}
   82b52:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   82b54:	b918      	cbnz	r0, 82b5e <vTaskPlaceOnEventList+0xe>
   82b56:	4b0f      	ldr	r3, [pc, #60]	; (82b94 <vTaskPlaceOnEventList+0x44>)
   82b58:	4798      	blx	r3
   82b5a:	bf00      	nop
   82b5c:	e7fd      	b.n	82b5a <vTaskPlaceOnEventList+0xa>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   822ca:	4d0e      	ldr	r5, [pc, #56]	; (82304 <vTaskPlaceOnEventList+0x48>)
   822cc:	6829      	ldr	r1, [r5, #0]
   822ce:	3118      	adds	r1, #24
   822d0:	4b0d      	ldr	r3, [pc, #52]	; (82308 <vTaskPlaceOnEventList+0x4c>)
   822d2:	4798      	blx	r3
=======
=======
>>>>>>> master
   82b5e:	4d0e      	ldr	r5, [pc, #56]	; (82b98 <vTaskPlaceOnEventList+0x48>)
   82b60:	6829      	ldr	r1, [r5, #0]
   82b62:	3118      	adds	r1, #24
   82b64:	4b0d      	ldr	r3, [pc, #52]	; (82b9c <vTaskPlaceOnEventList+0x4c>)
   82b66:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   822d4:	6828      	ldr	r0, [r5, #0]
   822d6:	3004      	adds	r0, #4
   822d8:	4b0c      	ldr	r3, [pc, #48]	; (8230c <vTaskPlaceOnEventList+0x50>)
   822da:	4798      	blx	r3
=======
=======
>>>>>>> master
   82b68:	6828      	ldr	r0, [r5, #0]
   82b6a:	3004      	adds	r0, #4
   82b6c:	4b0c      	ldr	r3, [pc, #48]	; (82ba0 <vTaskPlaceOnEventList+0x50>)
   82b6e:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
<<<<<<< HEAD
<<<<<<< HEAD
   822dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
   822e0:	429c      	cmp	r4, r3
   822e2:	d105      	bne.n	822f0 <vTaskPlaceOnEventList+0x34>
=======
   82b70:	f64f 73ff 	movw	r3, #65535	; 0xffff
   82b74:	429c      	cmp	r4, r3
   82b76:	d105      	bne.n	82b84 <vTaskPlaceOnEventList+0x34>
>>>>>>> master
=======
   82b70:	f64f 73ff 	movw	r3, #65535	; 0xffff
   82b74:	429c      	cmp	r4, r3
   82b76:	d105      	bne.n	82b84 <vTaskPlaceOnEventList+0x34>
>>>>>>> master
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   822e4:	6829      	ldr	r1, [r5, #0]
   822e6:	480a      	ldr	r0, [pc, #40]	; (82310 <vTaskPlaceOnEventList+0x54>)
   822e8:	3104      	adds	r1, #4
   822ea:	4b0a      	ldr	r3, [pc, #40]	; (82314 <vTaskPlaceOnEventList+0x58>)
   822ec:	4798      	blx	r3
   822ee:	bd38      	pop	{r3, r4, r5, pc}
=======
=======
>>>>>>> master
   82b78:	6829      	ldr	r1, [r5, #0]
   82b7a:	480a      	ldr	r0, [pc, #40]	; (82ba4 <vTaskPlaceOnEventList+0x54>)
   82b7c:	3104      	adds	r1, #4
   82b7e:	4b0a      	ldr	r3, [pc, #40]	; (82ba8 <vTaskPlaceOnEventList+0x58>)
   82b80:	4798      	blx	r3
   82b82:	bd38      	pop	{r3, r4, r5, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
<<<<<<< HEAD
<<<<<<< HEAD
   822f0:	4b09      	ldr	r3, [pc, #36]	; (82318 <vTaskPlaceOnEventList+0x5c>)
   822f2:	8818      	ldrh	r0, [r3, #0]
   822f4:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   822f6:	b280      	uxth	r0, r0
   822f8:	4b08      	ldr	r3, [pc, #32]	; (8231c <vTaskPlaceOnEventList+0x60>)
   822fa:	4798      	blx	r3
   822fc:	bd38      	pop	{r3, r4, r5, pc}
   822fe:	bf00      	nop
   82300:	00081439 	.word	0x00081439
   82304:	20078b88 	.word	0x20078b88
   82308:	0008136d 	.word	0x0008136d
   8230c:	000813b1 	.word	0x000813b1
   82310:	20078a70 	.word	0x20078a70
   82314:	00081351 	.word	0x00081351
   82318:	20078ba4 	.word	0x20078ba4
   8231c:	00081bdd 	.word	0x00081bdd

00082320 <vTaskPlaceOnEventListRestricted>:
=======
=======
>>>>>>> master
   82b84:	4b09      	ldr	r3, [pc, #36]	; (82bac <vTaskPlaceOnEventList+0x5c>)
   82b86:	8818      	ldrh	r0, [r3, #0]
   82b88:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   82b8a:	b280      	uxth	r0, r0
   82b8c:	4b08      	ldr	r3, [pc, #32]	; (82bb0 <vTaskPlaceOnEventList+0x60>)
   82b8e:	4798      	blx	r3
   82b90:	bd38      	pop	{r3, r4, r5, pc}
   82b92:	bf00      	nop
   82b94:	00081b79 	.word	0x00081b79
   82b98:	20078ba0 	.word	0x20078ba0
   82b9c:	00081aad 	.word	0x00081aad
   82ba0:	00081af1 	.word	0x00081af1
   82ba4:	20078a88 	.word	0x20078a88
   82ba8:	00081a91 	.word	0x00081a91
   82bac:	20078bbc 	.word	0x20078bbc
   82bb0:	0008231d 	.word	0x0008231d

00082bb4 <vTaskPlaceOnEventListRestricted>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
<<<<<<< HEAD
<<<<<<< HEAD
   82320:	b538      	push	{r3, r4, r5, lr}
   82322:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82324:	b918      	cbnz	r0, 8232e <vTaskPlaceOnEventListRestricted+0xe>
   82326:	4b0a      	ldr	r3, [pc, #40]	; (82350 <vTaskPlaceOnEventListRestricted+0x30>)
   82328:	4798      	blx	r3
   8232a:	bf00      	nop
   8232c:	e7fd      	b.n	8232a <vTaskPlaceOnEventListRestricted+0xa>
=======
=======
>>>>>>> master
   82bb4:	b538      	push	{r3, r4, r5, lr}
   82bb6:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   82bb8:	b918      	cbnz	r0, 82bc2 <vTaskPlaceOnEventListRestricted+0xe>
   82bba:	4b0a      	ldr	r3, [pc, #40]	; (82be4 <vTaskPlaceOnEventListRestricted+0x30>)
   82bbc:	4798      	blx	r3
   82bbe:	bf00      	nop
   82bc0:	e7fd      	b.n	82bbe <vTaskPlaceOnEventListRestricted+0xa>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   8232e:	4c09      	ldr	r4, [pc, #36]	; (82354 <vTaskPlaceOnEventListRestricted+0x34>)
   82330:	6821      	ldr	r1, [r4, #0]
   82332:	3118      	adds	r1, #24
   82334:	4b08      	ldr	r3, [pc, #32]	; (82358 <vTaskPlaceOnEventListRestricted+0x38>)
   82336:	4798      	blx	r3
=======
=======
>>>>>>> master
   82bc2:	4c09      	ldr	r4, [pc, #36]	; (82be8 <vTaskPlaceOnEventListRestricted+0x34>)
   82bc4:	6821      	ldr	r1, [r4, #0]
   82bc6:	3118      	adds	r1, #24
   82bc8:	4b08      	ldr	r3, [pc, #32]	; (82bec <vTaskPlaceOnEventListRestricted+0x38>)
   82bca:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   82338:	6820      	ldr	r0, [r4, #0]
   8233a:	3004      	adds	r0, #4
   8233c:	4b07      	ldr	r3, [pc, #28]	; (8235c <vTaskPlaceOnEventListRestricted+0x3c>)
   8233e:	4798      	blx	r3
=======
=======
>>>>>>> master
   82bcc:	6820      	ldr	r0, [r4, #0]
   82bce:	3004      	adds	r0, #4
   82bd0:	4b07      	ldr	r3, [pc, #28]	; (82bf0 <vTaskPlaceOnEventListRestricted+0x3c>)
   82bd2:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
<<<<<<< HEAD
<<<<<<< HEAD
   82340:	4b07      	ldr	r3, [pc, #28]	; (82360 <vTaskPlaceOnEventListRestricted+0x40>)
   82342:	8818      	ldrh	r0, [r3, #0]
   82344:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82346:	b280      	uxth	r0, r0
   82348:	4b06      	ldr	r3, [pc, #24]	; (82364 <vTaskPlaceOnEventListRestricted+0x44>)
   8234a:	4798      	blx	r3
   8234c:	bd38      	pop	{r3, r4, r5, pc}
   8234e:	bf00      	nop
   82350:	00081439 	.word	0x00081439
   82354:	20078b88 	.word	0x20078b88
   82358:	00081351 	.word	0x00081351
   8235c:	000813b1 	.word	0x000813b1
   82360:	20078ba4 	.word	0x20078ba4
   82364:	00081bdd 	.word	0x00081bdd

00082368 <xTaskRemoveFromEventList>:
=======
=======
>>>>>>> master
   82bd4:	4b07      	ldr	r3, [pc, #28]	; (82bf4 <vTaskPlaceOnEventListRestricted+0x40>)
   82bd6:	8818      	ldrh	r0, [r3, #0]
   82bd8:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   82bda:	b280      	uxth	r0, r0
   82bdc:	4b06      	ldr	r3, [pc, #24]	; (82bf8 <vTaskPlaceOnEventListRestricted+0x44>)
   82bde:	4798      	blx	r3
   82be0:	bd38      	pop	{r3, r4, r5, pc}
   82be2:	bf00      	nop
   82be4:	00081b79 	.word	0x00081b79
   82be8:	20078ba0 	.word	0x20078ba0
   82bec:	00081a91 	.word	0x00081a91
   82bf0:	00081af1 	.word	0x00081af1
   82bf4:	20078bbc 	.word	0x20078bbc
   82bf8:	0008231d 	.word	0x0008231d

00082bfc <xTaskRemoveFromEventList>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
<<<<<<< HEAD
<<<<<<< HEAD
   82368:	b538      	push	{r3, r4, r5, lr}
=======
   82bfc:	b538      	push	{r3, r4, r5, lr}
>>>>>>> master
=======
   82bfc:	b538      	push	{r3, r4, r5, lr}
>>>>>>> master
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
<<<<<<< HEAD
<<<<<<< HEAD
   8236a:	68c3      	ldr	r3, [r0, #12]
   8236c:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   8236e:	b91c      	cbnz	r4, 82378 <xTaskRemoveFromEventList+0x10>
   82370:	4b16      	ldr	r3, [pc, #88]	; (823cc <xTaskRemoveFromEventList+0x64>)
   82372:	4798      	blx	r3
   82374:	bf00      	nop
   82376:	e7fd      	b.n	82374 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82378:	f104 0518 	add.w	r5, r4, #24
   8237c:	4628      	mov	r0, r5
   8237e:	4b14      	ldr	r3, [pc, #80]	; (823d0 <xTaskRemoveFromEventList+0x68>)
   82380:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82382:	4b14      	ldr	r3, [pc, #80]	; (823d4 <xTaskRemoveFromEventList+0x6c>)
   82384:	681b      	ldr	r3, [r3, #0]
   82386:	b99b      	cbnz	r3, 823b0 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82388:	1d25      	adds	r5, r4, #4
   8238a:	4628      	mov	r0, r5
   8238c:	4b10      	ldr	r3, [pc, #64]	; (823d0 <xTaskRemoveFromEventList+0x68>)
   8238e:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82390:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82392:	4a11      	ldr	r2, [pc, #68]	; (823d8 <xTaskRemoveFromEventList+0x70>)
   82394:	6812      	ldr	r2, [r2, #0]
   82396:	4293      	cmp	r3, r2
   82398:	bf84      	itt	hi
   8239a:	4a0f      	ldrhi	r2, [pc, #60]	; (823d8 <xTaskRemoveFromEventList+0x70>)
   8239c:	6013      	strhi	r3, [r2, #0]
   8239e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   823a2:	480e      	ldr	r0, [pc, #56]	; (823dc <xTaskRemoveFromEventList+0x74>)
   823a4:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   823a8:	4629      	mov	r1, r5
   823aa:	4b0d      	ldr	r3, [pc, #52]	; (823e0 <xTaskRemoveFromEventList+0x78>)
   823ac:	4798      	blx	r3
   823ae:	e003      	b.n	823b8 <xTaskRemoveFromEventList+0x50>
=======
=======
>>>>>>> master
   82bfe:	68c3      	ldr	r3, [r0, #12]
   82c00:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82c02:	b91c      	cbnz	r4, 82c0c <xTaskRemoveFromEventList+0x10>
   82c04:	4b16      	ldr	r3, [pc, #88]	; (82c60 <xTaskRemoveFromEventList+0x64>)
   82c06:	4798      	blx	r3
   82c08:	bf00      	nop
   82c0a:	e7fd      	b.n	82c08 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82c0c:	f104 0518 	add.w	r5, r4, #24
   82c10:	4628      	mov	r0, r5
   82c12:	4b14      	ldr	r3, [pc, #80]	; (82c64 <xTaskRemoveFromEventList+0x68>)
   82c14:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82c16:	4b14      	ldr	r3, [pc, #80]	; (82c68 <xTaskRemoveFromEventList+0x6c>)
   82c18:	681b      	ldr	r3, [r3, #0]
   82c1a:	b99b      	cbnz	r3, 82c44 <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   82c1c:	1d25      	adds	r5, r4, #4
   82c1e:	4628      	mov	r0, r5
   82c20:	4b10      	ldr	r3, [pc, #64]	; (82c64 <xTaskRemoveFromEventList+0x68>)
   82c22:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   82c24:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   82c26:	4a11      	ldr	r2, [pc, #68]	; (82c6c <xTaskRemoveFromEventList+0x70>)
   82c28:	6812      	ldr	r2, [r2, #0]
   82c2a:	4293      	cmp	r3, r2
   82c2c:	bf84      	itt	hi
   82c2e:	4a0f      	ldrhi	r2, [pc, #60]	; (82c6c <xTaskRemoveFromEventList+0x70>)
   82c30:	6013      	strhi	r3, [r2, #0]
   82c32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82c36:	480e      	ldr	r0, [pc, #56]	; (82c70 <xTaskRemoveFromEventList+0x74>)
   82c38:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82c3c:	4629      	mov	r1, r5
   82c3e:	4b0d      	ldr	r3, [pc, #52]	; (82c74 <xTaskRemoveFromEventList+0x78>)
   82c40:	4798      	blx	r3
   82c42:	e003      	b.n	82c4c <xTaskRemoveFromEventList+0x50>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   823b0:	480c      	ldr	r0, [pc, #48]	; (823e4 <xTaskRemoveFromEventList+0x7c>)
   823b2:	4629      	mov	r1, r5
   823b4:	4b0a      	ldr	r3, [pc, #40]	; (823e0 <xTaskRemoveFromEventList+0x78>)
   823b6:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   823b8:	4b0b      	ldr	r3, [pc, #44]	; (823e8 <xTaskRemoveFromEventList+0x80>)
   823ba:	681b      	ldr	r3, [r3, #0]
   823bc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   823be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
=======
=======
>>>>>>> master
   82c44:	480c      	ldr	r0, [pc, #48]	; (82c78 <xTaskRemoveFromEventList+0x7c>)
   82c46:	4629      	mov	r1, r5
   82c48:	4b0a      	ldr	r3, [pc, #40]	; (82c74 <xTaskRemoveFromEventList+0x78>)
   82c4a:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82c4c:	4b0b      	ldr	r3, [pc, #44]	; (82c7c <xTaskRemoveFromEventList+0x80>)
   82c4e:	681b      	ldr	r3, [r3, #0]
   82c50:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82c52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
<<<<<<< HEAD
<<<<<<< HEAD
   823c0:	4298      	cmp	r0, r3
   823c2:	bf34      	ite	cc
   823c4:	2000      	movcc	r0, #0
   823c6:	2001      	movcs	r0, #1
   823c8:	bd38      	pop	{r3, r4, r5, pc}
   823ca:	bf00      	nop
   823cc:	00081439 	.word	0x00081439
   823d0:	000813b1 	.word	0x000813b1
   823d4:	20078b84 	.word	0x20078b84
   823d8:	20078ab8 	.word	0x20078ab8
   823dc:	20078abc 	.word	0x20078abc
   823e0:	00081351 	.word	0x00081351
   823e4:	20078b8c 	.word	0x20078b8c
   823e8:	20078b88 	.word	0x20078b88

000823ec <vTaskSetTimeOutState>:
=======
=======
>>>>>>> master
   82c54:	4298      	cmp	r0, r3
   82c56:	bf34      	ite	cc
   82c58:	2000      	movcc	r0, #0
   82c5a:	2001      	movcs	r0, #1
   82c5c:	bd38      	pop	{r3, r4, r5, pc}
   82c5e:	bf00      	nop
   82c60:	00081b79 	.word	0x00081b79
   82c64:	00081af1 	.word	0x00081af1
   82c68:	20078b9c 	.word	0x20078b9c
   82c6c:	20078ad0 	.word	0x20078ad0
   82c70:	20078ad4 	.word	0x20078ad4
   82c74:	00081a91 	.word	0x00081a91
   82c78:	20078ba4 	.word	0x20078ba4
   82c7c:	20078ba0 	.word	0x20078ba0

00082c80 <vTaskSetTimeOutState>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
<<<<<<< HEAD
<<<<<<< HEAD
   823ec:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   823ee:	b918      	cbnz	r0, 823f8 <vTaskSetTimeOutState+0xc>
   823f0:	4b05      	ldr	r3, [pc, #20]	; (82408 <vTaskSetTimeOutState+0x1c>)
   823f2:	4798      	blx	r3
   823f4:	bf00      	nop
   823f6:	e7fd      	b.n	823f4 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   823f8:	4a04      	ldr	r2, [pc, #16]	; (8240c <vTaskSetTimeOutState+0x20>)
   823fa:	6812      	ldr	r2, [r2, #0]
   823fc:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   823fe:	4a04      	ldr	r2, [pc, #16]	; (82410 <vTaskSetTimeOutState+0x24>)
   82400:	8812      	ldrh	r2, [r2, #0]
   82402:	8082      	strh	r2, [r0, #4]
   82404:	bd08      	pop	{r3, pc}
   82406:	bf00      	nop
   82408:	00081439 	.word	0x00081439
   8240c:	20078ba0 	.word	0x20078ba0
   82410:	20078ba4 	.word	0x20078ba4

00082414 <xTaskCheckForTimeOut>:
=======
=======
>>>>>>> master
   82c80:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82c82:	b918      	cbnz	r0, 82c8c <vTaskSetTimeOutState+0xc>
   82c84:	4b05      	ldr	r3, [pc, #20]	; (82c9c <vTaskSetTimeOutState+0x1c>)
   82c86:	4798      	blx	r3
   82c88:	bf00      	nop
   82c8a:	e7fd      	b.n	82c88 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82c8c:	4a04      	ldr	r2, [pc, #16]	; (82ca0 <vTaskSetTimeOutState+0x20>)
   82c8e:	6812      	ldr	r2, [r2, #0]
   82c90:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82c92:	4a04      	ldr	r2, [pc, #16]	; (82ca4 <vTaskSetTimeOutState+0x24>)
   82c94:	8812      	ldrh	r2, [r2, #0]
   82c96:	8082      	strh	r2, [r0, #4]
   82c98:	bd08      	pop	{r3, pc}
   82c9a:	bf00      	nop
   82c9c:	00081b79 	.word	0x00081b79
   82ca0:	20078bb8 	.word	0x20078bb8
   82ca4:	20078bbc 	.word	0x20078bbc

00082ca8 <xTaskCheckForTimeOut>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
<<<<<<< HEAD
<<<<<<< HEAD
   82414:	b538      	push	{r3, r4, r5, lr}
   82416:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82418:	4604      	mov	r4, r0
   8241a:	b918      	cbnz	r0, 82424 <xTaskCheckForTimeOut+0x10>
   8241c:	4b1a      	ldr	r3, [pc, #104]	; (82488 <xTaskCheckForTimeOut+0x74>)
   8241e:	4798      	blx	r3
   82420:	bf00      	nop
   82422:	e7fd      	b.n	82420 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82424:	b919      	cbnz	r1, 8242e <xTaskCheckForTimeOut+0x1a>
   82426:	4b18      	ldr	r3, [pc, #96]	; (82488 <xTaskCheckForTimeOut+0x74>)
   82428:	4798      	blx	r3
   8242a:	bf00      	nop
   8242c:	e7fd      	b.n	8242a <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   8242e:	4b17      	ldr	r3, [pc, #92]	; (8248c <xTaskCheckForTimeOut+0x78>)
   82430:	4798      	blx	r3
=======
=======
>>>>>>> master
   82ca8:	b538      	push	{r3, r4, r5, lr}
   82caa:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82cac:	4604      	mov	r4, r0
   82cae:	b918      	cbnz	r0, 82cb8 <xTaskCheckForTimeOut+0x10>
   82cb0:	4b1a      	ldr	r3, [pc, #104]	; (82d1c <xTaskCheckForTimeOut+0x74>)
   82cb2:	4798      	blx	r3
   82cb4:	bf00      	nop
   82cb6:	e7fd      	b.n	82cb4 <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   82cb8:	b919      	cbnz	r1, 82cc2 <xTaskCheckForTimeOut+0x1a>
   82cba:	4b18      	ldr	r3, [pc, #96]	; (82d1c <xTaskCheckForTimeOut+0x74>)
   82cbc:	4798      	blx	r3
   82cbe:	bf00      	nop
   82cc0:	e7fd      	b.n	82cbe <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   82cc2:	4b17      	ldr	r3, [pc, #92]	; (82d20 <xTaskCheckForTimeOut+0x78>)
   82cc4:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
<<<<<<< HEAD
<<<<<<< HEAD
   82432:	882b      	ldrh	r3, [r5, #0]
   82434:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82438:	4293      	cmp	r3, r2
   8243a:	d01c      	beq.n	82476 <xTaskCheckForTimeOut+0x62>
=======
=======
>>>>>>> master
   82cc6:	882b      	ldrh	r3, [r5, #0]
   82cc8:	f64f 72ff 	movw	r2, #65535	; 0xffff
   82ccc:	4293      	cmp	r3, r2
   82cce:	d01c      	beq.n	82d0a <xTaskCheckForTimeOut+0x62>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
<<<<<<< HEAD
<<<<<<< HEAD
   8243c:	4a14      	ldr	r2, [pc, #80]	; (82490 <xTaskCheckForTimeOut+0x7c>)
   8243e:	6811      	ldr	r1, [r2, #0]
   82440:	6822      	ldr	r2, [r4, #0]
   82442:	428a      	cmp	r2, r1
   82444:	d005      	beq.n	82452 <xTaskCheckForTimeOut+0x3e>
   82446:	4a13      	ldr	r2, [pc, #76]	; (82494 <xTaskCheckForTimeOut+0x80>)
   82448:	8812      	ldrh	r2, [r2, #0]
   8244a:	b292      	uxth	r2, r2
   8244c:	88a1      	ldrh	r1, [r4, #4]
   8244e:	4291      	cmp	r1, r2
   82450:	d913      	bls.n	8247a <xTaskCheckForTimeOut+0x66>
=======
=======
>>>>>>> master
   82cd0:	4a14      	ldr	r2, [pc, #80]	; (82d24 <xTaskCheckForTimeOut+0x7c>)
   82cd2:	6811      	ldr	r1, [r2, #0]
   82cd4:	6822      	ldr	r2, [r4, #0]
   82cd6:	428a      	cmp	r2, r1
   82cd8:	d005      	beq.n	82ce6 <xTaskCheckForTimeOut+0x3e>
   82cda:	4a13      	ldr	r2, [pc, #76]	; (82d28 <xTaskCheckForTimeOut+0x80>)
   82cdc:	8812      	ldrh	r2, [r2, #0]
   82cde:	b292      	uxth	r2, r2
   82ce0:	88a1      	ldrh	r1, [r4, #4]
   82ce2:	4291      	cmp	r1, r2
   82ce4:	d913      	bls.n	82d0e <xTaskCheckForTimeOut+0x66>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
<<<<<<< HEAD
<<<<<<< HEAD
   82452:	4a10      	ldr	r2, [pc, #64]	; (82494 <xTaskCheckForTimeOut+0x80>)
   82454:	8811      	ldrh	r1, [r2, #0]
   82456:	88a2      	ldrh	r2, [r4, #4]
   82458:	1a89      	subs	r1, r1, r2
   8245a:	b289      	uxth	r1, r1
   8245c:	428b      	cmp	r3, r1
   8245e:	d90e      	bls.n	8247e <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82460:	490c      	ldr	r1, [pc, #48]	; (82494 <xTaskCheckForTimeOut+0x80>)
   82462:	8809      	ldrh	r1, [r1, #0]
   82464:	b289      	uxth	r1, r1
   82466:	1a52      	subs	r2, r2, r1
   82468:	4413      	add	r3, r2
   8246a:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   8246c:	4620      	mov	r0, r4
   8246e:	4b0a      	ldr	r3, [pc, #40]	; (82498 <xTaskCheckForTimeOut+0x84>)
   82470:	4798      	blx	r3
			xReturn = pdFALSE;
   82472:	2400      	movs	r4, #0
   82474:	e004      	b.n	82480 <xTaskCheckForTimeOut+0x6c>
=======
=======
>>>>>>> master
   82ce6:	4a10      	ldr	r2, [pc, #64]	; (82d28 <xTaskCheckForTimeOut+0x80>)
   82ce8:	8811      	ldrh	r1, [r2, #0]
   82cea:	88a2      	ldrh	r2, [r4, #4]
   82cec:	1a89      	subs	r1, r1, r2
   82cee:	b289      	uxth	r1, r1
   82cf0:	428b      	cmp	r3, r1
   82cf2:	d90e      	bls.n	82d12 <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82cf4:	490c      	ldr	r1, [pc, #48]	; (82d28 <xTaskCheckForTimeOut+0x80>)
   82cf6:	8809      	ldrh	r1, [r1, #0]
   82cf8:	b289      	uxth	r1, r1
   82cfa:	1a52      	subs	r2, r2, r1
   82cfc:	4413      	add	r3, r2
   82cfe:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82d00:	4620      	mov	r0, r4
   82d02:	4b0a      	ldr	r3, [pc, #40]	; (82d2c <xTaskCheckForTimeOut+0x84>)
   82d04:	4798      	blx	r3
			xReturn = pdFALSE;
   82d06:	2400      	movs	r4, #0
   82d08:	e004      	b.n	82d14 <xTaskCheckForTimeOut+0x6c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
<<<<<<< HEAD
<<<<<<< HEAD
   82476:	2400      	movs	r4, #0
   82478:	e002      	b.n	82480 <xTaskCheckForTimeOut+0x6c>
=======
   82d0a:	2400      	movs	r4, #0
   82d0c:	e002      	b.n	82d14 <xTaskCheckForTimeOut+0x6c>
>>>>>>> master
=======
   82d0a:	2400      	movs	r4, #0
   82d0c:	e002      	b.n	82d14 <xTaskCheckForTimeOut+0x6c>
>>>>>>> master
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   8247a:	2401      	movs	r4, #1
   8247c:	e000      	b.n	82480 <xTaskCheckForTimeOut+0x6c>
=======
   82d0e:	2401      	movs	r4, #1
   82d10:	e000      	b.n	82d14 <xTaskCheckForTimeOut+0x6c>
>>>>>>> master
=======
   82d0e:	2401      	movs	r4, #1
   82d10:	e000      	b.n	82d14 <xTaskCheckForTimeOut+0x6c>
>>>>>>> master
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   8247e:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82480:	4b06      	ldr	r3, [pc, #24]	; (8249c <xTaskCheckForTimeOut+0x88>)
   82482:	4798      	blx	r3

	return xReturn;
}
   82484:	4620      	mov	r0, r4
   82486:	bd38      	pop	{r3, r4, r5, pc}
   82488:	00081439 	.word	0x00081439
   8248c:	00081449 	.word	0x00081449
   82490:	20078ba0 	.word	0x20078ba0
   82494:	20078ba4 	.word	0x20078ba4
   82498:	000823ed 	.word	0x000823ed
   8249c:	00081469 	.word	0x00081469

000824a0 <vTaskMissedYield>:
=======
=======
>>>>>>> master
   82d12:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82d14:	4b06      	ldr	r3, [pc, #24]	; (82d30 <xTaskCheckForTimeOut+0x88>)
   82d16:	4798      	blx	r3

	return xReturn;
}
   82d18:	4620      	mov	r0, r4
   82d1a:	bd38      	pop	{r3, r4, r5, pc}
   82d1c:	00081b79 	.word	0x00081b79
   82d20:	00081b89 	.word	0x00081b89
   82d24:	20078bb8 	.word	0x20078bb8
   82d28:	20078bbc 	.word	0x20078bbc
   82d2c:	00082c81 	.word	0x00082c81
   82d30:	00081ba9 	.word	0x00081ba9

00082d34 <vTaskMissedYield>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   824a0:	2201      	movs	r2, #1
   824a2:	4b01      	ldr	r3, [pc, #4]	; (824a8 <vTaskMissedYield+0x8>)
   824a4:	601a      	str	r2, [r3, #0]
   824a6:	4770      	bx	lr
   824a8:	20078bc4 	.word	0x20078bc4

000824ac <xTaskGetCurrentTaskHandle>:
=======
=======
>>>>>>> master
   82d34:	2201      	movs	r2, #1
   82d36:	4b01      	ldr	r3, [pc, #4]	; (82d3c <vTaskMissedYield+0x8>)
   82d38:	601a      	str	r2, [r3, #0]
   82d3a:	4770      	bx	lr
   82d3c:	20078bdc 	.word	0x20078bdc

00082d40 <xTaskGetCurrentTaskHandle>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
<<<<<<< HEAD
<<<<<<< HEAD
   824ac:	4b01      	ldr	r3, [pc, #4]	; (824b4 <xTaskGetCurrentTaskHandle+0x8>)
   824ae:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   824b0:	4770      	bx	lr
   824b2:	bf00      	nop
   824b4:	20078b88 	.word	0x20078b88

000824b8 <xTaskGetSchedulerState>:
=======
=======
>>>>>>> master
   82d40:	4b01      	ldr	r3, [pc, #4]	; (82d48 <xTaskGetCurrentTaskHandle+0x8>)
   82d42:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82d44:	4770      	bx	lr
   82d46:	bf00      	nop
   82d48:	20078ba0 	.word	0x20078ba0

00082d4c <xTaskGetSchedulerState>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   824b8:	4b05      	ldr	r3, [pc, #20]	; (824d0 <xTaskGetSchedulerState+0x18>)
   824ba:	681b      	ldr	r3, [r3, #0]
   824bc:	b133      	cbz	r3, 824cc <xTaskGetSchedulerState+0x14>
=======
   82d4c:	4b05      	ldr	r3, [pc, #20]	; (82d64 <xTaskGetSchedulerState+0x18>)
   82d4e:	681b      	ldr	r3, [r3, #0]
   82d50:	b133      	cbz	r3, 82d60 <xTaskGetSchedulerState+0x14>
>>>>>>> master
=======
   82d4c:	4b05      	ldr	r3, [pc, #20]	; (82d64 <xTaskGetSchedulerState+0x18>)
   82d4e:	681b      	ldr	r3, [r3, #0]
   82d50:	b133      	cbz	r3, 82d60 <xTaskGetSchedulerState+0x14>
>>>>>>> master
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   824be:	4b05      	ldr	r3, [pc, #20]	; (824d4 <xTaskGetSchedulerState+0x1c>)
   824c0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   824c2:	2b00      	cmp	r3, #0
   824c4:	bf14      	ite	ne
   824c6:	2002      	movne	r0, #2
   824c8:	2001      	moveq	r0, #1
   824ca:	4770      	bx	lr
=======
=======
>>>>>>> master
   82d52:	4b05      	ldr	r3, [pc, #20]	; (82d68 <xTaskGetSchedulerState+0x1c>)
   82d54:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82d56:	2b00      	cmp	r3, #0
   82d58:	bf14      	ite	ne
   82d5a:	2002      	movne	r0, #2
   82d5c:	2001      	moveq	r0, #1
   82d5e:	4770      	bx	lr
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
<<<<<<< HEAD
<<<<<<< HEAD
   824cc:	2000      	movs	r0, #0
=======
   82d60:	2000      	movs	r0, #0
>>>>>>> master
=======
   82d60:	2000      	movs	r0, #0
>>>>>>> master
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
<<<<<<< HEAD
<<<<<<< HEAD
   824ce:	4770      	bx	lr
   824d0:	20078a88 	.word	0x20078a88
   824d4:	20078b84 	.word	0x20078b84

000824d8 <vTaskPriorityInherit>:
=======
=======
>>>>>>> master
   82d62:	4770      	bx	lr
   82d64:	20078aa0 	.word	0x20078aa0
   82d68:	20078b9c 	.word	0x20078b9c

00082d6c <vTaskPriorityInherit>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
<<<<<<< HEAD
<<<<<<< HEAD
   824d8:	b538      	push	{r3, r4, r5, lr}
=======
   82d6c:	b538      	push	{r3, r4, r5, lr}
>>>>>>> master
=======
   82d6c:	b538      	push	{r3, r4, r5, lr}
>>>>>>> master
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
<<<<<<< HEAD
<<<<<<< HEAD
   824da:	4604      	mov	r4, r0
   824dc:	2800      	cmp	r0, #0
   824de:	d02e      	beq.n	8253e <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   824e0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   824e2:	4a17      	ldr	r2, [pc, #92]	; (82540 <vTaskPriorityInherit+0x68>)
   824e4:	6812      	ldr	r2, [r2, #0]
   824e6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   824e8:	4293      	cmp	r3, r2
   824ea:	d228      	bcs.n	8253e <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   824ec:	4a14      	ldr	r2, [pc, #80]	; (82540 <vTaskPriorityInherit+0x68>)
   824ee:	6812      	ldr	r2, [r2, #0]
   824f0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   824f2:	f1c2 020a 	rsb	r2, r2, #10
   824f6:	8302      	strh	r2, [r0, #24]
=======
=======
>>>>>>> master
   82d6e:	4604      	mov	r4, r0
   82d70:	2800      	cmp	r0, #0
   82d72:	d02e      	beq.n	82dd2 <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82d74:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82d76:	4a17      	ldr	r2, [pc, #92]	; (82dd4 <vTaskPriorityInherit+0x68>)
   82d78:	6812      	ldr	r2, [r2, #0]
   82d7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82d7c:	4293      	cmp	r3, r2
   82d7e:	d228      	bcs.n	82dd2 <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82d80:	4a14      	ldr	r2, [pc, #80]	; (82dd4 <vTaskPriorityInherit+0x68>)
   82d82:	6812      	ldr	r2, [r2, #0]
   82d84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   82d86:	f1c2 020a 	rsb	r2, r2, #10
   82d8a:	8302      	strh	r2, [r0, #24]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   824f8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   824fc:	4a11      	ldr	r2, [pc, #68]	; (82544 <vTaskPriorityInherit+0x6c>)
   824fe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82502:	6942      	ldr	r2, [r0, #20]
   82504:	429a      	cmp	r2, r3
   82506:	d116      	bne.n	82536 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82508:	1d05      	adds	r5, r0, #4
   8250a:	4628      	mov	r0, r5
   8250c:	4b0e      	ldr	r3, [pc, #56]	; (82548 <vTaskPriorityInherit+0x70>)
   8250e:	4798      	blx	r3
=======
=======
>>>>>>> master
   82d8c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82d90:	4a11      	ldr	r2, [pc, #68]	; (82dd8 <vTaskPriorityInherit+0x6c>)
   82d92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   82d96:	6942      	ldr	r2, [r0, #20]
   82d98:	429a      	cmp	r2, r3
   82d9a:	d116      	bne.n	82dca <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82d9c:	1d05      	adds	r5, r0, #4
   82d9e:	4628      	mov	r0, r5
   82da0:	4b0e      	ldr	r3, [pc, #56]	; (82ddc <vTaskPriorityInherit+0x70>)
   82da2:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
<<<<<<< HEAD
<<<<<<< HEAD
   82510:	4b0b      	ldr	r3, [pc, #44]	; (82540 <vTaskPriorityInherit+0x68>)
   82512:	681b      	ldr	r3, [r3, #0]
   82514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82516:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82518:	4a0c      	ldr	r2, [pc, #48]	; (8254c <vTaskPriorityInherit+0x74>)
   8251a:	6812      	ldr	r2, [r2, #0]
   8251c:	4293      	cmp	r3, r2
   8251e:	bf84      	itt	hi
   82520:	4a0a      	ldrhi	r2, [pc, #40]	; (8254c <vTaskPriorityInherit+0x74>)
   82522:	6013      	strhi	r3, [r2, #0]
   82524:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82528:	4806      	ldr	r0, [pc, #24]	; (82544 <vTaskPriorityInherit+0x6c>)
   8252a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8252e:	4629      	mov	r1, r5
   82530:	4b07      	ldr	r3, [pc, #28]	; (82550 <vTaskPriorityInherit+0x78>)
   82532:	4798      	blx	r3
   82534:	bd38      	pop	{r3, r4, r5, pc}
=======
=======
>>>>>>> master
   82da4:	4b0b      	ldr	r3, [pc, #44]	; (82dd4 <vTaskPriorityInherit+0x68>)
   82da6:	681b      	ldr	r3, [r3, #0]
   82da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82daa:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82dac:	4a0c      	ldr	r2, [pc, #48]	; (82de0 <vTaskPriorityInherit+0x74>)
   82dae:	6812      	ldr	r2, [r2, #0]
   82db0:	4293      	cmp	r3, r2
   82db2:	bf84      	itt	hi
   82db4:	4a0a      	ldrhi	r2, [pc, #40]	; (82de0 <vTaskPriorityInherit+0x74>)
   82db6:	6013      	strhi	r3, [r2, #0]
   82db8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82dbc:	4806      	ldr	r0, [pc, #24]	; (82dd8 <vTaskPriorityInherit+0x6c>)
   82dbe:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82dc2:	4629      	mov	r1, r5
   82dc4:	4b07      	ldr	r3, [pc, #28]	; (82de4 <vTaskPriorityInherit+0x78>)
   82dc6:	4798      	blx	r3
   82dc8:	bd38      	pop	{r3, r4, r5, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
<<<<<<< HEAD
<<<<<<< HEAD
   82536:	4b02      	ldr	r3, [pc, #8]	; (82540 <vTaskPriorityInherit+0x68>)
   82538:	681b      	ldr	r3, [r3, #0]
   8253a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8253c:	62c3      	str	r3, [r0, #44]	; 0x2c
   8253e:	bd38      	pop	{r3, r4, r5, pc}
   82540:	20078b88 	.word	0x20078b88
   82544:	20078abc 	.word	0x20078abc
   82548:	000813b1 	.word	0x000813b1
   8254c:	20078ab8 	.word	0x20078ab8
   82550:	00081351 	.word	0x00081351

00082554 <vTaskPriorityDisinherit>:
=======
=======
>>>>>>> master
   82dca:	4b02      	ldr	r3, [pc, #8]	; (82dd4 <vTaskPriorityInherit+0x68>)
   82dcc:	681b      	ldr	r3, [r3, #0]
   82dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82dd0:	62c3      	str	r3, [r0, #44]	; 0x2c
   82dd2:	bd38      	pop	{r3, r4, r5, pc}
   82dd4:	20078ba0 	.word	0x20078ba0
   82dd8:	20078ad4 	.word	0x20078ad4
   82ddc:	00081af1 	.word	0x00081af1
   82de0:	20078ad0 	.word	0x20078ad0
   82de4:	00081a91 	.word	0x00081a91

00082de8 <vTaskPriorityDisinherit>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
<<<<<<< HEAD
<<<<<<< HEAD
   82554:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82556:	4604      	mov	r4, r0
   82558:	b1d0      	cbz	r0, 82590 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   8255a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   8255c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   8255e:	429a      	cmp	r2, r3
   82560:	d016      	beq.n	82590 <vTaskPriorityDisinherit+0x3c>
=======
=======
>>>>>>> master
   82de8:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82dea:	4604      	mov	r4, r0
   82dec:	b1d0      	cbz	r0, 82e24 <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82dee:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82df0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   82df2:	429a      	cmp	r2, r3
   82df4:	d016      	beq.n	82e24 <vTaskPriorityDisinherit+0x3c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
<<<<<<< HEAD
<<<<<<< HEAD
   82562:	1d05      	adds	r5, r0, #4
   82564:	4628      	mov	r0, r5
   82566:	4b0b      	ldr	r3, [pc, #44]	; (82594 <vTaskPriorityDisinherit+0x40>)
   82568:	4798      	blx	r3
=======
=======
>>>>>>> master
   82df6:	1d05      	adds	r5, r0, #4
   82df8:	4628      	mov	r0, r5
   82dfa:	4b0b      	ldr	r3, [pc, #44]	; (82e28 <vTaskPriorityDisinherit+0x40>)
   82dfc:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
<<<<<<< HEAD
<<<<<<< HEAD
   8256a:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   8256c:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   8256e:	f1c3 020a 	rsb	r2, r3, #10
   82572:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   82574:	4a08      	ldr	r2, [pc, #32]	; (82598 <vTaskPriorityDisinherit+0x44>)
   82576:	6812      	ldr	r2, [r2, #0]
   82578:	4293      	cmp	r3, r2
   8257a:	bf84      	itt	hi
   8257c:	4a06      	ldrhi	r2, [pc, #24]	; (82598 <vTaskPriorityDisinherit+0x44>)
   8257e:	6013      	strhi	r3, [r2, #0]
   82580:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82584:	4805      	ldr	r0, [pc, #20]	; (8259c <vTaskPriorityDisinherit+0x48>)
   82586:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   8258a:	4629      	mov	r1, r5
   8258c:	4b04      	ldr	r3, [pc, #16]	; (825a0 <vTaskPriorityDisinherit+0x4c>)
   8258e:	4798      	blx	r3
   82590:	bd38      	pop	{r3, r4, r5, pc}
   82592:	bf00      	nop
   82594:	000813b1 	.word	0x000813b1
   82598:	20078ab8 	.word	0x20078ab8
   8259c:	20078abc 	.word	0x20078abc
   825a0:	00081351 	.word	0x00081351

000825a4 <prvInsertTimerInActiveList>:
=======
=======
>>>>>>> master
   82dfe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   82e00:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82e02:	f1c3 020a 	rsb	r2, r3, #10
   82e06:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   82e08:	4a08      	ldr	r2, [pc, #32]	; (82e2c <vTaskPriorityDisinherit+0x44>)
   82e0a:	6812      	ldr	r2, [r2, #0]
   82e0c:	4293      	cmp	r3, r2
   82e0e:	bf84      	itt	hi
   82e10:	4a06      	ldrhi	r2, [pc, #24]	; (82e2c <vTaskPriorityDisinherit+0x44>)
   82e12:	6013      	strhi	r3, [r2, #0]
   82e14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82e18:	4805      	ldr	r0, [pc, #20]	; (82e30 <vTaskPriorityDisinherit+0x48>)
   82e1a:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82e1e:	4629      	mov	r1, r5
   82e20:	4b04      	ldr	r3, [pc, #16]	; (82e34 <vTaskPriorityDisinherit+0x4c>)
   82e22:	4798      	blx	r3
   82e24:	bd38      	pop	{r3, r4, r5, pc}
   82e26:	bf00      	nop
   82e28:	00081af1 	.word	0x00081af1
   82e2c:	20078ad0 	.word	0x20078ad0
   82e30:	20078ad4 	.word	0x20078ad4
   82e34:	00081a91 	.word	0x00081a91

00082e38 <prvInsertTimerInActiveList>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
<<<<<<< HEAD
<<<<<<< HEAD
   825a4:	b510      	push	{r4, lr}
   825a6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   825a8:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   825aa:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   825ac:	4291      	cmp	r1, r2
   825ae:	d80b      	bhi.n	825c8 <prvInsertTimerInActiveList+0x24>
=======
=======
>>>>>>> master
   82e38:	b510      	push	{r4, lr}
   82e3a:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82e3c:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82e3e:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82e40:	4291      	cmp	r1, r2
   82e42:	d80b      	bhi.n	82e5c <prvInsertTimerInActiveList+0x24>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
<<<<<<< HEAD
<<<<<<< HEAD
   825b0:	1ad3      	subs	r3, r2, r3
   825b2:	8b01      	ldrh	r1, [r0, #24]
   825b4:	b29b      	uxth	r3, r3
   825b6:	4299      	cmp	r1, r3
   825b8:	d911      	bls.n	825de <prvInsertTimerInActiveList+0x3a>
=======
=======
>>>>>>> master
   82e44:	1ad3      	subs	r3, r2, r3
   82e46:	8b01      	ldrh	r1, [r0, #24]
   82e48:	b29b      	uxth	r3, r3
   82e4a:	4299      	cmp	r1, r3
   82e4c:	d911      	bls.n	82e72 <prvInsertTimerInActiveList+0x3a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   825ba:	4b0b      	ldr	r3, [pc, #44]	; (825e8 <prvInsertTimerInActiveList+0x44>)
   825bc:	6818      	ldr	r0, [r3, #0]
   825be:	1d21      	adds	r1, r4, #4
   825c0:	4b0a      	ldr	r3, [pc, #40]	; (825ec <prvInsertTimerInActiveList+0x48>)
   825c2:	4798      	blx	r3
=======
=======
>>>>>>> master
   82e4e:	4b0b      	ldr	r3, [pc, #44]	; (82e7c <prvInsertTimerInActiveList+0x44>)
   82e50:	6818      	ldr	r0, [r3, #0]
   82e52:	1d21      	adds	r1, r4, #4
   82e54:	4b0a      	ldr	r3, [pc, #40]	; (82e80 <prvInsertTimerInActiveList+0x48>)
   82e56:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
<<<<<<< HEAD
<<<<<<< HEAD
   825c4:	2000      	movs	r0, #0
   825c6:	bd10      	pop	{r4, pc}
=======
   82e58:	2000      	movs	r0, #0
   82e5a:	bd10      	pop	{r4, pc}
>>>>>>> master
=======
   82e58:	2000      	movs	r0, #0
   82e5a:	bd10      	pop	{r4, pc}
>>>>>>> master
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
<<<<<<< HEAD
<<<<<<< HEAD
   825c8:	429a      	cmp	r2, r3
   825ca:	d201      	bcs.n	825d0 <prvInsertTimerInActiveList+0x2c>
   825cc:	4299      	cmp	r1, r3
   825ce:	d208      	bcs.n	825e2 <prvInsertTimerInActiveList+0x3e>
=======
=======
>>>>>>> master
   82e5c:	429a      	cmp	r2, r3
   82e5e:	d201      	bcs.n	82e64 <prvInsertTimerInActiveList+0x2c>
   82e60:	4299      	cmp	r1, r3
   82e62:	d208      	bcs.n	82e76 <prvInsertTimerInActiveList+0x3e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   825d0:	4b07      	ldr	r3, [pc, #28]	; (825f0 <prvInsertTimerInActiveList+0x4c>)
   825d2:	6818      	ldr	r0, [r3, #0]
   825d4:	1d21      	adds	r1, r4, #4
   825d6:	4b05      	ldr	r3, [pc, #20]	; (825ec <prvInsertTimerInActiveList+0x48>)
   825d8:	4798      	blx	r3
=======
=======
>>>>>>> master
   82e64:	4b07      	ldr	r3, [pc, #28]	; (82e84 <prvInsertTimerInActiveList+0x4c>)
   82e66:	6818      	ldr	r0, [r3, #0]
   82e68:	1d21      	adds	r1, r4, #4
   82e6a:	4b05      	ldr	r3, [pc, #20]	; (82e80 <prvInsertTimerInActiveList+0x48>)
   82e6c:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
<<<<<<< HEAD
<<<<<<< HEAD
   825da:	2000      	movs	r0, #0
   825dc:	bd10      	pop	{r4, pc}
=======
   82e6e:	2000      	movs	r0, #0
   82e70:	bd10      	pop	{r4, pc}
>>>>>>> master
=======
   82e6e:	2000      	movs	r0, #0
   82e70:	bd10      	pop	{r4, pc}
>>>>>>> master
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   825de:	2001      	movs	r0, #1
   825e0:	bd10      	pop	{r4, pc}
=======
   82e72:	2001      	movs	r0, #1
   82e74:	bd10      	pop	{r4, pc}
>>>>>>> master
=======
   82e72:	2001      	movs	r0, #1
   82e74:	bd10      	pop	{r4, pc}
>>>>>>> master
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   825e2:	2001      	movs	r0, #1
=======
   82e76:	2001      	movs	r0, #1
>>>>>>> master
=======
   82e76:	2001      	movs	r0, #1
>>>>>>> master
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
<<<<<<< HEAD
<<<<<<< HEAD
   825e4:	bd10      	pop	{r4, pc}
   825e6:	bf00      	nop
   825e8:	20078c04 	.word	0x20078c04
   825ec:	0008136d 	.word	0x0008136d
   825f0:	20078bd0 	.word	0x20078bd0

000825f4 <prvCheckForValidListAndQueue>:
=======
=======
>>>>>>> master
   82e78:	bd10      	pop	{r4, pc}
   82e7a:	bf00      	nop
   82e7c:	20078c1c 	.word	0x20078c1c
   82e80:	00081aad 	.word	0x00081aad
   82e84:	20078be8 	.word	0x20078be8

00082e88 <prvCheckForValidListAndQueue>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   825f4:	b570      	push	{r4, r5, r6, lr}
=======
   82e88:	b570      	push	{r4, r5, r6, lr}
>>>>>>> master
=======
   82e88:	b570      	push	{r4, r5, r6, lr}
>>>>>>> master
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
<<<<<<< HEAD
<<<<<<< HEAD
   825f6:	4b0d      	ldr	r3, [pc, #52]	; (8262c <prvCheckForValidListAndQueue+0x38>)
   825f8:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   825fa:	4b0d      	ldr	r3, [pc, #52]	; (82630 <prvCheckForValidListAndQueue+0x3c>)
   825fc:	681b      	ldr	r3, [r3, #0]
   825fe:	b98b      	cbnz	r3, 82624 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82600:	4d0c      	ldr	r5, [pc, #48]	; (82634 <prvCheckForValidListAndQueue+0x40>)
   82602:	4628      	mov	r0, r5
   82604:	4e0c      	ldr	r6, [pc, #48]	; (82638 <prvCheckForValidListAndQueue+0x44>)
   82606:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82608:	4c0c      	ldr	r4, [pc, #48]	; (8263c <prvCheckForValidListAndQueue+0x48>)
   8260a:	4620      	mov	r0, r4
   8260c:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   8260e:	4b0c      	ldr	r3, [pc, #48]	; (82640 <prvCheckForValidListAndQueue+0x4c>)
   82610:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82612:	4b0c      	ldr	r3, [pc, #48]	; (82644 <prvCheckForValidListAndQueue+0x50>)
   82614:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82616:	2005      	movs	r0, #5
   82618:	210c      	movs	r1, #12
   8261a:	2200      	movs	r2, #0
   8261c:	4b0a      	ldr	r3, [pc, #40]	; (82648 <prvCheckForValidListAndQueue+0x54>)
   8261e:	4798      	blx	r3
   82620:	4b03      	ldr	r3, [pc, #12]	; (82630 <prvCheckForValidListAndQueue+0x3c>)
   82622:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82624:	4b09      	ldr	r3, [pc, #36]	; (8264c <prvCheckForValidListAndQueue+0x58>)
   82626:	4798      	blx	r3
   82628:	bd70      	pop	{r4, r5, r6, pc}
   8262a:	bf00      	nop
   8262c:	00081449 	.word	0x00081449
   82630:	20078c00 	.word	0x20078c00
   82634:	20078bd4 	.word	0x20078bd4
   82638:	00081331 	.word	0x00081331
   8263c:	20078be8 	.word	0x20078be8
   82640:	20078bd0 	.word	0x20078bd0
   82644:	20078c04 	.word	0x20078c04
   82648:	00081821 	.word	0x00081821
   8264c:	00081469 	.word	0x00081469

00082650 <xTimerCreateTimerTask>:
=======
=======
>>>>>>> master
   82e8a:	4b0d      	ldr	r3, [pc, #52]	; (82ec0 <prvCheckForValidListAndQueue+0x38>)
   82e8c:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82e8e:	4b0d      	ldr	r3, [pc, #52]	; (82ec4 <prvCheckForValidListAndQueue+0x3c>)
   82e90:	681b      	ldr	r3, [r3, #0]
   82e92:	b98b      	cbnz	r3, 82eb8 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   82e94:	4d0c      	ldr	r5, [pc, #48]	; (82ec8 <prvCheckForValidListAndQueue+0x40>)
   82e96:	4628      	mov	r0, r5
   82e98:	4e0c      	ldr	r6, [pc, #48]	; (82ecc <prvCheckForValidListAndQueue+0x44>)
   82e9a:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82e9c:	4c0c      	ldr	r4, [pc, #48]	; (82ed0 <prvCheckForValidListAndQueue+0x48>)
   82e9e:	4620      	mov	r0, r4
   82ea0:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82ea2:	4b0c      	ldr	r3, [pc, #48]	; (82ed4 <prvCheckForValidListAndQueue+0x4c>)
   82ea4:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82ea6:	4b0c      	ldr	r3, [pc, #48]	; (82ed8 <prvCheckForValidListAndQueue+0x50>)
   82ea8:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82eaa:	2005      	movs	r0, #5
   82eac:	210c      	movs	r1, #12
   82eae:	2200      	movs	r2, #0
   82eb0:	4b0a      	ldr	r3, [pc, #40]	; (82edc <prvCheckForValidListAndQueue+0x54>)
   82eb2:	4798      	blx	r3
   82eb4:	4b03      	ldr	r3, [pc, #12]	; (82ec4 <prvCheckForValidListAndQueue+0x3c>)
   82eb6:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   82eb8:	4b09      	ldr	r3, [pc, #36]	; (82ee0 <prvCheckForValidListAndQueue+0x58>)
   82eba:	4798      	blx	r3
   82ebc:	bd70      	pop	{r4, r5, r6, pc}
   82ebe:	bf00      	nop
   82ec0:	00081b89 	.word	0x00081b89
   82ec4:	20078c18 	.word	0x20078c18
   82ec8:	20078bec 	.word	0x20078bec
   82ecc:	00081a71 	.word	0x00081a71
   82ed0:	20078c00 	.word	0x20078c00
   82ed4:	20078be8 	.word	0x20078be8
   82ed8:	20078c1c 	.word	0x20078c1c
   82edc:	00081f61 	.word	0x00081f61
   82ee0:	00081ba9 	.word	0x00081ba9

00082ee4 <xTimerCreateTimerTask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
<<<<<<< HEAD
<<<<<<< HEAD
   82650:	b510      	push	{r4, lr}
   82652:	b084      	sub	sp, #16
=======
   82ee4:	b510      	push	{r4, lr}
   82ee6:	b084      	sub	sp, #16
>>>>>>> master
=======
   82ee4:	b510      	push	{r4, lr}
   82ee6:	b084      	sub	sp, #16
>>>>>>> master

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
<<<<<<< HEAD
<<<<<<< HEAD
   82654:	4b0b      	ldr	r3, [pc, #44]	; (82684 <xTimerCreateTimerTask+0x34>)
   82656:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82658:	4b0b      	ldr	r3, [pc, #44]	; (82688 <xTimerCreateTimerTask+0x38>)
   8265a:	681b      	ldr	r3, [r3, #0]
   8265c:	b163      	cbz	r3, 82678 <xTimerCreateTimerTask+0x28>
=======
=======
>>>>>>> master
   82ee8:	4b0b      	ldr	r3, [pc, #44]	; (82f18 <xTimerCreateTimerTask+0x34>)
   82eea:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82eec:	4b0b      	ldr	r3, [pc, #44]	; (82f1c <xTimerCreateTimerTask+0x38>)
   82eee:	681b      	ldr	r3, [r3, #0]
   82ef0:	b163      	cbz	r3, 82f0c <xTimerCreateTimerTask+0x28>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
<<<<<<< HEAD
<<<<<<< HEAD
   8265e:	2309      	movs	r3, #9
   82660:	9300      	str	r3, [sp, #0]
   82662:	2300      	movs	r3, #0
   82664:	9301      	str	r3, [sp, #4]
   82666:	9302      	str	r3, [sp, #8]
   82668:	9303      	str	r3, [sp, #12]
   8266a:	4808      	ldr	r0, [pc, #32]	; (8268c <xTimerCreateTimerTask+0x3c>)
   8266c:	4908      	ldr	r1, [pc, #32]	; (82690 <xTimerCreateTimerTask+0x40>)
   8266e:	f44f 7200 	mov.w	r2, #512	; 0x200
   82672:	4c08      	ldr	r4, [pc, #32]	; (82694 <xTimerCreateTimerTask+0x44>)
   82674:	47a0      	blx	r4
=======
=======
>>>>>>> master
   82ef2:	2309      	movs	r3, #9
   82ef4:	9300      	str	r3, [sp, #0]
   82ef6:	2300      	movs	r3, #0
   82ef8:	9301      	str	r3, [sp, #4]
   82efa:	9302      	str	r3, [sp, #8]
   82efc:	9303      	str	r3, [sp, #12]
   82efe:	4808      	ldr	r0, [pc, #32]	; (82f20 <xTimerCreateTimerTask+0x3c>)
   82f00:	4908      	ldr	r1, [pc, #32]	; (82f24 <xTimerCreateTimerTask+0x40>)
   82f02:	f44f 7200 	mov.w	r2, #512	; 0x200
   82f06:	4c08      	ldr	r4, [pc, #32]	; (82f28 <xTimerCreateTimerTask+0x44>)
   82f08:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		#endif
	}

	configASSERT( xReturn );
<<<<<<< HEAD
<<<<<<< HEAD
   82676:	b918      	cbnz	r0, 82680 <xTimerCreateTimerTask+0x30>
   82678:	4b07      	ldr	r3, [pc, #28]	; (82698 <xTimerCreateTimerTask+0x48>)
   8267a:	4798      	blx	r3
   8267c:	bf00      	nop
   8267e:	e7fd      	b.n	8267c <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82680:	b004      	add	sp, #16
   82682:	bd10      	pop	{r4, pc}
   82684:	000825f5 	.word	0x000825f5
   82688:	20078c00 	.word	0x20078c00
   8268c:	000827b1 	.word	0x000827b1
   82690:	000870e8 	.word	0x000870e8
   82694:	00081c39 	.word	0x00081c39
   82698:	00081439 	.word	0x00081439

0008269c <xTimerGenericCommand>:
=======
=======
>>>>>>> master
   82f0a:	b918      	cbnz	r0, 82f14 <xTimerCreateTimerTask+0x30>
   82f0c:	4b07      	ldr	r3, [pc, #28]	; (82f2c <xTimerCreateTimerTask+0x48>)
   82f0e:	4798      	blx	r3
   82f10:	bf00      	nop
   82f12:	e7fd      	b.n	82f10 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   82f14:	b004      	add	sp, #16
   82f16:	bd10      	pop	{r4, pc}
   82f18:	00082e89 	.word	0x00082e89
   82f1c:	20078c18 	.word	0x20078c18
   82f20:	00083045 	.word	0x00083045
   82f24:	00087ad0 	.word	0x00087ad0
   82f28:	00082379 	.word	0x00082379
   82f2c:	00081b79 	.word	0x00081b79

00082f30 <xTimerGenericCommand>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
<<<<<<< HEAD
<<<<<<< HEAD
   8269c:	b510      	push	{r4, lr}
   8269e:	b084      	sub	sp, #16
=======
   82f30:	b510      	push	{r4, lr}
   82f32:	b084      	sub	sp, #16
>>>>>>> master
=======
   82f30:	b510      	push	{r4, lr}
   82f32:	b084      	sub	sp, #16
>>>>>>> master
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
<<<<<<< HEAD
<<<<<<< HEAD
   826a0:	4c10      	ldr	r4, [pc, #64]	; (826e4 <xTimerGenericCommand+0x48>)
   826a2:	6824      	ldr	r4, [r4, #0]
   826a4:	b1d4      	cbz	r4, 826dc <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   826a6:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   826a8:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   826ac:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   826ae:	b973      	cbnz	r3, 826ce <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   826b0:	4b0d      	ldr	r3, [pc, #52]	; (826e8 <xTimerGenericCommand+0x4c>)
   826b2:	4798      	blx	r3
   826b4:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   826b6:	4b0b      	ldr	r3, [pc, #44]	; (826e4 <xTimerGenericCommand+0x48>)
   826b8:	6818      	ldr	r0, [r3, #0]
   826ba:	a901      	add	r1, sp, #4
   826bc:	bf07      	ittee	eq
   826be:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   826c2:	2300      	moveq	r3, #0
=======
=======
>>>>>>> master
   82f34:	4c10      	ldr	r4, [pc, #64]	; (82f78 <xTimerGenericCommand+0x48>)
   82f36:	6824      	ldr	r4, [r4, #0]
   82f38:	b1d4      	cbz	r4, 82f70 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82f3a:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82f3c:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82f40:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82f42:	b973      	cbnz	r3, 82f62 <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82f44:	4b0d      	ldr	r3, [pc, #52]	; (82f7c <xTimerGenericCommand+0x4c>)
   82f46:	4798      	blx	r3
   82f48:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82f4a:	4b0b      	ldr	r3, [pc, #44]	; (82f78 <xTimerGenericCommand+0x48>)
   82f4c:	6818      	ldr	r0, [r3, #0]
   82f4e:	a901      	add	r1, sp, #4
   82f50:	bf07      	ittee	eq
   82f52:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   82f56:	2300      	moveq	r3, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
<<<<<<< HEAD
<<<<<<< HEAD
   826c4:	2200      	movne	r2, #0
   826c6:	4613      	movne	r3, r2
   826c8:	4c08      	ldr	r4, [pc, #32]	; (826ec <xTimerGenericCommand+0x50>)
   826ca:	47a0      	blx	r4
   826cc:	e007      	b.n	826de <xTimerGenericCommand+0x42>
=======
=======
>>>>>>> master
   82f58:	2200      	movne	r2, #0
   82f5a:	4613      	movne	r3, r2
   82f5c:	4c08      	ldr	r4, [pc, #32]	; (82f80 <xTimerGenericCommand+0x50>)
   82f5e:	47a0      	blx	r4
   82f60:	e007      	b.n	82f72 <xTimerGenericCommand+0x42>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
<<<<<<< HEAD
<<<<<<< HEAD
   826ce:	4620      	mov	r0, r4
   826d0:	a901      	add	r1, sp, #4
   826d2:	461a      	mov	r2, r3
   826d4:	2300      	movs	r3, #0
   826d6:	4c06      	ldr	r4, [pc, #24]	; (826f0 <xTimerGenericCommand+0x54>)
   826d8:	47a0      	blx	r4
   826da:	e000      	b.n	826de <xTimerGenericCommand+0x42>
=======
=======
>>>>>>> master
   82f62:	4620      	mov	r0, r4
   82f64:	a901      	add	r1, sp, #4
   82f66:	461a      	mov	r2, r3
   82f68:	2300      	movs	r3, #0
   82f6a:	4c06      	ldr	r4, [pc, #24]	; (82f84 <xTimerGenericCommand+0x54>)
   82f6c:	47a0      	blx	r4
   82f6e:	e000      	b.n	82f72 <xTimerGenericCommand+0x42>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
<<<<<<< HEAD
<<<<<<< HEAD
   826dc:	2000      	movs	r0, #0
=======
   82f70:	2000      	movs	r0, #0
>>>>>>> master
=======
   82f70:	2000      	movs	r0, #0
>>>>>>> master

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
<<<<<<< HEAD
<<<<<<< HEAD
   826de:	b004      	add	sp, #16
   826e0:	bd10      	pop	{r4, pc}
   826e2:	bf00      	nop
   826e4:	20078c00 	.word	0x20078c00
   826e8:	000824b9 	.word	0x000824b9
   826ec:	00081879 	.word	0x00081879
   826f0:	0008199d 	.word	0x0008199d

000826f4 <prvSampleTimeNow>:
=======
=======
>>>>>>> master
   82f72:	b004      	add	sp, #16
   82f74:	bd10      	pop	{r4, pc}
   82f76:	bf00      	nop
   82f78:	20078c18 	.word	0x20078c18
   82f7c:	00082d4d 	.word	0x00082d4d
   82f80:	00081fb9 	.word	0x00081fb9
   82f84:	000820dd 	.word	0x000820dd

00082f88 <prvSampleTimeNow>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
<<<<<<< HEAD
<<<<<<< HEAD
   826f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   826f8:	b082      	sub	sp, #8
   826fa:	4681      	mov	r9, r0
=======
   82f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82f8c:	b082      	sub	sp, #8
   82f8e:	4681      	mov	r9, r0
>>>>>>> master
=======
   82f88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82f8c:	b082      	sub	sp, #8
   82f8e:	4681      	mov	r9, r0
>>>>>>> master
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
<<<<<<< HEAD
<<<<<<< HEAD
   826fc:	4b24      	ldr	r3, [pc, #144]	; (82790 <prvSampleTimeNow+0x9c>)
   826fe:	4798      	blx	r3
   82700:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82702:	4b24      	ldr	r3, [pc, #144]	; (82794 <prvSampleTimeNow+0xa0>)
   82704:	881b      	ldrh	r3, [r3, #0]
   82706:	4283      	cmp	r3, r0
   82708:	d937      	bls.n	8277a <prvSampleTimeNow+0x86>
=======
=======
>>>>>>> master
   82f90:	4b24      	ldr	r3, [pc, #144]	; (83024 <prvSampleTimeNow+0x9c>)
   82f92:	4798      	blx	r3
   82f94:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   82f96:	4b24      	ldr	r3, [pc, #144]	; (83028 <prvSampleTimeNow+0xa0>)
   82f98:	881b      	ldrh	r3, [r3, #0]
   82f9a:	4283      	cmp	r3, r0
   82f9c:	d937      	bls.n	8300e <prvSampleTimeNow+0x86>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   8270a:	4e23      	ldr	r6, [pc, #140]	; (82798 <prvSampleTimeNow+0xa4>)
=======
   82f9e:	4e23      	ldr	r6, [pc, #140]	; (8302c <prvSampleTimeNow+0xa4>)
>>>>>>> master
=======
   82f9e:	4e23      	ldr	r6, [pc, #140]	; (8302c <prvSampleTimeNow+0xa4>)
>>>>>>> master
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   8270c:	4f23      	ldr	r7, [pc, #140]	; (8279c <prvSampleTimeNow+0xa8>)
   8270e:	e027      	b.n	82760 <prvSampleTimeNow+0x6c>
=======
   82fa0:	4f23      	ldr	r7, [pc, #140]	; (83030 <prvSampleTimeNow+0xa8>)
   82fa2:	e027      	b.n	82ff4 <prvSampleTimeNow+0x6c>
>>>>>>> master
=======
   82fa0:	4f23      	ldr	r7, [pc, #140]	; (83030 <prvSampleTimeNow+0xa8>)
   82fa2:	e027      	b.n	82ff4 <prvSampleTimeNow+0x6c>
>>>>>>> master
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
<<<<<<< HEAD
<<<<<<< HEAD
   82710:	68da      	ldr	r2, [r3, #12]
   82712:	f8b2 a000 	ldrh.w	sl, [r2]
   82716:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   8271a:	68db      	ldr	r3, [r3, #12]
   8271c:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   8271e:	1d25      	adds	r5, r4, #4
   82720:	4628      	mov	r0, r5
   82722:	47b8      	blx	r7
=======
=======
>>>>>>> master
   82fa4:	68da      	ldr	r2, [r3, #12]
   82fa6:	f8b2 a000 	ldrh.w	sl, [r2]
   82faa:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82fae:	68db      	ldr	r3, [r3, #12]
   82fb0:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82fb2:	1d25      	adds	r5, r4, #4
   82fb4:	4628      	mov	r0, r5
   82fb6:	47b8      	blx	r7
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
<<<<<<< HEAD
<<<<<<< HEAD
   82724:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82726:	4620      	mov	r0, r4
   82728:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8272a:	69e3      	ldr	r3, [r4, #28]
   8272c:	2b01      	cmp	r3, #1
   8272e:	d117      	bne.n	82760 <prvSampleTimeNow+0x6c>
=======
=======
>>>>>>> master
   82fb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82fba:	4620      	mov	r0, r4
   82fbc:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82fbe:	69e3      	ldr	r3, [r4, #28]
   82fc0:	2b01      	cmp	r3, #1
   82fc2:	d117      	bne.n	82ff4 <prvSampleTimeNow+0x6c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
<<<<<<< HEAD
<<<<<<< HEAD
   82730:	8b23      	ldrh	r3, [r4, #24]
   82732:	4453      	add	r3, sl
   82734:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   82736:	4553      	cmp	r3, sl
   82738:	d906      	bls.n	82748 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   8273a:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   8273c:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   8273e:	6830      	ldr	r0, [r6, #0]
   82740:	4629      	mov	r1, r5
   82742:	4b17      	ldr	r3, [pc, #92]	; (827a0 <prvSampleTimeNow+0xac>)
   82744:	4798      	blx	r3
   82746:	e00b      	b.n	82760 <prvSampleTimeNow+0x6c>
=======
=======
>>>>>>> master
   82fc4:	8b23      	ldrh	r3, [r4, #24]
   82fc6:	4453      	add	r3, sl
   82fc8:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   82fca:	4553      	cmp	r3, sl
   82fcc:	d906      	bls.n	82fdc <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82fce:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82fd0:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82fd2:	6830      	ldr	r0, [r6, #0]
   82fd4:	4629      	mov	r1, r5
   82fd6:	4b17      	ldr	r3, [pc, #92]	; (83034 <prvSampleTimeNow+0xac>)
   82fd8:	4798      	blx	r3
   82fda:	e00b      	b.n	82ff4 <prvSampleTimeNow+0x6c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
<<<<<<< HEAD
<<<<<<< HEAD
   82748:	2300      	movs	r3, #0
   8274a:	9300      	str	r3, [sp, #0]
   8274c:	4620      	mov	r0, r4
   8274e:	4619      	mov	r1, r3
   82750:	4652      	mov	r2, sl
   82752:	4c14      	ldr	r4, [pc, #80]	; (827a4 <prvSampleTimeNow+0xb0>)
   82754:	47a0      	blx	r4
				configASSERT( xResult );
   82756:	b918      	cbnz	r0, 82760 <prvSampleTimeNow+0x6c>
   82758:	4b13      	ldr	r3, [pc, #76]	; (827a8 <prvSampleTimeNow+0xb4>)
   8275a:	4798      	blx	r3
   8275c:	bf00      	nop
   8275e:	e7fd      	b.n	8275c <prvSampleTimeNow+0x68>
=======
=======
>>>>>>> master
   82fdc:	2300      	movs	r3, #0
   82fde:	9300      	str	r3, [sp, #0]
   82fe0:	4620      	mov	r0, r4
   82fe2:	4619      	mov	r1, r3
   82fe4:	4652      	mov	r2, sl
   82fe6:	4c14      	ldr	r4, [pc, #80]	; (83038 <prvSampleTimeNow+0xb0>)
   82fe8:	47a0      	blx	r4
				configASSERT( xResult );
   82fea:	b918      	cbnz	r0, 82ff4 <prvSampleTimeNow+0x6c>
   82fec:	4b13      	ldr	r3, [pc, #76]	; (8303c <prvSampleTimeNow+0xb4>)
   82fee:	4798      	blx	r3
   82ff0:	bf00      	nop
   82ff2:	e7fd      	b.n	82ff0 <prvSampleTimeNow+0x68>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
<<<<<<< HEAD
<<<<<<< HEAD
   82760:	6833      	ldr	r3, [r6, #0]
   82762:	681a      	ldr	r2, [r3, #0]
   82764:	2a00      	cmp	r2, #0
   82766:	d1d3      	bne.n	82710 <prvSampleTimeNow+0x1c>
=======
=======
>>>>>>> master
   82ff4:	6833      	ldr	r3, [r6, #0]
   82ff6:	681a      	ldr	r2, [r3, #0]
   82ff8:	2a00      	cmp	r2, #0
   82ffa:	d1d3      	bne.n	82fa4 <prvSampleTimeNow+0x1c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
<<<<<<< HEAD
<<<<<<< HEAD
   82768:	4a10      	ldr	r2, [pc, #64]	; (827ac <prvSampleTimeNow+0xb8>)
   8276a:	6811      	ldr	r1, [r2, #0]
   8276c:	480a      	ldr	r0, [pc, #40]	; (82798 <prvSampleTimeNow+0xa4>)
   8276e:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82770:	6013      	str	r3, [r2, #0]
=======
=======
>>>>>>> master
   82ffc:	4a10      	ldr	r2, [pc, #64]	; (83040 <prvSampleTimeNow+0xb8>)
   82ffe:	6811      	ldr	r1, [r2, #0]
   83000:	480a      	ldr	r0, [pc, #40]	; (8302c <prvSampleTimeNow+0xa4>)
   83002:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   83004:	6013      	str	r3, [r2, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
<<<<<<< HEAD
<<<<<<< HEAD
   82772:	2301      	movs	r3, #1
   82774:	f8c9 3000 	str.w	r3, [r9]
   82778:	e002      	b.n	82780 <prvSampleTimeNow+0x8c>
=======
   83006:	2301      	movs	r3, #1
   83008:	f8c9 3000 	str.w	r3, [r9]
   8300c:	e002      	b.n	83014 <prvSampleTimeNow+0x8c>
>>>>>>> master
=======
   83006:	2301      	movs	r3, #1
   83008:	f8c9 3000 	str.w	r3, [r9]
   8300c:	e002      	b.n	83014 <prvSampleTimeNow+0x8c>
>>>>>>> master
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
<<<<<<< HEAD
<<<<<<< HEAD
   8277a:	2300      	movs	r3, #0
   8277c:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   82780:	4b04      	ldr	r3, [pc, #16]	; (82794 <prvSampleTimeNow+0xa0>)
   82782:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   82786:	4640      	mov	r0, r8
   82788:	b002      	add	sp, #8
   8278a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8278e:	bf00      	nop
   82790:	00081ebd 	.word	0x00081ebd
   82794:	20078bfc 	.word	0x20078bfc
   82798:	20078bd0 	.word	0x20078bd0
   8279c:	000813b1 	.word	0x000813b1
   827a0:	0008136d 	.word	0x0008136d
   827a4:	0008269d 	.word	0x0008269d
   827a8:	00081439 	.word	0x00081439
   827ac:	20078c04 	.word	0x20078c04

000827b0 <prvTimerTask>:
=======
=======
>>>>>>> master
   8300e:	2300      	movs	r3, #0
   83010:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   83014:	4b04      	ldr	r3, [pc, #16]	; (83028 <prvSampleTimeNow+0xa0>)
   83016:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   8301a:	4640      	mov	r0, r8
   8301c:	b002      	add	sp, #8
   8301e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83022:	bf00      	nop
   83024:	000826c1 	.word	0x000826c1
   83028:	20078c14 	.word	0x20078c14
   8302c:	20078be8 	.word	0x20078be8
   83030:	00081af1 	.word	0x00081af1
   83034:	00081aad 	.word	0x00081aad
   83038:	00082f31 	.word	0x00082f31
   8303c:	00081b79 	.word	0x00081b79
   83040:	20078c1c 	.word	0x20078c1c

00083044 <prvTimerTask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
<<<<<<< HEAD
<<<<<<< HEAD
   827b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   827b4:	b087      	sub	sp, #28
=======
   83044:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83048:	b087      	sub	sp, #28
>>>>>>> master
=======
   83044:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   83048:	b087      	sub	sp, #28
>>>>>>> master
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
<<<<<<< HEAD
<<<<<<< HEAD
   827b6:	4d51      	ldr	r5, [pc, #324]	; (828fc <prvTimerTask+0x14c>)
=======
   8304a:	4d51      	ldr	r5, [pc, #324]	; (83190 <prvTimerTask+0x14c>)
>>>>>>> master
=======
   8304a:	4d51      	ldr	r5, [pc, #324]	; (83190 <prvTimerTask+0x14c>)
>>>>>>> master
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
<<<<<<< HEAD
<<<<<<< HEAD
   827b8:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8292c <prvTimerTask+0x17c>
=======
   8304c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 831c0 <prvTimerTask+0x17c>
>>>>>>> master
=======
   8304c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 831c0 <prvTimerTask+0x17c>
>>>>>>> master
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
<<<<<<< HEAD
<<<<<<< HEAD
   827bc:	4b50      	ldr	r3, [pc, #320]	; (82900 <prvTimerTask+0x150>)
   827be:	681b      	ldr	r3, [r3, #0]
   827c0:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   827c2:	2a00      	cmp	r2, #0
   827c4:	f000 8090 	beq.w	828e8 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   827c8:	68db      	ldr	r3, [r3, #12]
   827ca:	881e      	ldrh	r6, [r3, #0]
   827cc:	b2b6      	uxth	r6, r6
=======
=======
>>>>>>> master
   83050:	4b50      	ldr	r3, [pc, #320]	; (83194 <prvTimerTask+0x150>)
   83052:	681b      	ldr	r3, [r3, #0]
   83054:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   83056:	2a00      	cmp	r2, #0
   83058:	f000 8090 	beq.w	8317c <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   8305c:	68db      	ldr	r3, [r3, #12]
   8305e:	881e      	ldrh	r6, [r3, #0]
   83060:	b2b6      	uxth	r6, r6
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   827ce:	4b4d      	ldr	r3, [pc, #308]	; (82904 <prvTimerTask+0x154>)
   827d0:	4798      	blx	r3
=======
   83062:	4b4d      	ldr	r3, [pc, #308]	; (83198 <prvTimerTask+0x154>)
   83064:	4798      	blx	r3
>>>>>>> master
=======
   83062:	4b4d      	ldr	r3, [pc, #308]	; (83198 <prvTimerTask+0x154>)
   83064:	4798      	blx	r3
>>>>>>> master
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
<<<<<<< HEAD
<<<<<<< HEAD
   827d2:	a803      	add	r0, sp, #12
   827d4:	4b4c      	ldr	r3, [pc, #304]	; (82908 <prvTimerTask+0x158>)
   827d6:	4798      	blx	r3
   827d8:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   827da:	9b03      	ldr	r3, [sp, #12]
   827dc:	2b00      	cmp	r3, #0
   827de:	d132      	bne.n	82846 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   827e0:	4286      	cmp	r6, r0
   827e2:	d825      	bhi.n	82830 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   827e4:	4b49      	ldr	r3, [pc, #292]	; (8290c <prvTimerTask+0x15c>)
   827e6:	4798      	blx	r3
=======
=======
>>>>>>> master
   83066:	a803      	add	r0, sp, #12
   83068:	4b4c      	ldr	r3, [pc, #304]	; (8319c <prvTimerTask+0x158>)
   8306a:	4798      	blx	r3
   8306c:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   8306e:	9b03      	ldr	r3, [sp, #12]
   83070:	2b00      	cmp	r3, #0
   83072:	d132      	bne.n	830da <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   83074:	4286      	cmp	r6, r0
   83076:	d825      	bhi.n	830c4 <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   83078:	4b49      	ldr	r3, [pc, #292]	; (831a0 <prvTimerTask+0x15c>)
   8307a:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
<<<<<<< HEAD
<<<<<<< HEAD
   827e8:	4b45      	ldr	r3, [pc, #276]	; (82900 <prvTimerTask+0x150>)
   827ea:	681b      	ldr	r3, [r3, #0]
   827ec:	68db      	ldr	r3, [r3, #12]
   827ee:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   827f0:	1d20      	adds	r0, r4, #4
   827f2:	47c0      	blx	r8
=======
=======
>>>>>>> master
   8307c:	4b45      	ldr	r3, [pc, #276]	; (83194 <prvTimerTask+0x150>)
   8307e:	681b      	ldr	r3, [r3, #0]
   83080:	68db      	ldr	r3, [r3, #12]
   83082:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   83084:	1d20      	adds	r0, r4, #4
   83086:	47c0      	blx	r8
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
<<<<<<< HEAD
<<<<<<< HEAD
   827f4:	69e3      	ldr	r3, [r4, #28]
   827f6:	2b01      	cmp	r3, #1
   827f8:	d115      	bne.n	82826 <prvTimerTask+0x76>
=======
   83088:	69e3      	ldr	r3, [r4, #28]
   8308a:	2b01      	cmp	r3, #1
   8308c:	d115      	bne.n	830ba <prvTimerTask+0x76>
>>>>>>> master
=======
   83088:	69e3      	ldr	r3, [r4, #28]
   8308a:	2b01      	cmp	r3, #1
   8308c:	d115      	bne.n	830ba <prvTimerTask+0x76>
>>>>>>> master
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
<<<<<<< HEAD
<<<<<<< HEAD
   827fa:	8b21      	ldrh	r1, [r4, #24]
   827fc:	4431      	add	r1, r6
   827fe:	4620      	mov	r0, r4
   82800:	b289      	uxth	r1, r1
   82802:	463a      	mov	r2, r7
   82804:	4633      	mov	r3, r6
   82806:	4f42      	ldr	r7, [pc, #264]	; (82910 <prvTimerTask+0x160>)
   82808:	47b8      	blx	r7
   8280a:	2801      	cmp	r0, #1
   8280c:	d10b      	bne.n	82826 <prvTimerTask+0x76>
=======
=======
>>>>>>> master
   8308e:	8b21      	ldrh	r1, [r4, #24]
   83090:	4431      	add	r1, r6
   83092:	4620      	mov	r0, r4
   83094:	b289      	uxth	r1, r1
   83096:	463a      	mov	r2, r7
   83098:	4633      	mov	r3, r6
   8309a:	4f42      	ldr	r7, [pc, #264]	; (831a4 <prvTimerTask+0x160>)
   8309c:	47b8      	blx	r7
   8309e:	2801      	cmp	r0, #1
   830a0:	d10b      	bne.n	830ba <prvTimerTask+0x76>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
<<<<<<< HEAD
<<<<<<< HEAD
   8280e:	2300      	movs	r3, #0
   82810:	9300      	str	r3, [sp, #0]
   82812:	4620      	mov	r0, r4
   82814:	4619      	mov	r1, r3
   82816:	4632      	mov	r2, r6
   82818:	4e3e      	ldr	r6, [pc, #248]	; (82914 <prvTimerTask+0x164>)
   8281a:	47b0      	blx	r6
			configASSERT( xResult );
   8281c:	b918      	cbnz	r0, 82826 <prvTimerTask+0x76>
   8281e:	4b3e      	ldr	r3, [pc, #248]	; (82918 <prvTimerTask+0x168>)
   82820:	4798      	blx	r3
   82822:	bf00      	nop
   82824:	e7fd      	b.n	82822 <prvTimerTask+0x72>
=======
=======
>>>>>>> master
   830a2:	2300      	movs	r3, #0
   830a4:	9300      	str	r3, [sp, #0]
   830a6:	4620      	mov	r0, r4
   830a8:	4619      	mov	r1, r3
   830aa:	4632      	mov	r2, r6
   830ac:	4e3e      	ldr	r6, [pc, #248]	; (831a8 <prvTimerTask+0x164>)
   830ae:	47b0      	blx	r6
			configASSERT( xResult );
   830b0:	b918      	cbnz	r0, 830ba <prvTimerTask+0x76>
   830b2:	4b3e      	ldr	r3, [pc, #248]	; (831ac <prvTimerTask+0x168>)
   830b4:	4798      	blx	r3
   830b6:	bf00      	nop
   830b8:	e7fd      	b.n	830b6 <prvTimerTask+0x72>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
<<<<<<< HEAD
<<<<<<< HEAD
   82826:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82828:	4620      	mov	r0, r4
   8282a:	4798      	blx	r3
   8282c:	e00d      	b.n	8284a <prvTimerTask+0x9a>
=======
=======
>>>>>>> master
   830ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
   830bc:	4620      	mov	r0, r4
   830be:	4798      	blx	r3
   830c0:	e00d      	b.n	830de <prvTimerTask+0x9a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
<<<<<<< HEAD
<<<<<<< HEAD
   8282e:	2600      	movs	r6, #0
=======
   830c2:	2600      	movs	r6, #0
>>>>>>> master
=======
   830c2:	2600      	movs	r6, #0
>>>>>>> master
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
<<<<<<< HEAD
<<<<<<< HEAD
   82830:	1bf1      	subs	r1, r6, r7
   82832:	6828      	ldr	r0, [r5, #0]
   82834:	b289      	uxth	r1, r1
   82836:	4b39      	ldr	r3, [pc, #228]	; (8291c <prvTimerTask+0x16c>)
   82838:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   8283a:	4b34      	ldr	r3, [pc, #208]	; (8290c <prvTimerTask+0x15c>)
   8283c:	4798      	blx	r3
   8283e:	b920      	cbnz	r0, 8284a <prvTimerTask+0x9a>
=======
=======
>>>>>>> master
   830c4:	1bf1      	subs	r1, r6, r7
   830c6:	6828      	ldr	r0, [r5, #0]
   830c8:	b289      	uxth	r1, r1
   830ca:	4b39      	ldr	r3, [pc, #228]	; (831b0 <prvTimerTask+0x16c>)
   830cc:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   830ce:	4b34      	ldr	r3, [pc, #208]	; (831a0 <prvTimerTask+0x15c>)
   830d0:	4798      	blx	r3
   830d2:	b920      	cbnz	r0, 830de <prvTimerTask+0x9a>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
<<<<<<< HEAD
<<<<<<< HEAD
   82840:	4b37      	ldr	r3, [pc, #220]	; (82920 <prvTimerTask+0x170>)
   82842:	4798      	blx	r3
   82844:	e001      	b.n	8284a <prvTimerTask+0x9a>
=======
   830d4:	4b37      	ldr	r3, [pc, #220]	; (831b4 <prvTimerTask+0x170>)
   830d6:	4798      	blx	r3
   830d8:	e001      	b.n	830de <prvTimerTask+0x9a>
>>>>>>> master
=======
   830d4:	4b37      	ldr	r3, [pc, #220]	; (831b4 <prvTimerTask+0x170>)
   830d6:	4798      	blx	r3
   830d8:	e001      	b.n	830de <prvTimerTask+0x9a>
>>>>>>> master
				}
			}
		}
		else
		{
			xTaskResumeAll();
<<<<<<< HEAD
<<<<<<< HEAD
   82846:	4b31      	ldr	r3, [pc, #196]	; (8290c <prvTimerTask+0x15c>)
   82848:	4798      	blx	r3
=======
   830da:	4b31      	ldr	r3, [pc, #196]	; (831a0 <prvTimerTask+0x15c>)
   830dc:	4798      	blx	r3
>>>>>>> master
=======
   830da:	4b31      	ldr	r3, [pc, #196]	; (831a0 <prvTimerTask+0x15c>)
   830dc:	4798      	blx	r3
>>>>>>> master
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
<<<<<<< HEAD
<<<<<<< HEAD
   8284a:	a802      	add	r0, sp, #8
   8284c:	4b2e      	ldr	r3, [pc, #184]	; (82908 <prvTimerTask+0x158>)
   8284e:	4798      	blx	r3
   82850:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82852:	4e34      	ldr	r6, [pc, #208]	; (82924 <prvTimerTask+0x174>)
=======
=======
>>>>>>> master
   830de:	a802      	add	r0, sp, #8
   830e0:	4b2e      	ldr	r3, [pc, #184]	; (8319c <prvTimerTask+0x158>)
   830e2:	4798      	blx	r3
   830e4:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   830e6:	4e34      	ldr	r6, [pc, #208]	; (831b8 <prvTimerTask+0x174>)
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
<<<<<<< HEAD
<<<<<<< HEAD
   82854:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 82910 <prvTimerTask+0x160>
   82858:	e03e      	b.n	828d8 <prvTimerTask+0x128>
=======
   830e8:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 831a4 <prvTimerTask+0x160>
   830ec:	e03e      	b.n	8316c <prvTimerTask+0x128>
>>>>>>> master
=======
   830e8:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 831a4 <prvTimerTask+0x160>
   830ec:	e03e      	b.n	8316c <prvTimerTask+0x128>
>>>>>>> master
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
<<<<<<< HEAD
<<<<<<< HEAD
   8285a:	9c05      	ldr	r4, [sp, #20]
=======
   830ee:	9c05      	ldr	r4, [sp, #20]
>>>>>>> master
=======
   830ee:	9c05      	ldr	r4, [sp, #20]
>>>>>>> master

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
<<<<<<< HEAD
<<<<<<< HEAD
   8285c:	b11c      	cbz	r4, 82866 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   8285e:	6961      	ldr	r1, [r4, #20]
   82860:	b109      	cbz	r1, 82866 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82862:	1d20      	adds	r0, r4, #4
   82864:	47c0      	blx	r8
=======
=======
>>>>>>> master
   830f0:	b11c      	cbz	r4, 830fa <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   830f2:	6961      	ldr	r1, [r4, #20]
   830f4:	b109      	cbz	r1, 830fa <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   830f6:	1d20      	adds	r0, r4, #4
   830f8:	47c0      	blx	r8
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
<<<<<<< HEAD
<<<<<<< HEAD
   82866:	9903      	ldr	r1, [sp, #12]
   82868:	2902      	cmp	r1, #2
   8286a:	d023      	beq.n	828b4 <prvTimerTask+0x104>
   8286c:	2903      	cmp	r1, #3
   8286e:	d030      	beq.n	828d2 <prvTimerTask+0x122>
   82870:	2900      	cmp	r1, #0
   82872:	d131      	bne.n	828d8 <prvTimerTask+0x128>
=======
=======
>>>>>>> master
   830fa:	9903      	ldr	r1, [sp, #12]
   830fc:	2902      	cmp	r1, #2
   830fe:	d023      	beq.n	83148 <prvTimerTask+0x104>
   83100:	2903      	cmp	r1, #3
   83102:	d030      	beq.n	83166 <prvTimerTask+0x122>
   83104:	2900      	cmp	r1, #0
   83106:	d131      	bne.n	8316c <prvTimerTask+0x128>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
<<<<<<< HEAD
<<<<<<< HEAD
   82874:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82878:	8b21      	ldrh	r1, [r4, #24]
   8287a:	4419      	add	r1, r3
   8287c:	4620      	mov	r0, r4
   8287e:	b289      	uxth	r1, r1
   82880:	463a      	mov	r2, r7
   82882:	47c8      	blx	r9
   82884:	2801      	cmp	r0, #1
   82886:	d127      	bne.n	828d8 <prvTimerTask+0x128>
=======
=======
>>>>>>> master
   83108:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8310c:	8b21      	ldrh	r1, [r4, #24]
   8310e:	4419      	add	r1, r3
   83110:	4620      	mov	r0, r4
   83112:	b289      	uxth	r1, r1
   83114:	463a      	mov	r2, r7
   83116:	47c8      	blx	r9
   83118:	2801      	cmp	r0, #1
   8311a:	d127      	bne.n	8316c <prvTimerTask+0x128>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
<<<<<<< HEAD
<<<<<<< HEAD
   82888:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8288a:	4620      	mov	r0, r4
   8288c:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   8288e:	69e3      	ldr	r3, [r4, #28]
   82890:	2b01      	cmp	r3, #1
   82892:	d121      	bne.n	828d8 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   82894:	8b22      	ldrh	r2, [r4, #24]
   82896:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8289a:	441a      	add	r2, r3
   8289c:	2300      	movs	r3, #0
   8289e:	9300      	str	r3, [sp, #0]
   828a0:	4620      	mov	r0, r4
   828a2:	4619      	mov	r1, r3
   828a4:	b292      	uxth	r2, r2
   828a6:	4c1b      	ldr	r4, [pc, #108]	; (82914 <prvTimerTask+0x164>)
   828a8:	47a0      	blx	r4
						configASSERT( xResult );
   828aa:	b9a8      	cbnz	r0, 828d8 <prvTimerTask+0x128>
   828ac:	4b1a      	ldr	r3, [pc, #104]	; (82918 <prvTimerTask+0x168>)
   828ae:	4798      	blx	r3
   828b0:	bf00      	nop
   828b2:	e7fd      	b.n	828b0 <prvTimerTask+0x100>
=======
=======
>>>>>>> master
   8311c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8311e:	4620      	mov	r0, r4
   83120:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   83122:	69e3      	ldr	r3, [r4, #28]
   83124:	2b01      	cmp	r3, #1
   83126:	d121      	bne.n	8316c <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83128:	8b22      	ldrh	r2, [r4, #24]
   8312a:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8312e:	441a      	add	r2, r3
   83130:	2300      	movs	r3, #0
   83132:	9300      	str	r3, [sp, #0]
   83134:	4620      	mov	r0, r4
   83136:	4619      	mov	r1, r3
   83138:	b292      	uxth	r2, r2
   8313a:	4c1b      	ldr	r4, [pc, #108]	; (831a8 <prvTimerTask+0x164>)
   8313c:	47a0      	blx	r4
						configASSERT( xResult );
   8313e:	b9a8      	cbnz	r0, 8316c <prvTimerTask+0x128>
   83140:	4b1a      	ldr	r3, [pc, #104]	; (831ac <prvTimerTask+0x168>)
   83142:	4798      	blx	r3
   83144:	bf00      	nop
   83146:	e7fd      	b.n	83144 <prvTimerTask+0x100>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
<<<<<<< HEAD
<<<<<<< HEAD
   828b4:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   828b8:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   828ba:	b91b      	cbnz	r3, 828c4 <prvTimerTask+0x114>
   828bc:	4b16      	ldr	r3, [pc, #88]	; (82918 <prvTimerTask+0x168>)
   828be:	4798      	blx	r3
   828c0:	bf00      	nop
   828c2:	e7fd      	b.n	828c0 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   828c4:	18f9      	adds	r1, r7, r3
   828c6:	4620      	mov	r0, r4
   828c8:	b289      	uxth	r1, r1
   828ca:	463a      	mov	r2, r7
   828cc:	463b      	mov	r3, r7
   828ce:	47c8      	blx	r9
   828d0:	e002      	b.n	828d8 <prvTimerTask+0x128>
=======
=======
>>>>>>> master
   83148:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   8314c:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   8314e:	b91b      	cbnz	r3, 83158 <prvTimerTask+0x114>
   83150:	4b16      	ldr	r3, [pc, #88]	; (831ac <prvTimerTask+0x168>)
   83152:	4798      	blx	r3
   83154:	bf00      	nop
   83156:	e7fd      	b.n	83154 <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   83158:	18f9      	adds	r1, r7, r3
   8315a:	4620      	mov	r0, r4
   8315c:	b289      	uxth	r1, r1
   8315e:	463a      	mov	r2, r7
   83160:	463b      	mov	r3, r7
   83162:	47c8      	blx	r9
   83164:	e002      	b.n	8316c <prvTimerTask+0x128>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
<<<<<<< HEAD
<<<<<<< HEAD
   828d2:	4620      	mov	r0, r4
   828d4:	4b14      	ldr	r3, [pc, #80]	; (82928 <prvTimerTask+0x178>)
   828d6:	4798      	blx	r3
=======
   83166:	4620      	mov	r0, r4
   83168:	4b14      	ldr	r3, [pc, #80]	; (831bc <prvTimerTask+0x178>)
   8316a:	4798      	blx	r3
>>>>>>> master
=======
   83166:	4620      	mov	r0, r4
   83168:	4b14      	ldr	r3, [pc, #80]	; (831bc <prvTimerTask+0x178>)
   8316a:	4798      	blx	r3
>>>>>>> master

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
<<<<<<< HEAD
<<<<<<< HEAD
   828d8:	6828      	ldr	r0, [r5, #0]
   828da:	a903      	add	r1, sp, #12
   828dc:	2200      	movs	r2, #0
   828de:	4613      	mov	r3, r2
   828e0:	47b0      	blx	r6
   828e2:	2800      	cmp	r0, #0
   828e4:	d1b9      	bne.n	8285a <prvTimerTask+0xaa>
   828e6:	e769      	b.n	827bc <prvTimerTask+0xc>
=======
=======
>>>>>>> master
   8316c:	6828      	ldr	r0, [r5, #0]
   8316e:	a903      	add	r1, sp, #12
   83170:	2200      	movs	r2, #0
   83172:	4613      	mov	r3, r2
   83174:	47b0      	blx	r6
   83176:	2800      	cmp	r0, #0
   83178:	d1b9      	bne.n	830ee <prvTimerTask+0xaa>
   8317a:	e769      	b.n	83050 <prvTimerTask+0xc>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
<<<<<<< HEAD
<<<<<<< HEAD
   828e8:	4b06      	ldr	r3, [pc, #24]	; (82904 <prvTimerTask+0x154>)
   828ea:	4798      	blx	r3
=======
   8317c:	4b06      	ldr	r3, [pc, #24]	; (83198 <prvTimerTask+0x154>)
   8317e:	4798      	blx	r3
>>>>>>> master
=======
   8317c:	4b06      	ldr	r3, [pc, #24]	; (83198 <prvTimerTask+0x154>)
   8317e:	4798      	blx	r3
>>>>>>> master
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
<<<<<<< HEAD
<<<<<<< HEAD
   828ec:	a803      	add	r0, sp, #12
   828ee:	4b06      	ldr	r3, [pc, #24]	; (82908 <prvTimerTask+0x158>)
   828f0:	4798      	blx	r3
   828f2:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   828f4:	9b03      	ldr	r3, [sp, #12]
   828f6:	2b00      	cmp	r3, #0
   828f8:	d099      	beq.n	8282e <prvTimerTask+0x7e>
   828fa:	e7a4      	b.n	82846 <prvTimerTask+0x96>
   828fc:	20078c00 	.word	0x20078c00
   82900:	20078bd0 	.word	0x20078bd0
   82904:	00081ead 	.word	0x00081ead
   82908:	000826f5 	.word	0x000826f5
   8290c:	00082009 	.word	0x00082009
   82910:	000825a5 	.word	0x000825a5
   82914:	0008269d 	.word	0x0008269d
   82918:	00081439 	.word	0x00081439
   8291c:	00081b91 	.word	0x00081b91
   82920:	00081429 	.word	0x00081429
   82924:	00081a2d 	.word	0x00081a2d
   82928:	00081659 	.word	0x00081659
   8292c:	000813b1 	.word	0x000813b1

00082930 <sysclk_init>:
=======
=======
>>>>>>> master
   83180:	a803      	add	r0, sp, #12
   83182:	4b06      	ldr	r3, [pc, #24]	; (8319c <prvTimerTask+0x158>)
   83184:	4798      	blx	r3
   83186:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   83188:	9b03      	ldr	r3, [sp, #12]
   8318a:	2b00      	cmp	r3, #0
   8318c:	d099      	beq.n	830c2 <prvTimerTask+0x7e>
   8318e:	e7a4      	b.n	830da <prvTimerTask+0x96>
   83190:	20078c18 	.word	0x20078c18
   83194:	20078be8 	.word	0x20078be8
   83198:	000826b1 	.word	0x000826b1
   8319c:	00082f89 	.word	0x00082f89
   831a0:	0008280d 	.word	0x0008280d
   831a4:	00082e39 	.word	0x00082e39
   831a8:	00082f31 	.word	0x00082f31
   831ac:	00081b79 	.word	0x00081b79
   831b0:	000822d1 	.word	0x000822d1
   831b4:	00081b69 	.word	0x00081b69
   831b8:	0008216d 	.word	0x0008216d
   831bc:	00081d99 	.word	0x00081d99
   831c0:	00081af1 	.word	0x00081af1

000831c4 <sysclk_init>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82930:	b510      	push	{r4, lr}
=======
   831c4:	b510      	push	{r4, lr}
>>>>>>> master
=======
   831c4:	b510      	push	{r4, lr}
>>>>>>> master
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
<<<<<<< HEAD
<<<<<<< HEAD
   82932:	480e      	ldr	r0, [pc, #56]	; (8296c <sysclk_init+0x3c>)
   82934:	4b0e      	ldr	r3, [pc, #56]	; (82970 <sysclk_init+0x40>)
   82936:	4798      	blx	r3
=======
   831c6:	480e      	ldr	r0, [pc, #56]	; (83200 <sysclk_init+0x3c>)
   831c8:	4b0e      	ldr	r3, [pc, #56]	; (83204 <sysclk_init+0x40>)
   831ca:	4798      	blx	r3
>>>>>>> master
=======
   831c6:	480e      	ldr	r0, [pc, #56]	; (83200 <sysclk_init+0x3c>)
   831c8:	4b0e      	ldr	r3, [pc, #56]	; (83204 <sysclk_init+0x40>)
   831ca:	4798      	blx	r3
>>>>>>> master
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
<<<<<<< HEAD
<<<<<<< HEAD
   82938:	2000      	movs	r0, #0
   8293a:	213e      	movs	r1, #62	; 0x3e
   8293c:	4b0d      	ldr	r3, [pc, #52]	; (82974 <sysclk_init+0x44>)
   8293e:	4798      	blx	r3
=======
=======
>>>>>>> master
   831cc:	2000      	movs	r0, #0
   831ce:	213e      	movs	r1, #62	; 0x3e
   831d0:	4b0d      	ldr	r3, [pc, #52]	; (83208 <sysclk_init+0x44>)
   831d2:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
<<<<<<< HEAD
<<<<<<< HEAD
   82940:	4c0d      	ldr	r4, [pc, #52]	; (82978 <sysclk_init+0x48>)
   82942:	47a0      	blx	r4
=======
   831d4:	4c0d      	ldr	r4, [pc, #52]	; (8320c <sysclk_init+0x48>)
   831d6:	47a0      	blx	r4
>>>>>>> master
=======
   831d4:	4c0d      	ldr	r4, [pc, #52]	; (8320c <sysclk_init+0x48>)
   831d6:	47a0      	blx	r4
>>>>>>> master
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
<<<<<<< HEAD
<<<<<<< HEAD
   82944:	2800      	cmp	r0, #0
   82946:	d0fc      	beq.n	82942 <sysclk_init+0x12>
=======
   831d8:	2800      	cmp	r0, #0
   831da:	d0fc      	beq.n	831d6 <sysclk_init+0x12>
>>>>>>> master
=======
   831d8:	2800      	cmp	r0, #0
   831da:	d0fc      	beq.n	831d6 <sysclk_init+0x12>
>>>>>>> master
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
<<<<<<< HEAD
<<<<<<< HEAD
   82948:	4b0c      	ldr	r3, [pc, #48]	; (8297c <sysclk_init+0x4c>)
   8294a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   8294c:	4a0c      	ldr	r2, [pc, #48]	; (82980 <sysclk_init+0x50>)
   8294e:	4b0d      	ldr	r3, [pc, #52]	; (82984 <sysclk_init+0x54>)
   82950:	629a      	str	r2, [r3, #40]	; 0x28
=======
=======
>>>>>>> master
   831dc:	4b0c      	ldr	r3, [pc, #48]	; (83210 <sysclk_init+0x4c>)
   831de:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   831e0:	4a0c      	ldr	r2, [pc, #48]	; (83214 <sysclk_init+0x50>)
   831e2:	4b0d      	ldr	r3, [pc, #52]	; (83218 <sysclk_init+0x54>)
   831e4:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
<<<<<<< HEAD
<<<<<<< HEAD
   82952:	4c0d      	ldr	r4, [pc, #52]	; (82988 <sysclk_init+0x58>)
   82954:	47a0      	blx	r4
=======
   831e6:	4c0d      	ldr	r4, [pc, #52]	; (8321c <sysclk_init+0x58>)
   831e8:	47a0      	blx	r4
>>>>>>> master
=======
   831e6:	4c0d      	ldr	r4, [pc, #52]	; (8321c <sysclk_init+0x58>)
   831e8:	47a0      	blx	r4
>>>>>>> master
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
<<<<<<< HEAD
<<<<<<< HEAD
   82956:	2800      	cmp	r0, #0
   82958:	d0fc      	beq.n	82954 <sysclk_init+0x24>
=======
   831ea:	2800      	cmp	r0, #0
   831ec:	d0fc      	beq.n	831e8 <sysclk_init+0x24>
>>>>>>> master
=======
   831ea:	2800      	cmp	r0, #0
   831ec:	d0fc      	beq.n	831e8 <sysclk_init+0x24>
>>>>>>> master
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
<<<<<<< HEAD
<<<<<<< HEAD
   8295a:	2010      	movs	r0, #16
   8295c:	4b0b      	ldr	r3, [pc, #44]	; (8298c <sysclk_init+0x5c>)
   8295e:	4798      	blx	r3
=======
   831ee:	2010      	movs	r0, #16
   831f0:	4b0b      	ldr	r3, [pc, #44]	; (83220 <sysclk_init+0x5c>)
   831f2:	4798      	blx	r3
>>>>>>> master
=======
   831ee:	2010      	movs	r0, #16
   831f0:	4b0b      	ldr	r3, [pc, #44]	; (83220 <sysclk_init+0x5c>)
   831f2:	4798      	blx	r3
>>>>>>> master
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
<<<<<<< HEAD
<<<<<<< HEAD
   82960:	4b0b      	ldr	r3, [pc, #44]	; (82990 <sysclk_init+0x60>)
   82962:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82964:	4801      	ldr	r0, [pc, #4]	; (8296c <sysclk_init+0x3c>)
   82966:	4b02      	ldr	r3, [pc, #8]	; (82970 <sysclk_init+0x40>)
   82968:	4798      	blx	r3
   8296a:	bd10      	pop	{r4, pc}
   8296c:	0501bd00 	.word	0x0501bd00
   82970:	200700a5 	.word	0x200700a5
   82974:	00082db5 	.word	0x00082db5
   82978:	00082e09 	.word	0x00082e09
   8297c:	00082e19 	.word	0x00082e19
   82980:	200d3f01 	.word	0x200d3f01
   82984:	400e0600 	.word	0x400e0600
   82988:	00082e29 	.word	0x00082e29
   8298c:	00082d51 	.word	0x00082d51
   82990:	00082f45 	.word	0x00082f45

00082994 <board_init>:
=======
=======
>>>>>>> master
   831f4:	4b0b      	ldr	r3, [pc, #44]	; (83224 <sysclk_init+0x60>)
   831f6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   831f8:	4801      	ldr	r0, [pc, #4]	; (83200 <sysclk_init+0x3c>)
   831fa:	4b02      	ldr	r3, [pc, #8]	; (83204 <sysclk_init+0x40>)
   831fc:	4798      	blx	r3
   831fe:	bd10      	pop	{r4, pc}
   83200:	0501bd00 	.word	0x0501bd00
   83204:	200700a5 	.word	0x200700a5
   83208:	00083669 	.word	0x00083669
   8320c:	000836bd 	.word	0x000836bd
   83210:	000836cd 	.word	0x000836cd
   83214:	200d3f01 	.word	0x200d3f01
   83218:	400e0600 	.word	0x400e0600
   8321c:	000836dd 	.word	0x000836dd
   83220:	00083605 	.word	0x00083605
   83224:	000837f9 	.word	0x000837f9

00083228 <board_init>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82994:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   82996:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8299a:	4b13      	ldr	r3, [pc, #76]	; (829e8 <board_init+0x54>)
   8299c:	605a      	str	r2, [r3, #4]
   8299e:	200b      	movs	r0, #11
   829a0:	4c12      	ldr	r4, [pc, #72]	; (829ec <board_init+0x58>)
   829a2:	47a0      	blx	r4
   829a4:	200c      	movs	r0, #12
   829a6:	47a0      	blx	r4
   829a8:	200d      	movs	r0, #13
   829aa:	47a0      	blx	r4
   829ac:	200e      	movs	r0, #14
   829ae:	47a0      	blx	r4
=======
=======
>>>>>>> master
   83228:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   8322a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8322e:	4b1b      	ldr	r3, [pc, #108]	; (8329c <board_init+0x74>)
   83230:	605a      	str	r2, [r3, #4]
   83232:	200b      	movs	r0, #11
   83234:	4c1a      	ldr	r4, [pc, #104]	; (832a0 <board_init+0x78>)
   83236:	47a0      	blx	r4
   83238:	200c      	movs	r0, #12
   8323a:	47a0      	blx	r4
   8323c:	200d      	movs	r0, #13
   8323e:	47a0      	blx	r4
   83240:	200e      	movs	r0, #14
   83242:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
<<<<<<< HEAD
<<<<<<< HEAD
   829b0:	203b      	movs	r0, #59	; 0x3b
   829b2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   829b6:	4c0e      	ldr	r4, [pc, #56]	; (829f0 <board_init+0x5c>)
   829b8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   829ba:	2055      	movs	r0, #85	; 0x55
   829bc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   829c0:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   829c2:	2056      	movs	r0, #86	; 0x56
   829c4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   829c8:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   829ca:	2068      	movs	r0, #104	; 0x68
   829cc:	4909      	ldr	r1, [pc, #36]	; (829f4 <board_init+0x60>)
   829ce:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   829d0:	205c      	movs	r0, #92	; 0x5c
   829d2:	4909      	ldr	r1, [pc, #36]	; (829f8 <board_init+0x64>)
   829d4:	47a0      	blx	r4
=======
=======
>>>>>>> master
   83244:	203b      	movs	r0, #59	; 0x3b
   83246:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8324a:	4c16      	ldr	r4, [pc, #88]	; (832a4 <board_init+0x7c>)
   8324c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8324e:	2055      	movs	r0, #85	; 0x55
   83250:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   83254:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   83256:	2056      	movs	r0, #86	; 0x56
   83258:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8325c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8325e:	2068      	movs	r0, #104	; 0x68
   83260:	4911      	ldr	r1, [pc, #68]	; (832a8 <board_init+0x80>)
   83262:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   83264:	205c      	movs	r0, #92	; 0x5c
   83266:	4911      	ldr	r1, [pc, #68]	; (832ac <board_init+0x84>)
   83268:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
<<<<<<< HEAD
<<<<<<< HEAD
   829d6:	4809      	ldr	r0, [pc, #36]	; (829fc <board_init+0x68>)
   829d8:	f44f 7140 	mov.w	r1, #768	; 0x300
   829dc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   829e0:	4b07      	ldr	r3, [pc, #28]	; (82a00 <board_init+0x6c>)
   829e2:	4798      	blx	r3
   829e4:	bd10      	pop	{r4, pc}
   829e6:	bf00      	nop
   829e8:	400e1a50 	.word	0x400e1a50
   829ec:	00082e39 	.word	0x00082e39
   829f0:	00082af9 	.word	0x00082af9
   829f4:	28000079 	.word	0x28000079
   829f8:	28000001 	.word	0x28000001
   829fc:	400e0e00 	.word	0x400e0e00
   82a00:	00082bcd 	.word	0x00082bcd

00082a04 <pio_get>:
=======
=======
>>>>>>> master
   8326a:	4811      	ldr	r0, [pc, #68]	; (832b0 <board_init+0x88>)
   8326c:	f44f 7140 	mov.w	r1, #768	; 0x300
   83270:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   83274:	4b0f      	ldr	r3, [pc, #60]	; (832b4 <board_init+0x8c>)
   83276:	4798      	blx	r3
		gpio_configure_pin(SPI1_NPCS3_GPIO, SPI1_NPCS3_FLAGS);
#   endif
#endif

#ifdef CONF_BOARD_TWI0
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
   83278:	2011      	movs	r0, #17
   8327a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8327e:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
   83280:	2012      	movs	r0, #18
   83282:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83286:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   83288:	202b      	movs	r0, #43	; 0x2b
   8328a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8328e:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   83290:	202a      	movs	r0, #42	; 0x2a
   83292:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83296:	47a0      	blx	r4
   83298:	bd10      	pop	{r4, pc}
   8329a:	bf00      	nop
   8329c:	400e1a50 	.word	0x400e1a50
   832a0:	000836ed 	.word	0x000836ed
   832a4:	000833ad 	.word	0x000833ad
   832a8:	28000079 	.word	0x28000079
   832ac:	28000001 	.word	0x28000001
   832b0:	400e0e00 	.word	0x400e0e00
   832b4:	00083481 	.word	0x00083481

000832b8 <pio_get>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
uint32_t pio_get(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
	uint32_t ul_reg;

	if ((ul_type == PIO_OUTPUT_0) || (ul_type == PIO_OUTPUT_1)) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a04:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   82a08:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   82a0c:	bf0c      	ite	eq
   82a0e:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   82a10:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   82a12:	4213      	tst	r3, r2
=======
=======
>>>>>>> master
   832b8:	f021 6100 	bic.w	r1, r1, #134217728	; 0x8000000
   832bc:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
		ul_reg = p_pio->PIO_ODSR;
   832c0:	bf0c      	ite	eq
   832c2:	6b83      	ldreq	r3, [r0, #56]	; 0x38
	} else {
		ul_reg = p_pio->PIO_PDSR;
   832c4:	6bc3      	ldrne	r3, [r0, #60]	; 0x3c
	}

	if ((ul_reg & ul_mask) == 0) {
   832c6:	4213      	tst	r3, r2
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return 0;
	} else {
		return 1;
	}
}
<<<<<<< HEAD
<<<<<<< HEAD
   82a14:	bf0c      	ite	eq
   82a16:	2000      	moveq	r0, #0
   82a18:	2001      	movne	r0, #1
   82a1a:	4770      	bx	lr

00082a1c <pio_set_peripheral>:
=======
=======
>>>>>>> master
   832c8:	bf0c      	ite	eq
   832ca:	2000      	moveq	r0, #0
   832cc:	2001      	movne	r0, #1
   832ce:	4770      	bx	lr

000832d0 <pio_set_peripheral>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82a1c:	6442      	str	r2, [r0, #68]	; 0x44
=======
   832d0:	6442      	str	r2, [r0, #68]	; 0x44
>>>>>>> master
=======
   832d0:	6442      	str	r2, [r0, #68]	; 0x44
>>>>>>> master
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a1e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82a22:	d016      	beq.n	82a52 <pio_set_peripheral+0x36>
   82a24:	d804      	bhi.n	82a30 <pio_set_peripheral+0x14>
   82a26:	b1c1      	cbz	r1, 82a5a <pio_set_peripheral+0x3e>
   82a28:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82a2c:	d00a      	beq.n	82a44 <pio_set_peripheral+0x28>
   82a2e:	e013      	b.n	82a58 <pio_set_peripheral+0x3c>
   82a30:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82a34:	d011      	beq.n	82a5a <pio_set_peripheral+0x3e>
   82a36:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   82a3a:	d00e      	beq.n	82a5a <pio_set_peripheral+0x3e>
   82a3c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82a40:	d10a      	bne.n	82a58 <pio_set_peripheral+0x3c>
   82a42:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82a44:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   82a46:	6f01      	ldr	r1, [r0, #112]	; 0x70
   82a48:	400b      	ands	r3, r1
   82a4a:	ea23 0302 	bic.w	r3, r3, r2
   82a4e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82a50:	e002      	b.n	82a58 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82a52:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82a54:	4313      	orrs	r3, r2
   82a56:	6703      	str	r3, [r0, #112]	; 0x70
=======
=======
>>>>>>> master
   832d2:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   832d6:	d016      	beq.n	83306 <pio_set_peripheral+0x36>
   832d8:	d804      	bhi.n	832e4 <pio_set_peripheral+0x14>
   832da:	b1c1      	cbz	r1, 8330e <pio_set_peripheral+0x3e>
   832dc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   832e0:	d00a      	beq.n	832f8 <pio_set_peripheral+0x28>
   832e2:	e013      	b.n	8330c <pio_set_peripheral+0x3c>
   832e4:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   832e8:	d011      	beq.n	8330e <pio_set_peripheral+0x3e>
   832ea:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   832ee:	d00e      	beq.n	8330e <pio_set_peripheral+0x3e>
   832f0:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   832f4:	d10a      	bne.n	8330c <pio_set_peripheral+0x3c>
   832f6:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   832f8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   832fa:	6f01      	ldr	r1, [r0, #112]	; 0x70
   832fc:	400b      	ands	r3, r1
   832fe:	ea23 0302 	bic.w	r3, r3, r2
   83302:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   83304:	e002      	b.n	8330c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   83306:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   83308:	4313      	orrs	r3, r2
   8330a:	6703      	str	r3, [r0, #112]	; 0x70
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82a58:	6042      	str	r2, [r0, #4]
   82a5a:	4770      	bx	lr

00082a5c <pio_set_input>:
=======
=======
>>>>>>> master
   8330c:	6042      	str	r2, [r0, #4]
   8330e:	4770      	bx	lr

00083310 <pio_set_input>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82a5c:	6441      	str	r1, [r0, #68]	; 0x44
=======
   83310:	6441      	str	r1, [r0, #68]	; 0x44
>>>>>>> master
=======
   83310:	6441      	str	r1, [r0, #68]	; 0x44
>>>>>>> master
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a5e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82a62:	bf14      	ite	ne
   82a64:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82a66:	6601      	streq	r1, [r0, #96]	; 0x60
=======
=======
>>>>>>> master
   83312:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   83316:	bf14      	ite	ne
   83318:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8331a:	6601      	streq	r1, [r0, #96]	; 0x60
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a68:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82a6c:	bf14      	ite	ne
   82a6e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82a70:	6241      	streq	r1, [r0, #36]	; 0x24
=======
=======
>>>>>>> master
   8331c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   83320:	bf14      	ite	ne
   83322:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   83324:	6241      	streq	r1, [r0, #36]	; 0x24
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a72:	f012 0f02 	tst.w	r2, #2
   82a76:	d002      	beq.n	82a7e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   82a78:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82a7c:	e004      	b.n	82a88 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82a7e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82a82:	bf18      	it	ne
   82a84:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
=======
=======
>>>>>>> master
   83326:	f012 0f02 	tst.w	r2, #2
   8332a:	d002      	beq.n	83332 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8332c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   83330:	e004      	b.n	8333c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   83332:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   83336:	bf18      	it	ne
   83338:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82a88:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   82a8a:	6001      	str	r1, [r0, #0]
   82a8c:	4770      	bx	lr
   82a8e:	bf00      	nop

00082a90 <pio_set_output>:
=======
=======
>>>>>>> master
   8333c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8333e:	6001      	str	r1, [r0, #0]
   83340:	4770      	bx	lr
   83342:	bf00      	nop

00083344 <pio_set_output>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82a90:	b410      	push	{r4}
=======
   83344:	b410      	push	{r4}
>>>>>>> master
=======
   83344:	b410      	push	{r4}
>>>>>>> master
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82a92:	6441      	str	r1, [r0, #68]	; 0x44
=======
   83346:	6441      	str	r1, [r0, #68]	; 0x44
>>>>>>> master
=======
   83346:	6441      	str	r1, [r0, #68]	; 0x44
>>>>>>> master
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a94:	9c01      	ldr	r4, [sp, #4]
   82a96:	b10c      	cbz	r4, 82a9c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   82a98:	6641      	str	r1, [r0, #100]	; 0x64
   82a9a:	e000      	b.n	82a9e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82a9c:	6601      	str	r1, [r0, #96]	; 0x60
=======
=======
>>>>>>> master
   83348:	9c01      	ldr	r4, [sp, #4]
   8334a:	b10c      	cbz	r4, 83350 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8334c:	6641      	str	r1, [r0, #100]	; 0x64
   8334e:	e000      	b.n	83352 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83350:	6601      	str	r1, [r0, #96]	; 0x60
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82a9e:	b10b      	cbz	r3, 82aa4 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   82aa0:	6501      	str	r1, [r0, #80]	; 0x50
   82aa2:	e000      	b.n	82aa6 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   82aa4:	6541      	str	r1, [r0, #84]	; 0x54
=======
=======
>>>>>>> master
   83352:	b10b      	cbz	r3, 83358 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   83354:	6501      	str	r1, [r0, #80]	; 0x50
   83356:	e000      	b.n	8335a <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   83358:	6541      	str	r1, [r0, #84]	; 0x54
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	/* Set default value */
	if (ul_default_level) {
<<<<<<< HEAD
<<<<<<< HEAD
   82aa6:	b10a      	cbz	r2, 82aac <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   82aa8:	6301      	str	r1, [r0, #48]	; 0x30
   82aaa:	e000      	b.n	82aae <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   82aac:	6341      	str	r1, [r0, #52]	; 0x34
=======
=======
>>>>>>> master
   8335a:	b10a      	cbz	r2, 83360 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   8335c:	6301      	str	r1, [r0, #48]	; 0x30
   8335e:	e000      	b.n	83362 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   83360:	6341      	str	r1, [r0, #52]	; 0x34
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82aae:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   82ab0:	6001      	str	r1, [r0, #0]
}
   82ab2:	f85d 4b04 	ldr.w	r4, [sp], #4
   82ab6:	4770      	bx	lr

00082ab8 <pio_configure_interrupt>:
=======
=======
>>>>>>> master
   83362:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   83364:	6001      	str	r1, [r0, #0]
}
   83366:	f85d 4b04 	ldr.w	r4, [sp], #4
   8336a:	4770      	bx	lr

0008336c <pio_configure_interrupt>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ab8:	f012 0f10 	tst.w	r2, #16
   82abc:	d010      	beq.n	82ae0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   82abe:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
=======
=======
>>>>>>> master
   8336c:	f012 0f10 	tst.w	r2, #16
   83370:	d010      	beq.n	83394 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   83372:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ac2:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   82ac6:	bf14      	ite	ne
   82ac8:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   82acc:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
=======
=======
>>>>>>> master
   83376:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   8337a:	bf14      	ite	ne
   8337c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   83380:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ad0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   82ad4:	bf14      	ite	ne
   82ad6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   82ada:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   82ade:	4770      	bx	lr
=======
=======
>>>>>>> master
   83384:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   83388:	bf14      	ite	ne
   8338a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   8338e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   83392:	4770      	bx	lr
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
<<<<<<< HEAD
<<<<<<< HEAD
   82ae0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   82ae4:	4770      	bx	lr
   82ae6:	bf00      	nop

00082ae8 <pio_enable_interrupt>:
=======
=======
>>>>>>> master
   83394:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   83398:	4770      	bx	lr
   8339a:	bf00      	nop

0008339c <pio_enable_interrupt>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
<<<<<<< HEAD
<<<<<<< HEAD
   82ae8:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   82aea:	6401      	str	r1, [r0, #64]	; 0x40
   82aec:	4770      	bx	lr
   82aee:	bf00      	nop

00082af0 <pio_get_interrupt_status>:
=======
=======
>>>>>>> master
   8339c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   8339e:	6401      	str	r1, [r0, #64]	; 0x40
   833a0:	4770      	bx	lr
   833a2:	bf00      	nop

000833a4 <pio_get_interrupt_status>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
<<<<<<< HEAD
<<<<<<< HEAD
   82af0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   82af2:	4770      	bx	lr

00082af4 <pio_get_interrupt_mask>:
=======
=======
>>>>>>> master
   833a4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   833a6:	4770      	bx	lr

000833a8 <pio_get_interrupt_mask>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
<<<<<<< HEAD
<<<<<<< HEAD
   82af4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   82af6:	4770      	bx	lr

00082af8 <pio_configure_pin>:
=======
=======
>>>>>>> master
   833a8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   833aa:	4770      	bx	lr

000833ac <pio_configure_pin>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82af8:	b570      	push	{r4, r5, r6, lr}
   82afa:	b082      	sub	sp, #8
   82afc:	460d      	mov	r5, r1
=======
   833ac:	b570      	push	{r4, r5, r6, lr}
   833ae:	b082      	sub	sp, #8
   833b0:	460d      	mov	r5, r1
>>>>>>> master
=======
   833ac:	b570      	push	{r4, r5, r6, lr}
   833ae:	b082      	sub	sp, #8
   833b0:	460d      	mov	r5, r1
>>>>>>> master
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
<<<<<<< HEAD
<<<<<<< HEAD
   82afe:	0944      	lsrs	r4, r0, #5
   82b00:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82b04:	f204 7407 	addw	r4, r4, #1799	; 0x707
   82b08:	0266      	lsls	r6, r4, #9
=======
=======
>>>>>>> master
   833b2:	0944      	lsrs	r4, r0, #5
   833b4:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   833b8:	f204 7407 	addw	r4, r4, #1799	; 0x707
   833bc:	0266      	lsls	r6, r4, #9
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
<<<<<<< HEAD
<<<<<<< HEAD
   82b0a:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82b0e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82b12:	d030      	beq.n	82b76 <pio_configure_pin+0x7e>
   82b14:	d806      	bhi.n	82b24 <pio_configure_pin+0x2c>
   82b16:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82b1a:	d00a      	beq.n	82b32 <pio_configure_pin+0x3a>
   82b1c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82b20:	d018      	beq.n	82b54 <pio_configure_pin+0x5c>
   82b22:	e049      	b.n	82bb8 <pio_configure_pin+0xc0>
   82b24:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82b28:	d030      	beq.n	82b8c <pio_configure_pin+0x94>
   82b2a:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82b2e:	d02d      	beq.n	82b8c <pio_configure_pin+0x94>
   82b30:	e042      	b.n	82bb8 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82b32:	f000 001f 	and.w	r0, r0, #31
   82b36:	2401      	movs	r4, #1
   82b38:	4084      	lsls	r4, r0
   82b3a:	4630      	mov	r0, r6
   82b3c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82b40:	4622      	mov	r2, r4
   82b42:	4b1f      	ldr	r3, [pc, #124]	; (82bc0 <pio_configure_pin+0xc8>)
   82b44:	4798      	blx	r3
=======
=======
>>>>>>> master
   833be:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   833c2:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   833c6:	d030      	beq.n	8342a <pio_configure_pin+0x7e>
   833c8:	d806      	bhi.n	833d8 <pio_configure_pin+0x2c>
   833ca:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   833ce:	d00a      	beq.n	833e6 <pio_configure_pin+0x3a>
   833d0:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   833d4:	d018      	beq.n	83408 <pio_configure_pin+0x5c>
   833d6:	e049      	b.n	8346c <pio_configure_pin+0xc0>
   833d8:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   833dc:	d030      	beq.n	83440 <pio_configure_pin+0x94>
   833de:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   833e2:	d02d      	beq.n	83440 <pio_configure_pin+0x94>
   833e4:	e042      	b.n	8346c <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   833e6:	f000 001f 	and.w	r0, r0, #31
   833ea:	2401      	movs	r4, #1
   833ec:	4084      	lsls	r4, r0
   833ee:	4630      	mov	r0, r6
   833f0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   833f4:	4622      	mov	r2, r4
   833f6:	4b1f      	ldr	r3, [pc, #124]	; (83474 <pio_configure_pin+0xc8>)
   833f8:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82b46:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82b4a:	bf14      	ite	ne
   82b4c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82b4e:	6634      	streq	r4, [r6, #96]	; 0x60
=======
=======
>>>>>>> master
   833fa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   833fe:	bf14      	ite	ne
   83400:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83402:	6634      	streq	r4, [r6, #96]	; 0x60
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82b50:	2001      	movs	r0, #1
   82b52:	e032      	b.n	82bba <pio_configure_pin+0xc2>
=======
   83404:	2001      	movs	r0, #1
   83406:	e032      	b.n	8346e <pio_configure_pin+0xc2>
>>>>>>> master
=======
   83404:	2001      	movs	r0, #1
   83406:	e032      	b.n	8346e <pio_configure_pin+0xc2>
>>>>>>> master
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
<<<<<<< HEAD
<<<<<<< HEAD
   82b54:	f000 001f 	and.w	r0, r0, #31
   82b58:	2401      	movs	r4, #1
   82b5a:	4084      	lsls	r4, r0
   82b5c:	4630      	mov	r0, r6
   82b5e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82b62:	4622      	mov	r2, r4
   82b64:	4b16      	ldr	r3, [pc, #88]	; (82bc0 <pio_configure_pin+0xc8>)
   82b66:	4798      	blx	r3
=======
=======
>>>>>>> master
   83408:	f000 001f 	and.w	r0, r0, #31
   8340c:	2401      	movs	r4, #1
   8340e:	4084      	lsls	r4, r0
   83410:	4630      	mov	r0, r6
   83412:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83416:	4622      	mov	r2, r4
   83418:	4b16      	ldr	r3, [pc, #88]	; (83474 <pio_configure_pin+0xc8>)
   8341a:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82b68:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82b6c:	bf14      	ite	ne
   82b6e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82b70:	6634      	streq	r4, [r6, #96]	; 0x60
=======
=======
>>>>>>> master
   8341c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   83420:	bf14      	ite	ne
   83422:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   83424:	6634      	streq	r4, [r6, #96]	; 0x60
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82b72:	2001      	movs	r0, #1
   82b74:	e021      	b.n	82bba <pio_configure_pin+0xc2>
=======
   83426:	2001      	movs	r0, #1
   83428:	e021      	b.n	8346e <pio_configure_pin+0xc2>
>>>>>>> master
=======
   83426:	2001      	movs	r0, #1
   83428:	e021      	b.n	8346e <pio_configure_pin+0xc2>
>>>>>>> master
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
<<<<<<< HEAD
<<<<<<< HEAD
   82b76:	f000 011f 	and.w	r1, r0, #31
   82b7a:	2401      	movs	r4, #1
   82b7c:	4630      	mov	r0, r6
   82b7e:	fa04 f101 	lsl.w	r1, r4, r1
   82b82:	462a      	mov	r2, r5
   82b84:	4b0f      	ldr	r3, [pc, #60]	; (82bc4 <pio_configure_pin+0xcc>)
   82b86:	4798      	blx	r3
=======
=======
>>>>>>> master
   8342a:	f000 011f 	and.w	r1, r0, #31
   8342e:	2401      	movs	r4, #1
   83430:	4630      	mov	r0, r6
   83432:	fa04 f101 	lsl.w	r1, r4, r1
   83436:	462a      	mov	r2, r5
   83438:	4b0f      	ldr	r3, [pc, #60]	; (83478 <pio_configure_pin+0xcc>)
   8343a:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82b88:	4620      	mov	r0, r4
=======
   8343c:	4620      	mov	r0, r4
>>>>>>> master
=======
   8343c:	4620      	mov	r0, r4
>>>>>>> master
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
<<<<<<< HEAD
<<<<<<< HEAD
   82b8a:	e016      	b.n	82bba <pio_configure_pin+0xc2>
=======
   8343e:	e016      	b.n	8346e <pio_configure_pin+0xc2>
>>>>>>> master
=======
   8343e:	e016      	b.n	8346e <pio_configure_pin+0xc2>
>>>>>>> master

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
<<<<<<< HEAD
<<<<<<< HEAD
   82b8c:	f000 011f 	and.w	r1, r0, #31
   82b90:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82b92:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
=======
=======
>>>>>>> master
   83440:	f000 011f 	and.w	r1, r0, #31
   83444:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   83446:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
<<<<<<< HEAD
<<<<<<< HEAD
   82b96:	ea05 0304 	and.w	r3, r5, r4
   82b9a:	9300      	str	r3, [sp, #0]
   82b9c:	4630      	mov	r0, r6
   82b9e:	fa04 f101 	lsl.w	r1, r4, r1
   82ba2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82ba6:	bf14      	ite	ne
   82ba8:	2200      	movne	r2, #0
   82baa:	2201      	moveq	r2, #1
   82bac:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82bb0:	4d05      	ldr	r5, [pc, #20]	; (82bc8 <pio_configure_pin+0xd0>)
   82bb2:	47a8      	blx	r5
=======
=======
>>>>>>> master
   8344a:	ea05 0304 	and.w	r3, r5, r4
   8344e:	9300      	str	r3, [sp, #0]
   83450:	4630      	mov	r0, r6
   83452:	fa04 f101 	lsl.w	r1, r4, r1
   83456:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8345a:	bf14      	ite	ne
   8345c:	2200      	movne	r2, #0
   8345e:	2201      	moveq	r2, #1
   83460:	f3c5 0380 	ubfx	r3, r5, #2, #1
   83464:	4d05      	ldr	r5, [pc, #20]	; (8347c <pio_configure_pin+0xd0>)
   83466:	47a8      	blx	r5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82bb4:	4620      	mov	r0, r4
=======
   83468:	4620      	mov	r0, r4
>>>>>>> master
=======
   83468:	4620      	mov	r0, r4
>>>>>>> master
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
<<<<<<< HEAD
<<<<<<< HEAD
   82bb6:	e000      	b.n	82bba <pio_configure_pin+0xc2>

	default:
		return 0;
   82bb8:	2000      	movs	r0, #0
=======
=======
>>>>>>> master
   8346a:	e000      	b.n	8346e <pio_configure_pin+0xc2>

	default:
		return 0;
   8346c:	2000      	movs	r0, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	return 1;
}
<<<<<<< HEAD
<<<<<<< HEAD
   82bba:	b002      	add	sp, #8
   82bbc:	bd70      	pop	{r4, r5, r6, pc}
   82bbe:	bf00      	nop
   82bc0:	00082a1d 	.word	0x00082a1d
   82bc4:	00082a5d 	.word	0x00082a5d
   82bc8:	00082a91 	.word	0x00082a91

00082bcc <pio_configure_pin_group>:
=======
=======
>>>>>>> master
   8346e:	b002      	add	sp, #8
   83470:	bd70      	pop	{r4, r5, r6, pc}
   83472:	bf00      	nop
   83474:	000832d1 	.word	0x000832d1
   83478:	00083311 	.word	0x00083311
   8347c:	00083345 	.word	0x00083345

00083480 <pio_configure_pin_group>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
   82bce:	b083      	sub	sp, #12
   82bd0:	4607      	mov	r7, r0
   82bd2:	460e      	mov	r6, r1
   82bd4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   82bd6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   82bda:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82bde:	d026      	beq.n	82c2e <pio_configure_pin_group+0x62>
   82be0:	d806      	bhi.n	82bf0 <pio_configure_pin_group+0x24>
   82be2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   82be6:	d00a      	beq.n	82bfe <pio_configure_pin_group+0x32>
   82be8:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82bec:	d013      	beq.n	82c16 <pio_configure_pin_group+0x4a>
   82bee:	e034      	b.n	82c5a <pio_configure_pin_group+0x8e>
   82bf0:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   82bf4:	d01f      	beq.n	82c36 <pio_configure_pin_group+0x6a>
   82bf6:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82bfa:	d01c      	beq.n	82c36 <pio_configure_pin_group+0x6a>
   82bfc:	e02d      	b.n	82c5a <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82bfe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82c02:	4632      	mov	r2, r6
   82c04:	4b16      	ldr	r3, [pc, #88]	; (82c60 <pio_configure_pin_group+0x94>)
   82c06:	4798      	blx	r3
=======
=======
>>>>>>> master
   83480:	b5f0      	push	{r4, r5, r6, r7, lr}
   83482:	b083      	sub	sp, #12
   83484:	4607      	mov	r7, r0
   83486:	460e      	mov	r6, r1
   83488:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8348a:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   8348e:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   83492:	d026      	beq.n	834e2 <pio_configure_pin_group+0x62>
   83494:	d806      	bhi.n	834a4 <pio_configure_pin_group+0x24>
   83496:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8349a:	d00a      	beq.n	834b2 <pio_configure_pin_group+0x32>
   8349c:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   834a0:	d013      	beq.n	834ca <pio_configure_pin_group+0x4a>
   834a2:	e034      	b.n	8350e <pio_configure_pin_group+0x8e>
   834a4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   834a8:	d01f      	beq.n	834ea <pio_configure_pin_group+0x6a>
   834aa:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   834ae:	d01c      	beq.n	834ea <pio_configure_pin_group+0x6a>
   834b0:	e02d      	b.n	8350e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   834b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   834b6:	4632      	mov	r2, r6
   834b8:	4b16      	ldr	r3, [pc, #88]	; (83514 <pio_configure_pin_group+0x94>)
   834ba:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82c08:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82c0c:	bf14      	ite	ne
   82c0e:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82c10:	663e      	streq	r6, [r7, #96]	; 0x60
=======
=======
>>>>>>> master
   834bc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   834c0:	bf14      	ite	ne
   834c2:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   834c4:	663e      	streq	r6, [r7, #96]	; 0x60
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82c12:	2001      	movs	r0, #1
   82c14:	e022      	b.n	82c5c <pio_configure_pin_group+0x90>
=======
   834c6:	2001      	movs	r0, #1
   834c8:	e022      	b.n	83510 <pio_configure_pin_group+0x90>
>>>>>>> master
=======
   834c6:	2001      	movs	r0, #1
   834c8:	e022      	b.n	83510 <pio_configure_pin_group+0x90>
>>>>>>> master
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
<<<<<<< HEAD
<<<<<<< HEAD
   82c16:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82c1a:	4632      	mov	r2, r6
   82c1c:	4b10      	ldr	r3, [pc, #64]	; (82c60 <pio_configure_pin_group+0x94>)
   82c1e:	4798      	blx	r3
=======
=======
>>>>>>> master
   834ca:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   834ce:	4632      	mov	r2, r6
   834d0:	4b10      	ldr	r3, [pc, #64]	; (83514 <pio_configure_pin_group+0x94>)
   834d2:	4798      	blx	r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
<<<<<<< HEAD
<<<<<<< HEAD
   82c20:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82c24:	bf14      	ite	ne
   82c26:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82c28:	663e      	streq	r6, [r7, #96]	; 0x60
=======
=======
>>>>>>> master
   834d4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   834d8:	bf14      	ite	ne
   834da:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   834dc:	663e      	streq	r6, [r7, #96]	; 0x60
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82c2a:	2001      	movs	r0, #1
   82c2c:	e016      	b.n	82c5c <pio_configure_pin_group+0x90>
=======
   834de:	2001      	movs	r0, #1
   834e0:	e016      	b.n	83510 <pio_configure_pin_group+0x90>
>>>>>>> master
=======
   834de:	2001      	movs	r0, #1
   834e0:	e016      	b.n	83510 <pio_configure_pin_group+0x90>
>>>>>>> master
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
<<<<<<< HEAD
<<<<<<< HEAD
   82c2e:	4b0d      	ldr	r3, [pc, #52]	; (82c64 <pio_configure_pin_group+0x98>)
   82c30:	4798      	blx	r3
=======
   834e2:	4b0d      	ldr	r3, [pc, #52]	; (83518 <pio_configure_pin_group+0x98>)
   834e4:	4798      	blx	r3
>>>>>>> master
=======
   834e2:	4b0d      	ldr	r3, [pc, #52]	; (83518 <pio_configure_pin_group+0x98>)
   834e4:	4798      	blx	r3
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82c32:	2001      	movs	r0, #1
=======
   834e6:	2001      	movs	r0, #1
>>>>>>> master
=======
   834e6:	2001      	movs	r0, #1
>>>>>>> master
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
<<<<<<< HEAD
<<<<<<< HEAD
   82c34:	e012      	b.n	82c5c <pio_configure_pin_group+0x90>
=======
   834e8:	e012      	b.n	83510 <pio_configure_pin_group+0x90>
>>>>>>> master
=======
   834e8:	e012      	b.n	83510 <pio_configure_pin_group+0x90>
>>>>>>> master

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
<<<<<<< HEAD
<<<<<<< HEAD
   82c36:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
=======
   834ea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
>>>>>>> master
=======
   834ea:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
>>>>>>> master
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
<<<<<<< HEAD
<<<<<<< HEAD
   82c3a:	f005 0301 	and.w	r3, r5, #1
   82c3e:	9300      	str	r3, [sp, #0]
   82c40:	4638      	mov	r0, r7
   82c42:	4631      	mov	r1, r6
   82c44:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   82c48:	bf14      	ite	ne
   82c4a:	2200      	movne	r2, #0
   82c4c:	2201      	moveq	r2, #1
   82c4e:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82c52:	4c05      	ldr	r4, [pc, #20]	; (82c68 <pio_configure_pin_group+0x9c>)
   82c54:	47a0      	blx	r4
=======
=======
>>>>>>> master
   834ee:	f005 0301 	and.w	r3, r5, #1
   834f2:	9300      	str	r3, [sp, #0]
   834f4:	4638      	mov	r0, r7
   834f6:	4631      	mov	r1, r6
   834f8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   834fc:	bf14      	ite	ne
   834fe:	2200      	movne	r2, #0
   83500:	2201      	moveq	r2, #1
   83502:	f3c5 0380 	ubfx	r3, r5, #2, #1
   83506:	4c05      	ldr	r4, [pc, #20]	; (8351c <pio_configure_pin_group+0x9c>)
   83508:	47a0      	blx	r4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	default:
		return 0;
	}

	return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82c56:	2001      	movs	r0, #1
=======
   8350a:	2001      	movs	r0, #1
>>>>>>> master
=======
   8350a:	2001      	movs	r0, #1
>>>>>>> master
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
<<<<<<< HEAD
<<<<<<< HEAD
   82c58:	e000      	b.n	82c5c <pio_configure_pin_group+0x90>

	default:
		return 0;
   82c5a:	2000      	movs	r0, #0
=======
=======
>>>>>>> master
   8350c:	e000      	b.n	83510 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8350e:	2000      	movs	r0, #0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	return 1;
}
<<<<<<< HEAD
<<<<<<< HEAD
   82c5c:	b003      	add	sp, #12
   82c5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82c60:	00082a1d 	.word	0x00082a1d
   82c64:	00082a5d 	.word	0x00082a5d
   82c68:	00082a91 	.word	0x00082a91

00082c6c <pio_handler_process>:
=======
=======
>>>>>>> master
   83510:	b003      	add	sp, #12
   83512:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83514:	000832d1 	.word	0x000832d1
   83518:	00083311 	.word	0x00083311
   8351c:	00083345 	.word	0x00083345

00083520 <pio_handler_process>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82c6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82c70:	4604      	mov	r4, r0
   82c72:	460e      	mov	r6, r1
=======
   83520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83524:	4604      	mov	r4, r0
   83526:	460e      	mov	r6, r1
>>>>>>> master
=======
   83520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83524:	4604      	mov	r4, r0
   83526:	460e      	mov	r6, r1
>>>>>>> master
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
<<<<<<< HEAD
<<<<<<< HEAD
   82c74:	4b10      	ldr	r3, [pc, #64]	; (82cb8 <pio_handler_process+0x4c>)
   82c76:	4798      	blx	r3
   82c78:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   82c7a:	4620      	mov	r0, r4
   82c7c:	4b0f      	ldr	r3, [pc, #60]	; (82cbc <pio_handler_process+0x50>)
   82c7e:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82c80:	4005      	ands	r5, r0
   82c82:	d017      	beq.n	82cb4 <pio_handler_process+0x48>
   82c84:	4f0e      	ldr	r7, [pc, #56]	; (82cc0 <pio_handler_process+0x54>)
   82c86:	f107 040c 	add.w	r4, r7, #12
   82c8a:	376c      	adds	r7, #108	; 0x6c
=======
=======
>>>>>>> master
   83528:	4b10      	ldr	r3, [pc, #64]	; (8356c <pio_handler_process+0x4c>)
   8352a:	4798      	blx	r3
   8352c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8352e:	4620      	mov	r0, r4
   83530:	4b0f      	ldr	r3, [pc, #60]	; (83570 <pio_handler_process+0x50>)
   83532:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   83534:	4005      	ands	r5, r0
   83536:	d017      	beq.n	83568 <pio_handler_process+0x48>
   83538:	4f0e      	ldr	r7, [pc, #56]	; (83574 <pio_handler_process+0x54>)
   8353a:	f107 040c 	add.w	r4, r7, #12
   8353e:	376c      	adds	r7, #108	; 0x6c
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
<<<<<<< HEAD
<<<<<<< HEAD
   82c8c:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82c90:	42b3      	cmp	r3, r6
   82c92:	d10a      	bne.n	82caa <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82c94:	f854 1c08 	ldr.w	r1, [r4, #-8]
   82c98:	4229      	tst	r1, r5
   82c9a:	d006      	beq.n	82caa <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   82c9c:	6823      	ldr	r3, [r4, #0]
   82c9e:	4630      	mov	r0, r6
   82ca0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   82ca2:	f854 3c08 	ldr.w	r3, [r4, #-8]
   82ca6:	ea25 0503 	bic.w	r5, r5, r3
=======
=======
>>>>>>> master
   83540:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   83544:	42b3      	cmp	r3, r6
   83546:	d10a      	bne.n	8355e <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   83548:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8354c:	4229      	tst	r1, r5
   8354e:	d006      	beq.n	8355e <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   83550:	6823      	ldr	r3, [r4, #0]
   83552:	4630      	mov	r0, r6
   83554:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   83556:	f854 3c08 	ldr.w	r3, [r4, #-8]
   8355a:	ea25 0503 	bic.w	r5, r5, r3
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
<<<<<<< HEAD
<<<<<<< HEAD
   82caa:	42bc      	cmp	r4, r7
   82cac:	d002      	beq.n	82cb4 <pio_handler_process+0x48>
   82cae:	3410      	adds	r4, #16
=======
   8355e:	42bc      	cmp	r4, r7
   83560:	d002      	beq.n	83568 <pio_handler_process+0x48>
   83562:	3410      	adds	r4, #16
>>>>>>> master
=======
   8355e:	42bc      	cmp	r4, r7
   83560:	d002      	beq.n	83568 <pio_handler_process+0x48>
   83562:	3410      	adds	r4, #16
>>>>>>> master

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
<<<<<<< HEAD
<<<<<<< HEAD
   82cb0:	2d00      	cmp	r5, #0
   82cb2:	d1eb      	bne.n	82c8c <pio_handler_process+0x20>
   82cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82cb8:	00082af1 	.word	0x00082af1
   82cbc:	00082af5 	.word	0x00082af5
   82cc0:	20078c0c 	.word	0x20078c0c

00082cc4 <pio_handler_set>:
=======
=======
>>>>>>> master
   83564:	2d00      	cmp	r5, #0
   83566:	d1eb      	bne.n	83540 <pio_handler_process+0x20>
   83568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8356c:	000833a5 	.word	0x000833a5
   83570:	000833a9 	.word	0x000833a9
   83574:	20078c24 	.word	0x20078c24

00083578 <pio_handler_set>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
<<<<<<< HEAD
<<<<<<< HEAD
   82cc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   82cc6:	4c0b      	ldr	r4, [pc, #44]	; (82cf4 <pio_handler_set+0x30>)
   82cc8:	6824      	ldr	r4, [r4, #0]
   82cca:	2c06      	cmp	r4, #6
   82ccc:	d810      	bhi.n	82cf0 <pio_handler_set+0x2c>
=======
=======
>>>>>>> master
   83578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   8357a:	4c0b      	ldr	r4, [pc, #44]	; (835a8 <pio_handler_set+0x30>)
   8357c:	6824      	ldr	r4, [r4, #0]
   8357e:	2c06      	cmp	r4, #6
   83580:	d810      	bhi.n	835a4 <pio_handler_set+0x2c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
<<<<<<< HEAD
<<<<<<< HEAD
   82cce:	4f0a      	ldr	r7, [pc, #40]	; (82cf8 <pio_handler_set+0x34>)
   82cd0:	0126      	lsls	r6, r4, #4
   82cd2:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   82cd4:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   82cd6:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   82cd8:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   82cda:	9906      	ldr	r1, [sp, #24]
   82cdc:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   82cde:	3401      	adds	r4, #1
   82ce0:	4904      	ldr	r1, [pc, #16]	; (82cf4 <pio_handler_set+0x30>)
   82ce2:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   82ce4:	4611      	mov	r1, r2
   82ce6:	461a      	mov	r2, r3
   82ce8:	4b04      	ldr	r3, [pc, #16]	; (82cfc <pio_handler_set+0x38>)
   82cea:	4798      	blx	r3

	return 0;
   82cec:	2000      	movs	r0, #0
   82cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
=======
=======
>>>>>>> master
   83582:	4f0a      	ldr	r7, [pc, #40]	; (835ac <pio_handler_set+0x34>)
   83584:	0126      	lsls	r6, r4, #4
   83586:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   83588:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   8358a:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   8358c:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   8358e:	9906      	ldr	r1, [sp, #24]
   83590:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   83592:	3401      	adds	r4, #1
   83594:	4904      	ldr	r1, [pc, #16]	; (835a8 <pio_handler_set+0x30>)
   83596:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   83598:	4611      	mov	r1, r2
   8359a:	461a      	mov	r2, r3
   8359c:	4b04      	ldr	r3, [pc, #16]	; (835b0 <pio_handler_set+0x38>)
   8359e:	4798      	blx	r3

	return 0;
   835a0:	2000      	movs	r0, #0
   835a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82cf0:	2001      	movs	r0, #1
=======
   835a4:	2001      	movs	r0, #1
>>>>>>> master
=======
   835a4:	2001      	movs	r0, #1
>>>>>>> master

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   82cf2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82cf4:	20078c08 	.word	0x20078c08
   82cf8:	20078c0c 	.word	0x20078c0c
   82cfc:	00082ab9 	.word	0x00082ab9

00082d00 <PIOA_Handler>:
=======
=======
>>>>>>> master
   835a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   835a8:	20078c20 	.word	0x20078c20
   835ac:	20078c24 	.word	0x20078c24
   835b0:	0008336d 	.word	0x0008336d

000835b4 <PIOA_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82d00:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82d02:	4802      	ldr	r0, [pc, #8]	; (82d0c <PIOA_Handler+0xc>)
   82d04:	210b      	movs	r1, #11
   82d06:	4b02      	ldr	r3, [pc, #8]	; (82d10 <PIOA_Handler+0x10>)
   82d08:	4798      	blx	r3
   82d0a:	bd08      	pop	{r3, pc}
   82d0c:	400e0e00 	.word	0x400e0e00
   82d10:	00082c6d 	.word	0x00082c6d

00082d14 <PIOB_Handler>:
=======
=======
>>>>>>> master
   835b4:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   835b6:	4802      	ldr	r0, [pc, #8]	; (835c0 <PIOA_Handler+0xc>)
   835b8:	210b      	movs	r1, #11
   835ba:	4b02      	ldr	r3, [pc, #8]	; (835c4 <PIOA_Handler+0x10>)
   835bc:	4798      	blx	r3
   835be:	bd08      	pop	{r3, pc}
   835c0:	400e0e00 	.word	0x400e0e00
   835c4:	00083521 	.word	0x00083521

000835c8 <PIOB_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82d14:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   82d16:	4802      	ldr	r0, [pc, #8]	; (82d20 <PIOB_Handler+0xc>)
   82d18:	210c      	movs	r1, #12
   82d1a:	4b02      	ldr	r3, [pc, #8]	; (82d24 <PIOB_Handler+0x10>)
   82d1c:	4798      	blx	r3
   82d1e:	bd08      	pop	{r3, pc}
   82d20:	400e1000 	.word	0x400e1000
   82d24:	00082c6d 	.word	0x00082c6d

00082d28 <PIOC_Handler>:
=======
=======
>>>>>>> master
   835c8:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   835ca:	4802      	ldr	r0, [pc, #8]	; (835d4 <PIOB_Handler+0xc>)
   835cc:	210c      	movs	r1, #12
   835ce:	4b02      	ldr	r3, [pc, #8]	; (835d8 <PIOB_Handler+0x10>)
   835d0:	4798      	blx	r3
   835d2:	bd08      	pop	{r3, pc}
   835d4:	400e1000 	.word	0x400e1000
   835d8:	00083521 	.word	0x00083521

000835dc <PIOC_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82d28:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   82d2a:	4802      	ldr	r0, [pc, #8]	; (82d34 <PIOC_Handler+0xc>)
   82d2c:	210d      	movs	r1, #13
   82d2e:	4b02      	ldr	r3, [pc, #8]	; (82d38 <PIOC_Handler+0x10>)
   82d30:	4798      	blx	r3
   82d32:	bd08      	pop	{r3, pc}
   82d34:	400e1200 	.word	0x400e1200
   82d38:	00082c6d 	.word	0x00082c6d

00082d3c <PIOD_Handler>:
=======
=======
>>>>>>> master
   835dc:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   835de:	4802      	ldr	r0, [pc, #8]	; (835e8 <PIOC_Handler+0xc>)
   835e0:	210d      	movs	r1, #13
   835e2:	4b02      	ldr	r3, [pc, #8]	; (835ec <PIOC_Handler+0x10>)
   835e4:	4798      	blx	r3
   835e6:	bd08      	pop	{r3, pc}
   835e8:	400e1200 	.word	0x400e1200
   835ec:	00083521 	.word	0x00083521

000835f0 <PIOD_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82d3c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82d3e:	4802      	ldr	r0, [pc, #8]	; (82d48 <PIOD_Handler+0xc>)
   82d40:	210e      	movs	r1, #14
   82d42:	4b02      	ldr	r3, [pc, #8]	; (82d4c <PIOD_Handler+0x10>)
   82d44:	4798      	blx	r3
   82d46:	bd08      	pop	{r3, pc}
   82d48:	400e1400 	.word	0x400e1400
   82d4c:	00082c6d 	.word	0x00082c6d

00082d50 <pmc_switch_mck_to_pllack>:
=======
=======
>>>>>>> master
   835f0:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   835f2:	4802      	ldr	r0, [pc, #8]	; (835fc <PIOD_Handler+0xc>)
   835f4:	210e      	movs	r1, #14
   835f6:	4b02      	ldr	r3, [pc, #8]	; (83600 <PIOD_Handler+0x10>)
   835f8:	4798      	blx	r3
   835fa:	bd08      	pop	{r3, pc}
   835fc:	400e1400 	.word	0x400e1400
   83600:	00083521 	.word	0x00083521

00083604 <pmc_switch_mck_to_pllack>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
<<<<<<< HEAD
<<<<<<< HEAD
   82d50:	4b17      	ldr	r3, [pc, #92]	; (82db0 <pmc_switch_mck_to_pllack+0x60>)
   82d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82d54:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   82d58:	4310      	orrs	r0, r2
   82d5a:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82d5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82d5e:	f013 0f08 	tst.w	r3, #8
   82d62:	d109      	bne.n	82d78 <pmc_switch_mck_to_pllack+0x28>
   82d64:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82d68:	4911      	ldr	r1, [pc, #68]	; (82db0 <pmc_switch_mck_to_pllack+0x60>)
   82d6a:	e001      	b.n	82d70 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82d6c:	3b01      	subs	r3, #1
   82d6e:	d019      	beq.n	82da4 <pmc_switch_mck_to_pllack+0x54>
=======
=======
>>>>>>> master
   83604:	4b17      	ldr	r3, [pc, #92]	; (83664 <pmc_switch_mck_to_pllack+0x60>)
   83606:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83608:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8360c:	4310      	orrs	r0, r2
   8360e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83610:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83612:	f013 0f08 	tst.w	r3, #8
   83616:	d109      	bne.n	8362c <pmc_switch_mck_to_pllack+0x28>
   83618:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8361c:	4911      	ldr	r1, [pc, #68]	; (83664 <pmc_switch_mck_to_pllack+0x60>)
   8361e:	e001      	b.n	83624 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83620:	3b01      	subs	r3, #1
   83622:	d019      	beq.n	83658 <pmc_switch_mck_to_pllack+0x54>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
<<<<<<< HEAD
<<<<<<< HEAD
   82d70:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82d72:	f012 0f08 	tst.w	r2, #8
   82d76:	d0f9      	beq.n	82d6c <pmc_switch_mck_to_pllack+0x1c>
=======
   83624:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   83626:	f012 0f08 	tst.w	r2, #8
   8362a:	d0f9      	beq.n	83620 <pmc_switch_mck_to_pllack+0x1c>
>>>>>>> master
=======
   83624:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   83626:	f012 0f08 	tst.w	r2, #8
   8362a:	d0f9      	beq.n	83620 <pmc_switch_mck_to_pllack+0x1c>
>>>>>>> master
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
<<<<<<< HEAD
<<<<<<< HEAD
   82d78:	4b0d      	ldr	r3, [pc, #52]	; (82db0 <pmc_switch_mck_to_pllack+0x60>)
   82d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82d7c:	f022 0203 	bic.w	r2, r2, #3
   82d80:	f042 0202 	orr.w	r2, r2, #2
   82d84:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82d86:	6e98      	ldr	r0, [r3, #104]	; 0x68
   82d88:	f010 0008 	ands.w	r0, r0, #8
   82d8c:	d10c      	bne.n	82da8 <pmc_switch_mck_to_pllack+0x58>
   82d8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82d92:	4907      	ldr	r1, [pc, #28]	; (82db0 <pmc_switch_mck_to_pllack+0x60>)
   82d94:	e001      	b.n	82d9a <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82d96:	3b01      	subs	r3, #1
   82d98:	d008      	beq.n	82dac <pmc_switch_mck_to_pllack+0x5c>
=======
=======
>>>>>>> master
   8362c:	4b0d      	ldr	r3, [pc, #52]	; (83664 <pmc_switch_mck_to_pllack+0x60>)
   8362e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   83630:	f022 0203 	bic.w	r2, r2, #3
   83634:	f042 0202 	orr.w	r2, r2, #2
   83638:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8363a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8363c:	f010 0008 	ands.w	r0, r0, #8
   83640:	d10c      	bne.n	8365c <pmc_switch_mck_to_pllack+0x58>
   83642:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83646:	4907      	ldr	r1, [pc, #28]	; (83664 <pmc_switch_mck_to_pllack+0x60>)
   83648:	e001      	b.n	8364e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8364a:	3b01      	subs	r3, #1
   8364c:	d008      	beq.n	83660 <pmc_switch_mck_to_pllack+0x5c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
<<<<<<< HEAD
<<<<<<< HEAD
   82d9a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82d9c:	f012 0f08 	tst.w	r2, #8
   82da0:	d0f9      	beq.n	82d96 <pmc_switch_mck_to_pllack+0x46>
   82da2:	4770      	bx	lr
=======
=======
>>>>>>> master
   8364e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   83650:	f012 0f08 	tst.w	r2, #8
   83654:	d0f9      	beq.n	8364a <pmc_switch_mck_to_pllack+0x46>
   83656:	4770      	bx	lr
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82da4:	2001      	movs	r0, #1
   82da6:	4770      	bx	lr
=======
   83658:	2001      	movs	r0, #1
   8365a:	4770      	bx	lr
>>>>>>> master
=======
   83658:	2001      	movs	r0, #1
   8365a:	4770      	bx	lr
>>>>>>> master
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
<<<<<<< HEAD
<<<<<<< HEAD
   82da8:	2000      	movs	r0, #0
   82daa:	4770      	bx	lr
=======
   8365c:	2000      	movs	r0, #0
   8365e:	4770      	bx	lr
>>>>>>> master
=======
   8365c:	2000      	movs	r0, #0
   8365e:	4770      	bx	lr
>>>>>>> master
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82dac:	2001      	movs	r0, #1
=======
   83660:	2001      	movs	r0, #1
>>>>>>> master
=======
   83660:	2001      	movs	r0, #1
>>>>>>> master
		}
	}

	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   82dae:	4770      	bx	lr
   82db0:	400e0600 	.word	0x400e0600

00082db4 <pmc_switch_mainck_to_xtal>:
=======
=======
>>>>>>> master
   83662:	4770      	bx	lr
   83664:	400e0600 	.word	0x400e0600

00083668 <pmc_switch_mainck_to_xtal>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
<<<<<<< HEAD
<<<<<<< HEAD
   82db4:	b138      	cbz	r0, 82dc6 <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   82db6:	4911      	ldr	r1, [pc, #68]	; (82dfc <pmc_switch_mainck_to_xtal+0x48>)
   82db8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   82dba:	4a11      	ldr	r2, [pc, #68]	; (82e00 <pmc_switch_mainck_to_xtal+0x4c>)
   82dbc:	401a      	ands	r2, r3
   82dbe:	4b11      	ldr	r3, [pc, #68]	; (82e04 <pmc_switch_mainck_to_xtal+0x50>)
   82dc0:	4313      	orrs	r3, r2
=======
=======
>>>>>>> master
   83668:	b138      	cbz	r0, 8367a <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   8366a:	4911      	ldr	r1, [pc, #68]	; (836b0 <pmc_switch_mainck_to_xtal+0x48>)
   8366c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   8366e:	4a11      	ldr	r2, [pc, #68]	; (836b4 <pmc_switch_mainck_to_xtal+0x4c>)
   83670:	401a      	ands	r2, r3
   83672:	4b11      	ldr	r3, [pc, #68]	; (836b8 <pmc_switch_mainck_to_xtal+0x50>)
   83674:	4313      	orrs	r3, r2
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
<<<<<<< HEAD
<<<<<<< HEAD
   82dc2:	620b      	str	r3, [r1, #32]
   82dc4:	4770      	bx	lr
=======
   83676:	620b      	str	r3, [r1, #32]
   83678:	4770      	bx	lr
>>>>>>> master
=======
   83676:	620b      	str	r3, [r1, #32]
   83678:	4770      	bx	lr
>>>>>>> master
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
<<<<<<< HEAD
<<<<<<< HEAD
   82dc6:	4a0d      	ldr	r2, [pc, #52]	; (82dfc <pmc_switch_mainck_to_xtal+0x48>)
   82dc8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   82dca:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   82dce:	f023 0303 	bic.w	r3, r3, #3
   82dd2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   82dd6:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   82dda:	0209      	lsls	r1, r1, #8
   82ddc:	b289      	uxth	r1, r1
=======
=======
>>>>>>> master
   8367a:	4a0d      	ldr	r2, [pc, #52]	; (836b0 <pmc_switch_mainck_to_xtal+0x48>)
   8367c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   8367e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   83682:	f023 0303 	bic.w	r3, r3, #3
   83686:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8368a:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   8368e:	0209      	lsls	r1, r1, #8
   83690:	b289      	uxth	r1, r1
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
<<<<<<< HEAD
<<<<<<< HEAD
   82dde:	430b      	orrs	r3, r1
=======
   83692:	430b      	orrs	r3, r1
>>>>>>> master
=======
   83692:	430b      	orrs	r3, r1
>>>>>>> master
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
<<<<<<< HEAD
<<<<<<< HEAD
   82de0:	6213      	str	r3, [r2, #32]
=======
   83694:	6213      	str	r3, [r2, #32]
>>>>>>> master
=======
   83694:	6213      	str	r3, [r2, #32]
>>>>>>> master
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
<<<<<<< HEAD
<<<<<<< HEAD
   82de2:	6e93      	ldr	r3, [r2, #104]	; 0x68
   82de4:	f013 0f01 	tst.w	r3, #1
   82de8:	d0fb      	beq.n	82de2 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   82dea:	4a04      	ldr	r2, [pc, #16]	; (82dfc <pmc_switch_mainck_to_xtal+0x48>)
   82dec:	6a13      	ldr	r3, [r2, #32]
   82dee:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   82df2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   82df6:	6213      	str	r3, [r2, #32]
   82df8:	4770      	bx	lr
   82dfa:	bf00      	nop
   82dfc:	400e0600 	.word	0x400e0600
   82e00:	fec8fffc 	.word	0xfec8fffc
   82e04:	01370002 	.word	0x01370002

00082e08 <pmc_osc_is_ready_mainck>:
=======
=======
>>>>>>> master
   83696:	6e93      	ldr	r3, [r2, #104]	; 0x68
   83698:	f013 0f01 	tst.w	r3, #1
   8369c:	d0fb      	beq.n	83696 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   8369e:	4a04      	ldr	r2, [pc, #16]	; (836b0 <pmc_switch_mainck_to_xtal+0x48>)
   836a0:	6a13      	ldr	r3, [r2, #32]
   836a2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   836a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   836aa:	6213      	str	r3, [r2, #32]
   836ac:	4770      	bx	lr
   836ae:	bf00      	nop
   836b0:	400e0600 	.word	0x400e0600
   836b4:	fec8fffc 	.word	0xfec8fffc
   836b8:	01370002 	.word	0x01370002

000836bc <pmc_osc_is_ready_mainck>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
<<<<<<< HEAD
<<<<<<< HEAD
   82e08:	4b02      	ldr	r3, [pc, #8]	; (82e14 <pmc_osc_is_ready_mainck+0xc>)
   82e0a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82e0c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82e10:	4770      	bx	lr
   82e12:	bf00      	nop
   82e14:	400e0600 	.word	0x400e0600

00082e18 <pmc_disable_pllack>:
=======
=======
>>>>>>> master
   836bc:	4b02      	ldr	r3, [pc, #8]	; (836c8 <pmc_osc_is_ready_mainck+0xc>)
   836be:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   836c0:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   836c4:	4770      	bx	lr
   836c6:	bf00      	nop
   836c8:	400e0600 	.word	0x400e0600

000836cc <pmc_disable_pllack>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
<<<<<<< HEAD
<<<<<<< HEAD
   82e18:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82e1c:	4b01      	ldr	r3, [pc, #4]	; (82e24 <pmc_disable_pllack+0xc>)
   82e1e:	629a      	str	r2, [r3, #40]	; 0x28
   82e20:	4770      	bx	lr
   82e22:	bf00      	nop
   82e24:	400e0600 	.word	0x400e0600

00082e28 <pmc_is_locked_pllack>:
=======
=======
>>>>>>> master
   836cc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   836d0:	4b01      	ldr	r3, [pc, #4]	; (836d8 <pmc_disable_pllack+0xc>)
   836d2:	629a      	str	r2, [r3, #40]	; 0x28
   836d4:	4770      	bx	lr
   836d6:	bf00      	nop
   836d8:	400e0600 	.word	0x400e0600

000836dc <pmc_is_locked_pllack>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
<<<<<<< HEAD
<<<<<<< HEAD
   82e28:	4b02      	ldr	r3, [pc, #8]	; (82e34 <pmc_is_locked_pllack+0xc>)
   82e2a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82e2c:	f000 0002 	and.w	r0, r0, #2
   82e30:	4770      	bx	lr
   82e32:	bf00      	nop
   82e34:	400e0600 	.word	0x400e0600

00082e38 <pmc_enable_periph_clk>:
=======
=======
>>>>>>> master
   836dc:	4b02      	ldr	r3, [pc, #8]	; (836e8 <pmc_is_locked_pllack+0xc>)
   836de:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   836e0:	f000 0002 	and.w	r0, r0, #2
   836e4:	4770      	bx	lr
   836e6:	bf00      	nop
   836e8:	400e0600 	.word	0x400e0600

000836ec <pmc_enable_periph_clk>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
<<<<<<< HEAD
<<<<<<< HEAD
   82e38:	282c      	cmp	r0, #44	; 0x2c
   82e3a:	d820      	bhi.n	82e7e <pmc_enable_periph_clk+0x46>
=======
   836ec:	282c      	cmp	r0, #44	; 0x2c
   836ee:	d820      	bhi.n	83732 <pmc_enable_periph_clk+0x46>
>>>>>>> master
=======
   836ec:	282c      	cmp	r0, #44	; 0x2c
   836ee:	d820      	bhi.n	83732 <pmc_enable_periph_clk+0x46>
>>>>>>> master
		return 1;
	}

	if (ul_id < 32) {
<<<<<<< HEAD
<<<<<<< HEAD
   82e3c:	281f      	cmp	r0, #31
   82e3e:	d80d      	bhi.n	82e5c <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82e40:	4b12      	ldr	r3, [pc, #72]	; (82e8c <pmc_enable_periph_clk+0x54>)
   82e42:	699a      	ldr	r2, [r3, #24]
   82e44:	2301      	movs	r3, #1
   82e46:	4083      	lsls	r3, r0
   82e48:	401a      	ands	r2, r3
   82e4a:	4293      	cmp	r3, r2
   82e4c:	d019      	beq.n	82e82 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82e4e:	2301      	movs	r3, #1
   82e50:	fa03 f000 	lsl.w	r0, r3, r0
   82e54:	4b0d      	ldr	r3, [pc, #52]	; (82e8c <pmc_enable_periph_clk+0x54>)
   82e56:	6118      	str	r0, [r3, #16]
=======
=======
>>>>>>> master
   836f0:	281f      	cmp	r0, #31
   836f2:	d80d      	bhi.n	83710 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   836f4:	4b12      	ldr	r3, [pc, #72]	; (83740 <pmc_enable_periph_clk+0x54>)
   836f6:	699a      	ldr	r2, [r3, #24]
   836f8:	2301      	movs	r3, #1
   836fa:	4083      	lsls	r3, r0
   836fc:	401a      	ands	r2, r3
   836fe:	4293      	cmp	r3, r2
   83700:	d019      	beq.n	83736 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   83702:	2301      	movs	r3, #1
   83704:	fa03 f000 	lsl.w	r0, r3, r0
   83708:	4b0d      	ldr	r3, [pc, #52]	; (83740 <pmc_enable_periph_clk+0x54>)
   8370a:	6118      	str	r0, [r3, #16]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
<<<<<<< HEAD
<<<<<<< HEAD
   82e58:	2000      	movs	r0, #0
   82e5a:	4770      	bx	lr
=======
   8370c:	2000      	movs	r0, #0
   8370e:	4770      	bx	lr
>>>>>>> master
=======
   8370c:	2000      	movs	r0, #0
   8370e:	4770      	bx	lr
>>>>>>> master
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
<<<<<<< HEAD
<<<<<<< HEAD
   82e5c:	4b0b      	ldr	r3, [pc, #44]	; (82e8c <pmc_enable_periph_clk+0x54>)
   82e5e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
=======
   83710:	4b0b      	ldr	r3, [pc, #44]	; (83740 <pmc_enable_periph_clk+0x54>)
   83712:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
>>>>>>> master
=======
   83710:	4b0b      	ldr	r3, [pc, #44]	; (83740 <pmc_enable_periph_clk+0x54>)
   83712:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
>>>>>>> master
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
<<<<<<< HEAD
<<<<<<< HEAD
   82e62:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82e64:	2301      	movs	r3, #1
   82e66:	4083      	lsls	r3, r0
   82e68:	401a      	ands	r2, r3
   82e6a:	4293      	cmp	r3, r2
   82e6c:	d00b      	beq.n	82e86 <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82e6e:	2301      	movs	r3, #1
   82e70:	fa03 f000 	lsl.w	r0, r3, r0
   82e74:	4b05      	ldr	r3, [pc, #20]	; (82e8c <pmc_enable_periph_clk+0x54>)
   82e76:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
=======
=======
>>>>>>> master
   83716:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83718:	2301      	movs	r3, #1
   8371a:	4083      	lsls	r3, r0
   8371c:	401a      	ands	r2, r3
   8371e:	4293      	cmp	r3, r2
   83720:	d00b      	beq.n	8373a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   83722:	2301      	movs	r3, #1
   83724:	fa03 f000 	lsl.w	r0, r3, r0
   83728:	4b05      	ldr	r3, [pc, #20]	; (83740 <pmc_enable_periph_clk+0x54>)
   8372a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
#endif
	}

	return 0;
<<<<<<< HEAD
<<<<<<< HEAD
   82e7a:	2000      	movs	r0, #0
   82e7c:	4770      	bx	lr
=======
   8372e:	2000      	movs	r0, #0
   83730:	4770      	bx	lr
>>>>>>> master
=======
   8372e:	2000      	movs	r0, #0
   83730:	4770      	bx	lr
>>>>>>> master
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
<<<<<<< HEAD
<<<<<<< HEAD
   82e7e:	2001      	movs	r0, #1
   82e80:	4770      	bx	lr
=======
   83732:	2001      	movs	r0, #1
   83734:	4770      	bx	lr
>>>>>>> master
=======
   83732:	2001      	movs	r0, #1
   83734:	4770      	bx	lr
>>>>>>> master
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
<<<<<<< HEAD
<<<<<<< HEAD
   82e82:	2000      	movs	r0, #0
   82e84:	4770      	bx	lr
   82e86:	2000      	movs	r0, #0
}
   82e88:	4770      	bx	lr
   82e8a:	bf00      	nop
   82e8c:	400e0600 	.word	0x400e0600

00082e90 <Dummy_Handler>:
=======
=======
>>>>>>> master
   83736:	2000      	movs	r0, #0
   83738:	4770      	bx	lr
   8373a:	2000      	movs	r0, #0
}
   8373c:	4770      	bx	lr
   8373e:	bf00      	nop
   83740:	400e0600 	.word	0x400e0600

00083744 <Dummy_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82e90:	e7fe      	b.n	82e90 <Dummy_Handler>
   82e92:	bf00      	nop

00082e94 <Reset_Handler>:
=======
=======
>>>>>>> master
   83744:	e7fe      	b.n	83744 <Dummy_Handler>
   83746:	bf00      	nop

00083748 <Reset_Handler>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
<<<<<<< HEAD
<<<<<<< HEAD
   82e94:	b510      	push	{r4, lr}
=======
   83748:	b510      	push	{r4, lr}
>>>>>>> master
=======
   83748:	b510      	push	{r4, lr}
>>>>>>> master

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
<<<<<<< HEAD
<<<<<<< HEAD
   82e96:	4b1e      	ldr	r3, [pc, #120]	; (82f10 <Reset_Handler+0x7c>)
   82e98:	4a1e      	ldr	r2, [pc, #120]	; (82f14 <Reset_Handler+0x80>)
   82e9a:	429a      	cmp	r2, r3
   82e9c:	d003      	beq.n	82ea6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   82e9e:	4b1e      	ldr	r3, [pc, #120]	; (82f18 <Reset_Handler+0x84>)
   82ea0:	4a1b      	ldr	r2, [pc, #108]	; (82f10 <Reset_Handler+0x7c>)
   82ea2:	429a      	cmp	r2, r3
   82ea4:	d304      	bcc.n	82eb0 <Reset_Handler+0x1c>
=======
=======
>>>>>>> master
   8374a:	4b1e      	ldr	r3, [pc, #120]	; (837c4 <Reset_Handler+0x7c>)
   8374c:	4a1e      	ldr	r2, [pc, #120]	; (837c8 <Reset_Handler+0x80>)
   8374e:	429a      	cmp	r2, r3
   83750:	d003      	beq.n	8375a <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   83752:	4b1e      	ldr	r3, [pc, #120]	; (837cc <Reset_Handler+0x84>)
   83754:	4a1b      	ldr	r2, [pc, #108]	; (837c4 <Reset_Handler+0x7c>)
   83756:	429a      	cmp	r2, r3
   83758:	d304      	bcc.n	83764 <Reset_Handler+0x1c>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ea6:	4b1d      	ldr	r3, [pc, #116]	; (82f1c <Reset_Handler+0x88>)
   82ea8:	4a1d      	ldr	r2, [pc, #116]	; (82f20 <Reset_Handler+0x8c>)
   82eaa:	429a      	cmp	r2, r3
   82eac:	d30f      	bcc.n	82ece <Reset_Handler+0x3a>
   82eae:	e01a      	b.n	82ee6 <Reset_Handler+0x52>
   82eb0:	4b1c      	ldr	r3, [pc, #112]	; (82f24 <Reset_Handler+0x90>)
   82eb2:	4c1d      	ldr	r4, [pc, #116]	; (82f28 <Reset_Handler+0x94>)
   82eb4:	1ae4      	subs	r4, r4, r3
   82eb6:	f024 0403 	bic.w	r4, r4, #3
   82eba:	3404      	adds	r4, #4
=======
=======
>>>>>>> master
   8375a:	4b1d      	ldr	r3, [pc, #116]	; (837d0 <Reset_Handler+0x88>)
   8375c:	4a1d      	ldr	r2, [pc, #116]	; (837d4 <Reset_Handler+0x8c>)
   8375e:	429a      	cmp	r2, r3
   83760:	d30f      	bcc.n	83782 <Reset_Handler+0x3a>
   83762:	e01a      	b.n	8379a <Reset_Handler+0x52>
   83764:	4b1c      	ldr	r3, [pc, #112]	; (837d8 <Reset_Handler+0x90>)
   83766:	4c1d      	ldr	r4, [pc, #116]	; (837dc <Reset_Handler+0x94>)
   83768:	1ae4      	subs	r4, r4, r3
   8376a:	f024 0403 	bic.w	r4, r4, #3
   8376e:	3404      	adds	r4, #4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ebc:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   82ebe:	4814      	ldr	r0, [pc, #80]	; (82f10 <Reset_Handler+0x7c>)
   82ec0:	4914      	ldr	r1, [pc, #80]	; (82f14 <Reset_Handler+0x80>)
   82ec2:	585a      	ldr	r2, [r3, r1]
   82ec4:	501a      	str	r2, [r3, r0]
   82ec6:	3304      	adds	r3, #4
=======
=======
>>>>>>> master
   83770:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   83772:	4814      	ldr	r0, [pc, #80]	; (837c4 <Reset_Handler+0x7c>)
   83774:	4914      	ldr	r1, [pc, #80]	; (837c8 <Reset_Handler+0x80>)
   83776:	585a      	ldr	r2, [r3, r1]
   83778:	501a      	str	r2, [r3, r0]
   8377a:	3304      	adds	r3, #4
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ec8:	42a3      	cmp	r3, r4
   82eca:	d1fa      	bne.n	82ec2 <Reset_Handler+0x2e>
   82ecc:	e7eb      	b.n	82ea6 <Reset_Handler+0x12>
   82ece:	4b17      	ldr	r3, [pc, #92]	; (82f2c <Reset_Handler+0x98>)
   82ed0:	4917      	ldr	r1, [pc, #92]	; (82f30 <Reset_Handler+0x9c>)
   82ed2:	1ac9      	subs	r1, r1, r3
   82ed4:	f021 0103 	bic.w	r1, r1, #3
   82ed8:	1d1a      	adds	r2, r3, #4
   82eda:	4411      	add	r1, r2
=======
=======
>>>>>>> master
   8377c:	42a3      	cmp	r3, r4
   8377e:	d1fa      	bne.n	83776 <Reset_Handler+0x2e>
   83780:	e7eb      	b.n	8375a <Reset_Handler+0x12>
   83782:	4b17      	ldr	r3, [pc, #92]	; (837e0 <Reset_Handler+0x98>)
   83784:	4917      	ldr	r1, [pc, #92]	; (837e4 <Reset_Handler+0x9c>)
   83786:	1ac9      	subs	r1, r1, r3
   83788:	f021 0103 	bic.w	r1, r1, #3
   8378c:	1d1a      	adds	r2, r3, #4
   8378e:	4411      	add	r1, r2
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
<<<<<<< HEAD
<<<<<<< HEAD
   82edc:	2200      	movs	r2, #0
   82ede:	f843 2f04 	str.w	r2, [r3, #4]!
=======
   83790:	2200      	movs	r2, #0
   83792:	f843 2f04 	str.w	r2, [r3, #4]!
>>>>>>> master
=======
   83790:	2200      	movs	r2, #0
   83792:	f843 2f04 	str.w	r2, [r3, #4]!
>>>>>>> master
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
<<<<<<< HEAD
<<<<<<< HEAD
   82ee2:	428b      	cmp	r3, r1
   82ee4:	d1fb      	bne.n	82ede <Reset_Handler+0x4a>
=======
   83796:	428b      	cmp	r3, r1
   83798:	d1fb      	bne.n	83792 <Reset_Handler+0x4a>
>>>>>>> master
=======
   83796:	428b      	cmp	r3, r1
   83798:	d1fb      	bne.n	83792 <Reset_Handler+0x4a>
>>>>>>> master
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
<<<<<<< HEAD
<<<<<<< HEAD
   82ee6:	4a13      	ldr	r2, [pc, #76]	; (82f34 <Reset_Handler+0xa0>)
   82ee8:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   82eec:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   82ef0:	4911      	ldr	r1, [pc, #68]	; (82f38 <Reset_Handler+0xa4>)
   82ef2:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   82ef4:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   82ef8:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82efc:	d203      	bcs.n	82f06 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82efe:	688a      	ldr	r2, [r1, #8]
   82f00:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82f04:	608a      	str	r2, [r1, #8]
=======
=======
>>>>>>> master
   8379a:	4a13      	ldr	r2, [pc, #76]	; (837e8 <Reset_Handler+0xa0>)
   8379c:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   837a0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   837a4:	4911      	ldr	r1, [pc, #68]	; (837ec <Reset_Handler+0xa4>)
   837a6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   837a8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   837ac:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   837b0:	d203      	bcs.n	837ba <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   837b2:	688a      	ldr	r2, [r1, #8]
   837b4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   837b8:	608a      	str	r2, [r1, #8]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
	}

	/* Initialize the C library */
	__libc_init_array();
<<<<<<< HEAD
<<<<<<< HEAD
   82f06:	4b0d      	ldr	r3, [pc, #52]	; (82f3c <Reset_Handler+0xa8>)
   82f08:	4798      	blx	r3

	/* Branch to main function */
	main();
   82f0a:	4b0d      	ldr	r3, [pc, #52]	; (82f40 <Reset_Handler+0xac>)
   82f0c:	4798      	blx	r3
   82f0e:	e7fe      	b.n	82f0e <Reset_Handler+0x7a>
   82f10:	20070000 	.word	0x20070000
   82f14:	0008722c 	.word	0x0008722c
   82f18:	200709dc 	.word	0x200709dc
   82f1c:	20078d9c 	.word	0x20078d9c
   82f20:	200709e0 	.word	0x200709e0
   82f24:	20070004 	.word	0x20070004
   82f28:	200709df 	.word	0x200709df
   82f2c:	200709dc 	.word	0x200709dc
   82f30:	20078d97 	.word	0x20078d97
   82f34:	00080000 	.word	0x00080000
   82f38:	e000ed00 	.word	0xe000ed00
   82f3c:	00084069 	.word	0x00084069
   82f40:	000830b1 	.word	0x000830b1

00082f44 <SystemCoreClockUpdate>:
=======
=======
>>>>>>> master
   837ba:	4b0d      	ldr	r3, [pc, #52]	; (837f0 <Reset_Handler+0xa8>)
   837bc:	4798      	blx	r3

	/* Branch to main function */
	main();
   837be:	4b0d      	ldr	r3, [pc, #52]	; (837f4 <Reset_Handler+0xac>)
   837c0:	4798      	blx	r3
   837c2:	e7fe      	b.n	837c2 <Reset_Handler+0x7a>
   837c4:	20070000 	.word	0x20070000
   837c8:	00087c64 	.word	0x00087c64
   837cc:	200709e4 	.word	0x200709e4
   837d0:	20078de4 	.word	0x20078de4
   837d4:	200709e8 	.word	0x200709e8
   837d8:	20070004 	.word	0x20070004
   837dc:	200709e7 	.word	0x200709e7
   837e0:	200709e4 	.word	0x200709e4
   837e4:	20078ddf 	.word	0x20078ddf
   837e8:	00080000 	.word	0x00080000
   837ec:	e000ed00 	.word	0xe000ed00
   837f0:	000849a1 	.word	0x000849a1
   837f4:	00083965 	.word	0x00083965

000837f8 <SystemCoreClockUpdate>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
<<<<<<< HEAD
<<<<<<< HEAD
   82f44:	4b3e      	ldr	r3, [pc, #248]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82f48:	f003 0303 	and.w	r3, r3, #3
   82f4c:	2b03      	cmp	r3, #3
   82f4e:	d85f      	bhi.n	83010 <SystemCoreClockUpdate+0xcc>
   82f50:	e8df f003 	tbb	[pc, r3]
   82f54:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   82f58:	4b3a      	ldr	r3, [pc, #232]	; (83044 <SystemCoreClockUpdate+0x100>)
   82f5a:	695b      	ldr	r3, [r3, #20]
   82f5c:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82f60:	bf14      	ite	ne
   82f62:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   82f66:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   82f6a:	4b37      	ldr	r3, [pc, #220]	; (83048 <SystemCoreClockUpdate+0x104>)
   82f6c:	601a      	str	r2, [r3, #0]
   82f6e:	e04f      	b.n	83010 <SystemCoreClockUpdate+0xcc>
=======
=======
>>>>>>> master
   837f8:	4b3e      	ldr	r3, [pc, #248]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   837fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   837fc:	f003 0303 	and.w	r3, r3, #3
   83800:	2b03      	cmp	r3, #3
   83802:	d85f      	bhi.n	838c4 <SystemCoreClockUpdate+0xcc>
   83804:	e8df f003 	tbb	[pc, r3]
   83808:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8380c:	4b3a      	ldr	r3, [pc, #232]	; (838f8 <SystemCoreClockUpdate+0x100>)
   8380e:	695b      	ldr	r3, [r3, #20]
   83810:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   83814:	bf14      	ite	ne
   83816:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8381a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8381e:	4b37      	ldr	r3, [pc, #220]	; (838fc <SystemCoreClockUpdate+0x104>)
   83820:	601a      	str	r2, [r3, #0]
   83822:	e04f      	b.n	838c4 <SystemCoreClockUpdate+0xcc>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
<<<<<<< HEAD
<<<<<<< HEAD
   82f70:	4b33      	ldr	r3, [pc, #204]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82f72:	6a1b      	ldr	r3, [r3, #32]
   82f74:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82f78:	d003      	beq.n	82f82 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82f7a:	4a34      	ldr	r2, [pc, #208]	; (8304c <SystemCoreClockUpdate+0x108>)
   82f7c:	4b32      	ldr	r3, [pc, #200]	; (83048 <SystemCoreClockUpdate+0x104>)
   82f7e:	601a      	str	r2, [r3, #0]
   82f80:	e046      	b.n	83010 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82f82:	4a33      	ldr	r2, [pc, #204]	; (83050 <SystemCoreClockUpdate+0x10c>)
   82f84:	4b30      	ldr	r3, [pc, #192]	; (83048 <SystemCoreClockUpdate+0x104>)
   82f86:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82f88:	4b2d      	ldr	r3, [pc, #180]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82f8a:	6a1b      	ldr	r3, [r3, #32]
   82f8c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82f90:	2b10      	cmp	r3, #16
   82f92:	d002      	beq.n	82f9a <SystemCoreClockUpdate+0x56>
   82f94:	2b20      	cmp	r3, #32
   82f96:	d004      	beq.n	82fa2 <SystemCoreClockUpdate+0x5e>
   82f98:	e03a      	b.n	83010 <SystemCoreClockUpdate+0xcc>
=======
=======
>>>>>>> master
   83824:	4b33      	ldr	r3, [pc, #204]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   83826:	6a1b      	ldr	r3, [r3, #32]
   83828:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8382c:	d003      	beq.n	83836 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8382e:	4a34      	ldr	r2, [pc, #208]	; (83900 <SystemCoreClockUpdate+0x108>)
   83830:	4b32      	ldr	r3, [pc, #200]	; (838fc <SystemCoreClockUpdate+0x104>)
   83832:	601a      	str	r2, [r3, #0]
   83834:	e046      	b.n	838c4 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   83836:	4a33      	ldr	r2, [pc, #204]	; (83904 <SystemCoreClockUpdate+0x10c>)
   83838:	4b30      	ldr	r3, [pc, #192]	; (838fc <SystemCoreClockUpdate+0x104>)
   8383a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8383c:	4b2d      	ldr	r3, [pc, #180]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   8383e:	6a1b      	ldr	r3, [r3, #32]
   83840:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83844:	2b10      	cmp	r3, #16
   83846:	d002      	beq.n	8384e <SystemCoreClockUpdate+0x56>
   83848:	2b20      	cmp	r3, #32
   8384a:	d004      	beq.n	83856 <SystemCoreClockUpdate+0x5e>
   8384c:	e03a      	b.n	838c4 <SystemCoreClockUpdate+0xcc>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
<<<<<<< HEAD
<<<<<<< HEAD
   82f9a:	4a2e      	ldr	r2, [pc, #184]	; (83054 <SystemCoreClockUpdate+0x110>)
   82f9c:	4b2a      	ldr	r3, [pc, #168]	; (83048 <SystemCoreClockUpdate+0x104>)
   82f9e:	601a      	str	r2, [r3, #0]
				break;
   82fa0:	e036      	b.n	83010 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82fa2:	4a2a      	ldr	r2, [pc, #168]	; (8304c <SystemCoreClockUpdate+0x108>)
   82fa4:	4b28      	ldr	r3, [pc, #160]	; (83048 <SystemCoreClockUpdate+0x104>)
   82fa6:	601a      	str	r2, [r3, #0]
				break;
   82fa8:	e032      	b.n	83010 <SystemCoreClockUpdate+0xcc>
=======
=======
>>>>>>> master
   8384e:	4a2e      	ldr	r2, [pc, #184]	; (83908 <SystemCoreClockUpdate+0x110>)
   83850:	4b2a      	ldr	r3, [pc, #168]	; (838fc <SystemCoreClockUpdate+0x104>)
   83852:	601a      	str	r2, [r3, #0]
				break;
   83854:	e036      	b.n	838c4 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   83856:	4a2a      	ldr	r2, [pc, #168]	; (83900 <SystemCoreClockUpdate+0x108>)
   83858:	4b28      	ldr	r3, [pc, #160]	; (838fc <SystemCoreClockUpdate+0x104>)
   8385a:	601a      	str	r2, [r3, #0]
				break;
   8385c:	e032      	b.n	838c4 <SystemCoreClockUpdate+0xcc>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
<<<<<<< HEAD
<<<<<<< HEAD
   82faa:	4b25      	ldr	r3, [pc, #148]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82fac:	6a1b      	ldr	r3, [r3, #32]
   82fae:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   82fb2:	d003      	beq.n	82fbc <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   82fb4:	4a25      	ldr	r2, [pc, #148]	; (8304c <SystemCoreClockUpdate+0x108>)
   82fb6:	4b24      	ldr	r3, [pc, #144]	; (83048 <SystemCoreClockUpdate+0x104>)
   82fb8:	601a      	str	r2, [r3, #0]
   82fba:	e012      	b.n	82fe2 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82fbc:	4a24      	ldr	r2, [pc, #144]	; (83050 <SystemCoreClockUpdate+0x10c>)
   82fbe:	4b22      	ldr	r3, [pc, #136]	; (83048 <SystemCoreClockUpdate+0x104>)
   82fc0:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   82fc2:	4b1f      	ldr	r3, [pc, #124]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82fc4:	6a1b      	ldr	r3, [r3, #32]
   82fc6:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82fca:	2b10      	cmp	r3, #16
   82fcc:	d002      	beq.n	82fd4 <SystemCoreClockUpdate+0x90>
   82fce:	2b20      	cmp	r3, #32
   82fd0:	d004      	beq.n	82fdc <SystemCoreClockUpdate+0x98>
   82fd2:	e006      	b.n	82fe2 <SystemCoreClockUpdate+0x9e>
=======
=======
>>>>>>> master
   8385e:	4b25      	ldr	r3, [pc, #148]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   83860:	6a1b      	ldr	r3, [r3, #32]
   83862:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   83866:	d003      	beq.n	83870 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   83868:	4a25      	ldr	r2, [pc, #148]	; (83900 <SystemCoreClockUpdate+0x108>)
   8386a:	4b24      	ldr	r3, [pc, #144]	; (838fc <SystemCoreClockUpdate+0x104>)
   8386c:	601a      	str	r2, [r3, #0]
   8386e:	e012      	b.n	83896 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   83870:	4a24      	ldr	r2, [pc, #144]	; (83904 <SystemCoreClockUpdate+0x10c>)
   83872:	4b22      	ldr	r3, [pc, #136]	; (838fc <SystemCoreClockUpdate+0x104>)
   83874:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   83876:	4b1f      	ldr	r3, [pc, #124]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   83878:	6a1b      	ldr	r3, [r3, #32]
   8387a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8387e:	2b10      	cmp	r3, #16
   83880:	d002      	beq.n	83888 <SystemCoreClockUpdate+0x90>
   83882:	2b20      	cmp	r3, #32
   83884:	d004      	beq.n	83890 <SystemCoreClockUpdate+0x98>
   83886:	e006      	b.n	83896 <SystemCoreClockUpdate+0x9e>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
<<<<<<< HEAD
<<<<<<< HEAD
   82fd4:	4a1f      	ldr	r2, [pc, #124]	; (83054 <SystemCoreClockUpdate+0x110>)
   82fd6:	4b1c      	ldr	r3, [pc, #112]	; (83048 <SystemCoreClockUpdate+0x104>)
   82fd8:	601a      	str	r2, [r3, #0]
				break;
   82fda:	e002      	b.n	82fe2 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   82fdc:	4a1b      	ldr	r2, [pc, #108]	; (8304c <SystemCoreClockUpdate+0x108>)
   82fde:	4b1a      	ldr	r3, [pc, #104]	; (83048 <SystemCoreClockUpdate+0x104>)
   82fe0:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   83888:	4a1f      	ldr	r2, [pc, #124]	; (83908 <SystemCoreClockUpdate+0x110>)
   8388a:	4b1c      	ldr	r3, [pc, #112]	; (838fc <SystemCoreClockUpdate+0x104>)
   8388c:	601a      	str	r2, [r3, #0]
				break;
   8388e:	e002      	b.n	83896 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   83890:	4a1b      	ldr	r2, [pc, #108]	; (83900 <SystemCoreClockUpdate+0x108>)
   83892:	4b1a      	ldr	r3, [pc, #104]	; (838fc <SystemCoreClockUpdate+0x104>)
   83894:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
<<<<<<< HEAD
<<<<<<< HEAD
   82fe2:	4b17      	ldr	r3, [pc, #92]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82fe6:	f003 0303 	and.w	r3, r3, #3
   82fea:	2b02      	cmp	r3, #2
   82fec:	d10d      	bne.n	8300a <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   82fee:	4b14      	ldr	r3, [pc, #80]	; (83040 <SystemCoreClockUpdate+0xfc>)
   82ff0:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82ff2:	6a99      	ldr	r1, [r3, #40]	; 0x28
   82ff4:	4b14      	ldr	r3, [pc, #80]	; (83048 <SystemCoreClockUpdate+0x104>)
=======
=======
>>>>>>> master
   83896:	4b17      	ldr	r3, [pc, #92]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   83898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8389a:	f003 0303 	and.w	r3, r3, #3
   8389e:	2b02      	cmp	r3, #2
   838a0:	d10d      	bne.n	838be <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   838a2:	4b14      	ldr	r3, [pc, #80]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   838a4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   838a6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   838a8:	4b14      	ldr	r3, [pc, #80]	; (838fc <SystemCoreClockUpdate+0x104>)
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
<<<<<<< HEAD
<<<<<<< HEAD
   82ff6:	f3c0 400a 	ubfx	r0, r0, #16, #11
   82ffa:	681a      	ldr	r2, [r3, #0]
   82ffc:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   83000:	b2c9      	uxtb	r1, r1
   83002:	fbb2 f2f1 	udiv	r2, r2, r1
   83006:	601a      	str	r2, [r3, #0]
   83008:	e002      	b.n	83010 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8300a:	4a13      	ldr	r2, [pc, #76]	; (83058 <SystemCoreClockUpdate+0x114>)
   8300c:	4b0e      	ldr	r3, [pc, #56]	; (83048 <SystemCoreClockUpdate+0x104>)
   8300e:	601a      	str	r2, [r3, #0]
=======
=======
>>>>>>> master
   838aa:	f3c0 400a 	ubfx	r0, r0, #16, #11
   838ae:	681a      	ldr	r2, [r3, #0]
   838b0:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   838b4:	b2c9      	uxtb	r1, r1
   838b6:	fbb2 f2f1 	udiv	r2, r2, r1
   838ba:	601a      	str	r2, [r3, #0]
   838bc:	e002      	b.n	838c4 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   838be:	4a13      	ldr	r2, [pc, #76]	; (8390c <SystemCoreClockUpdate+0x114>)
   838c0:	4b0e      	ldr	r3, [pc, #56]	; (838fc <SystemCoreClockUpdate+0x104>)
   838c2:	601a      	str	r2, [r3, #0]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
<<<<<<< HEAD
<<<<<<< HEAD
   83010:	4b0b      	ldr	r3, [pc, #44]	; (83040 <SystemCoreClockUpdate+0xfc>)
   83012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83014:	f003 0370 	and.w	r3, r3, #112	; 0x70
   83018:	2b70      	cmp	r3, #112	; 0x70
   8301a:	d107      	bne.n	8302c <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   8301c:	4b0a      	ldr	r3, [pc, #40]	; (83048 <SystemCoreClockUpdate+0x104>)
   8301e:	681a      	ldr	r2, [r3, #0]
   83020:	490e      	ldr	r1, [pc, #56]	; (8305c <SystemCoreClockUpdate+0x118>)
   83022:	fba1 0202 	umull	r0, r2, r1, r2
   83026:	0852      	lsrs	r2, r2, #1
   83028:	601a      	str	r2, [r3, #0]
   8302a:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8302c:	4b04      	ldr	r3, [pc, #16]	; (83040 <SystemCoreClockUpdate+0xfc>)
   8302e:	6b19      	ldr	r1, [r3, #48]	; 0x30
   83030:	4b05      	ldr	r3, [pc, #20]	; (83048 <SystemCoreClockUpdate+0x104>)
   83032:	f3c1 1102 	ubfx	r1, r1, #4, #3
   83036:	681a      	ldr	r2, [r3, #0]
   83038:	40ca      	lsrs	r2, r1
   8303a:	601a      	str	r2, [r3, #0]
   8303c:	4770      	bx	lr
   8303e:	bf00      	nop
   83040:	400e0600 	.word	0x400e0600
   83044:	400e1a10 	.word	0x400e1a10
   83048:	2007016c 	.word	0x2007016c
   8304c:	00b71b00 	.word	0x00b71b00
   83050:	003d0900 	.word	0x003d0900
   83054:	007a1200 	.word	0x007a1200
   83058:	0e4e1c00 	.word	0x0e4e1c00
   8305c:	aaaaaaab 	.word	0xaaaaaaab

00083060 <_sbrk>:
=======
=======
>>>>>>> master
   838c4:	4b0b      	ldr	r3, [pc, #44]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   838c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   838c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   838cc:	2b70      	cmp	r3, #112	; 0x70
   838ce:	d107      	bne.n	838e0 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   838d0:	4b0a      	ldr	r3, [pc, #40]	; (838fc <SystemCoreClockUpdate+0x104>)
   838d2:	681a      	ldr	r2, [r3, #0]
   838d4:	490e      	ldr	r1, [pc, #56]	; (83910 <SystemCoreClockUpdate+0x118>)
   838d6:	fba1 0202 	umull	r0, r2, r1, r2
   838da:	0852      	lsrs	r2, r2, #1
   838dc:	601a      	str	r2, [r3, #0]
   838de:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   838e0:	4b04      	ldr	r3, [pc, #16]	; (838f4 <SystemCoreClockUpdate+0xfc>)
   838e2:	6b19      	ldr	r1, [r3, #48]	; 0x30
   838e4:	4b05      	ldr	r3, [pc, #20]	; (838fc <SystemCoreClockUpdate+0x104>)
   838e6:	f3c1 1102 	ubfx	r1, r1, #4, #3
   838ea:	681a      	ldr	r2, [r3, #0]
   838ec:	40ca      	lsrs	r2, r1
   838ee:	601a      	str	r2, [r3, #0]
   838f0:	4770      	bx	lr
   838f2:	bf00      	nop
   838f4:	400e0600 	.word	0x400e0600
   838f8:	400e1a10 	.word	0x400e1a10
   838fc:	20070174 	.word	0x20070174
   83900:	00b71b00 	.word	0x00b71b00
   83904:	003d0900 	.word	0x003d0900
   83908:	007a1200 	.word	0x007a1200
   8390c:	0e4e1c00 	.word	0x0e4e1c00
   83910:	aaaaaaab 	.word	0xaaaaaaab

00083914 <_sbrk>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
<<<<<<< HEAD
<<<<<<< HEAD
   83060:	4b09      	ldr	r3, [pc, #36]	; (83088 <_sbrk+0x28>)
   83062:	681b      	ldr	r3, [r3, #0]
   83064:	b913      	cbnz	r3, 8306c <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   83066:	4a09      	ldr	r2, [pc, #36]	; (8308c <_sbrk+0x2c>)
   83068:	4b07      	ldr	r3, [pc, #28]	; (83088 <_sbrk+0x28>)
   8306a:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   8306c:	4b06      	ldr	r3, [pc, #24]	; (83088 <_sbrk+0x28>)
   8306e:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   83070:	181a      	adds	r2, r3, r0
   83072:	4907      	ldr	r1, [pc, #28]	; (83090 <_sbrk+0x30>)
   83074:	4291      	cmp	r1, r2
   83076:	db04      	blt.n	83082 <_sbrk+0x22>
=======
=======
>>>>>>> master
   83914:	4b09      	ldr	r3, [pc, #36]	; (8393c <_sbrk+0x28>)
   83916:	681b      	ldr	r3, [r3, #0]
   83918:	b913      	cbnz	r3, 83920 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8391a:	4a09      	ldr	r2, [pc, #36]	; (83940 <_sbrk+0x2c>)
   8391c:	4b07      	ldr	r3, [pc, #28]	; (8393c <_sbrk+0x28>)
   8391e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   83920:	4b06      	ldr	r3, [pc, #24]	; (8393c <_sbrk+0x28>)
   83922:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   83924:	181a      	adds	r2, r3, r0
   83926:	4907      	ldr	r1, [pc, #28]	; (83944 <_sbrk+0x30>)
   83928:	4291      	cmp	r1, r2
   8392a:	db04      	blt.n	83936 <_sbrk+0x22>
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		return (caddr_t) -1;	
	}

	heap += incr;
<<<<<<< HEAD
<<<<<<< HEAD
   83078:	4610      	mov	r0, r2
   8307a:	4a03      	ldr	r2, [pc, #12]	; (83088 <_sbrk+0x28>)
   8307c:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   8307e:	4618      	mov	r0, r3
   83080:	4770      	bx	lr
=======
=======
>>>>>>> master
   8392c:	4610      	mov	r0, r2
   8392e:	4a03      	ldr	r2, [pc, #12]	; (8393c <_sbrk+0x28>)
   83930:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   83932:	4618      	mov	r0, r3
   83934:	4770      	bx	lr
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
<<<<<<< HEAD
<<<<<<< HEAD
   83082:	f04f 30ff 	mov.w	r0, #4294967295
=======
   83936:	f04f 30ff 	mov.w	r0, #4294967295
>>>>>>> master
=======
   83936:	f04f 30ff 	mov.w	r0, #4294967295
>>>>>>> master
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
<<<<<<< HEAD
<<<<<<< HEAD
   83086:	4770      	bx	lr
   83088:	20078c7c 	.word	0x20078c7c
   8308c:	2007ada0 	.word	0x2007ada0
   83090:	20087ffc 	.word	0x20087ffc

00083094 <_close>:
=======
=======
>>>>>>> master
   8393a:	4770      	bx	lr
   8393c:	20078c94 	.word	0x20078c94
   83940:	2007ade8 	.word	0x2007ade8
   83944:	20087ffc 	.word	0x20087ffc

00083948 <_close>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
}

extern int _close(int file)
{
	return -1;
}
<<<<<<< HEAD
<<<<<<< HEAD
   83094:	f04f 30ff 	mov.w	r0, #4294967295
   83098:	4770      	bx	lr
   8309a:	bf00      	nop

0008309c <_fstat>:
=======
=======
>>>>>>> master
   83948:	f04f 30ff 	mov.w	r0, #4294967295
   8394c:	4770      	bx	lr
   8394e:	bf00      	nop

00083950 <_fstat>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
<<<<<<< HEAD
<<<<<<< HEAD
   8309c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   830a0:	604b      	str	r3, [r1, #4]

	return 0;
}
   830a2:	2000      	movs	r0, #0
   830a4:	4770      	bx	lr
   830a6:	bf00      	nop

000830a8 <_isatty>:
=======
=======
>>>>>>> master
   83950:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   83954:	604b      	str	r3, [r1, #4]

	return 0;
}
   83956:	2000      	movs	r0, #0
   83958:	4770      	bx	lr
   8395a:	bf00      	nop

0008395c <_isatty>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

extern int _isatty(int file)
{
	return 1;
}
<<<<<<< HEAD
<<<<<<< HEAD
   830a8:	2001      	movs	r0, #1
   830aa:	4770      	bx	lr

000830ac <_lseek>:
=======
=======
>>>>>>> master
   8395c:	2001      	movs	r0, #1
   8395e:	4770      	bx	lr

00083960 <_lseek>:
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
<<<<<<< HEAD
<<<<<<< HEAD
   830ac:	2000      	movs	r0, #0
   830ae:	4770      	bx	lr

000830b0 <main>:
#include "StepCounter_ISR.h"
#include "PwmFunctions.h"


int main (void)
{
   830b0:	b510      	push	{r4, lr}
   830b2:	b0a0      	sub	sp, #128	; 0x80
	sysclk_init();
   830b4:	4b15      	ldr	r3, [pc, #84]	; (8310c <main+0x5c>)
   830b6:	4798      	blx	r3
	board_init();
   830b8:	4b15      	ldr	r3, [pc, #84]	; (83110 <main+0x60>)
   830ba:	4798      	blx	r3
	configureConsole();
   830bc:	4b15      	ldr	r3, [pc, #84]	; (83114 <main+0x64>)
   830be:	4798      	blx	r3
	attach_interupt();
   830c0:	4b15      	ldr	r3, [pc, #84]	; (83118 <main+0x68>)
   830c2:	4798      	blx	r3
	PWM_init();
   830c4:	4b15      	ldr	r3, [pc, #84]	; (8311c <main+0x6c>)
   830c6:	4798      	blx	r3
	coordinatesInit();
   830c8:	a804      	add	r0, sp, #16
   830ca:	4b15      	ldr	r3, [pc, #84]	; (83120 <main+0x70>)
   830cc:	4798      	blx	r3
	/* Print info in terminal Window*/
	printf("-- %s\n\r", BOARD_NAME);
   830ce:	4815      	ldr	r0, [pc, #84]	; (83124 <main+0x74>)
   830d0:	4915      	ldr	r1, [pc, #84]	; (83128 <main+0x78>)
   830d2:	4c16      	ldr	r4, [pc, #88]	; (8312c <main+0x7c>)
   830d4:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   830d6:	4816      	ldr	r0, [pc, #88]	; (83130 <main+0x80>)
   830d8:	4916      	ldr	r1, [pc, #88]	; (83134 <main+0x84>)
   830da:	4a17      	ldr	r2, [pc, #92]	; (83138 <main+0x88>)
   830dc:	47a0      	blx	r4
	
	
	/* Create the task with the third priority the task_Move*/
	if (xTaskCreate(task_move, (const signed char * const) "Move", TASK_MOVE_STACK_SIZE, NULL, TASK_MOVE_STACK_PRIORITY, NULL) != pdPASS) {
   830de:	2306      	movs	r3, #6
   830e0:	9300      	str	r3, [sp, #0]
   830e2:	2300      	movs	r3, #0
   830e4:	9301      	str	r3, [sp, #4]
   830e6:	9302      	str	r3, [sp, #8]
   830e8:	9303      	str	r3, [sp, #12]
   830ea:	4814      	ldr	r0, [pc, #80]	; (8313c <main+0x8c>)
   830ec:	4914      	ldr	r1, [pc, #80]	; (83140 <main+0x90>)
   830ee:	f44f 7280 	mov.w	r2, #256	; 0x100
   830f2:	4c14      	ldr	r4, [pc, #80]	; (83144 <main+0x94>)
   830f4:	47a0      	blx	r4
   830f6:	2801      	cmp	r0, #1
   830f8:	d002      	beq.n	83100 <main+0x50>
		printf("Failed to test task_Move task\r\n");
   830fa:	4813      	ldr	r0, [pc, #76]	; (83148 <main+0x98>)
   830fc:	4b0b      	ldr	r3, [pc, #44]	; (8312c <main+0x7c>)
   830fe:	4798      	blx	r3
	// 	if (xTaskCreate(task_unoComm, (const signed char * const) "UNO", TASK_UNO_STACK_SIZE, NULL, TASK_UNO_STACK_PRIORITY, NULL) != pdPASS) {
	// 		printf("Failed to test UnoComm task\r\n");
	// 	}
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   83100:	4b12      	ldr	r3, [pc, #72]	; (8314c <main+0x9c>)
   83102:	4798      	blx	r3
}
   83104:	2000      	movs	r0, #0
   83106:	b020      	add	sp, #128	; 0x80
   83108:	bd10      	pop	{r4, pc}
   8310a:	bf00      	nop
   8310c:	00082931 	.word	0x00082931
   83110:	00082995 	.word	0x00082995
   83114:	000804b1 	.word	0x000804b1
   83118:	000809fd 	.word	0x000809fd
   8311c:	000808f1 	.word	0x000808f1
   83120:	000812c1 	.word	0x000812c1
   83124:	000870f0 	.word	0x000870f0
   83128:	000870f8 	.word	0x000870f8
   8312c:	000840b9 	.word	0x000840b9
   83130:	00087108 	.word	0x00087108
   83134:	00087120 	.word	0x00087120
   83138:	0008712c 	.word	0x0008712c
   8313c:	00080ee1 	.word	0x00080ee1
   83140:	00087138 	.word	0x00087138
   83144:	00081c39 	.word	0x00081c39
   83148:	00087140 	.word	0x00087140
   8314c:	00081e41 	.word	0x00081e41

00083150 <atan>:
   83150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83154:	4bb6      	ldr	r3, [pc, #728]	; (83430 <atan+0x2e0>)
   83156:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   8315a:	429e      	cmp	r6, r3
   8315c:	b083      	sub	sp, #12
   8315e:	4604      	mov	r4, r0
   83160:	460d      	mov	r5, r1
   83162:	4689      	mov	r9, r1
   83164:	dd0f      	ble.n	83186 <atan+0x36>
   83166:	49b3      	ldr	r1, [pc, #716]	; (83434 <atan+0x2e4>)
   83168:	428e      	cmp	r6, r1
   8316a:	f300 80b3 	bgt.w	832d4 <atan+0x184>
   8316e:	f000 80ae 	beq.w	832ce <atan+0x17e>
   83172:	f1b9 0f00 	cmp.w	r9, #0
   83176:	f340 80ef 	ble.w	83358 <atan+0x208>
   8317a:	a191      	add	r1, pc, #580	; (adr r1, 833c0 <atan+0x270>)
   8317c:	e9d1 0100 	ldrd	r0, r1, [r1]
   83180:	b003      	add	sp, #12
   83182:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83186:	4bac      	ldr	r3, [pc, #688]	; (83438 <atan+0x2e8>)
   83188:	429e      	cmp	r6, r3
   8318a:	f300 80bd 	bgt.w	83308 <atan+0x1b8>
   8318e:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   83192:	429e      	cmp	r6, r3
   83194:	f340 80a7 	ble.w	832e6 <atan+0x196>
   83198:	f04f 3cff 	mov.w	ip, #4294967295
   8319c:	4622      	mov	r2, r4
   8319e:	462b      	mov	r3, r5
   831a0:	4620      	mov	r0, r4
   831a2:	4629      	mov	r1, r5
   831a4:	f8cd c004 	str.w	ip, [sp, #4]
   831a8:	f000 fc76 	bl	83a98 <__aeabi_dmul>
   831ac:	4602      	mov	r2, r0
   831ae:	460b      	mov	r3, r1
   831b0:	4682      	mov	sl, r0
   831b2:	468b      	mov	fp, r1
   831b4:	f000 fc70 	bl	83a98 <__aeabi_dmul>
   831b8:	a383      	add	r3, pc, #524	; (adr r3, 833c8 <atan+0x278>)
   831ba:	e9d3 2300 	ldrd	r2, r3, [r3]
   831be:	4606      	mov	r6, r0
   831c0:	460f      	mov	r7, r1
   831c2:	f000 fc69 	bl	83a98 <__aeabi_dmul>
   831c6:	a382      	add	r3, pc, #520	; (adr r3, 833d0 <atan+0x280>)
   831c8:	e9d3 2300 	ldrd	r2, r3, [r3]
   831cc:	f000 fab2 	bl	83734 <__adddf3>
   831d0:	4632      	mov	r2, r6
   831d2:	463b      	mov	r3, r7
   831d4:	f000 fc60 	bl	83a98 <__aeabi_dmul>
   831d8:	a37f      	add	r3, pc, #508	; (adr r3, 833d8 <atan+0x288>)
   831da:	e9d3 2300 	ldrd	r2, r3, [r3]
   831de:	f000 faa9 	bl	83734 <__adddf3>
   831e2:	4632      	mov	r2, r6
   831e4:	463b      	mov	r3, r7
   831e6:	f000 fc57 	bl	83a98 <__aeabi_dmul>
   831ea:	a37d      	add	r3, pc, #500	; (adr r3, 833e0 <atan+0x290>)
   831ec:	e9d3 2300 	ldrd	r2, r3, [r3]
   831f0:	f000 faa0 	bl	83734 <__adddf3>
   831f4:	4632      	mov	r2, r6
   831f6:	463b      	mov	r3, r7
   831f8:	f000 fc4e 	bl	83a98 <__aeabi_dmul>
   831fc:	a37a      	add	r3, pc, #488	; (adr r3, 833e8 <atan+0x298>)
   831fe:	e9d3 2300 	ldrd	r2, r3, [r3]
   83202:	f000 fa97 	bl	83734 <__adddf3>
   83206:	4632      	mov	r2, r6
   83208:	463b      	mov	r3, r7
   8320a:	f000 fc45 	bl	83a98 <__aeabi_dmul>
   8320e:	a378      	add	r3, pc, #480	; (adr r3, 833f0 <atan+0x2a0>)
   83210:	e9d3 2300 	ldrd	r2, r3, [r3]
   83214:	f000 fa8e 	bl	83734 <__adddf3>
   83218:	4652      	mov	r2, sl
   8321a:	465b      	mov	r3, fp
   8321c:	f000 fc3c 	bl	83a98 <__aeabi_dmul>
   83220:	a375      	add	r3, pc, #468	; (adr r3, 833f8 <atan+0x2a8>)
   83222:	e9d3 2300 	ldrd	r2, r3, [r3]
   83226:	4682      	mov	sl, r0
   83228:	468b      	mov	fp, r1
   8322a:	4630      	mov	r0, r6
   8322c:	4639      	mov	r1, r7
   8322e:	f000 fc33 	bl	83a98 <__aeabi_dmul>
   83232:	a373      	add	r3, pc, #460	; (adr r3, 83400 <atan+0x2b0>)
   83234:	e9d3 2300 	ldrd	r2, r3, [r3]
   83238:	f000 fa7a 	bl	83730 <__aeabi_dsub>
   8323c:	4632      	mov	r2, r6
   8323e:	463b      	mov	r3, r7
   83240:	f000 fc2a 	bl	83a98 <__aeabi_dmul>
   83244:	a370      	add	r3, pc, #448	; (adr r3, 83408 <atan+0x2b8>)
   83246:	e9d3 2300 	ldrd	r2, r3, [r3]
   8324a:	f000 fa71 	bl	83730 <__aeabi_dsub>
   8324e:	4632      	mov	r2, r6
   83250:	463b      	mov	r3, r7
   83252:	f000 fc21 	bl	83a98 <__aeabi_dmul>
   83256:	a36e      	add	r3, pc, #440	; (adr r3, 83410 <atan+0x2c0>)
   83258:	e9d3 2300 	ldrd	r2, r3, [r3]
   8325c:	f000 fa68 	bl	83730 <__aeabi_dsub>
   83260:	4632      	mov	r2, r6
   83262:	463b      	mov	r3, r7
   83264:	f000 fc18 	bl	83a98 <__aeabi_dmul>
   83268:	a36b      	add	r3, pc, #428	; (adr r3, 83418 <atan+0x2c8>)
   8326a:	e9d3 2300 	ldrd	r2, r3, [r3]
   8326e:	f000 fa5f 	bl	83730 <__aeabi_dsub>
   83272:	4632      	mov	r2, r6
   83274:	463b      	mov	r3, r7
   83276:	f000 fc0f 	bl	83a98 <__aeabi_dmul>
   8327a:	f8dd c004 	ldr.w	ip, [sp, #4]
   8327e:	4602      	mov	r2, r0
   83280:	f1bc 3fff 	cmp.w	ip, #4294967295
   83284:	460b      	mov	r3, r1
   83286:	d06b      	beq.n	83360 <atan+0x210>
   83288:	4650      	mov	r0, sl
   8328a:	4659      	mov	r1, fp
   8328c:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   83290:	f000 fa50 	bl	83734 <__adddf3>
   83294:	4622      	mov	r2, r4
   83296:	462b      	mov	r3, r5
   83298:	f000 fbfe 	bl	83a98 <__aeabi_dmul>
   8329c:	4f67      	ldr	r7, [pc, #412]	; (8343c <atan+0x2ec>)
   8329e:	4b68      	ldr	r3, [pc, #416]	; (83440 <atan+0x2f0>)
   832a0:	4437      	add	r7, r6
   832a2:	441e      	add	r6, r3
   832a4:	e9d6 2300 	ldrd	r2, r3, [r6]
   832a8:	f000 fa42 	bl	83730 <__aeabi_dsub>
   832ac:	4622      	mov	r2, r4
   832ae:	462b      	mov	r3, r5
   832b0:	f000 fa3e 	bl	83730 <__aeabi_dsub>
   832b4:	4602      	mov	r2, r0
   832b6:	460b      	mov	r3, r1
   832b8:	e9d7 0100 	ldrd	r0, r1, [r7]
   832bc:	f000 fa38 	bl	83730 <__aeabi_dsub>
   832c0:	f1b9 0f00 	cmp.w	r9, #0
   832c4:	da0c      	bge.n	832e0 <atan+0x190>
   832c6:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   832ca:	4629      	mov	r1, r5
   832cc:	e008      	b.n	832e0 <atan+0x190>
   832ce:	2800      	cmp	r0, #0
   832d0:	f43f af4f 	beq.w	83172 <atan+0x22>
   832d4:	4620      	mov	r0, r4
   832d6:	4629      	mov	r1, r5
   832d8:	4622      	mov	r2, r4
   832da:	462b      	mov	r3, r5
   832dc:	f000 fa2a 	bl	83734 <__adddf3>
   832e0:	b003      	add	sp, #12
   832e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   832e6:	a34e      	add	r3, pc, #312	; (adr r3, 83420 <atan+0x2d0>)
   832e8:	e9d3 2300 	ldrd	r2, r3, [r3]
   832ec:	f000 fa22 	bl	83734 <__adddf3>
   832f0:	2200      	movs	r2, #0
   832f2:	4b54      	ldr	r3, [pc, #336]	; (83444 <atan+0x2f4>)
   832f4:	f000 fe60 	bl	83fb8 <__aeabi_dcmpgt>
   832f8:	2800      	cmp	r0, #0
   832fa:	f43f af4d 	beq.w	83198 <atan+0x48>
   832fe:	4620      	mov	r0, r4
   83300:	4629      	mov	r1, r5
   83302:	b003      	add	sp, #12
   83304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83308:	f000 f8ca 	bl	834a0 <fabs>
   8330c:	4b4e      	ldr	r3, [pc, #312]	; (83448 <atan+0x2f8>)
   8330e:	4604      	mov	r4, r0
   83310:	429e      	cmp	r6, r3
   83312:	460d      	mov	r5, r1
   83314:	dc33      	bgt.n	8337e <atan+0x22e>
   83316:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   8331a:	429e      	cmp	r6, r3
   8331c:	f300 80a5 	bgt.w	8346a <atan+0x31a>
   83320:	4602      	mov	r2, r0
   83322:	460b      	mov	r3, r1
   83324:	f000 fa06 	bl	83734 <__adddf3>
   83328:	2200      	movs	r2, #0
   8332a:	4b46      	ldr	r3, [pc, #280]	; (83444 <atan+0x2f4>)
   8332c:	f000 fa00 	bl	83730 <__aeabi_dsub>
   83330:	2200      	movs	r2, #0
   83332:	4606      	mov	r6, r0
   83334:	460f      	mov	r7, r1
   83336:	4620      	mov	r0, r4
   83338:	4629      	mov	r1, r5
   8333a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   8333e:	f000 f9f9 	bl	83734 <__adddf3>
   83342:	4602      	mov	r2, r0
   83344:	460b      	mov	r3, r1
   83346:	4630      	mov	r0, r6
   83348:	4639      	mov	r1, r7
   8334a:	f000 fccf 	bl	83cec <__aeabi_ddiv>
   8334e:	f04f 0c00 	mov.w	ip, #0
   83352:	4604      	mov	r4, r0
   83354:	460d      	mov	r5, r1
   83356:	e721      	b.n	8319c <atan+0x4c>
   83358:	a133      	add	r1, pc, #204	; (adr r1, 83428 <atan+0x2d8>)
   8335a:	e9d1 0100 	ldrd	r0, r1, [r1]
   8335e:	e7bf      	b.n	832e0 <atan+0x190>
   83360:	4650      	mov	r0, sl
   83362:	4659      	mov	r1, fp
   83364:	f000 f9e6 	bl	83734 <__adddf3>
   83368:	4622      	mov	r2, r4
   8336a:	462b      	mov	r3, r5
   8336c:	f000 fb94 	bl	83a98 <__aeabi_dmul>
   83370:	4602      	mov	r2, r0
   83372:	460b      	mov	r3, r1
   83374:	4620      	mov	r0, r4
   83376:	4629      	mov	r1, r5
   83378:	f000 f9da 	bl	83730 <__aeabi_dsub>
   8337c:	e7b0      	b.n	832e0 <atan+0x190>
   8337e:	4b33      	ldr	r3, [pc, #204]	; (8344c <atan+0x2fc>)
   83380:	429e      	cmp	r6, r3
   83382:	dc67      	bgt.n	83454 <atan+0x304>
   83384:	2200      	movs	r2, #0
   83386:	4b32      	ldr	r3, [pc, #200]	; (83450 <atan+0x300>)
   83388:	f000 f9d2 	bl	83730 <__aeabi_dsub>
   8338c:	2200      	movs	r2, #0
   8338e:	4606      	mov	r6, r0
   83390:	460f      	mov	r7, r1
   83392:	4620      	mov	r0, r4
   83394:	4629      	mov	r1, r5
   83396:	4b2e      	ldr	r3, [pc, #184]	; (83450 <atan+0x300>)
   83398:	f000 fb7e 	bl	83a98 <__aeabi_dmul>
   8339c:	2200      	movs	r2, #0
   8339e:	4b29      	ldr	r3, [pc, #164]	; (83444 <atan+0x2f4>)
   833a0:	f000 f9c8 	bl	83734 <__adddf3>
   833a4:	4602      	mov	r2, r0
   833a6:	460b      	mov	r3, r1
   833a8:	4630      	mov	r0, r6
   833aa:	4639      	mov	r1, r7
   833ac:	f000 fc9e 	bl	83cec <__aeabi_ddiv>
   833b0:	f04f 0c02 	mov.w	ip, #2
   833b4:	4604      	mov	r4, r0
   833b6:	460d      	mov	r5, r1
   833b8:	e6f0      	b.n	8319c <atan+0x4c>
   833ba:	bf00      	nop
   833bc:	f3af 8000 	nop.w
   833c0:	54442d18 	.word	0x54442d18
   833c4:	3ff921fb 	.word	0x3ff921fb
   833c8:	e322da11 	.word	0xe322da11
   833cc:	3f90ad3a 	.word	0x3f90ad3a
   833d0:	24760deb 	.word	0x24760deb
   833d4:	3fa97b4b 	.word	0x3fa97b4b
   833d8:	a0d03d51 	.word	0xa0d03d51
   833dc:	3fb10d66 	.word	0x3fb10d66
   833e0:	c54c206e 	.word	0xc54c206e
   833e4:	3fb745cd 	.word	0x3fb745cd
   833e8:	920083ff 	.word	0x920083ff
   833ec:	3fc24924 	.word	0x3fc24924
   833f0:	5555550d 	.word	0x5555550d
   833f4:	3fd55555 	.word	0x3fd55555
   833f8:	2c6a6c2f 	.word	0x2c6a6c2f
   833fc:	bfa2b444 	.word	0xbfa2b444
   83400:	52defd9a 	.word	0x52defd9a
   83404:	3fadde2d 	.word	0x3fadde2d
   83408:	af749a6d 	.word	0xaf749a6d
   8340c:	3fb3b0f2 	.word	0x3fb3b0f2
   83410:	fe231671 	.word	0xfe231671
   83414:	3fbc71c6 	.word	0x3fbc71c6
   83418:	9998ebc4 	.word	0x9998ebc4
   8341c:	3fc99999 	.word	0x3fc99999
   83420:	8800759c 	.word	0x8800759c
   83424:	7e37e43c 	.word	0x7e37e43c
   83428:	54442d18 	.word	0x54442d18
   8342c:	bff921fb 	.word	0xbff921fb
   83430:	440fffff 	.word	0x440fffff
   83434:	7ff00000 	.word	0x7ff00000
   83438:	3fdbffff 	.word	0x3fdbffff
   8343c:	00087180 	.word	0x00087180
   83440:	00087160 	.word	0x00087160
   83444:	3ff00000 	.word	0x3ff00000
   83448:	3ff2ffff 	.word	0x3ff2ffff
   8344c:	40037fff 	.word	0x40037fff
   83450:	3ff80000 	.word	0x3ff80000
   83454:	4602      	mov	r2, r0
   83456:	460b      	mov	r3, r1
   83458:	2000      	movs	r0, #0
   8345a:	490f      	ldr	r1, [pc, #60]	; (83498 <atan+0x348>)
   8345c:	f000 fc46 	bl	83cec <__aeabi_ddiv>
   83460:	f04f 0c03 	mov.w	ip, #3
   83464:	4604      	mov	r4, r0
   83466:	460d      	mov	r5, r1
   83468:	e698      	b.n	8319c <atan+0x4c>
   8346a:	2200      	movs	r2, #0
   8346c:	4b0b      	ldr	r3, [pc, #44]	; (8349c <atan+0x34c>)
   8346e:	f000 f95f 	bl	83730 <__aeabi_dsub>
   83472:	2200      	movs	r2, #0
   83474:	4606      	mov	r6, r0
   83476:	460f      	mov	r7, r1
   83478:	4620      	mov	r0, r4
   8347a:	4629      	mov	r1, r5
   8347c:	4b07      	ldr	r3, [pc, #28]	; (8349c <atan+0x34c>)
   8347e:	f000 f959 	bl	83734 <__adddf3>
   83482:	4602      	mov	r2, r0
   83484:	460b      	mov	r3, r1
   83486:	4630      	mov	r0, r6
   83488:	4639      	mov	r1, r7
   8348a:	f000 fc2f 	bl	83cec <__aeabi_ddiv>
   8348e:	f04f 0c01 	mov.w	ip, #1
   83492:	4604      	mov	r4, r0
   83494:	460d      	mov	r5, r1
   83496:	e681      	b.n	8319c <atan+0x4c>
   83498:	bff00000 	.word	0xbff00000
   8349c:	3ff00000 	.word	0x3ff00000

000834a0 <fabs>:
   834a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   834a4:	4770      	bx	lr
   834a6:	bf00      	nop

000834a8 <sqrt>:
   834a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   834ac:	b08a      	sub	sp, #40	; 0x28
   834ae:	4604      	mov	r4, r0
   834b0:	460d      	mov	r5, r1
   834b2:	f000 f84f 	bl	83554 <__ieee754_sqrt>
   834b6:	f8df a098 	ldr.w	sl, [pc, #152]	; 83550 <sqrt+0xa8>
   834ba:	4606      	mov	r6, r0
   834bc:	f99a 3000 	ldrsb.w	r3, [sl]
   834c0:	460f      	mov	r7, r1
   834c2:	3301      	adds	r3, #1
   834c4:	d00f      	beq.n	834e6 <sqrt+0x3e>
   834c6:	4620      	mov	r0, r4
   834c8:	4629      	mov	r1, r5
   834ca:	f000 f903 	bl	836d4 <__fpclassifyd>
   834ce:	b150      	cbz	r0, 834e6 <sqrt+0x3e>
   834d0:	f04f 0800 	mov.w	r8, #0
   834d4:	f04f 0900 	mov.w	r9, #0
   834d8:	4642      	mov	r2, r8
   834da:	464b      	mov	r3, r9
   834dc:	4620      	mov	r0, r4
   834de:	4629      	mov	r1, r5
   834e0:	f000 fd4c 	bl	83f7c <__aeabi_dcmplt>
   834e4:	b920      	cbnz	r0, 834f0 <sqrt+0x48>
   834e6:	4630      	mov	r0, r6
   834e8:	4639      	mov	r1, r7
   834ea:	b00a      	add	sp, #40	; 0x28
   834ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   834f0:	4916      	ldr	r1, [pc, #88]	; (8354c <sqrt+0xa4>)
   834f2:	f89a 6000 	ldrb.w	r6, [sl]
   834f6:	2201      	movs	r2, #1
   834f8:	2300      	movs	r3, #0
   834fa:	e9cd 4504 	strd	r4, r5, [sp, #16]
   834fe:	e9cd 4502 	strd	r4, r5, [sp, #8]
   83502:	9101      	str	r1, [sp, #4]
   83504:	9200      	str	r2, [sp, #0]
   83506:	9308      	str	r3, [sp, #32]
   83508:	b966      	cbnz	r6, 83524 <sqrt+0x7c>
   8350a:	e9cd 8906 	strd	r8, r9, [sp, #24]
   8350e:	4668      	mov	r0, sp
   83510:	f000 f908 	bl	83724 <matherr>
   83514:	b180      	cbz	r0, 83538 <sqrt+0x90>
   83516:	9b08      	ldr	r3, [sp, #32]
   83518:	b99b      	cbnz	r3, 83542 <sqrt+0x9a>
   8351a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   8351e:	b00a      	add	sp, #40	; 0x28
   83520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83524:	4640      	mov	r0, r8
   83526:	4649      	mov	r1, r9
   83528:	4642      	mov	r2, r8
   8352a:	464b      	mov	r3, r9
   8352c:	f000 fbde 	bl	83cec <__aeabi_ddiv>
   83530:	2e02      	cmp	r6, #2
   83532:	e9cd 0106 	strd	r0, r1, [sp, #24]
   83536:	d1ea      	bne.n	8350e <sqrt+0x66>
   83538:	f000 fd90 	bl	8405c <__errno>
   8353c:	2321      	movs	r3, #33	; 0x21
   8353e:	6003      	str	r3, [r0, #0]
   83540:	e7e9      	b.n	83516 <sqrt+0x6e>
   83542:	f000 fd8b 	bl	8405c <__errno>
   83546:	9b08      	ldr	r3, [sp, #32]
   83548:	6003      	str	r3, [r0, #0]
   8354a:	e7e6      	b.n	8351a <sqrt+0x72>
   8354c:	000871a0 	.word	0x000871a0
   83550:	20070170 	.word	0x20070170

00083554 <__ieee754_sqrt>:
   83554:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   83558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8355c:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   83560:	f8df 816c 	ldr.w	r8, [pc, #364]	; 836d0 <__ieee754_sqrt+0x17c>
   83564:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   83568:	45c4      	cmp	ip, r8
   8356a:	4606      	mov	r6, r0
   8356c:	460f      	mov	r7, r1
   8356e:	460b      	mov	r3, r1
   83570:	4602      	mov	r2, r0
   83572:	f000 808f 	beq.w	83694 <__ieee754_sqrt+0x140>
   83576:	2900      	cmp	r1, #0
   83578:	dd6f      	ble.n	8365a <__ieee754_sqrt+0x106>
   8357a:	150f      	asrs	r7, r1, #20
   8357c:	d078      	beq.n	83670 <__ieee754_sqrt+0x11c>
   8357e:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   83582:	f3c3 0313 	ubfx	r3, r3, #0, #20
   83586:	07f9      	lsls	r1, r7, #31
   83588:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   8358c:	d460      	bmi.n	83650 <__ieee754_sqrt+0xfc>
   8358e:	0fd1      	lsrs	r1, r2, #31
   83590:	f04f 0c00 	mov.w	ip, #0
   83594:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   83598:	107f      	asrs	r7, r7, #1
   8359a:	0052      	lsls	r2, r2, #1
   8359c:	4665      	mov	r5, ip
   8359e:	2016      	movs	r0, #22
   835a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   835a4:	186c      	adds	r4, r5, r1
   835a6:	429c      	cmp	r4, r3
   835a8:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   835ac:	ea4f 0242 	mov.w	r2, r2, lsl #1
   835b0:	dc02      	bgt.n	835b8 <__ieee754_sqrt+0x64>
   835b2:	1b1b      	subs	r3, r3, r4
   835b4:	1865      	adds	r5, r4, r1
   835b6:	448c      	add	ip, r1
   835b8:	3801      	subs	r0, #1
   835ba:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   835be:	ea4f 0151 	mov.w	r1, r1, lsr #1
   835c2:	d1ef      	bne.n	835a4 <__ieee754_sqrt+0x50>
   835c4:	4680      	mov	r8, r0
   835c6:	2620      	movs	r6, #32
   835c8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   835cc:	e009      	b.n	835e2 <__ieee754_sqrt+0x8e>
   835ce:	d023      	beq.n	83618 <__ieee754_sqrt+0xc4>
   835d0:	0fd4      	lsrs	r4, r2, #31
   835d2:	3e01      	subs	r6, #1
   835d4:	ea4f 0151 	mov.w	r1, r1, lsr #1
   835d8:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   835dc:	ea4f 0242 	mov.w	r2, r2, lsl #1
   835e0:	d01e      	beq.n	83620 <__ieee754_sqrt+0xcc>
   835e2:	42ab      	cmp	r3, r5
   835e4:	eb01 0408 	add.w	r4, r1, r8
   835e8:	ddf1      	ble.n	835ce <__ieee754_sqrt+0x7a>
   835ea:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   835ee:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   835f2:	eb04 0801 	add.w	r8, r4, r1
   835f6:	d009      	beq.n	8360c <__ieee754_sqrt+0xb8>
   835f8:	46a9      	mov	r9, r5
   835fa:	1b5b      	subs	r3, r3, r5
   835fc:	4294      	cmp	r4, r2
   835fe:	bf88      	it	hi
   83600:	f103 33ff 	addhi.w	r3, r3, #4294967295
   83604:	1b12      	subs	r2, r2, r4
   83606:	4408      	add	r0, r1
   83608:	464d      	mov	r5, r9
   8360a:	e7e1      	b.n	835d0 <__ieee754_sqrt+0x7c>
   8360c:	f1b8 0f00 	cmp.w	r8, #0
   83610:	dbf2      	blt.n	835f8 <__ieee754_sqrt+0xa4>
   83612:	f105 0901 	add.w	r9, r5, #1
   83616:	e7f0      	b.n	835fa <__ieee754_sqrt+0xa6>
   83618:	4294      	cmp	r4, r2
   8361a:	d9e6      	bls.n	835ea <__ieee754_sqrt+0x96>
   8361c:	461d      	mov	r5, r3
   8361e:	e7d7      	b.n	835d0 <__ieee754_sqrt+0x7c>
   83620:	431a      	orrs	r2, r3
   83622:	d004      	beq.n	8362e <__ieee754_sqrt+0xda>
   83624:	1c43      	adds	r3, r0, #1
   83626:	d041      	beq.n	836ac <__ieee754_sqrt+0x158>
   83628:	f000 0301 	and.w	r3, r0, #1
   8362c:	4418      	add	r0, r3
   8362e:	0846      	lsrs	r6, r0, #1
   83630:	ea4f 036c 	mov.w	r3, ip, asr #1
   83634:	f01c 0f01 	tst.w	ip, #1
   83638:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   8363c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83640:	bf18      	it	ne
   83642:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   83646:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   8364a:	4630      	mov	r0, r6
   8364c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83650:	0fd1      	lsrs	r1, r2, #31
   83652:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   83656:	0052      	lsls	r2, r2, #1
   83658:	e799      	b.n	8358e <__ieee754_sqrt+0x3a>
   8365a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   8365e:	4303      	orrs	r3, r0
   83660:	d022      	beq.n	836a8 <__ieee754_sqrt+0x154>
   83662:	bb51      	cbnz	r1, 836ba <__ieee754_sqrt+0x166>
   83664:	460f      	mov	r7, r1
   83666:	0ad3      	lsrs	r3, r2, #11
   83668:	3f15      	subs	r7, #21
   8366a:	0552      	lsls	r2, r2, #21
   8366c:	2b00      	cmp	r3, #0
   8366e:	d0fa      	beq.n	83666 <__ieee754_sqrt+0x112>
   83670:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   83674:	d11d      	bne.n	836b2 <__ieee754_sqrt+0x15e>
   83676:	005b      	lsls	r3, r3, #1
   83678:	02d8      	lsls	r0, r3, #11
   8367a:	f101 0101 	add.w	r1, r1, #1
   8367e:	d5fa      	bpl.n	83676 <__ieee754_sqrt+0x122>
   83680:	f1c1 0001 	rsb	r0, r1, #1
   83684:	f1c1 0420 	rsb	r4, r1, #32
   83688:	fa22 f404 	lsr.w	r4, r2, r4
   8368c:	4407      	add	r7, r0
   8368e:	408a      	lsls	r2, r1
   83690:	4323      	orrs	r3, r4
   83692:	e774      	b.n	8357e <__ieee754_sqrt+0x2a>
   83694:	4602      	mov	r2, r0
   83696:	460b      	mov	r3, r1
   83698:	f000 f9fe 	bl	83a98 <__aeabi_dmul>
   8369c:	4632      	mov	r2, r6
   8369e:	463b      	mov	r3, r7
   836a0:	f000 f848 	bl	83734 <__adddf3>
   836a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   836a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   836ac:	f10c 0c01 	add.w	ip, ip, #1
   836b0:	e7be      	b.n	83630 <__ieee754_sqrt+0xdc>
   836b2:	2420      	movs	r4, #32
   836b4:	2001      	movs	r0, #1
   836b6:	2100      	movs	r1, #0
   836b8:	e7e6      	b.n	83688 <__ieee754_sqrt+0x134>
   836ba:	4602      	mov	r2, r0
   836bc:	460b      	mov	r3, r1
   836be:	f000 f837 	bl	83730 <__aeabi_dsub>
   836c2:	4602      	mov	r2, r0
   836c4:	460b      	mov	r3, r1
   836c6:	f000 fb11 	bl	83cec <__aeabi_ddiv>
   836ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   836ce:	bf00      	nop
   836d0:	7ff00000 	.word	0x7ff00000

000836d4 <__fpclassifyd>:
   836d4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   836d8:	b410      	push	{r4}
   836da:	d008      	beq.n	836ee <__fpclassifyd+0x1a>
   836dc:	4a0f      	ldr	r2, [pc, #60]	; (8371c <__fpclassifyd+0x48>)
   836de:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   836e2:	4294      	cmp	r4, r2
   836e4:	d80a      	bhi.n	836fc <__fpclassifyd+0x28>
   836e6:	2004      	movs	r0, #4
   836e8:	f85d 4b04 	ldr.w	r4, [sp], #4
   836ec:	4770      	bx	lr
   836ee:	2800      	cmp	r0, #0
   836f0:	bf0c      	ite	eq
   836f2:	2002      	moveq	r0, #2
   836f4:	2003      	movne	r0, #3
   836f6:	f85d 4b04 	ldr.w	r4, [sp], #4
   836fa:	4770      	bx	lr
   836fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   83700:	d201      	bcs.n	83706 <__fpclassifyd+0x32>
   83702:	2003      	movs	r0, #3
   83704:	e7f7      	b.n	836f6 <__fpclassifyd+0x22>
   83706:	4a06      	ldr	r2, [pc, #24]	; (83720 <__fpclassifyd+0x4c>)
   83708:	4293      	cmp	r3, r2
   8370a:	d001      	beq.n	83710 <__fpclassifyd+0x3c>
   8370c:	2000      	movs	r0, #0
   8370e:	e7f2      	b.n	836f6 <__fpclassifyd+0x22>
   83710:	f1d0 0001 	rsbs	r0, r0, #1
   83714:	bf38      	it	cc
   83716:	2000      	movcc	r0, #0
   83718:	e7ed      	b.n	836f6 <__fpclassifyd+0x22>
   8371a:	bf00      	nop
   8371c:	7fdfffff 	.word	0x7fdfffff
   83720:	7ff00000 	.word	0x7ff00000

00083724 <matherr>:
   83724:	2000      	movs	r0, #0
   83726:	4770      	bx	lr

00083728 <__aeabi_drsub>:
   83728:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8372c:	e002      	b.n	83734 <__adddf3>
   8372e:	bf00      	nop

00083730 <__aeabi_dsub>:
   83730:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00083734 <__adddf3>:
   83734:	b530      	push	{r4, r5, lr}
   83736:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8373a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8373e:	ea94 0f05 	teq	r4, r5
   83742:	bf08      	it	eq
   83744:	ea90 0f02 	teqeq	r0, r2
   83748:	bf1f      	itttt	ne
   8374a:	ea54 0c00 	orrsne.w	ip, r4, r0
   8374e:	ea55 0c02 	orrsne.w	ip, r5, r2
   83752:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   83756:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8375a:	f000 80e2 	beq.w	83922 <__adddf3+0x1ee>
   8375e:	ea4f 5454 	mov.w	r4, r4, lsr #21
   83762:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   83766:	bfb8      	it	lt
   83768:	426d      	neglt	r5, r5
   8376a:	dd0c      	ble.n	83786 <__adddf3+0x52>
   8376c:	442c      	add	r4, r5
   8376e:	ea80 0202 	eor.w	r2, r0, r2
   83772:	ea81 0303 	eor.w	r3, r1, r3
   83776:	ea82 0000 	eor.w	r0, r2, r0
   8377a:	ea83 0101 	eor.w	r1, r3, r1
   8377e:	ea80 0202 	eor.w	r2, r0, r2
   83782:	ea81 0303 	eor.w	r3, r1, r3
   83786:	2d36      	cmp	r5, #54	; 0x36
   83788:	bf88      	it	hi
   8378a:	bd30      	pophi	{r4, r5, pc}
   8378c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83790:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83794:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   83798:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   8379c:	d002      	beq.n	837a4 <__adddf3+0x70>
   8379e:	4240      	negs	r0, r0
   837a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   837a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   837a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
   837ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   837b0:	d002      	beq.n	837b8 <__adddf3+0x84>
   837b2:	4252      	negs	r2, r2
   837b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   837b8:	ea94 0f05 	teq	r4, r5
   837bc:	f000 80a7 	beq.w	8390e <__adddf3+0x1da>
   837c0:	f1a4 0401 	sub.w	r4, r4, #1
   837c4:	f1d5 0e20 	rsbs	lr, r5, #32
   837c8:	db0d      	blt.n	837e6 <__adddf3+0xb2>
   837ca:	fa02 fc0e 	lsl.w	ip, r2, lr
   837ce:	fa22 f205 	lsr.w	r2, r2, r5
   837d2:	1880      	adds	r0, r0, r2
   837d4:	f141 0100 	adc.w	r1, r1, #0
   837d8:	fa03 f20e 	lsl.w	r2, r3, lr
   837dc:	1880      	adds	r0, r0, r2
   837de:	fa43 f305 	asr.w	r3, r3, r5
   837e2:	4159      	adcs	r1, r3
   837e4:	e00e      	b.n	83804 <__adddf3+0xd0>
   837e6:	f1a5 0520 	sub.w	r5, r5, #32
   837ea:	f10e 0e20 	add.w	lr, lr, #32
   837ee:	2a01      	cmp	r2, #1
   837f0:	fa03 fc0e 	lsl.w	ip, r3, lr
   837f4:	bf28      	it	cs
   837f6:	f04c 0c02 	orrcs.w	ip, ip, #2
   837fa:	fa43 f305 	asr.w	r3, r3, r5
   837fe:	18c0      	adds	r0, r0, r3
   83800:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   83804:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83808:	d507      	bpl.n	8381a <__adddf3+0xe6>
   8380a:	f04f 0e00 	mov.w	lr, #0
   8380e:	f1dc 0c00 	rsbs	ip, ip, #0
   83812:	eb7e 0000 	sbcs.w	r0, lr, r0
   83816:	eb6e 0101 	sbc.w	r1, lr, r1
   8381a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8381e:	d31b      	bcc.n	83858 <__adddf3+0x124>
   83820:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   83824:	d30c      	bcc.n	83840 <__adddf3+0x10c>
   83826:	0849      	lsrs	r1, r1, #1
   83828:	ea5f 0030 	movs.w	r0, r0, rrx
   8382c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   83830:	f104 0401 	add.w	r4, r4, #1
   83834:	ea4f 5244 	mov.w	r2, r4, lsl #21
   83838:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8383c:	f080 809a 	bcs.w	83974 <__adddf3+0x240>
   83840:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   83844:	bf08      	it	eq
   83846:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8384a:	f150 0000 	adcs.w	r0, r0, #0
   8384e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83852:	ea41 0105 	orr.w	r1, r1, r5
   83856:	bd30      	pop	{r4, r5, pc}
   83858:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   8385c:	4140      	adcs	r0, r0
   8385e:	eb41 0101 	adc.w	r1, r1, r1
   83862:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83866:	f1a4 0401 	sub.w	r4, r4, #1
   8386a:	d1e9      	bne.n	83840 <__adddf3+0x10c>
   8386c:	f091 0f00 	teq	r1, #0
   83870:	bf04      	itt	eq
   83872:	4601      	moveq	r1, r0
   83874:	2000      	moveq	r0, #0
   83876:	fab1 f381 	clz	r3, r1
   8387a:	bf08      	it	eq
   8387c:	3320      	addeq	r3, #32
   8387e:	f1a3 030b 	sub.w	r3, r3, #11
   83882:	f1b3 0220 	subs.w	r2, r3, #32
   83886:	da0c      	bge.n	838a2 <__adddf3+0x16e>
   83888:	320c      	adds	r2, #12
   8388a:	dd08      	ble.n	8389e <__adddf3+0x16a>
   8388c:	f102 0c14 	add.w	ip, r2, #20
   83890:	f1c2 020c 	rsb	r2, r2, #12
   83894:	fa01 f00c 	lsl.w	r0, r1, ip
   83898:	fa21 f102 	lsr.w	r1, r1, r2
   8389c:	e00c      	b.n	838b8 <__adddf3+0x184>
   8389e:	f102 0214 	add.w	r2, r2, #20
   838a2:	bfd8      	it	le
   838a4:	f1c2 0c20 	rsble	ip, r2, #32
   838a8:	fa01 f102 	lsl.w	r1, r1, r2
   838ac:	fa20 fc0c 	lsr.w	ip, r0, ip
   838b0:	bfdc      	itt	le
   838b2:	ea41 010c 	orrle.w	r1, r1, ip
   838b6:	4090      	lslle	r0, r2
   838b8:	1ae4      	subs	r4, r4, r3
   838ba:	bfa2      	ittt	ge
   838bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   838c0:	4329      	orrge	r1, r5
   838c2:	bd30      	popge	{r4, r5, pc}
   838c4:	ea6f 0404 	mvn.w	r4, r4
   838c8:	3c1f      	subs	r4, #31
   838ca:	da1c      	bge.n	83906 <__adddf3+0x1d2>
   838cc:	340c      	adds	r4, #12
   838ce:	dc0e      	bgt.n	838ee <__adddf3+0x1ba>
   838d0:	f104 0414 	add.w	r4, r4, #20
   838d4:	f1c4 0220 	rsb	r2, r4, #32
   838d8:	fa20 f004 	lsr.w	r0, r0, r4
   838dc:	fa01 f302 	lsl.w	r3, r1, r2
   838e0:	ea40 0003 	orr.w	r0, r0, r3
   838e4:	fa21 f304 	lsr.w	r3, r1, r4
   838e8:	ea45 0103 	orr.w	r1, r5, r3
   838ec:	bd30      	pop	{r4, r5, pc}
   838ee:	f1c4 040c 	rsb	r4, r4, #12
   838f2:	f1c4 0220 	rsb	r2, r4, #32
   838f6:	fa20 f002 	lsr.w	r0, r0, r2
   838fa:	fa01 f304 	lsl.w	r3, r1, r4
   838fe:	ea40 0003 	orr.w	r0, r0, r3
   83902:	4629      	mov	r1, r5
   83904:	bd30      	pop	{r4, r5, pc}
   83906:	fa21 f004 	lsr.w	r0, r1, r4
   8390a:	4629      	mov	r1, r5
   8390c:	bd30      	pop	{r4, r5, pc}
   8390e:	f094 0f00 	teq	r4, #0
   83912:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   83916:	bf06      	itte	eq
   83918:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8391c:	3401      	addeq	r4, #1
   8391e:	3d01      	subne	r5, #1
   83920:	e74e      	b.n	837c0 <__adddf3+0x8c>
   83922:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   83926:	bf18      	it	ne
   83928:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8392c:	d029      	beq.n	83982 <__adddf3+0x24e>
   8392e:	ea94 0f05 	teq	r4, r5
   83932:	bf08      	it	eq
   83934:	ea90 0f02 	teqeq	r0, r2
   83938:	d005      	beq.n	83946 <__adddf3+0x212>
   8393a:	ea54 0c00 	orrs.w	ip, r4, r0
   8393e:	bf04      	itt	eq
   83940:	4619      	moveq	r1, r3
   83942:	4610      	moveq	r0, r2
   83944:	bd30      	pop	{r4, r5, pc}
   83946:	ea91 0f03 	teq	r1, r3
   8394a:	bf1e      	ittt	ne
   8394c:	2100      	movne	r1, #0
   8394e:	2000      	movne	r0, #0
   83950:	bd30      	popne	{r4, r5, pc}
   83952:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   83956:	d105      	bne.n	83964 <__adddf3+0x230>
   83958:	0040      	lsls	r0, r0, #1
   8395a:	4149      	adcs	r1, r1
   8395c:	bf28      	it	cs
   8395e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   83962:	bd30      	pop	{r4, r5, pc}
   83964:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   83968:	bf3c      	itt	cc
   8396a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   8396e:	bd30      	popcc	{r4, r5, pc}
   83970:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83974:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   83978:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8397c:	f04f 0000 	mov.w	r0, #0
   83980:	bd30      	pop	{r4, r5, pc}
   83982:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   83986:	bf1a      	itte	ne
   83988:	4619      	movne	r1, r3
   8398a:	4610      	movne	r0, r2
   8398c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   83990:	bf1c      	itt	ne
   83992:	460b      	movne	r3, r1
   83994:	4602      	movne	r2, r0
   83996:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   8399a:	bf06      	itte	eq
   8399c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   839a0:	ea91 0f03 	teqeq	r1, r3
   839a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   839a8:	bd30      	pop	{r4, r5, pc}
   839aa:	bf00      	nop

000839ac <__aeabi_ui2d>:
   839ac:	f090 0f00 	teq	r0, #0
   839b0:	bf04      	itt	eq
   839b2:	2100      	moveq	r1, #0
   839b4:	4770      	bxeq	lr
   839b6:	b530      	push	{r4, r5, lr}
   839b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   839bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   839c0:	f04f 0500 	mov.w	r5, #0
   839c4:	f04f 0100 	mov.w	r1, #0
   839c8:	e750      	b.n	8386c <__adddf3+0x138>
   839ca:	bf00      	nop

000839cc <__aeabi_i2d>:
   839cc:	f090 0f00 	teq	r0, #0
   839d0:	bf04      	itt	eq
   839d2:	2100      	moveq	r1, #0
   839d4:	4770      	bxeq	lr
   839d6:	b530      	push	{r4, r5, lr}
   839d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
   839dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
   839e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   839e4:	bf48      	it	mi
   839e6:	4240      	negmi	r0, r0
   839e8:	f04f 0100 	mov.w	r1, #0
   839ec:	e73e      	b.n	8386c <__adddf3+0x138>
   839ee:	bf00      	nop

000839f0 <__aeabi_f2d>:
   839f0:	0042      	lsls	r2, r0, #1
   839f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
   839f6:	ea4f 0131 	mov.w	r1, r1, rrx
   839fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
   839fe:	bf1f      	itttt	ne
   83a00:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   83a04:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83a08:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   83a0c:	4770      	bxne	lr
   83a0e:	f092 0f00 	teq	r2, #0
   83a12:	bf14      	ite	ne
   83a14:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83a18:	4770      	bxeq	lr
   83a1a:	b530      	push	{r4, r5, lr}
   83a1c:	f44f 7460 	mov.w	r4, #896	; 0x380
   83a20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83a24:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83a28:	e720      	b.n	8386c <__adddf3+0x138>
   83a2a:	bf00      	nop

00083a2c <__aeabi_ul2d>:
   83a2c:	ea50 0201 	orrs.w	r2, r0, r1
   83a30:	bf08      	it	eq
   83a32:	4770      	bxeq	lr
   83a34:	b530      	push	{r4, r5, lr}
   83a36:	f04f 0500 	mov.w	r5, #0
   83a3a:	e00a      	b.n	83a52 <__aeabi_l2d+0x16>

00083a3c <__aeabi_l2d>:
   83a3c:	ea50 0201 	orrs.w	r2, r0, r1
   83a40:	bf08      	it	eq
   83a42:	4770      	bxeq	lr
   83a44:	b530      	push	{r4, r5, lr}
   83a46:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   83a4a:	d502      	bpl.n	83a52 <__aeabi_l2d+0x16>
   83a4c:	4240      	negs	r0, r0
   83a4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83a52:	f44f 6480 	mov.w	r4, #1024	; 0x400
   83a56:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83a5a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   83a5e:	f43f aedc 	beq.w	8381a <__adddf3+0xe6>
   83a62:	f04f 0203 	mov.w	r2, #3
   83a66:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83a6a:	bf18      	it	ne
   83a6c:	3203      	addne	r2, #3
   83a6e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   83a72:	bf18      	it	ne
   83a74:	3203      	addne	r2, #3
   83a76:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   83a7a:	f1c2 0320 	rsb	r3, r2, #32
   83a7e:	fa00 fc03 	lsl.w	ip, r0, r3
   83a82:	fa20 f002 	lsr.w	r0, r0, r2
   83a86:	fa01 fe03 	lsl.w	lr, r1, r3
   83a8a:	ea40 000e 	orr.w	r0, r0, lr
   83a8e:	fa21 f102 	lsr.w	r1, r1, r2
   83a92:	4414      	add	r4, r2
   83a94:	e6c1      	b.n	8381a <__adddf3+0xe6>
   83a96:	bf00      	nop

00083a98 <__aeabi_dmul>:
   83a98:	b570      	push	{r4, r5, r6, lr}
   83a9a:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83a9e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83aa2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83aa6:	bf1d      	ittte	ne
   83aa8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83aac:	ea94 0f0c 	teqne	r4, ip
   83ab0:	ea95 0f0c 	teqne	r5, ip
   83ab4:	f000 f8de 	bleq	83c74 <__aeabi_dmul+0x1dc>
   83ab8:	442c      	add	r4, r5
   83aba:	ea81 0603 	eor.w	r6, r1, r3
   83abe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   83ac2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   83ac6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   83aca:	bf18      	it	ne
   83acc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83ad0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83ad8:	d038      	beq.n	83b4c <__aeabi_dmul+0xb4>
   83ada:	fba0 ce02 	umull	ip, lr, r0, r2
   83ade:	f04f 0500 	mov.w	r5, #0
   83ae2:	fbe1 e502 	umlal	lr, r5, r1, r2
   83ae6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   83aea:	fbe0 e503 	umlal	lr, r5, r0, r3
   83aee:	f04f 0600 	mov.w	r6, #0
   83af2:	fbe1 5603 	umlal	r5, r6, r1, r3
   83af6:	f09c 0f00 	teq	ip, #0
   83afa:	bf18      	it	ne
   83afc:	f04e 0e01 	orrne.w	lr, lr, #1
   83b00:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   83b04:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83b08:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   83b0c:	d204      	bcs.n	83b18 <__aeabi_dmul+0x80>
   83b0e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   83b12:	416d      	adcs	r5, r5
   83b14:	eb46 0606 	adc.w	r6, r6, r6
   83b18:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   83b1c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83b20:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   83b24:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83b28:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   83b2c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83b30:	bf88      	it	hi
   83b32:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83b36:	d81e      	bhi.n	83b76 <__aeabi_dmul+0xde>
   83b38:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   83b3c:	bf08      	it	eq
   83b3e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   83b42:	f150 0000 	adcs.w	r0, r0, #0
   83b46:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83b4a:	bd70      	pop	{r4, r5, r6, pc}
   83b4c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   83b50:	ea46 0101 	orr.w	r1, r6, r1
   83b54:	ea40 0002 	orr.w	r0, r0, r2
   83b58:	ea81 0103 	eor.w	r1, r1, r3
   83b5c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   83b60:	bfc2      	ittt	gt
   83b62:	ebd4 050c 	rsbsgt	r5, r4, ip
   83b66:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83b6a:	bd70      	popgt	{r4, r5, r6, pc}
   83b6c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83b70:	f04f 0e00 	mov.w	lr, #0
   83b74:	3c01      	subs	r4, #1
   83b76:	f300 80ab 	bgt.w	83cd0 <__aeabi_dmul+0x238>
   83b7a:	f114 0f36 	cmn.w	r4, #54	; 0x36
   83b7e:	bfde      	ittt	le
   83b80:	2000      	movle	r0, #0
   83b82:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   83b86:	bd70      	pople	{r4, r5, r6, pc}
   83b88:	f1c4 0400 	rsb	r4, r4, #0
   83b8c:	3c20      	subs	r4, #32
   83b8e:	da35      	bge.n	83bfc <__aeabi_dmul+0x164>
   83b90:	340c      	adds	r4, #12
   83b92:	dc1b      	bgt.n	83bcc <__aeabi_dmul+0x134>
   83b94:	f104 0414 	add.w	r4, r4, #20
   83b98:	f1c4 0520 	rsb	r5, r4, #32
   83b9c:	fa00 f305 	lsl.w	r3, r0, r5
   83ba0:	fa20 f004 	lsr.w	r0, r0, r4
   83ba4:	fa01 f205 	lsl.w	r2, r1, r5
   83ba8:	ea40 0002 	orr.w	r0, r0, r2
   83bac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83bb0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83bb4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83bb8:	fa21 f604 	lsr.w	r6, r1, r4
   83bbc:	eb42 0106 	adc.w	r1, r2, r6
   83bc0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83bc4:	bf08      	it	eq
   83bc6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83bca:	bd70      	pop	{r4, r5, r6, pc}
   83bcc:	f1c4 040c 	rsb	r4, r4, #12
   83bd0:	f1c4 0520 	rsb	r5, r4, #32
   83bd4:	fa00 f304 	lsl.w	r3, r0, r4
   83bd8:	fa20 f005 	lsr.w	r0, r0, r5
   83bdc:	fa01 f204 	lsl.w	r2, r1, r4
   83be0:	ea40 0002 	orr.w	r0, r0, r2
   83be4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83be8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83bec:	f141 0100 	adc.w	r1, r1, #0
   83bf0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83bf4:	bf08      	it	eq
   83bf6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83bfa:	bd70      	pop	{r4, r5, r6, pc}
   83bfc:	f1c4 0520 	rsb	r5, r4, #32
   83c00:	fa00 f205 	lsl.w	r2, r0, r5
   83c04:	ea4e 0e02 	orr.w	lr, lr, r2
   83c08:	fa20 f304 	lsr.w	r3, r0, r4
   83c0c:	fa01 f205 	lsl.w	r2, r1, r5
   83c10:	ea43 0302 	orr.w	r3, r3, r2
   83c14:	fa21 f004 	lsr.w	r0, r1, r4
   83c18:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83c1c:	fa21 f204 	lsr.w	r2, r1, r4
   83c20:	ea20 0002 	bic.w	r0, r0, r2
   83c24:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83c28:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83c2c:	bf08      	it	eq
   83c2e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83c32:	bd70      	pop	{r4, r5, r6, pc}
   83c34:	f094 0f00 	teq	r4, #0
   83c38:	d10f      	bne.n	83c5a <__aeabi_dmul+0x1c2>
   83c3a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   83c3e:	0040      	lsls	r0, r0, #1
   83c40:	eb41 0101 	adc.w	r1, r1, r1
   83c44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83c48:	bf08      	it	eq
   83c4a:	3c01      	subeq	r4, #1
   83c4c:	d0f7      	beq.n	83c3e <__aeabi_dmul+0x1a6>
   83c4e:	ea41 0106 	orr.w	r1, r1, r6
   83c52:	f095 0f00 	teq	r5, #0
   83c56:	bf18      	it	ne
   83c58:	4770      	bxne	lr
   83c5a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   83c5e:	0052      	lsls	r2, r2, #1
   83c60:	eb43 0303 	adc.w	r3, r3, r3
   83c64:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   83c68:	bf08      	it	eq
   83c6a:	3d01      	subeq	r5, #1
   83c6c:	d0f7      	beq.n	83c5e <__aeabi_dmul+0x1c6>
   83c6e:	ea43 0306 	orr.w	r3, r3, r6
   83c72:	4770      	bx	lr
   83c74:	ea94 0f0c 	teq	r4, ip
   83c78:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83c7c:	bf18      	it	ne
   83c7e:	ea95 0f0c 	teqne	r5, ip
   83c82:	d00c      	beq.n	83c9e <__aeabi_dmul+0x206>
   83c84:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83c88:	bf18      	it	ne
   83c8a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83c8e:	d1d1      	bne.n	83c34 <__aeabi_dmul+0x19c>
   83c90:	ea81 0103 	eor.w	r1, r1, r3
   83c94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83c98:	f04f 0000 	mov.w	r0, #0
   83c9c:	bd70      	pop	{r4, r5, r6, pc}
   83c9e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83ca2:	bf06      	itte	eq
   83ca4:	4610      	moveq	r0, r2
   83ca6:	4619      	moveq	r1, r3
   83ca8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83cac:	d019      	beq.n	83ce2 <__aeabi_dmul+0x24a>
   83cae:	ea94 0f0c 	teq	r4, ip
   83cb2:	d102      	bne.n	83cba <__aeabi_dmul+0x222>
   83cb4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83cb8:	d113      	bne.n	83ce2 <__aeabi_dmul+0x24a>
   83cba:	ea95 0f0c 	teq	r5, ip
   83cbe:	d105      	bne.n	83ccc <__aeabi_dmul+0x234>
   83cc0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   83cc4:	bf1c      	itt	ne
   83cc6:	4610      	movne	r0, r2
   83cc8:	4619      	movne	r1, r3
   83cca:	d10a      	bne.n	83ce2 <__aeabi_dmul+0x24a>
   83ccc:	ea81 0103 	eor.w	r1, r1, r3
   83cd0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83cd4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83cd8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   83cdc:	f04f 0000 	mov.w	r0, #0
   83ce0:	bd70      	pop	{r4, r5, r6, pc}
   83ce2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83ce6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   83cea:	bd70      	pop	{r4, r5, r6, pc}

00083cec <__aeabi_ddiv>:
   83cec:	b570      	push	{r4, r5, r6, lr}
   83cee:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83cf2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83cf6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83cfa:	bf1d      	ittte	ne
   83cfc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83d00:	ea94 0f0c 	teqne	r4, ip
   83d04:	ea95 0f0c 	teqne	r5, ip
   83d08:	f000 f8a7 	bleq	83e5a <__aeabi_ddiv+0x16e>
   83d0c:	eba4 0405 	sub.w	r4, r4, r5
   83d10:	ea81 0e03 	eor.w	lr, r1, r3
   83d14:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83d18:	ea4f 3101 	mov.w	r1, r1, lsl #12
   83d1c:	f000 8088 	beq.w	83e30 <__aeabi_ddiv+0x144>
   83d20:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83d24:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83d28:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   83d2c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83d30:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83d34:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83d38:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   83d3c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   83d40:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   83d44:	429d      	cmp	r5, r3
   83d46:	bf08      	it	eq
   83d48:	4296      	cmpeq	r6, r2
   83d4a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   83d4e:	f504 7440 	add.w	r4, r4, #768	; 0x300
   83d52:	d202      	bcs.n	83d5a <__aeabi_ddiv+0x6e>
   83d54:	085b      	lsrs	r3, r3, #1
   83d56:	ea4f 0232 	mov.w	r2, r2, rrx
   83d5a:	1ab6      	subs	r6, r6, r2
   83d5c:	eb65 0503 	sbc.w	r5, r5, r3
   83d60:	085b      	lsrs	r3, r3, #1
   83d62:	ea4f 0232 	mov.w	r2, r2, rrx
   83d66:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   83d6a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   83d6e:	ebb6 0e02 	subs.w	lr, r6, r2
   83d72:	eb75 0e03 	sbcs.w	lr, r5, r3
   83d76:	bf22      	ittt	cs
   83d78:	1ab6      	subcs	r6, r6, r2
   83d7a:	4675      	movcs	r5, lr
   83d7c:	ea40 000c 	orrcs.w	r0, r0, ip
   83d80:	085b      	lsrs	r3, r3, #1
   83d82:	ea4f 0232 	mov.w	r2, r2, rrx
   83d86:	ebb6 0e02 	subs.w	lr, r6, r2
   83d8a:	eb75 0e03 	sbcs.w	lr, r5, r3
   83d8e:	bf22      	ittt	cs
   83d90:	1ab6      	subcs	r6, r6, r2
   83d92:	4675      	movcs	r5, lr
   83d94:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   83d98:	085b      	lsrs	r3, r3, #1
   83d9a:	ea4f 0232 	mov.w	r2, r2, rrx
   83d9e:	ebb6 0e02 	subs.w	lr, r6, r2
   83da2:	eb75 0e03 	sbcs.w	lr, r5, r3
   83da6:	bf22      	ittt	cs
   83da8:	1ab6      	subcs	r6, r6, r2
   83daa:	4675      	movcs	r5, lr
   83dac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83db0:	085b      	lsrs	r3, r3, #1
   83db2:	ea4f 0232 	mov.w	r2, r2, rrx
   83db6:	ebb6 0e02 	subs.w	lr, r6, r2
   83dba:	eb75 0e03 	sbcs.w	lr, r5, r3
   83dbe:	bf22      	ittt	cs
   83dc0:	1ab6      	subcs	r6, r6, r2
   83dc2:	4675      	movcs	r5, lr
   83dc4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83dc8:	ea55 0e06 	orrs.w	lr, r5, r6
   83dcc:	d018      	beq.n	83e00 <__aeabi_ddiv+0x114>
   83dce:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83dd2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83dd6:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83dda:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   83dde:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   83de2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83de6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83dea:	d1c0      	bne.n	83d6e <__aeabi_ddiv+0x82>
   83dec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83df0:	d10b      	bne.n	83e0a <__aeabi_ddiv+0x11e>
   83df2:	ea41 0100 	orr.w	r1, r1, r0
   83df6:	f04f 0000 	mov.w	r0, #0
   83dfa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83dfe:	e7b6      	b.n	83d6e <__aeabi_ddiv+0x82>
   83e00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83e04:	bf04      	itt	eq
   83e06:	4301      	orreq	r1, r0
   83e08:	2000      	moveq	r0, #0
   83e0a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83e0e:	bf88      	it	hi
   83e10:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83e14:	f63f aeaf 	bhi.w	83b76 <__aeabi_dmul+0xde>
   83e18:	ebb5 0c03 	subs.w	ip, r5, r3
   83e1c:	bf04      	itt	eq
   83e1e:	ebb6 0c02 	subseq.w	ip, r6, r2
   83e22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83e26:	f150 0000 	adcs.w	r0, r0, #0
   83e2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83e2e:	bd70      	pop	{r4, r5, r6, pc}
   83e30:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83e34:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83e38:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83e3c:	bfc2      	ittt	gt
   83e3e:	ebd4 050c 	rsbsgt	r5, r4, ip
   83e42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83e46:	bd70      	popgt	{r4, r5, r6, pc}
   83e48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83e4c:	f04f 0e00 	mov.w	lr, #0
   83e50:	3c01      	subs	r4, #1
   83e52:	e690      	b.n	83b76 <__aeabi_dmul+0xde>
   83e54:	ea45 0e06 	orr.w	lr, r5, r6
   83e58:	e68d      	b.n	83b76 <__aeabi_dmul+0xde>
   83e5a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83e5e:	ea94 0f0c 	teq	r4, ip
   83e62:	bf08      	it	eq
   83e64:	ea95 0f0c 	teqeq	r5, ip
   83e68:	f43f af3b 	beq.w	83ce2 <__aeabi_dmul+0x24a>
   83e6c:	ea94 0f0c 	teq	r4, ip
   83e70:	d10a      	bne.n	83e88 <__aeabi_ddiv+0x19c>
   83e72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83e76:	f47f af34 	bne.w	83ce2 <__aeabi_dmul+0x24a>
   83e7a:	ea95 0f0c 	teq	r5, ip
   83e7e:	f47f af25 	bne.w	83ccc <__aeabi_dmul+0x234>
   83e82:	4610      	mov	r0, r2
   83e84:	4619      	mov	r1, r3
   83e86:	e72c      	b.n	83ce2 <__aeabi_dmul+0x24a>
   83e88:	ea95 0f0c 	teq	r5, ip
   83e8c:	d106      	bne.n	83e9c <__aeabi_ddiv+0x1b0>
   83e8e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83e92:	f43f aefd 	beq.w	83c90 <__aeabi_dmul+0x1f8>
   83e96:	4610      	mov	r0, r2
   83e98:	4619      	mov	r1, r3
   83e9a:	e722      	b.n	83ce2 <__aeabi_dmul+0x24a>
   83e9c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83ea0:	bf18      	it	ne
   83ea2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83ea6:	f47f aec5 	bne.w	83c34 <__aeabi_dmul+0x19c>
   83eaa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83eae:	f47f af0d 	bne.w	83ccc <__aeabi_dmul+0x234>
   83eb2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83eb6:	f47f aeeb 	bne.w	83c90 <__aeabi_dmul+0x1f8>
   83eba:	e712      	b.n	83ce2 <__aeabi_dmul+0x24a>

00083ebc <__gedf2>:
   83ebc:	f04f 3cff 	mov.w	ip, #4294967295
   83ec0:	e006      	b.n	83ed0 <__cmpdf2+0x4>
   83ec2:	bf00      	nop

00083ec4 <__ledf2>:
   83ec4:	f04f 0c01 	mov.w	ip, #1
   83ec8:	e002      	b.n	83ed0 <__cmpdf2+0x4>
   83eca:	bf00      	nop

00083ecc <__cmpdf2>:
   83ecc:	f04f 0c01 	mov.w	ip, #1
   83ed0:	f84d cd04 	str.w	ip, [sp, #-4]!
   83ed4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83ed8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83edc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   83ee0:	bf18      	it	ne
   83ee2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   83ee6:	d01b      	beq.n	83f20 <__cmpdf2+0x54>
   83ee8:	b001      	add	sp, #4
   83eea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   83eee:	bf0c      	ite	eq
   83ef0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   83ef4:	ea91 0f03 	teqne	r1, r3
   83ef8:	bf02      	ittt	eq
   83efa:	ea90 0f02 	teqeq	r0, r2
   83efe:	2000      	moveq	r0, #0
   83f00:	4770      	bxeq	lr
   83f02:	f110 0f00 	cmn.w	r0, #0
   83f06:	ea91 0f03 	teq	r1, r3
   83f0a:	bf58      	it	pl
   83f0c:	4299      	cmppl	r1, r3
   83f0e:	bf08      	it	eq
   83f10:	4290      	cmpeq	r0, r2
   83f12:	bf2c      	ite	cs
   83f14:	17d8      	asrcs	r0, r3, #31
   83f16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   83f1a:	f040 0001 	orr.w	r0, r0, #1
   83f1e:	4770      	bx	lr
   83f20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   83f24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83f28:	d102      	bne.n	83f30 <__cmpdf2+0x64>
   83f2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   83f2e:	d107      	bne.n	83f40 <__cmpdf2+0x74>
   83f30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   83f34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   83f38:	d1d6      	bne.n	83ee8 <__cmpdf2+0x1c>
   83f3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   83f3e:	d0d3      	beq.n	83ee8 <__cmpdf2+0x1c>
   83f40:	f85d 0b04 	ldr.w	r0, [sp], #4
   83f44:	4770      	bx	lr
   83f46:	bf00      	nop

00083f48 <__aeabi_cdrcmple>:
   83f48:	4684      	mov	ip, r0
   83f4a:	4610      	mov	r0, r2
   83f4c:	4662      	mov	r2, ip
   83f4e:	468c      	mov	ip, r1
   83f50:	4619      	mov	r1, r3
   83f52:	4663      	mov	r3, ip
   83f54:	e000      	b.n	83f58 <__aeabi_cdcmpeq>
   83f56:	bf00      	nop

00083f58 <__aeabi_cdcmpeq>:
   83f58:	b501      	push	{r0, lr}
   83f5a:	f7ff ffb7 	bl	83ecc <__cmpdf2>
   83f5e:	2800      	cmp	r0, #0
   83f60:	bf48      	it	mi
   83f62:	f110 0f00 	cmnmi.w	r0, #0
   83f66:	bd01      	pop	{r0, pc}

00083f68 <__aeabi_dcmpeq>:
   83f68:	f84d ed08 	str.w	lr, [sp, #-8]!
   83f6c:	f7ff fff4 	bl	83f58 <__aeabi_cdcmpeq>
   83f70:	bf0c      	ite	eq
   83f72:	2001      	moveq	r0, #1
   83f74:	2000      	movne	r0, #0
   83f76:	f85d fb08 	ldr.w	pc, [sp], #8
   83f7a:	bf00      	nop

00083f7c <__aeabi_dcmplt>:
   83f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
   83f80:	f7ff ffea 	bl	83f58 <__aeabi_cdcmpeq>
   83f84:	bf34      	ite	cc
   83f86:	2001      	movcc	r0, #1
   83f88:	2000      	movcs	r0, #0
   83f8a:	f85d fb08 	ldr.w	pc, [sp], #8
   83f8e:	bf00      	nop

00083f90 <__aeabi_dcmple>:
   83f90:	f84d ed08 	str.w	lr, [sp, #-8]!
   83f94:	f7ff ffe0 	bl	83f58 <__aeabi_cdcmpeq>
   83f98:	bf94      	ite	ls
   83f9a:	2001      	movls	r0, #1
   83f9c:	2000      	movhi	r0, #0
   83f9e:	f85d fb08 	ldr.w	pc, [sp], #8
   83fa2:	bf00      	nop

00083fa4 <__aeabi_dcmpge>:
   83fa4:	f84d ed08 	str.w	lr, [sp, #-8]!
   83fa8:	f7ff ffce 	bl	83f48 <__aeabi_cdrcmple>
   83fac:	bf94      	ite	ls
   83fae:	2001      	movls	r0, #1
   83fb0:	2000      	movhi	r0, #0
   83fb2:	f85d fb08 	ldr.w	pc, [sp], #8
   83fb6:	bf00      	nop

00083fb8 <__aeabi_dcmpgt>:
   83fb8:	f84d ed08 	str.w	lr, [sp, #-8]!
   83fbc:	f7ff ffc4 	bl	83f48 <__aeabi_cdrcmple>
   83fc0:	bf34      	ite	cc
   83fc2:	2001      	movcc	r0, #1
   83fc4:	2000      	movcs	r0, #0
   83fc6:	f85d fb08 	ldr.w	pc, [sp], #8
   83fca:	bf00      	nop

00083fcc <__aeabi_d2iz>:
   83fcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83fd0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83fd4:	d215      	bcs.n	84002 <__aeabi_d2iz+0x36>
   83fd6:	d511      	bpl.n	83ffc <__aeabi_d2iz+0x30>
   83fd8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83fdc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83fe0:	d912      	bls.n	84008 <__aeabi_d2iz+0x3c>
   83fe2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83fe6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83fea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83fee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83ff2:	fa23 f002 	lsr.w	r0, r3, r2
   83ff6:	bf18      	it	ne
   83ff8:	4240      	negne	r0, r0
   83ffa:	4770      	bx	lr
   83ffc:	f04f 0000 	mov.w	r0, #0
   84000:	4770      	bx	lr
   84002:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   84006:	d105      	bne.n	84014 <__aeabi_d2iz+0x48>
   84008:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   8400c:	bf08      	it	eq
   8400e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   84012:	4770      	bx	lr
   84014:	f04f 0000 	mov.w	r0, #0
   84018:	4770      	bx	lr
   8401a:	bf00      	nop

0008401c <__aeabi_d2uiz>:
   8401c:	004a      	lsls	r2, r1, #1
   8401e:	d211      	bcs.n	84044 <__aeabi_d2uiz+0x28>
   84020:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   84024:	d211      	bcs.n	8404a <__aeabi_d2uiz+0x2e>
   84026:	d50d      	bpl.n	84044 <__aeabi_d2uiz+0x28>
   84028:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   8402c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   84030:	d40e      	bmi.n	84050 <__aeabi_d2uiz+0x34>
   84032:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   84036:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   8403a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   8403e:	fa23 f002 	lsr.w	r0, r3, r2
   84042:	4770      	bx	lr
   84044:	f04f 0000 	mov.w	r0, #0
   84048:	4770      	bx	lr
   8404a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8404e:	d102      	bne.n	84056 <__aeabi_d2uiz+0x3a>
   84050:	f04f 30ff 	mov.w	r0, #4294967295
   84054:	4770      	bx	lr
   84056:	f04f 0000 	mov.w	r0, #0
   8405a:	4770      	bx	lr

0008405c <__errno>:
   8405c:	4b01      	ldr	r3, [pc, #4]	; (84064 <__errno+0x8>)
   8405e:	6818      	ldr	r0, [r3, #0]
   84060:	4770      	bx	lr
   84062:	bf00      	nop
   84064:	200705a0 	.word	0x200705a0

00084068 <__libc_init_array>:
   84068:	b570      	push	{r4, r5, r6, lr}
   8406a:	4e0f      	ldr	r6, [pc, #60]	; (840a8 <__libc_init_array+0x40>)
   8406c:	4d0f      	ldr	r5, [pc, #60]	; (840ac <__libc_init_array+0x44>)
   8406e:	1b76      	subs	r6, r6, r5
   84070:	10b6      	asrs	r6, r6, #2
   84072:	d007      	beq.n	84084 <__libc_init_array+0x1c>
   84074:	3d04      	subs	r5, #4
   84076:	2400      	movs	r4, #0
   84078:	3401      	adds	r4, #1
   8407a:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8407e:	4798      	blx	r3
   84080:	42a6      	cmp	r6, r4
   84082:	d1f9      	bne.n	84078 <__libc_init_array+0x10>
   84084:	4e0a      	ldr	r6, [pc, #40]	; (840b0 <__libc_init_array+0x48>)
   84086:	4d0b      	ldr	r5, [pc, #44]	; (840b4 <__libc_init_array+0x4c>)
   84088:	f003 f8ba 	bl	87200 <_init>
   8408c:	1b76      	subs	r6, r6, r5
   8408e:	10b6      	asrs	r6, r6, #2
   84090:	d008      	beq.n	840a4 <__libc_init_array+0x3c>
   84092:	3d04      	subs	r5, #4
   84094:	2400      	movs	r4, #0
   84096:	3401      	adds	r4, #1
   84098:	f855 3f04 	ldr.w	r3, [r5, #4]!
   8409c:	4798      	blx	r3
   8409e:	42a6      	cmp	r6, r4
   840a0:	d1f9      	bne.n	84096 <__libc_init_array+0x2e>
   840a2:	bd70      	pop	{r4, r5, r6, pc}
   840a4:	bd70      	pop	{r4, r5, r6, pc}
   840a6:	bf00      	nop
   840a8:	0008720c 	.word	0x0008720c
   840ac:	0008720c 	.word	0x0008720c
   840b0:	00087214 	.word	0x00087214
   840b4:	0008720c 	.word	0x0008720c

000840b8 <iprintf>:
   840b8:	b40f      	push	{r0, r1, r2, r3}
   840ba:	b510      	push	{r4, lr}
   840bc:	4b07      	ldr	r3, [pc, #28]	; (840dc <iprintf+0x24>)
   840be:	b082      	sub	sp, #8
   840c0:	ac04      	add	r4, sp, #16
   840c2:	f854 2b04 	ldr.w	r2, [r4], #4
   840c6:	6818      	ldr	r0, [r3, #0]
   840c8:	4623      	mov	r3, r4
   840ca:	6881      	ldr	r1, [r0, #8]
   840cc:	9401      	str	r4, [sp, #4]
   840ce:	f000 f9ed 	bl	844ac <_vfiprintf_r>
   840d2:	b002      	add	sp, #8
   840d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   840d8:	b004      	add	sp, #16
   840da:	4770      	bx	lr
   840dc:	200705a0 	.word	0x200705a0

000840e0 <memcpy>:
   840e0:	4684      	mov	ip, r0
   840e2:	ea41 0300 	orr.w	r3, r1, r0
   840e6:	f013 0303 	ands.w	r3, r3, #3
   840ea:	d149      	bne.n	84180 <memcpy+0xa0>
   840ec:	3a40      	subs	r2, #64	; 0x40
   840ee:	d323      	bcc.n	84138 <memcpy+0x58>
   840f0:	680b      	ldr	r3, [r1, #0]
   840f2:	6003      	str	r3, [r0, #0]
   840f4:	684b      	ldr	r3, [r1, #4]
   840f6:	6043      	str	r3, [r0, #4]
   840f8:	688b      	ldr	r3, [r1, #8]
   840fa:	6083      	str	r3, [r0, #8]
   840fc:	68cb      	ldr	r3, [r1, #12]
   840fe:	60c3      	str	r3, [r0, #12]
   84100:	690b      	ldr	r3, [r1, #16]
   84102:	6103      	str	r3, [r0, #16]
   84104:	694b      	ldr	r3, [r1, #20]
   84106:	6143      	str	r3, [r0, #20]
   84108:	698b      	ldr	r3, [r1, #24]
   8410a:	6183      	str	r3, [r0, #24]
   8410c:	69cb      	ldr	r3, [r1, #28]
   8410e:	61c3      	str	r3, [r0, #28]
   84110:	6a0b      	ldr	r3, [r1, #32]
   84112:	6203      	str	r3, [r0, #32]
   84114:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   84116:	6243      	str	r3, [r0, #36]	; 0x24
   84118:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8411a:	6283      	str	r3, [r0, #40]	; 0x28
   8411c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8411e:	62c3      	str	r3, [r0, #44]	; 0x2c
   84120:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   84122:	6303      	str	r3, [r0, #48]	; 0x30
   84124:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   84126:	6343      	str	r3, [r0, #52]	; 0x34
   84128:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8412a:	6383      	str	r3, [r0, #56]	; 0x38
   8412c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8412e:	63c3      	str	r3, [r0, #60]	; 0x3c
   84130:	3040      	adds	r0, #64	; 0x40
   84132:	3140      	adds	r1, #64	; 0x40
   84134:	3a40      	subs	r2, #64	; 0x40
   84136:	d2db      	bcs.n	840f0 <memcpy+0x10>
   84138:	3230      	adds	r2, #48	; 0x30
   8413a:	d30b      	bcc.n	84154 <memcpy+0x74>
   8413c:	680b      	ldr	r3, [r1, #0]
   8413e:	6003      	str	r3, [r0, #0]
   84140:	684b      	ldr	r3, [r1, #4]
   84142:	6043      	str	r3, [r0, #4]
   84144:	688b      	ldr	r3, [r1, #8]
   84146:	6083      	str	r3, [r0, #8]
   84148:	68cb      	ldr	r3, [r1, #12]
   8414a:	60c3      	str	r3, [r0, #12]
   8414c:	3010      	adds	r0, #16
   8414e:	3110      	adds	r1, #16
   84150:	3a10      	subs	r2, #16
   84152:	d2f3      	bcs.n	8413c <memcpy+0x5c>
   84154:	320c      	adds	r2, #12
   84156:	d305      	bcc.n	84164 <memcpy+0x84>
   84158:	f851 3b04 	ldr.w	r3, [r1], #4
   8415c:	f840 3b04 	str.w	r3, [r0], #4
   84160:	3a04      	subs	r2, #4
   84162:	d2f9      	bcs.n	84158 <memcpy+0x78>
   84164:	3204      	adds	r2, #4
   84166:	d008      	beq.n	8417a <memcpy+0x9a>
   84168:	07d2      	lsls	r2, r2, #31
   8416a:	bf1c      	itt	ne
   8416c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84170:	f800 3b01 	strbne.w	r3, [r0], #1
   84174:	d301      	bcc.n	8417a <memcpy+0x9a>
   84176:	880b      	ldrh	r3, [r1, #0]
   84178:	8003      	strh	r3, [r0, #0]
   8417a:	4660      	mov	r0, ip
   8417c:	4770      	bx	lr
   8417e:	bf00      	nop
   84180:	2a08      	cmp	r2, #8
   84182:	d313      	bcc.n	841ac <memcpy+0xcc>
   84184:	078b      	lsls	r3, r1, #30
   84186:	d0b1      	beq.n	840ec <memcpy+0xc>
   84188:	f010 0303 	ands.w	r3, r0, #3
   8418c:	d0ae      	beq.n	840ec <memcpy+0xc>
   8418e:	f1c3 0304 	rsb	r3, r3, #4
   84192:	1ad2      	subs	r2, r2, r3
   84194:	07db      	lsls	r3, r3, #31
   84196:	bf1c      	itt	ne
   84198:	f811 3b01 	ldrbne.w	r3, [r1], #1
   8419c:	f800 3b01 	strbne.w	r3, [r0], #1
   841a0:	d3a4      	bcc.n	840ec <memcpy+0xc>
   841a2:	f831 3b02 	ldrh.w	r3, [r1], #2
   841a6:	f820 3b02 	strh.w	r3, [r0], #2
   841aa:	e79f      	b.n	840ec <memcpy+0xc>
   841ac:	3a04      	subs	r2, #4
   841ae:	d3d9      	bcc.n	84164 <memcpy+0x84>
   841b0:	3a01      	subs	r2, #1
   841b2:	f811 3b01 	ldrb.w	r3, [r1], #1
   841b6:	f800 3b01 	strb.w	r3, [r0], #1
   841ba:	d2f9      	bcs.n	841b0 <memcpy+0xd0>
   841bc:	780b      	ldrb	r3, [r1, #0]
   841be:	7003      	strb	r3, [r0, #0]
   841c0:	784b      	ldrb	r3, [r1, #1]
   841c2:	7043      	strb	r3, [r0, #1]
   841c4:	788b      	ldrb	r3, [r1, #2]
   841c6:	7083      	strb	r3, [r0, #2]
   841c8:	4660      	mov	r0, ip
   841ca:	4770      	bx	lr

000841cc <memset>:
   841cc:	b4f0      	push	{r4, r5, r6, r7}
   841ce:	0784      	lsls	r4, r0, #30
   841d0:	d043      	beq.n	8425a <memset+0x8e>
   841d2:	1e54      	subs	r4, r2, #1
   841d4:	2a00      	cmp	r2, #0
   841d6:	d03e      	beq.n	84256 <memset+0x8a>
   841d8:	b2cd      	uxtb	r5, r1
   841da:	4603      	mov	r3, r0
   841dc:	e003      	b.n	841e6 <memset+0x1a>
   841de:	1e62      	subs	r2, r4, #1
   841e0:	2c00      	cmp	r4, #0
   841e2:	d038      	beq.n	84256 <memset+0x8a>
   841e4:	4614      	mov	r4, r2
   841e6:	f803 5b01 	strb.w	r5, [r3], #1
   841ea:	079a      	lsls	r2, r3, #30
   841ec:	d1f7      	bne.n	841de <memset+0x12>
   841ee:	2c03      	cmp	r4, #3
   841f0:	d92a      	bls.n	84248 <memset+0x7c>
   841f2:	b2cd      	uxtb	r5, r1
   841f4:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   841f8:	2c0f      	cmp	r4, #15
   841fa:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   841fe:	d915      	bls.n	8422c <memset+0x60>
   84200:	f1a4 0710 	sub.w	r7, r4, #16
   84204:	093f      	lsrs	r7, r7, #4
   84206:	f103 0610 	add.w	r6, r3, #16
   8420a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   8420e:	461a      	mov	r2, r3
   84210:	6015      	str	r5, [r2, #0]
   84212:	6055      	str	r5, [r2, #4]
   84214:	6095      	str	r5, [r2, #8]
   84216:	60d5      	str	r5, [r2, #12]
   84218:	3210      	adds	r2, #16
   8421a:	42b2      	cmp	r2, r6
   8421c:	d1f8      	bne.n	84210 <memset+0x44>
   8421e:	f004 040f 	and.w	r4, r4, #15
   84222:	3701      	adds	r7, #1
   84224:	2c03      	cmp	r4, #3
   84226:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   8422a:	d90d      	bls.n	84248 <memset+0x7c>
   8422c:	461e      	mov	r6, r3
   8422e:	4622      	mov	r2, r4
   84230:	3a04      	subs	r2, #4
   84232:	2a03      	cmp	r2, #3
   84234:	f846 5b04 	str.w	r5, [r6], #4
   84238:	d8fa      	bhi.n	84230 <memset+0x64>
   8423a:	1f22      	subs	r2, r4, #4
   8423c:	f022 0203 	bic.w	r2, r2, #3
   84240:	3204      	adds	r2, #4
   84242:	4413      	add	r3, r2
   84244:	f004 0403 	and.w	r4, r4, #3
   84248:	b12c      	cbz	r4, 84256 <memset+0x8a>
   8424a:	b2c9      	uxtb	r1, r1
   8424c:	441c      	add	r4, r3
   8424e:	f803 1b01 	strb.w	r1, [r3], #1
   84252:	42a3      	cmp	r3, r4
   84254:	d1fb      	bne.n	8424e <memset+0x82>
   84256:	bcf0      	pop	{r4, r5, r6, r7}
   84258:	4770      	bx	lr
   8425a:	4614      	mov	r4, r2
   8425c:	4603      	mov	r3, r0
   8425e:	e7c6      	b.n	841ee <memset+0x22>

00084260 <setbuf>:
   84260:	2900      	cmp	r1, #0
   84262:	bf0c      	ite	eq
   84264:	2202      	moveq	r2, #2
   84266:	2200      	movne	r2, #0
   84268:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8426c:	f000 b800 	b.w	84270 <setvbuf>

00084270 <setvbuf>:
   84270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84274:	4d3c      	ldr	r5, [pc, #240]	; (84368 <setvbuf+0xf8>)
   84276:	4604      	mov	r4, r0
   84278:	682d      	ldr	r5, [r5, #0]
   8427a:	4688      	mov	r8, r1
   8427c:	4616      	mov	r6, r2
   8427e:	461f      	mov	r7, r3
   84280:	b115      	cbz	r5, 84288 <setvbuf+0x18>
   84282:	6bab      	ldr	r3, [r5, #56]	; 0x38
   84284:	2b00      	cmp	r3, #0
   84286:	d04f      	beq.n	84328 <setvbuf+0xb8>
   84288:	2e02      	cmp	r6, #2
   8428a:	d830      	bhi.n	842ee <setvbuf+0x7e>
   8428c:	2f00      	cmp	r7, #0
   8428e:	db2e      	blt.n	842ee <setvbuf+0x7e>
   84290:	4628      	mov	r0, r5
   84292:	4621      	mov	r1, r4
   84294:	f001 f888 	bl	853a8 <_fflush_r>
   84298:	89a3      	ldrh	r3, [r4, #12]
   8429a:	2200      	movs	r2, #0
   8429c:	6062      	str	r2, [r4, #4]
   8429e:	61a2      	str	r2, [r4, #24]
   842a0:	061a      	lsls	r2, r3, #24
   842a2:	d428      	bmi.n	842f6 <setvbuf+0x86>
   842a4:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   842a8:	b29b      	uxth	r3, r3
   842aa:	2e02      	cmp	r6, #2
   842ac:	81a3      	strh	r3, [r4, #12]
   842ae:	d02d      	beq.n	8430c <setvbuf+0x9c>
   842b0:	f1b8 0f00 	cmp.w	r8, #0
   842b4:	d03c      	beq.n	84330 <setvbuf+0xc0>
   842b6:	2e01      	cmp	r6, #1
   842b8:	d013      	beq.n	842e2 <setvbuf+0x72>
   842ba:	b29b      	uxth	r3, r3
   842bc:	f003 0008 	and.w	r0, r3, #8
   842c0:	4a2a      	ldr	r2, [pc, #168]	; (8436c <setvbuf+0xfc>)
   842c2:	b280      	uxth	r0, r0
   842c4:	63ea      	str	r2, [r5, #60]	; 0x3c
   842c6:	f8c4 8000 	str.w	r8, [r4]
   842ca:	f8c4 8010 	str.w	r8, [r4, #16]
   842ce:	6167      	str	r7, [r4, #20]
   842d0:	b178      	cbz	r0, 842f2 <setvbuf+0x82>
   842d2:	f013 0f03 	tst.w	r3, #3
   842d6:	bf18      	it	ne
   842d8:	2700      	movne	r7, #0
   842da:	60a7      	str	r7, [r4, #8]
   842dc:	2000      	movs	r0, #0
   842de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   842e2:	f043 0301 	orr.w	r3, r3, #1
   842e6:	427a      	negs	r2, r7
   842e8:	81a3      	strh	r3, [r4, #12]
   842ea:	61a2      	str	r2, [r4, #24]
   842ec:	e7e5      	b.n	842ba <setvbuf+0x4a>
   842ee:	f04f 30ff 	mov.w	r0, #4294967295
   842f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   842f6:	4628      	mov	r0, r5
   842f8:	6921      	ldr	r1, [r4, #16]
   842fa:	f001 f9b5 	bl	85668 <_free_r>
   842fe:	89a3      	ldrh	r3, [r4, #12]
   84300:	2e02      	cmp	r6, #2
   84302:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   84306:	b29b      	uxth	r3, r3
   84308:	81a3      	strh	r3, [r4, #12]
   8430a:	d1d1      	bne.n	842b0 <setvbuf+0x40>
   8430c:	2000      	movs	r0, #0
   8430e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84312:	f043 0302 	orr.w	r3, r3, #2
   84316:	2500      	movs	r5, #0
   84318:	2101      	movs	r1, #1
   8431a:	81a3      	strh	r3, [r4, #12]
   8431c:	60a5      	str	r5, [r4, #8]
   8431e:	6022      	str	r2, [r4, #0]
   84320:	6122      	str	r2, [r4, #16]
   84322:	6161      	str	r1, [r4, #20]
   84324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84328:	4628      	mov	r0, r5
   8432a:	f001 f859 	bl	853e0 <__sinit>
   8432e:	e7ab      	b.n	84288 <setvbuf+0x18>
   84330:	2f00      	cmp	r7, #0
   84332:	bf08      	it	eq
   84334:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   84338:	4638      	mov	r0, r7
   8433a:	f001 fc8b 	bl	85c54 <malloc>
   8433e:	4680      	mov	r8, r0
   84340:	b128      	cbz	r0, 8434e <setvbuf+0xde>
   84342:	89a3      	ldrh	r3, [r4, #12]
   84344:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84348:	b29b      	uxth	r3, r3
   8434a:	81a3      	strh	r3, [r4, #12]
   8434c:	e7b3      	b.n	842b6 <setvbuf+0x46>
   8434e:	f44f 6080 	mov.w	r0, #1024	; 0x400
   84352:	f001 fc7f 	bl	85c54 <malloc>
   84356:	4680      	mov	r8, r0
   84358:	b918      	cbnz	r0, 84362 <setvbuf+0xf2>
   8435a:	89a3      	ldrh	r3, [r4, #12]
   8435c:	f04f 30ff 	mov.w	r0, #4294967295
   84360:	e7d5      	b.n	8430e <setvbuf+0x9e>
   84362:	f44f 6780 	mov.w	r7, #1024	; 0x400
   84366:	e7ec      	b.n	84342 <setvbuf+0xd2>
   84368:	200705a0 	.word	0x200705a0
   8436c:	000853d5 	.word	0x000853d5

00084370 <strlen>:
   84370:	f020 0103 	bic.w	r1, r0, #3
   84374:	f010 0003 	ands.w	r0, r0, #3
   84378:	f1c0 0000 	rsb	r0, r0, #0
   8437c:	f851 3b04 	ldr.w	r3, [r1], #4
   84380:	f100 0c04 	add.w	ip, r0, #4
   84384:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84388:	f06f 0200 	mvn.w	r2, #0
   8438c:	bf1c      	itt	ne
   8438e:	fa22 f20c 	lsrne.w	r2, r2, ip
   84392:	4313      	orrne	r3, r2
   84394:	f04f 0c01 	mov.w	ip, #1
   84398:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8439c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   843a0:	eba3 020c 	sub.w	r2, r3, ip
   843a4:	ea22 0203 	bic.w	r2, r2, r3
   843a8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   843ac:	bf04      	itt	eq
   843ae:	f851 3b04 	ldreq.w	r3, [r1], #4
   843b2:	3004      	addeq	r0, #4
   843b4:	d0f4      	beq.n	843a0 <strlen+0x30>
   843b6:	f013 0fff 	tst.w	r3, #255	; 0xff
   843ba:	bf1f      	itttt	ne
   843bc:	3001      	addne	r0, #1
   843be:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   843c2:	3001      	addne	r0, #1
   843c4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   843c8:	bf18      	it	ne
   843ca:	3001      	addne	r0, #1
   843cc:	4770      	bx	lr
   843ce:	bf00      	nop

000843d0 <strncpy>:
   843d0:	ea40 0301 	orr.w	r3, r0, r1
   843d4:	079b      	lsls	r3, r3, #30
   843d6:	b470      	push	{r4, r5, r6}
   843d8:	d12a      	bne.n	84430 <strncpy+0x60>
   843da:	2a03      	cmp	r2, #3
   843dc:	d928      	bls.n	84430 <strncpy+0x60>
   843de:	460c      	mov	r4, r1
   843e0:	4603      	mov	r3, r0
   843e2:	4621      	mov	r1, r4
   843e4:	f854 5b04 	ldr.w	r5, [r4], #4
   843e8:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   843ec:	ea26 0605 	bic.w	r6, r6, r5
   843f0:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   843f4:	d105      	bne.n	84402 <strncpy+0x32>
   843f6:	3a04      	subs	r2, #4
   843f8:	2a03      	cmp	r2, #3
   843fa:	f843 5b04 	str.w	r5, [r3], #4
   843fe:	4621      	mov	r1, r4
   84400:	d8ef      	bhi.n	843e2 <strncpy+0x12>
   84402:	b19a      	cbz	r2, 8442c <strncpy+0x5c>
   84404:	780c      	ldrb	r4, [r1, #0]
   84406:	3a01      	subs	r2, #1
   84408:	701c      	strb	r4, [r3, #0]
   8440a:	3301      	adds	r3, #1
   8440c:	b13c      	cbz	r4, 8441e <strncpy+0x4e>
   8440e:	b16a      	cbz	r2, 8442c <strncpy+0x5c>
   84410:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   84414:	3a01      	subs	r2, #1
   84416:	f803 4b01 	strb.w	r4, [r3], #1
   8441a:	2c00      	cmp	r4, #0
   8441c:	d1f7      	bne.n	8440e <strncpy+0x3e>
   8441e:	b12a      	cbz	r2, 8442c <strncpy+0x5c>
   84420:	441a      	add	r2, r3
   84422:	2100      	movs	r1, #0
   84424:	f803 1b01 	strb.w	r1, [r3], #1
   84428:	4293      	cmp	r3, r2
   8442a:	d1fb      	bne.n	84424 <strncpy+0x54>
   8442c:	bc70      	pop	{r4, r5, r6}
   8442e:	4770      	bx	lr
   84430:	4603      	mov	r3, r0
   84432:	e7e6      	b.n	84402 <strncpy+0x32>

00084434 <__sprint_r.part.0>:
   84434:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84436:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   8443a:	049c      	lsls	r4, r3, #18
   8443c:	460e      	mov	r6, r1
   8443e:	4680      	mov	r8, r0
   84440:	4691      	mov	r9, r2
   84442:	d52a      	bpl.n	8449a <__sprint_r.part.0+0x66>
   84444:	6893      	ldr	r3, [r2, #8]
   84446:	6812      	ldr	r2, [r2, #0]
   84448:	f102 0a08 	add.w	sl, r2, #8
   8444c:	b31b      	cbz	r3, 84496 <__sprint_r.part.0+0x62>
   8444e:	e91a 00a0 	ldmdb	sl, {r5, r7}
   84452:	08bf      	lsrs	r7, r7, #2
   84454:	d017      	beq.n	84486 <__sprint_r.part.0+0x52>
   84456:	3d04      	subs	r5, #4
   84458:	2400      	movs	r4, #0
   8445a:	e001      	b.n	84460 <__sprint_r.part.0+0x2c>
   8445c:	42a7      	cmp	r7, r4
   8445e:	d010      	beq.n	84482 <__sprint_r.part.0+0x4e>
   84460:	4640      	mov	r0, r8
   84462:	f855 1f04 	ldr.w	r1, [r5, #4]!
   84466:	4632      	mov	r2, r6
   84468:	f001 f850 	bl	8550c <_fputwc_r>
   8446c:	1c43      	adds	r3, r0, #1
   8446e:	f104 0401 	add.w	r4, r4, #1
   84472:	d1f3      	bne.n	8445c <__sprint_r.part.0+0x28>
   84474:	2300      	movs	r3, #0
   84476:	f8c9 3008 	str.w	r3, [r9, #8]
   8447a:	f8c9 3004 	str.w	r3, [r9, #4]
   8447e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84482:	f8d9 3008 	ldr.w	r3, [r9, #8]
   84486:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   8448a:	f8c9 3008 	str.w	r3, [r9, #8]
   8448e:	f10a 0a08 	add.w	sl, sl, #8
   84492:	2b00      	cmp	r3, #0
   84494:	d1db      	bne.n	8444e <__sprint_r.part.0+0x1a>
   84496:	2000      	movs	r0, #0
   84498:	e7ec      	b.n	84474 <__sprint_r.part.0+0x40>
   8449a:	f001 f9b1 	bl	85800 <__sfvwrite_r>
   8449e:	2300      	movs	r3, #0
   844a0:	f8c9 3008 	str.w	r3, [r9, #8]
   844a4:	f8c9 3004 	str.w	r3, [r9, #4]
   844a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

000844ac <_vfiprintf_r>:
   844ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   844b0:	b0b1      	sub	sp, #196	; 0xc4
   844b2:	461c      	mov	r4, r3
   844b4:	9102      	str	r1, [sp, #8]
   844b6:	4690      	mov	r8, r2
   844b8:	9308      	str	r3, [sp, #32]
   844ba:	9006      	str	r0, [sp, #24]
   844bc:	b118      	cbz	r0, 844c6 <_vfiprintf_r+0x1a>
   844be:	6b83      	ldr	r3, [r0, #56]	; 0x38
   844c0:	2b00      	cmp	r3, #0
   844c2:	f000 80e8 	beq.w	84696 <_vfiprintf_r+0x1ea>
   844c6:	9d02      	ldr	r5, [sp, #8]
   844c8:	89ab      	ldrh	r3, [r5, #12]
   844ca:	b29a      	uxth	r2, r3
   844cc:	0490      	lsls	r0, r2, #18
   844ce:	d407      	bmi.n	844e0 <_vfiprintf_r+0x34>
   844d0:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   844d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   844d6:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   844da:	81ab      	strh	r3, [r5, #12]
   844dc:	b29a      	uxth	r2, r3
   844de:	6669      	str	r1, [r5, #100]	; 0x64
   844e0:	0711      	lsls	r1, r2, #28
   844e2:	f140 80b7 	bpl.w	84654 <_vfiprintf_r+0x1a8>
   844e6:	f8dd b008 	ldr.w	fp, [sp, #8]
   844ea:	f8db 3010 	ldr.w	r3, [fp, #16]
   844ee:	2b00      	cmp	r3, #0
   844f0:	f000 80b0 	beq.w	84654 <_vfiprintf_r+0x1a8>
   844f4:	f002 021a 	and.w	r2, r2, #26
   844f8:	2a0a      	cmp	r2, #10
   844fa:	f000 80b7 	beq.w	8466c <_vfiprintf_r+0x1c0>
   844fe:	2300      	movs	r3, #0
   84500:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   84504:	930a      	str	r3, [sp, #40]	; 0x28
   84506:	9315      	str	r3, [sp, #84]	; 0x54
   84508:	9314      	str	r3, [sp, #80]	; 0x50
   8450a:	9309      	str	r3, [sp, #36]	; 0x24
   8450c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   84510:	464e      	mov	r6, r9
   84512:	f898 3000 	ldrb.w	r3, [r8]
   84516:	2b00      	cmp	r3, #0
   84518:	f000 84c8 	beq.w	84eac <_vfiprintf_r+0xa00>
   8451c:	2b25      	cmp	r3, #37	; 0x25
   8451e:	f000 84c5 	beq.w	84eac <_vfiprintf_r+0xa00>
   84522:	f108 0201 	add.w	r2, r8, #1
   84526:	e001      	b.n	8452c <_vfiprintf_r+0x80>
   84528:	2b25      	cmp	r3, #37	; 0x25
   8452a:	d004      	beq.n	84536 <_vfiprintf_r+0x8a>
   8452c:	7813      	ldrb	r3, [r2, #0]
   8452e:	4614      	mov	r4, r2
   84530:	3201      	adds	r2, #1
   84532:	2b00      	cmp	r3, #0
   84534:	d1f8      	bne.n	84528 <_vfiprintf_r+0x7c>
   84536:	ebc8 0504 	rsb	r5, r8, r4
   8453a:	b195      	cbz	r5, 84562 <_vfiprintf_r+0xb6>
   8453c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8453e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84540:	3301      	adds	r3, #1
   84542:	442a      	add	r2, r5
   84544:	2b07      	cmp	r3, #7
   84546:	f8c6 8000 	str.w	r8, [r6]
   8454a:	6075      	str	r5, [r6, #4]
   8454c:	9215      	str	r2, [sp, #84]	; 0x54
   8454e:	9314      	str	r3, [sp, #80]	; 0x50
   84550:	dd7b      	ble.n	8464a <_vfiprintf_r+0x19e>
   84552:	2a00      	cmp	r2, #0
   84554:	f040 84d5 	bne.w	84f02 <_vfiprintf_r+0xa56>
   84558:	9809      	ldr	r0, [sp, #36]	; 0x24
   8455a:	9214      	str	r2, [sp, #80]	; 0x50
   8455c:	4428      	add	r0, r5
   8455e:	464e      	mov	r6, r9
   84560:	9009      	str	r0, [sp, #36]	; 0x24
   84562:	7823      	ldrb	r3, [r4, #0]
   84564:	2b00      	cmp	r3, #0
   84566:	f000 83ed 	beq.w	84d44 <_vfiprintf_r+0x898>
   8456a:	2100      	movs	r1, #0
   8456c:	f04f 0200 	mov.w	r2, #0
   84570:	f04f 3cff 	mov.w	ip, #4294967295
   84574:	7863      	ldrb	r3, [r4, #1]
   84576:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   8457a:	9104      	str	r1, [sp, #16]
   8457c:	468a      	mov	sl, r1
   8457e:	f104 0801 	add.w	r8, r4, #1
   84582:	4608      	mov	r0, r1
   84584:	4665      	mov	r5, ip
   84586:	f108 0801 	add.w	r8, r8, #1
   8458a:	f1a3 0220 	sub.w	r2, r3, #32
   8458e:	2a58      	cmp	r2, #88	; 0x58
   84590:	f200 82d9 	bhi.w	84b46 <_vfiprintf_r+0x69a>
   84594:	e8df f012 	tbh	[pc, r2, lsl #1]
   84598:	02d702cb 	.word	0x02d702cb
   8459c:	02d202d7 	.word	0x02d202d7
   845a0:	02d702d7 	.word	0x02d702d7
   845a4:	02d702d7 	.word	0x02d702d7
   845a8:	02d702d7 	.word	0x02d702d7
   845ac:	028f0282 	.word	0x028f0282
   845b0:	008402d7 	.word	0x008402d7
   845b4:	02d70293 	.word	0x02d70293
   845b8:	0196012b 	.word	0x0196012b
   845bc:	01960196 	.word	0x01960196
   845c0:	01960196 	.word	0x01960196
   845c4:	01960196 	.word	0x01960196
   845c8:	01960196 	.word	0x01960196
   845cc:	02d702d7 	.word	0x02d702d7
   845d0:	02d702d7 	.word	0x02d702d7
   845d4:	02d702d7 	.word	0x02d702d7
   845d8:	02d702d7 	.word	0x02d702d7
   845dc:	02d702d7 	.word	0x02d702d7
   845e0:	02d70130 	.word	0x02d70130
   845e4:	02d702d7 	.word	0x02d702d7
   845e8:	02d702d7 	.word	0x02d702d7
   845ec:	02d702d7 	.word	0x02d702d7
   845f0:	02d702d7 	.word	0x02d702d7
   845f4:	017b02d7 	.word	0x017b02d7
   845f8:	02d702d7 	.word	0x02d702d7
   845fc:	02d702d7 	.word	0x02d702d7
   84600:	01a402d7 	.word	0x01a402d7
   84604:	02d702d7 	.word	0x02d702d7
   84608:	02d701bf 	.word	0x02d701bf
   8460c:	02d702d7 	.word	0x02d702d7
   84610:	02d702d7 	.word	0x02d702d7
   84614:	02d702d7 	.word	0x02d702d7
   84618:	02d702d7 	.word	0x02d702d7
   8461c:	01e402d7 	.word	0x01e402d7
   84620:	02d701fa 	.word	0x02d701fa
   84624:	02d702d7 	.word	0x02d702d7
   84628:	01fa0216 	.word	0x01fa0216
   8462c:	02d702d7 	.word	0x02d702d7
   84630:	02d7021b 	.word	0x02d7021b
   84634:	00890228 	.word	0x00890228
   84638:	027d0266 	.word	0x027d0266
   8463c:	023a02d7 	.word	0x023a02d7
   84640:	011902d7 	.word	0x011902d7
   84644:	02d702d7 	.word	0x02d702d7
   84648:	02af      	.short	0x02af
   8464a:	3608      	adds	r6, #8
   8464c:	9809      	ldr	r0, [sp, #36]	; 0x24
   8464e:	4428      	add	r0, r5
   84650:	9009      	str	r0, [sp, #36]	; 0x24
   84652:	e786      	b.n	84562 <_vfiprintf_r+0xb6>
   84654:	9806      	ldr	r0, [sp, #24]
   84656:	9902      	ldr	r1, [sp, #8]
   84658:	f000 fd90 	bl	8517c <__swsetup_r>
   8465c:	b9b0      	cbnz	r0, 8468c <_vfiprintf_r+0x1e0>
   8465e:	9d02      	ldr	r5, [sp, #8]
   84660:	89aa      	ldrh	r2, [r5, #12]
   84662:	f002 021a 	and.w	r2, r2, #26
   84666:	2a0a      	cmp	r2, #10
   84668:	f47f af49 	bne.w	844fe <_vfiprintf_r+0x52>
   8466c:	f8dd b008 	ldr.w	fp, [sp, #8]
   84670:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   84674:	2b00      	cmp	r3, #0
   84676:	f6ff af42 	blt.w	844fe <_vfiprintf_r+0x52>
   8467a:	9806      	ldr	r0, [sp, #24]
   8467c:	4659      	mov	r1, fp
   8467e:	4642      	mov	r2, r8
   84680:	4623      	mov	r3, r4
   84682:	f000 fd3d 	bl	85100 <__sbprintf>
   84686:	b031      	add	sp, #196	; 0xc4
   84688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8468c:	f04f 30ff 	mov.w	r0, #4294967295
   84690:	b031      	add	sp, #196	; 0xc4
   84692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84696:	f000 fea3 	bl	853e0 <__sinit>
   8469a:	e714      	b.n	844c6 <_vfiprintf_r+0x1a>
   8469c:	4240      	negs	r0, r0
   8469e:	9308      	str	r3, [sp, #32]
   846a0:	f04a 0a04 	orr.w	sl, sl, #4
   846a4:	f898 3000 	ldrb.w	r3, [r8]
   846a8:	e76d      	b.n	84586 <_vfiprintf_r+0xda>
   846aa:	f01a 0320 	ands.w	r3, sl, #32
   846ae:	9004      	str	r0, [sp, #16]
   846b0:	46ac      	mov	ip, r5
   846b2:	f000 80f4 	beq.w	8489e <_vfiprintf_r+0x3f2>
   846b6:	f8dd b020 	ldr.w	fp, [sp, #32]
   846ba:	f10b 0307 	add.w	r3, fp, #7
   846be:	f023 0307 	bic.w	r3, r3, #7
   846c2:	f103 0408 	add.w	r4, r3, #8
   846c6:	9408      	str	r4, [sp, #32]
   846c8:	e9d3 4500 	ldrd	r4, r5, [r3]
   846cc:	2300      	movs	r3, #0
   846ce:	f04f 0000 	mov.w	r0, #0
   846d2:	2100      	movs	r1, #0
   846d4:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   846d8:	f8cd c014 	str.w	ip, [sp, #20]
   846dc:	9107      	str	r1, [sp, #28]
   846de:	f1bc 0f00 	cmp.w	ip, #0
   846e2:	bfa8      	it	ge
   846e4:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   846e8:	ea54 0205 	orrs.w	r2, r4, r5
   846ec:	f040 80ad 	bne.w	8484a <_vfiprintf_r+0x39e>
   846f0:	f1bc 0f00 	cmp.w	ip, #0
   846f4:	f040 80a9 	bne.w	8484a <_vfiprintf_r+0x39e>
   846f8:	2b00      	cmp	r3, #0
   846fa:	f040 83c0 	bne.w	84e7e <_vfiprintf_r+0x9d2>
   846fe:	f01a 0f01 	tst.w	sl, #1
   84702:	f000 83bc 	beq.w	84e7e <_vfiprintf_r+0x9d2>
   84706:	2330      	movs	r3, #48	; 0x30
   84708:	af30      	add	r7, sp, #192	; 0xc0
   8470a:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8470e:	ebc7 0409 	rsb	r4, r7, r9
   84712:	9405      	str	r4, [sp, #20]
   84714:	f8dd b014 	ldr.w	fp, [sp, #20]
   84718:	9c07      	ldr	r4, [sp, #28]
   8471a:	45e3      	cmp	fp, ip
   8471c:	bfb8      	it	lt
   8471e:	46e3      	movlt	fp, ip
   84720:	f8cd b00c 	str.w	fp, [sp, #12]
   84724:	b11c      	cbz	r4, 8472e <_vfiprintf_r+0x282>
   84726:	f10b 0b01 	add.w	fp, fp, #1
   8472a:	f8cd b00c 	str.w	fp, [sp, #12]
   8472e:	f01a 0502 	ands.w	r5, sl, #2
   84732:	9507      	str	r5, [sp, #28]
   84734:	d005      	beq.n	84742 <_vfiprintf_r+0x296>
   84736:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8473a:	f10b 0b02 	add.w	fp, fp, #2
   8473e:	f8cd b00c 	str.w	fp, [sp, #12]
   84742:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   84746:	930b      	str	r3, [sp, #44]	; 0x2c
   84748:	f040 821b 	bne.w	84b82 <_vfiprintf_r+0x6d6>
   8474c:	9d04      	ldr	r5, [sp, #16]
   8474e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84752:	ebcb 0405 	rsb	r4, fp, r5
   84756:	2c00      	cmp	r4, #0
   84758:	f340 8213 	ble.w	84b82 <_vfiprintf_r+0x6d6>
   8475c:	2c10      	cmp	r4, #16
   8475e:	f340 8489 	ble.w	85074 <_vfiprintf_r+0xbc8>
   84762:	4dbe      	ldr	r5, [pc, #760]	; (84a5c <_vfiprintf_r+0x5b0>)
   84764:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84766:	462b      	mov	r3, r5
   84768:	9814      	ldr	r0, [sp, #80]	; 0x50
   8476a:	4625      	mov	r5, r4
   8476c:	f04f 0b10 	mov.w	fp, #16
   84770:	4664      	mov	r4, ip
   84772:	46b4      	mov	ip, r6
   84774:	461e      	mov	r6, r3
   84776:	e006      	b.n	84786 <_vfiprintf_r+0x2da>
   84778:	1c83      	adds	r3, r0, #2
   8477a:	f10c 0c08 	add.w	ip, ip, #8
   8477e:	4608      	mov	r0, r1
   84780:	3d10      	subs	r5, #16
   84782:	2d10      	cmp	r5, #16
   84784:	dd11      	ble.n	847aa <_vfiprintf_r+0x2fe>
   84786:	1c41      	adds	r1, r0, #1
   84788:	3210      	adds	r2, #16
   8478a:	2907      	cmp	r1, #7
   8478c:	9215      	str	r2, [sp, #84]	; 0x54
   8478e:	e88c 0840 	stmia.w	ip, {r6, fp}
   84792:	9114      	str	r1, [sp, #80]	; 0x50
   84794:	ddf0      	ble.n	84778 <_vfiprintf_r+0x2cc>
   84796:	2a00      	cmp	r2, #0
   84798:	f040 81e6 	bne.w	84b68 <_vfiprintf_r+0x6bc>
   8479c:	3d10      	subs	r5, #16
   8479e:	2d10      	cmp	r5, #16
   847a0:	f04f 0301 	mov.w	r3, #1
   847a4:	4610      	mov	r0, r2
   847a6:	46cc      	mov	ip, r9
   847a8:	dced      	bgt.n	84786 <_vfiprintf_r+0x2da>
   847aa:	4631      	mov	r1, r6
   847ac:	4666      	mov	r6, ip
   847ae:	46a4      	mov	ip, r4
   847b0:	462c      	mov	r4, r5
   847b2:	460d      	mov	r5, r1
   847b4:	4422      	add	r2, r4
   847b6:	2b07      	cmp	r3, #7
   847b8:	9215      	str	r2, [sp, #84]	; 0x54
   847ba:	6035      	str	r5, [r6, #0]
   847bc:	6074      	str	r4, [r6, #4]
   847be:	9314      	str	r3, [sp, #80]	; 0x50
   847c0:	f300 836d 	bgt.w	84e9e <_vfiprintf_r+0x9f2>
   847c4:	3608      	adds	r6, #8
   847c6:	1c59      	adds	r1, r3, #1
   847c8:	e1de      	b.n	84b88 <_vfiprintf_r+0x6dc>
   847ca:	f01a 0f20 	tst.w	sl, #32
   847ce:	9004      	str	r0, [sp, #16]
   847d0:	46ac      	mov	ip, r5
   847d2:	f000 808d 	beq.w	848f0 <_vfiprintf_r+0x444>
   847d6:	9d08      	ldr	r5, [sp, #32]
   847d8:	1deb      	adds	r3, r5, #7
   847da:	f023 0307 	bic.w	r3, r3, #7
   847de:	f103 0b08 	add.w	fp, r3, #8
   847e2:	e9d3 4500 	ldrd	r4, r5, [r3]
   847e6:	f8cd b020 	str.w	fp, [sp, #32]
   847ea:	2301      	movs	r3, #1
   847ec:	e76f      	b.n	846ce <_vfiprintf_r+0x222>
   847ee:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   847f2:	f898 3000 	ldrb.w	r3, [r8]
   847f6:	e6c6      	b.n	84586 <_vfiprintf_r+0xda>
   847f8:	f04a 0a10 	orr.w	sl, sl, #16
   847fc:	f01a 0f20 	tst.w	sl, #32
   84800:	9004      	str	r0, [sp, #16]
   84802:	46ac      	mov	ip, r5
   84804:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84808:	f000 80c8 	beq.w	8499c <_vfiprintf_r+0x4f0>
   8480c:	9c08      	ldr	r4, [sp, #32]
   8480e:	1de1      	adds	r1, r4, #7
   84810:	f021 0107 	bic.w	r1, r1, #7
   84814:	e9d1 2300 	ldrd	r2, r3, [r1]
   84818:	3108      	adds	r1, #8
   8481a:	9108      	str	r1, [sp, #32]
   8481c:	4614      	mov	r4, r2
   8481e:	461d      	mov	r5, r3
   84820:	2a00      	cmp	r2, #0
   84822:	f173 0b00 	sbcs.w	fp, r3, #0
   84826:	f2c0 83ce 	blt.w	84fc6 <_vfiprintf_r+0xb1a>
   8482a:	f1bc 0f00 	cmp.w	ip, #0
   8482e:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   84832:	bfa8      	it	ge
   84834:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   84838:	ea54 0205 	orrs.w	r2, r4, r5
   8483c:	9007      	str	r0, [sp, #28]
   8483e:	f8cd c014 	str.w	ip, [sp, #20]
   84842:	f04f 0301 	mov.w	r3, #1
   84846:	f43f af53 	beq.w	846f0 <_vfiprintf_r+0x244>
   8484a:	2b01      	cmp	r3, #1
   8484c:	f000 8319 	beq.w	84e82 <_vfiprintf_r+0x9d6>
   84850:	2b02      	cmp	r3, #2
   84852:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   84856:	f040 824c 	bne.w	84cf2 <_vfiprintf_r+0x846>
   8485a:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   8485e:	4619      	mov	r1, r3
   84860:	f004 000f 	and.w	r0, r4, #15
   84864:	0922      	lsrs	r2, r4, #4
   84866:	f81b 0000 	ldrb.w	r0, [fp, r0]
   8486a:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   8486e:	092b      	lsrs	r3, r5, #4
   84870:	7008      	strb	r0, [r1, #0]
   84872:	ea52 0003 	orrs.w	r0, r2, r3
   84876:	460f      	mov	r7, r1
   84878:	4614      	mov	r4, r2
   8487a:	461d      	mov	r5, r3
   8487c:	f101 31ff 	add.w	r1, r1, #4294967295
   84880:	d1ee      	bne.n	84860 <_vfiprintf_r+0x3b4>
   84882:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   84886:	ebc7 0309 	rsb	r3, r7, r9
   8488a:	9305      	str	r3, [sp, #20]
   8488c:	e742      	b.n	84714 <_vfiprintf_r+0x268>
   8488e:	f04a 0a10 	orr.w	sl, sl, #16
   84892:	f01a 0320 	ands.w	r3, sl, #32
   84896:	9004      	str	r0, [sp, #16]
   84898:	46ac      	mov	ip, r5
   8489a:	f47f af0c 	bne.w	846b6 <_vfiprintf_r+0x20a>
   8489e:	f01a 0210 	ands.w	r2, sl, #16
   848a2:	f040 8311 	bne.w	84ec8 <_vfiprintf_r+0xa1c>
   848a6:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   848aa:	f000 830d 	beq.w	84ec8 <_vfiprintf_r+0xa1c>
   848ae:	f8dd b020 	ldr.w	fp, [sp, #32]
   848b2:	4613      	mov	r3, r2
   848b4:	f8bb 4000 	ldrh.w	r4, [fp]
   848b8:	f10b 0b04 	add.w	fp, fp, #4
   848bc:	2500      	movs	r5, #0
   848be:	f8cd b020 	str.w	fp, [sp, #32]
   848c2:	e704      	b.n	846ce <_vfiprintf_r+0x222>
   848c4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   848c8:	2000      	movs	r0, #0
   848ca:	f818 3b01 	ldrb.w	r3, [r8], #1
   848ce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   848d2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   848d6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   848da:	2a09      	cmp	r2, #9
   848dc:	d9f5      	bls.n	848ca <_vfiprintf_r+0x41e>
   848de:	e654      	b.n	8458a <_vfiprintf_r+0xde>
   848e0:	f04a 0a10 	orr.w	sl, sl, #16
   848e4:	f01a 0f20 	tst.w	sl, #32
   848e8:	9004      	str	r0, [sp, #16]
   848ea:	46ac      	mov	ip, r5
   848ec:	f47f af73 	bne.w	847d6 <_vfiprintf_r+0x32a>
   848f0:	f01a 0f10 	tst.w	sl, #16
   848f4:	f040 82ef 	bne.w	84ed6 <_vfiprintf_r+0xa2a>
   848f8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   848fc:	f000 82eb 	beq.w	84ed6 <_vfiprintf_r+0xa2a>
   84900:	f8dd b020 	ldr.w	fp, [sp, #32]
   84904:	2500      	movs	r5, #0
   84906:	f8bb 4000 	ldrh.w	r4, [fp]
   8490a:	f10b 0b04 	add.w	fp, fp, #4
   8490e:	2301      	movs	r3, #1
   84910:	f8cd b020 	str.w	fp, [sp, #32]
   84914:	e6db      	b.n	846ce <_vfiprintf_r+0x222>
   84916:	46ac      	mov	ip, r5
   84918:	4d51      	ldr	r5, [pc, #324]	; (84a60 <_vfiprintf_r+0x5b4>)
   8491a:	f01a 0f20 	tst.w	sl, #32
   8491e:	9004      	str	r0, [sp, #16]
   84920:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84924:	950a      	str	r5, [sp, #40]	; 0x28
   84926:	f000 80f0 	beq.w	84b0a <_vfiprintf_r+0x65e>
   8492a:	9d08      	ldr	r5, [sp, #32]
   8492c:	1dea      	adds	r2, r5, #7
   8492e:	f022 0207 	bic.w	r2, r2, #7
   84932:	f102 0b08 	add.w	fp, r2, #8
   84936:	f8cd b020 	str.w	fp, [sp, #32]
   8493a:	e9d2 4500 	ldrd	r4, r5, [r2]
   8493e:	f01a 0f01 	tst.w	sl, #1
   84942:	f000 82aa 	beq.w	84e9a <_vfiprintf_r+0x9ee>
   84946:	ea54 0b05 	orrs.w	fp, r4, r5
   8494a:	f000 82a6 	beq.w	84e9a <_vfiprintf_r+0x9ee>
   8494e:	2230      	movs	r2, #48	; 0x30
   84950:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   84954:	f04a 0a02 	orr.w	sl, sl, #2
   84958:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   8495c:	2302      	movs	r3, #2
   8495e:	e6b6      	b.n	846ce <_vfiprintf_r+0x222>
   84960:	9b08      	ldr	r3, [sp, #32]
   84962:	f8dd b020 	ldr.w	fp, [sp, #32]
   84966:	681b      	ldr	r3, [r3, #0]
   84968:	2401      	movs	r4, #1
   8496a:	f04f 0500 	mov.w	r5, #0
   8496e:	f10b 0b04 	add.w	fp, fp, #4
   84972:	9004      	str	r0, [sp, #16]
   84974:	9403      	str	r4, [sp, #12]
   84976:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   8497a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   8497e:	f8cd b020 	str.w	fp, [sp, #32]
   84982:	9405      	str	r4, [sp, #20]
   84984:	af16      	add	r7, sp, #88	; 0x58
   84986:	f04f 0c00 	mov.w	ip, #0
   8498a:	e6d0      	b.n	8472e <_vfiprintf_r+0x282>
   8498c:	f01a 0f20 	tst.w	sl, #32
   84990:	9004      	str	r0, [sp, #16]
   84992:	46ac      	mov	ip, r5
   84994:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84998:	f47f af38 	bne.w	8480c <_vfiprintf_r+0x360>
   8499c:	f01a 0f10 	tst.w	sl, #16
   849a0:	f040 82a7 	bne.w	84ef2 <_vfiprintf_r+0xa46>
   849a4:	f01a 0f40 	tst.w	sl, #64	; 0x40
   849a8:	f000 82a3 	beq.w	84ef2 <_vfiprintf_r+0xa46>
   849ac:	f8dd b020 	ldr.w	fp, [sp, #32]
   849b0:	f9bb 4000 	ldrsh.w	r4, [fp]
   849b4:	f10b 0b04 	add.w	fp, fp, #4
   849b8:	17e5      	asrs	r5, r4, #31
   849ba:	4622      	mov	r2, r4
   849bc:	462b      	mov	r3, r5
   849be:	f8cd b020 	str.w	fp, [sp, #32]
   849c2:	e72d      	b.n	84820 <_vfiprintf_r+0x374>
   849c4:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   849c8:	f898 3000 	ldrb.w	r3, [r8]
   849cc:	e5db      	b.n	84586 <_vfiprintf_r+0xda>
   849ce:	f898 3000 	ldrb.w	r3, [r8]
   849d2:	4642      	mov	r2, r8
   849d4:	2b6c      	cmp	r3, #108	; 0x6c
   849d6:	bf03      	ittte	eq
   849d8:	f108 0801 	addeq.w	r8, r8, #1
   849dc:	f04a 0a20 	orreq.w	sl, sl, #32
   849e0:	7853      	ldrbeq	r3, [r2, #1]
   849e2:	f04a 0a10 	orrne.w	sl, sl, #16
   849e6:	e5ce      	b.n	84586 <_vfiprintf_r+0xda>
   849e8:	f01a 0f20 	tst.w	sl, #32
   849ec:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   849f0:	f000 82f7 	beq.w	84fe2 <_vfiprintf_r+0xb36>
   849f4:	9c08      	ldr	r4, [sp, #32]
   849f6:	6821      	ldr	r1, [r4, #0]
   849f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   849fa:	17e5      	asrs	r5, r4, #31
   849fc:	462b      	mov	r3, r5
   849fe:	9d08      	ldr	r5, [sp, #32]
   84a00:	4622      	mov	r2, r4
   84a02:	3504      	adds	r5, #4
   84a04:	9508      	str	r5, [sp, #32]
   84a06:	e9c1 2300 	strd	r2, r3, [r1]
   84a0a:	e582      	b.n	84512 <_vfiprintf_r+0x66>
   84a0c:	9c08      	ldr	r4, [sp, #32]
   84a0e:	46ac      	mov	ip, r5
   84a10:	6827      	ldr	r7, [r4, #0]
   84a12:	f04f 0500 	mov.w	r5, #0
   84a16:	9004      	str	r0, [sp, #16]
   84a18:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   84a1c:	3404      	adds	r4, #4
   84a1e:	2f00      	cmp	r7, #0
   84a20:	f000 8332 	beq.w	85088 <_vfiprintf_r+0xbdc>
   84a24:	f1bc 0f00 	cmp.w	ip, #0
   84a28:	4638      	mov	r0, r7
   84a2a:	f2c0 8307 	blt.w	8503c <_vfiprintf_r+0xb90>
   84a2e:	4662      	mov	r2, ip
   84a30:	2100      	movs	r1, #0
   84a32:	f8cd c004 	str.w	ip, [sp, #4]
   84a36:	f001 fbb1 	bl	8619c <memchr>
   84a3a:	f8dd c004 	ldr.w	ip, [sp, #4]
   84a3e:	2800      	cmp	r0, #0
   84a40:	f000 833a 	beq.w	850b8 <_vfiprintf_r+0xc0c>
   84a44:	1bc0      	subs	r0, r0, r7
   84a46:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   84a4a:	4560      	cmp	r0, ip
   84a4c:	bfa8      	it	ge
   84a4e:	4660      	movge	r0, ip
   84a50:	9005      	str	r0, [sp, #20]
   84a52:	9408      	str	r4, [sp, #32]
   84a54:	9507      	str	r5, [sp, #28]
   84a56:	f04f 0c00 	mov.w	ip, #0
   84a5a:	e65b      	b.n	84714 <_vfiprintf_r+0x268>
   84a5c:	000871f0 	.word	0x000871f0
   84a60:	000871b0 	.word	0x000871b0
   84a64:	9b08      	ldr	r3, [sp, #32]
   84a66:	f8dd b020 	ldr.w	fp, [sp, #32]
   84a6a:	9004      	str	r0, [sp, #16]
   84a6c:	48b2      	ldr	r0, [pc, #712]	; (84d38 <_vfiprintf_r+0x88c>)
   84a6e:	681c      	ldr	r4, [r3, #0]
   84a70:	2230      	movs	r2, #48	; 0x30
   84a72:	2378      	movs	r3, #120	; 0x78
   84a74:	f10b 0b04 	add.w	fp, fp, #4
   84a78:	46ac      	mov	ip, r5
   84a7a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   84a7e:	f04a 0a02 	orr.w	sl, sl, #2
   84a82:	f8cd b020 	str.w	fp, [sp, #32]
   84a86:	2500      	movs	r5, #0
   84a88:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   84a8c:	900a      	str	r0, [sp, #40]	; 0x28
   84a8e:	2302      	movs	r3, #2
   84a90:	e61d      	b.n	846ce <_vfiprintf_r+0x222>
   84a92:	f04a 0a20 	orr.w	sl, sl, #32
   84a96:	f898 3000 	ldrb.w	r3, [r8]
   84a9a:	e574      	b.n	84586 <_vfiprintf_r+0xda>
   84a9c:	f8dd b020 	ldr.w	fp, [sp, #32]
   84aa0:	f8db 0000 	ldr.w	r0, [fp]
   84aa4:	f10b 0304 	add.w	r3, fp, #4
   84aa8:	2800      	cmp	r0, #0
   84aaa:	f6ff adf7 	blt.w	8469c <_vfiprintf_r+0x1f0>
   84aae:	9308      	str	r3, [sp, #32]
   84ab0:	f898 3000 	ldrb.w	r3, [r8]
   84ab4:	e567      	b.n	84586 <_vfiprintf_r+0xda>
   84ab6:	f898 3000 	ldrb.w	r3, [r8]
   84aba:	212b      	movs	r1, #43	; 0x2b
   84abc:	e563      	b.n	84586 <_vfiprintf_r+0xda>
   84abe:	f898 3000 	ldrb.w	r3, [r8]
   84ac2:	f108 0401 	add.w	r4, r8, #1
   84ac6:	2b2a      	cmp	r3, #42	; 0x2a
   84ac8:	f000 8305 	beq.w	850d6 <_vfiprintf_r+0xc2a>
   84acc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84ad0:	2a09      	cmp	r2, #9
   84ad2:	bf98      	it	ls
   84ad4:	2500      	movls	r5, #0
   84ad6:	f200 82fa 	bhi.w	850ce <_vfiprintf_r+0xc22>
   84ada:	f814 3b01 	ldrb.w	r3, [r4], #1
   84ade:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   84ae2:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   84ae6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84aea:	2a09      	cmp	r2, #9
   84aec:	d9f5      	bls.n	84ada <_vfiprintf_r+0x62e>
   84aee:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   84af2:	46a0      	mov	r8, r4
   84af4:	e549      	b.n	8458a <_vfiprintf_r+0xde>
   84af6:	4c90      	ldr	r4, [pc, #576]	; (84d38 <_vfiprintf_r+0x88c>)
   84af8:	f01a 0f20 	tst.w	sl, #32
   84afc:	9004      	str	r0, [sp, #16]
   84afe:	46ac      	mov	ip, r5
   84b00:	940a      	str	r4, [sp, #40]	; 0x28
   84b02:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84b06:	f47f af10 	bne.w	8492a <_vfiprintf_r+0x47e>
   84b0a:	f01a 0f10 	tst.w	sl, #16
   84b0e:	f040 81ea 	bne.w	84ee6 <_vfiprintf_r+0xa3a>
   84b12:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84b16:	f000 81e6 	beq.w	84ee6 <_vfiprintf_r+0xa3a>
   84b1a:	f8dd b020 	ldr.w	fp, [sp, #32]
   84b1e:	2500      	movs	r5, #0
   84b20:	f8bb 4000 	ldrh.w	r4, [fp]
   84b24:	f10b 0b04 	add.w	fp, fp, #4
   84b28:	f8cd b020 	str.w	fp, [sp, #32]
   84b2c:	e707      	b.n	8493e <_vfiprintf_r+0x492>
   84b2e:	f898 3000 	ldrb.w	r3, [r8]
   84b32:	2900      	cmp	r1, #0
   84b34:	f47f ad27 	bne.w	84586 <_vfiprintf_r+0xda>
   84b38:	2120      	movs	r1, #32
   84b3a:	e524      	b.n	84586 <_vfiprintf_r+0xda>
   84b3c:	f04a 0a01 	orr.w	sl, sl, #1
   84b40:	f898 3000 	ldrb.w	r3, [r8]
   84b44:	e51f      	b.n	84586 <_vfiprintf_r+0xda>
   84b46:	9004      	str	r0, [sp, #16]
   84b48:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   84b4c:	2b00      	cmp	r3, #0
   84b4e:	f000 80f9 	beq.w	84d44 <_vfiprintf_r+0x898>
   84b52:	2501      	movs	r5, #1
   84b54:	f04f 0b00 	mov.w	fp, #0
   84b58:	9503      	str	r5, [sp, #12]
   84b5a:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   84b5e:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84b62:	9505      	str	r5, [sp, #20]
   84b64:	af16      	add	r7, sp, #88	; 0x58
   84b66:	e70e      	b.n	84986 <_vfiprintf_r+0x4da>
   84b68:	9806      	ldr	r0, [sp, #24]
   84b6a:	9902      	ldr	r1, [sp, #8]
   84b6c:	aa13      	add	r2, sp, #76	; 0x4c
   84b6e:	f7ff fc61 	bl	84434 <__sprint_r.part.0>
   84b72:	2800      	cmp	r0, #0
   84b74:	f040 80ed 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84b78:	9814      	ldr	r0, [sp, #80]	; 0x50
   84b7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84b7c:	1c43      	adds	r3, r0, #1
   84b7e:	46cc      	mov	ip, r9
   84b80:	e5fe      	b.n	84780 <_vfiprintf_r+0x2d4>
   84b82:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84b84:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84b86:	1c59      	adds	r1, r3, #1
   84b88:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   84b8c:	b168      	cbz	r0, 84baa <_vfiprintf_r+0x6fe>
   84b8e:	3201      	adds	r2, #1
   84b90:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   84b94:	2301      	movs	r3, #1
   84b96:	2907      	cmp	r1, #7
   84b98:	9215      	str	r2, [sp, #84]	; 0x54
   84b9a:	9114      	str	r1, [sp, #80]	; 0x50
   84b9c:	e886 0009 	stmia.w	r6, {r0, r3}
   84ba0:	f300 8160 	bgt.w	84e64 <_vfiprintf_r+0x9b8>
   84ba4:	460b      	mov	r3, r1
   84ba6:	3608      	adds	r6, #8
   84ba8:	3101      	adds	r1, #1
   84baa:	9c07      	ldr	r4, [sp, #28]
   84bac:	b164      	cbz	r4, 84bc8 <_vfiprintf_r+0x71c>
   84bae:	3202      	adds	r2, #2
   84bb0:	a812      	add	r0, sp, #72	; 0x48
   84bb2:	2302      	movs	r3, #2
   84bb4:	2907      	cmp	r1, #7
   84bb6:	9215      	str	r2, [sp, #84]	; 0x54
   84bb8:	9114      	str	r1, [sp, #80]	; 0x50
   84bba:	e886 0009 	stmia.w	r6, {r0, r3}
   84bbe:	f300 8157 	bgt.w	84e70 <_vfiprintf_r+0x9c4>
   84bc2:	460b      	mov	r3, r1
   84bc4:	3608      	adds	r6, #8
   84bc6:	3101      	adds	r1, #1
   84bc8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   84bca:	2d80      	cmp	r5, #128	; 0x80
   84bcc:	f000 8101 	beq.w	84dd2 <_vfiprintf_r+0x926>
   84bd0:	9d05      	ldr	r5, [sp, #20]
   84bd2:	ebc5 040c 	rsb	r4, r5, ip
   84bd6:	2c00      	cmp	r4, #0
   84bd8:	dd2f      	ble.n	84c3a <_vfiprintf_r+0x78e>
   84bda:	2c10      	cmp	r4, #16
   84bdc:	4d57      	ldr	r5, [pc, #348]	; (84d3c <_vfiprintf_r+0x890>)
   84bde:	dd22      	ble.n	84c26 <_vfiprintf_r+0x77a>
   84be0:	4630      	mov	r0, r6
   84be2:	f04f 0b10 	mov.w	fp, #16
   84be6:	462e      	mov	r6, r5
   84be8:	4625      	mov	r5, r4
   84bea:	9c06      	ldr	r4, [sp, #24]
   84bec:	e006      	b.n	84bfc <_vfiprintf_r+0x750>
   84bee:	f103 0c02 	add.w	ip, r3, #2
   84bf2:	3008      	adds	r0, #8
   84bf4:	460b      	mov	r3, r1
   84bf6:	3d10      	subs	r5, #16
   84bf8:	2d10      	cmp	r5, #16
   84bfa:	dd10      	ble.n	84c1e <_vfiprintf_r+0x772>
   84bfc:	1c59      	adds	r1, r3, #1
   84bfe:	3210      	adds	r2, #16
   84c00:	2907      	cmp	r1, #7
   84c02:	9215      	str	r2, [sp, #84]	; 0x54
   84c04:	e880 0840 	stmia.w	r0, {r6, fp}
   84c08:	9114      	str	r1, [sp, #80]	; 0x50
   84c0a:	ddf0      	ble.n	84bee <_vfiprintf_r+0x742>
   84c0c:	2a00      	cmp	r2, #0
   84c0e:	d163      	bne.n	84cd8 <_vfiprintf_r+0x82c>
   84c10:	3d10      	subs	r5, #16
   84c12:	2d10      	cmp	r5, #16
   84c14:	f04f 0c01 	mov.w	ip, #1
   84c18:	4613      	mov	r3, r2
   84c1a:	4648      	mov	r0, r9
   84c1c:	dcee      	bgt.n	84bfc <_vfiprintf_r+0x750>
   84c1e:	462c      	mov	r4, r5
   84c20:	4661      	mov	r1, ip
   84c22:	4635      	mov	r5, r6
   84c24:	4606      	mov	r6, r0
   84c26:	4422      	add	r2, r4
   84c28:	2907      	cmp	r1, #7
   84c2a:	9215      	str	r2, [sp, #84]	; 0x54
   84c2c:	6035      	str	r5, [r6, #0]
   84c2e:	6074      	str	r4, [r6, #4]
   84c30:	9114      	str	r1, [sp, #80]	; 0x50
   84c32:	f300 80c1 	bgt.w	84db8 <_vfiprintf_r+0x90c>
   84c36:	3608      	adds	r6, #8
   84c38:	3101      	adds	r1, #1
   84c3a:	9d05      	ldr	r5, [sp, #20]
   84c3c:	2907      	cmp	r1, #7
   84c3e:	442a      	add	r2, r5
   84c40:	9215      	str	r2, [sp, #84]	; 0x54
   84c42:	6037      	str	r7, [r6, #0]
   84c44:	6075      	str	r5, [r6, #4]
   84c46:	9114      	str	r1, [sp, #80]	; 0x50
   84c48:	f340 80c1 	ble.w	84dce <_vfiprintf_r+0x922>
   84c4c:	2a00      	cmp	r2, #0
   84c4e:	f040 8130 	bne.w	84eb2 <_vfiprintf_r+0xa06>
   84c52:	9214      	str	r2, [sp, #80]	; 0x50
   84c54:	464e      	mov	r6, r9
   84c56:	f01a 0f04 	tst.w	sl, #4
   84c5a:	f000 808b 	beq.w	84d74 <_vfiprintf_r+0x8c8>
   84c5e:	9d04      	ldr	r5, [sp, #16]
   84c60:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84c64:	ebcb 0405 	rsb	r4, fp, r5
   84c68:	2c00      	cmp	r4, #0
   84c6a:	f340 8083 	ble.w	84d74 <_vfiprintf_r+0x8c8>
   84c6e:	2c10      	cmp	r4, #16
   84c70:	f340 821e 	ble.w	850b0 <_vfiprintf_r+0xc04>
   84c74:	9914      	ldr	r1, [sp, #80]	; 0x50
   84c76:	4d32      	ldr	r5, [pc, #200]	; (84d40 <_vfiprintf_r+0x894>)
   84c78:	2710      	movs	r7, #16
   84c7a:	f8dd a018 	ldr.w	sl, [sp, #24]
   84c7e:	f8dd b008 	ldr.w	fp, [sp, #8]
   84c82:	e005      	b.n	84c90 <_vfiprintf_r+0x7e4>
   84c84:	1c88      	adds	r0, r1, #2
   84c86:	3608      	adds	r6, #8
   84c88:	4619      	mov	r1, r3
   84c8a:	3c10      	subs	r4, #16
   84c8c:	2c10      	cmp	r4, #16
   84c8e:	dd10      	ble.n	84cb2 <_vfiprintf_r+0x806>
   84c90:	1c4b      	adds	r3, r1, #1
   84c92:	3210      	adds	r2, #16
   84c94:	2b07      	cmp	r3, #7
   84c96:	9215      	str	r2, [sp, #84]	; 0x54
   84c98:	e886 00a0 	stmia.w	r6, {r5, r7}
   84c9c:	9314      	str	r3, [sp, #80]	; 0x50
   84c9e:	ddf1      	ble.n	84c84 <_vfiprintf_r+0x7d8>
   84ca0:	2a00      	cmp	r2, #0
   84ca2:	d17d      	bne.n	84da0 <_vfiprintf_r+0x8f4>
   84ca4:	3c10      	subs	r4, #16
   84ca6:	2c10      	cmp	r4, #16
   84ca8:	f04f 0001 	mov.w	r0, #1
   84cac:	4611      	mov	r1, r2
   84cae:	464e      	mov	r6, r9
   84cb0:	dcee      	bgt.n	84c90 <_vfiprintf_r+0x7e4>
   84cb2:	4422      	add	r2, r4
   84cb4:	2807      	cmp	r0, #7
   84cb6:	9215      	str	r2, [sp, #84]	; 0x54
   84cb8:	6035      	str	r5, [r6, #0]
   84cba:	6074      	str	r4, [r6, #4]
   84cbc:	9014      	str	r0, [sp, #80]	; 0x50
   84cbe:	dd59      	ble.n	84d74 <_vfiprintf_r+0x8c8>
   84cc0:	2a00      	cmp	r2, #0
   84cc2:	d14f      	bne.n	84d64 <_vfiprintf_r+0x8b8>
   84cc4:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84cc6:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84cca:	9d04      	ldr	r5, [sp, #16]
   84ccc:	45ab      	cmp	fp, r5
   84cce:	bfac      	ite	ge
   84cd0:	445c      	addge	r4, fp
   84cd2:	1964      	addlt	r4, r4, r5
   84cd4:	9409      	str	r4, [sp, #36]	; 0x24
   84cd6:	e05e      	b.n	84d96 <_vfiprintf_r+0x8ea>
   84cd8:	4620      	mov	r0, r4
   84cda:	9902      	ldr	r1, [sp, #8]
   84cdc:	aa13      	add	r2, sp, #76	; 0x4c
   84cde:	f7ff fba9 	bl	84434 <__sprint_r.part.0>
   84ce2:	2800      	cmp	r0, #0
   84ce4:	d135      	bne.n	84d52 <_vfiprintf_r+0x8a6>
   84ce6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84ce8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84cea:	f103 0c01 	add.w	ip, r3, #1
   84cee:	4648      	mov	r0, r9
   84cf0:	e781      	b.n	84bf6 <_vfiprintf_r+0x74a>
   84cf2:	08e0      	lsrs	r0, r4, #3
   84cf4:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   84cf8:	f004 0207 	and.w	r2, r4, #7
   84cfc:	08e9      	lsrs	r1, r5, #3
   84cfe:	3230      	adds	r2, #48	; 0x30
   84d00:	ea50 0b01 	orrs.w	fp, r0, r1
   84d04:	461f      	mov	r7, r3
   84d06:	701a      	strb	r2, [r3, #0]
   84d08:	4604      	mov	r4, r0
   84d0a:	460d      	mov	r5, r1
   84d0c:	f103 33ff 	add.w	r3, r3, #4294967295
   84d10:	d1ef      	bne.n	84cf2 <_vfiprintf_r+0x846>
   84d12:	f01a 0f01 	tst.w	sl, #1
   84d16:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   84d1a:	4639      	mov	r1, r7
   84d1c:	f000 80b9 	beq.w	84e92 <_vfiprintf_r+0x9e6>
   84d20:	2a30      	cmp	r2, #48	; 0x30
   84d22:	f43f acf4 	beq.w	8470e <_vfiprintf_r+0x262>
   84d26:	461f      	mov	r7, r3
   84d28:	ebc7 0509 	rsb	r5, r7, r9
   84d2c:	2330      	movs	r3, #48	; 0x30
   84d2e:	9505      	str	r5, [sp, #20]
   84d30:	f801 3c01 	strb.w	r3, [r1, #-1]
   84d34:	e4ee      	b.n	84714 <_vfiprintf_r+0x268>
   84d36:	bf00      	nop
   84d38:	000871c4 	.word	0x000871c4
   84d3c:	000871e0 	.word	0x000871e0
   84d40:	000871f0 	.word	0x000871f0
   84d44:	9b15      	ldr	r3, [sp, #84]	; 0x54
   84d46:	b123      	cbz	r3, 84d52 <_vfiprintf_r+0x8a6>
   84d48:	9806      	ldr	r0, [sp, #24]
   84d4a:	9902      	ldr	r1, [sp, #8]
   84d4c:	aa13      	add	r2, sp, #76	; 0x4c
   84d4e:	f7ff fb71 	bl	84434 <__sprint_r.part.0>
   84d52:	9c02      	ldr	r4, [sp, #8]
   84d54:	89a3      	ldrh	r3, [r4, #12]
   84d56:	065b      	lsls	r3, r3, #25
   84d58:	f53f ac98 	bmi.w	8468c <_vfiprintf_r+0x1e0>
   84d5c:	9809      	ldr	r0, [sp, #36]	; 0x24
   84d5e:	b031      	add	sp, #196	; 0xc4
   84d60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d64:	9806      	ldr	r0, [sp, #24]
   84d66:	9902      	ldr	r1, [sp, #8]
   84d68:	aa13      	add	r2, sp, #76	; 0x4c
   84d6a:	f7ff fb63 	bl	84434 <__sprint_r.part.0>
   84d6e:	2800      	cmp	r0, #0
   84d70:	d1ef      	bne.n	84d52 <_vfiprintf_r+0x8a6>
   84d72:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84d74:	9c09      	ldr	r4, [sp, #36]	; 0x24
   84d76:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84d7a:	9d04      	ldr	r5, [sp, #16]
   84d7c:	45ab      	cmp	fp, r5
   84d7e:	bfac      	ite	ge
   84d80:	445c      	addge	r4, fp
   84d82:	1964      	addlt	r4, r4, r5
   84d84:	9409      	str	r4, [sp, #36]	; 0x24
   84d86:	b132      	cbz	r2, 84d96 <_vfiprintf_r+0x8ea>
   84d88:	9806      	ldr	r0, [sp, #24]
   84d8a:	9902      	ldr	r1, [sp, #8]
   84d8c:	aa13      	add	r2, sp, #76	; 0x4c
   84d8e:	f7ff fb51 	bl	84434 <__sprint_r.part.0>
   84d92:	2800      	cmp	r0, #0
   84d94:	d1dd      	bne.n	84d52 <_vfiprintf_r+0x8a6>
   84d96:	2000      	movs	r0, #0
   84d98:	9014      	str	r0, [sp, #80]	; 0x50
   84d9a:	464e      	mov	r6, r9
   84d9c:	f7ff bbb9 	b.w	84512 <_vfiprintf_r+0x66>
   84da0:	4650      	mov	r0, sl
   84da2:	4659      	mov	r1, fp
   84da4:	aa13      	add	r2, sp, #76	; 0x4c
   84da6:	f7ff fb45 	bl	84434 <__sprint_r.part.0>
   84daa:	2800      	cmp	r0, #0
   84dac:	d1d1      	bne.n	84d52 <_vfiprintf_r+0x8a6>
   84dae:	9914      	ldr	r1, [sp, #80]	; 0x50
   84db0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84db2:	1c48      	adds	r0, r1, #1
   84db4:	464e      	mov	r6, r9
   84db6:	e768      	b.n	84c8a <_vfiprintf_r+0x7de>
   84db8:	2a00      	cmp	r2, #0
   84dba:	f040 80f7 	bne.w	84fac <_vfiprintf_r+0xb00>
   84dbe:	9c05      	ldr	r4, [sp, #20]
   84dc0:	2301      	movs	r3, #1
   84dc2:	9720      	str	r7, [sp, #128]	; 0x80
   84dc4:	9421      	str	r4, [sp, #132]	; 0x84
   84dc6:	9415      	str	r4, [sp, #84]	; 0x54
   84dc8:	4622      	mov	r2, r4
   84dca:	9314      	str	r3, [sp, #80]	; 0x50
   84dcc:	464e      	mov	r6, r9
   84dce:	3608      	adds	r6, #8
   84dd0:	e741      	b.n	84c56 <_vfiprintf_r+0x7aa>
   84dd2:	9d04      	ldr	r5, [sp, #16]
   84dd4:	f8dd b00c 	ldr.w	fp, [sp, #12]
   84dd8:	ebcb 0405 	rsb	r4, fp, r5
   84ddc:	2c00      	cmp	r4, #0
   84dde:	f77f aef7 	ble.w	84bd0 <_vfiprintf_r+0x724>
   84de2:	2c10      	cmp	r4, #16
   84de4:	4da6      	ldr	r5, [pc, #664]	; (85080 <_vfiprintf_r+0xbd4>)
   84de6:	f340 8170 	ble.w	850ca <_vfiprintf_r+0xc1e>
   84dea:	4629      	mov	r1, r5
   84dec:	f04f 0b10 	mov.w	fp, #16
   84df0:	4625      	mov	r5, r4
   84df2:	4664      	mov	r4, ip
   84df4:	46b4      	mov	ip, r6
   84df6:	460e      	mov	r6, r1
   84df8:	e006      	b.n	84e08 <_vfiprintf_r+0x95c>
   84dfa:	1c98      	adds	r0, r3, #2
   84dfc:	f10c 0c08 	add.w	ip, ip, #8
   84e00:	460b      	mov	r3, r1
   84e02:	3d10      	subs	r5, #16
   84e04:	2d10      	cmp	r5, #16
   84e06:	dd0f      	ble.n	84e28 <_vfiprintf_r+0x97c>
   84e08:	1c59      	adds	r1, r3, #1
   84e0a:	3210      	adds	r2, #16
   84e0c:	2907      	cmp	r1, #7
   84e0e:	9215      	str	r2, [sp, #84]	; 0x54
   84e10:	e88c 0840 	stmia.w	ip, {r6, fp}
   84e14:	9114      	str	r1, [sp, #80]	; 0x50
   84e16:	ddf0      	ble.n	84dfa <_vfiprintf_r+0x94e>
   84e18:	b9ba      	cbnz	r2, 84e4a <_vfiprintf_r+0x99e>
   84e1a:	3d10      	subs	r5, #16
   84e1c:	2d10      	cmp	r5, #16
   84e1e:	f04f 0001 	mov.w	r0, #1
   84e22:	4613      	mov	r3, r2
   84e24:	46cc      	mov	ip, r9
   84e26:	dcef      	bgt.n	84e08 <_vfiprintf_r+0x95c>
   84e28:	4633      	mov	r3, r6
   84e2a:	4666      	mov	r6, ip
   84e2c:	46a4      	mov	ip, r4
   84e2e:	462c      	mov	r4, r5
   84e30:	461d      	mov	r5, r3
   84e32:	4422      	add	r2, r4
   84e34:	2807      	cmp	r0, #7
   84e36:	9215      	str	r2, [sp, #84]	; 0x54
   84e38:	6035      	str	r5, [r6, #0]
   84e3a:	6074      	str	r4, [r6, #4]
   84e3c:	9014      	str	r0, [sp, #80]	; 0x50
   84e3e:	f300 80af 	bgt.w	84fa0 <_vfiprintf_r+0xaf4>
   84e42:	3608      	adds	r6, #8
   84e44:	1c41      	adds	r1, r0, #1
   84e46:	4603      	mov	r3, r0
   84e48:	e6c2      	b.n	84bd0 <_vfiprintf_r+0x724>
   84e4a:	9806      	ldr	r0, [sp, #24]
   84e4c:	9902      	ldr	r1, [sp, #8]
   84e4e:	aa13      	add	r2, sp, #76	; 0x4c
   84e50:	f7ff faf0 	bl	84434 <__sprint_r.part.0>
   84e54:	2800      	cmp	r0, #0
   84e56:	f47f af7c 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84e5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84e5c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84e5e:	1c58      	adds	r0, r3, #1
   84e60:	46cc      	mov	ip, r9
   84e62:	e7ce      	b.n	84e02 <_vfiprintf_r+0x956>
   84e64:	2a00      	cmp	r2, #0
   84e66:	d179      	bne.n	84f5c <_vfiprintf_r+0xab0>
   84e68:	4619      	mov	r1, r3
   84e6a:	464e      	mov	r6, r9
   84e6c:	4613      	mov	r3, r2
   84e6e:	e69c      	b.n	84baa <_vfiprintf_r+0x6fe>
   84e70:	2a00      	cmp	r2, #0
   84e72:	f040 8084 	bne.w	84f7e <_vfiprintf_r+0xad2>
   84e76:	2101      	movs	r1, #1
   84e78:	4613      	mov	r3, r2
   84e7a:	464e      	mov	r6, r9
   84e7c:	e6a4      	b.n	84bc8 <_vfiprintf_r+0x71c>
   84e7e:	464f      	mov	r7, r9
   84e80:	e448      	b.n	84714 <_vfiprintf_r+0x268>
   84e82:	2d00      	cmp	r5, #0
   84e84:	bf08      	it	eq
   84e86:	2c0a      	cmpeq	r4, #10
   84e88:	d246      	bcs.n	84f18 <_vfiprintf_r+0xa6c>
   84e8a:	3430      	adds	r4, #48	; 0x30
   84e8c:	af30      	add	r7, sp, #192	; 0xc0
   84e8e:	f807 4d41 	strb.w	r4, [r7, #-65]!
   84e92:	ebc7 0309 	rsb	r3, r7, r9
   84e96:	9305      	str	r3, [sp, #20]
   84e98:	e43c      	b.n	84714 <_vfiprintf_r+0x268>
   84e9a:	2302      	movs	r3, #2
   84e9c:	e417      	b.n	846ce <_vfiprintf_r+0x222>
   84e9e:	2a00      	cmp	r2, #0
   84ea0:	f040 80af 	bne.w	85002 <_vfiprintf_r+0xb56>
   84ea4:	4613      	mov	r3, r2
   84ea6:	2101      	movs	r1, #1
   84ea8:	464e      	mov	r6, r9
   84eaa:	e66d      	b.n	84b88 <_vfiprintf_r+0x6dc>
   84eac:	4644      	mov	r4, r8
   84eae:	f7ff bb58 	b.w	84562 <_vfiprintf_r+0xb6>
   84eb2:	9806      	ldr	r0, [sp, #24]
   84eb4:	9902      	ldr	r1, [sp, #8]
   84eb6:	aa13      	add	r2, sp, #76	; 0x4c
   84eb8:	f7ff fabc 	bl	84434 <__sprint_r.part.0>
   84ebc:	2800      	cmp	r0, #0
   84ebe:	f47f af48 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84ec2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84ec4:	464e      	mov	r6, r9
   84ec6:	e6c6      	b.n	84c56 <_vfiprintf_r+0x7aa>
   84ec8:	9d08      	ldr	r5, [sp, #32]
   84eca:	682c      	ldr	r4, [r5, #0]
   84ecc:	3504      	adds	r5, #4
   84ece:	9508      	str	r5, [sp, #32]
   84ed0:	2500      	movs	r5, #0
   84ed2:	f7ff bbfc 	b.w	846ce <_vfiprintf_r+0x222>
   84ed6:	9d08      	ldr	r5, [sp, #32]
   84ed8:	2301      	movs	r3, #1
   84eda:	682c      	ldr	r4, [r5, #0]
   84edc:	3504      	adds	r5, #4
   84ede:	9508      	str	r5, [sp, #32]
   84ee0:	2500      	movs	r5, #0
   84ee2:	f7ff bbf4 	b.w	846ce <_vfiprintf_r+0x222>
   84ee6:	9d08      	ldr	r5, [sp, #32]
   84ee8:	682c      	ldr	r4, [r5, #0]
   84eea:	3504      	adds	r5, #4
   84eec:	9508      	str	r5, [sp, #32]
   84eee:	2500      	movs	r5, #0
   84ef0:	e525      	b.n	8493e <_vfiprintf_r+0x492>
   84ef2:	9d08      	ldr	r5, [sp, #32]
   84ef4:	682c      	ldr	r4, [r5, #0]
   84ef6:	3504      	adds	r5, #4
   84ef8:	9508      	str	r5, [sp, #32]
   84efa:	17e5      	asrs	r5, r4, #31
   84efc:	4622      	mov	r2, r4
   84efe:	462b      	mov	r3, r5
   84f00:	e48e      	b.n	84820 <_vfiprintf_r+0x374>
   84f02:	9806      	ldr	r0, [sp, #24]
   84f04:	9902      	ldr	r1, [sp, #8]
   84f06:	aa13      	add	r2, sp, #76	; 0x4c
   84f08:	f7ff fa94 	bl	84434 <__sprint_r.part.0>
   84f0c:	2800      	cmp	r0, #0
   84f0e:	f47f af20 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84f12:	464e      	mov	r6, r9
   84f14:	f7ff bb9a 	b.w	8464c <_vfiprintf_r+0x1a0>
   84f18:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   84f1c:	9603      	str	r6, [sp, #12]
   84f1e:	465e      	mov	r6, fp
   84f20:	46e3      	mov	fp, ip
   84f22:	4620      	mov	r0, r4
   84f24:	4629      	mov	r1, r5
   84f26:	220a      	movs	r2, #10
   84f28:	2300      	movs	r3, #0
   84f2a:	f001 fdb9 	bl	86aa0 <__aeabi_uldivmod>
   84f2e:	3230      	adds	r2, #48	; 0x30
   84f30:	7032      	strb	r2, [r6, #0]
   84f32:	4620      	mov	r0, r4
   84f34:	4629      	mov	r1, r5
   84f36:	220a      	movs	r2, #10
   84f38:	2300      	movs	r3, #0
   84f3a:	f001 fdb1 	bl	86aa0 <__aeabi_uldivmod>
   84f3e:	4604      	mov	r4, r0
   84f40:	460d      	mov	r5, r1
   84f42:	ea54 0005 	orrs.w	r0, r4, r5
   84f46:	4637      	mov	r7, r6
   84f48:	f106 36ff 	add.w	r6, r6, #4294967295
   84f4c:	d1e9      	bne.n	84f22 <_vfiprintf_r+0xa76>
   84f4e:	ebc7 0309 	rsb	r3, r7, r9
   84f52:	46dc      	mov	ip, fp
   84f54:	9e03      	ldr	r6, [sp, #12]
   84f56:	9305      	str	r3, [sp, #20]
   84f58:	f7ff bbdc 	b.w	84714 <_vfiprintf_r+0x268>
   84f5c:	9806      	ldr	r0, [sp, #24]
   84f5e:	9902      	ldr	r1, [sp, #8]
   84f60:	aa13      	add	r2, sp, #76	; 0x4c
   84f62:	f8cd c004 	str.w	ip, [sp, #4]
   84f66:	f7ff fa65 	bl	84434 <__sprint_r.part.0>
   84f6a:	f8dd c004 	ldr.w	ip, [sp, #4]
   84f6e:	2800      	cmp	r0, #0
   84f70:	f47f aeef 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84f74:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84f76:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84f78:	1c59      	adds	r1, r3, #1
   84f7a:	464e      	mov	r6, r9
   84f7c:	e615      	b.n	84baa <_vfiprintf_r+0x6fe>
   84f7e:	9806      	ldr	r0, [sp, #24]
   84f80:	9902      	ldr	r1, [sp, #8]
   84f82:	aa13      	add	r2, sp, #76	; 0x4c
   84f84:	f8cd c004 	str.w	ip, [sp, #4]
   84f88:	f7ff fa54 	bl	84434 <__sprint_r.part.0>
   84f8c:	f8dd c004 	ldr.w	ip, [sp, #4]
   84f90:	2800      	cmp	r0, #0
   84f92:	f47f aede 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84f96:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84f98:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84f9a:	1c59      	adds	r1, r3, #1
   84f9c:	464e      	mov	r6, r9
   84f9e:	e613      	b.n	84bc8 <_vfiprintf_r+0x71c>
   84fa0:	2a00      	cmp	r2, #0
   84fa2:	d156      	bne.n	85052 <_vfiprintf_r+0xba6>
   84fa4:	2101      	movs	r1, #1
   84fa6:	4613      	mov	r3, r2
   84fa8:	464e      	mov	r6, r9
   84faa:	e611      	b.n	84bd0 <_vfiprintf_r+0x724>
   84fac:	9806      	ldr	r0, [sp, #24]
   84fae:	9902      	ldr	r1, [sp, #8]
   84fb0:	aa13      	add	r2, sp, #76	; 0x4c
   84fb2:	f7ff fa3f 	bl	84434 <__sprint_r.part.0>
   84fb6:	2800      	cmp	r0, #0
   84fb8:	f47f aecb 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   84fbc:	9914      	ldr	r1, [sp, #80]	; 0x50
   84fbe:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84fc0:	3101      	adds	r1, #1
   84fc2:	464e      	mov	r6, r9
   84fc4:	e639      	b.n	84c3a <_vfiprintf_r+0x78e>
   84fc6:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   84fca:	4264      	negs	r4, r4
   84fcc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84fd0:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   84fd4:	f8cd b01c 	str.w	fp, [sp, #28]
   84fd8:	f8cd c014 	str.w	ip, [sp, #20]
   84fdc:	2301      	movs	r3, #1
   84fde:	f7ff bb7e 	b.w	846de <_vfiprintf_r+0x232>
   84fe2:	f01a 0f10 	tst.w	sl, #16
   84fe6:	d11d      	bne.n	85024 <_vfiprintf_r+0xb78>
   84fe8:	f01a 0f40 	tst.w	sl, #64	; 0x40
   84fec:	d058      	beq.n	850a0 <_vfiprintf_r+0xbf4>
   84fee:	9d08      	ldr	r5, [sp, #32]
   84ff0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   84ff4:	682b      	ldr	r3, [r5, #0]
   84ff6:	3504      	adds	r5, #4
   84ff8:	9508      	str	r5, [sp, #32]
   84ffa:	f8a3 b000 	strh.w	fp, [r3]
   84ffe:	f7ff ba88 	b.w	84512 <_vfiprintf_r+0x66>
   85002:	9806      	ldr	r0, [sp, #24]
   85004:	9902      	ldr	r1, [sp, #8]
   85006:	aa13      	add	r2, sp, #76	; 0x4c
   85008:	f8cd c004 	str.w	ip, [sp, #4]
   8500c:	f7ff fa12 	bl	84434 <__sprint_r.part.0>
   85010:	f8dd c004 	ldr.w	ip, [sp, #4]
   85014:	2800      	cmp	r0, #0
   85016:	f47f ae9c 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   8501a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8501c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8501e:	1c59      	adds	r1, r3, #1
   85020:	464e      	mov	r6, r9
   85022:	e5b1      	b.n	84b88 <_vfiprintf_r+0x6dc>
   85024:	f8dd b020 	ldr.w	fp, [sp, #32]
   85028:	9c09      	ldr	r4, [sp, #36]	; 0x24
   8502a:	f8db 3000 	ldr.w	r3, [fp]
   8502e:	f10b 0b04 	add.w	fp, fp, #4
   85032:	f8cd b020 	str.w	fp, [sp, #32]
   85036:	601c      	str	r4, [r3, #0]
   85038:	f7ff ba6b 	b.w	84512 <_vfiprintf_r+0x66>
   8503c:	9408      	str	r4, [sp, #32]
   8503e:	f7ff f997 	bl	84370 <strlen>
   85042:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   85046:	9005      	str	r0, [sp, #20]
   85048:	9407      	str	r4, [sp, #28]
   8504a:	f04f 0c00 	mov.w	ip, #0
   8504e:	f7ff bb61 	b.w	84714 <_vfiprintf_r+0x268>
   85052:	9806      	ldr	r0, [sp, #24]
   85054:	9902      	ldr	r1, [sp, #8]
   85056:	aa13      	add	r2, sp, #76	; 0x4c
   85058:	f8cd c004 	str.w	ip, [sp, #4]
   8505c:	f7ff f9ea 	bl	84434 <__sprint_r.part.0>
   85060:	f8dd c004 	ldr.w	ip, [sp, #4]
   85064:	2800      	cmp	r0, #0
   85066:	f47f ae74 	bne.w	84d52 <_vfiprintf_r+0x8a6>
   8506a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   8506c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8506e:	1c59      	adds	r1, r3, #1
   85070:	464e      	mov	r6, r9
   85072:	e5ad      	b.n	84bd0 <_vfiprintf_r+0x724>
   85074:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85076:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85078:	3301      	adds	r3, #1
   8507a:	4d02      	ldr	r5, [pc, #8]	; (85084 <_vfiprintf_r+0xbd8>)
   8507c:	f7ff bb9a 	b.w	847b4 <_vfiprintf_r+0x308>
   85080:	000871e0 	.word	0x000871e0
   85084:	000871f0 	.word	0x000871f0
   85088:	f1bc 0f06 	cmp.w	ip, #6
   8508c:	bf34      	ite	cc
   8508e:	4663      	movcc	r3, ip
   85090:	2306      	movcs	r3, #6
   85092:	9408      	str	r4, [sp, #32]
   85094:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   85098:	9305      	str	r3, [sp, #20]
   8509a:	9403      	str	r4, [sp, #12]
   8509c:	4f16      	ldr	r7, [pc, #88]	; (850f8 <_vfiprintf_r+0xc4c>)
   8509e:	e472      	b.n	84986 <_vfiprintf_r+0x4da>
   850a0:	9c08      	ldr	r4, [sp, #32]
   850a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
   850a4:	6823      	ldr	r3, [r4, #0]
   850a6:	3404      	adds	r4, #4
   850a8:	9408      	str	r4, [sp, #32]
   850aa:	601d      	str	r5, [r3, #0]
   850ac:	f7ff ba31 	b.w	84512 <_vfiprintf_r+0x66>
   850b0:	9814      	ldr	r0, [sp, #80]	; 0x50
   850b2:	4d12      	ldr	r5, [pc, #72]	; (850fc <_vfiprintf_r+0xc50>)
   850b4:	3001      	adds	r0, #1
   850b6:	e5fc      	b.n	84cb2 <_vfiprintf_r+0x806>
   850b8:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   850bc:	f8cd c014 	str.w	ip, [sp, #20]
   850c0:	9507      	str	r5, [sp, #28]
   850c2:	9408      	str	r4, [sp, #32]
   850c4:	4684      	mov	ip, r0
   850c6:	f7ff bb25 	b.w	84714 <_vfiprintf_r+0x268>
   850ca:	4608      	mov	r0, r1
   850cc:	e6b1      	b.n	84e32 <_vfiprintf_r+0x986>
   850ce:	46a0      	mov	r8, r4
   850d0:	2500      	movs	r5, #0
   850d2:	f7ff ba5a 	b.w	8458a <_vfiprintf_r+0xde>
   850d6:	f8dd b020 	ldr.w	fp, [sp, #32]
   850da:	f898 3001 	ldrb.w	r3, [r8, #1]
   850de:	f8db 5000 	ldr.w	r5, [fp]
   850e2:	f10b 0204 	add.w	r2, fp, #4
   850e6:	2d00      	cmp	r5, #0
   850e8:	9208      	str	r2, [sp, #32]
   850ea:	46a0      	mov	r8, r4
   850ec:	f6bf aa4b 	bge.w	84586 <_vfiprintf_r+0xda>
   850f0:	f04f 35ff 	mov.w	r5, #4294967295
   850f4:	f7ff ba47 	b.w	84586 <_vfiprintf_r+0xda>
   850f8:	000871d8 	.word	0x000871d8
   850fc:	000871f0 	.word	0x000871f0

00085100 <__sbprintf>:
   85100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85104:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   85106:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   8510a:	4688      	mov	r8, r1
   8510c:	9719      	str	r7, [sp, #100]	; 0x64
   8510e:	f8d8 701c 	ldr.w	r7, [r8, #28]
   85112:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   85116:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   8511a:	9707      	str	r7, [sp, #28]
   8511c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   85120:	ac1a      	add	r4, sp, #104	; 0x68
   85122:	f44f 6580 	mov.w	r5, #1024	; 0x400
   85126:	f02a 0a02 	bic.w	sl, sl, #2
   8512a:	2600      	movs	r6, #0
   8512c:	4669      	mov	r1, sp
   8512e:	9400      	str	r4, [sp, #0]
   85130:	9404      	str	r4, [sp, #16]
   85132:	9502      	str	r5, [sp, #8]
   85134:	9505      	str	r5, [sp, #20]
   85136:	f8ad a00c 	strh.w	sl, [sp, #12]
   8513a:	f8ad 900e 	strh.w	r9, [sp, #14]
   8513e:	9709      	str	r7, [sp, #36]	; 0x24
   85140:	9606      	str	r6, [sp, #24]
   85142:	4605      	mov	r5, r0
   85144:	f7ff f9b2 	bl	844ac <_vfiprintf_r>
   85148:	1e04      	subs	r4, r0, #0
   8514a:	db07      	blt.n	8515c <__sbprintf+0x5c>
   8514c:	4628      	mov	r0, r5
   8514e:	4669      	mov	r1, sp
   85150:	f000 f92a 	bl	853a8 <_fflush_r>
   85154:	42b0      	cmp	r0, r6
   85156:	bf18      	it	ne
   85158:	f04f 34ff 	movne.w	r4, #4294967295
   8515c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   85160:	065b      	lsls	r3, r3, #25
   85162:	d505      	bpl.n	85170 <__sbprintf+0x70>
   85164:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   85168:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8516c:	f8a8 300c 	strh.w	r3, [r8, #12]
   85170:	4620      	mov	r0, r4
   85172:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   85176:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8517a:	bf00      	nop

0008517c <__swsetup_r>:
   8517c:	4b2f      	ldr	r3, [pc, #188]	; (8523c <__swsetup_r+0xc0>)
   8517e:	b570      	push	{r4, r5, r6, lr}
   85180:	4606      	mov	r6, r0
   85182:	6818      	ldr	r0, [r3, #0]
   85184:	460c      	mov	r4, r1
   85186:	b110      	cbz	r0, 8518e <__swsetup_r+0x12>
   85188:	6b82      	ldr	r2, [r0, #56]	; 0x38
   8518a:	2a00      	cmp	r2, #0
   8518c:	d036      	beq.n	851fc <__swsetup_r+0x80>
   8518e:	89a5      	ldrh	r5, [r4, #12]
   85190:	b2ab      	uxth	r3, r5
   85192:	0719      	lsls	r1, r3, #28
   85194:	d50c      	bpl.n	851b0 <__swsetup_r+0x34>
   85196:	6922      	ldr	r2, [r4, #16]
   85198:	b1aa      	cbz	r2, 851c6 <__swsetup_r+0x4a>
   8519a:	f013 0101 	ands.w	r1, r3, #1
   8519e:	d01e      	beq.n	851de <__swsetup_r+0x62>
   851a0:	6963      	ldr	r3, [r4, #20]
   851a2:	2100      	movs	r1, #0
   851a4:	425b      	negs	r3, r3
   851a6:	61a3      	str	r3, [r4, #24]
   851a8:	60a1      	str	r1, [r4, #8]
   851aa:	b1f2      	cbz	r2, 851ea <__swsetup_r+0x6e>
   851ac:	2000      	movs	r0, #0
   851ae:	bd70      	pop	{r4, r5, r6, pc}
   851b0:	06da      	lsls	r2, r3, #27
   851b2:	d53a      	bpl.n	8522a <__swsetup_r+0xae>
   851b4:	075b      	lsls	r3, r3, #29
   851b6:	d424      	bmi.n	85202 <__swsetup_r+0x86>
   851b8:	6922      	ldr	r2, [r4, #16]
   851ba:	f045 0308 	orr.w	r3, r5, #8
   851be:	81a3      	strh	r3, [r4, #12]
   851c0:	b29b      	uxth	r3, r3
   851c2:	2a00      	cmp	r2, #0
   851c4:	d1e9      	bne.n	8519a <__swsetup_r+0x1e>
   851c6:	f403 7120 	and.w	r1, r3, #640	; 0x280
   851ca:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   851ce:	d0e4      	beq.n	8519a <__swsetup_r+0x1e>
   851d0:	4630      	mov	r0, r6
   851d2:	4621      	mov	r1, r4
   851d4:	f000 fcce 	bl	85b74 <__smakebuf_r>
   851d8:	89a3      	ldrh	r3, [r4, #12]
   851da:	6922      	ldr	r2, [r4, #16]
   851dc:	e7dd      	b.n	8519a <__swsetup_r+0x1e>
   851de:	0798      	lsls	r0, r3, #30
   851e0:	bf58      	it	pl
   851e2:	6961      	ldrpl	r1, [r4, #20]
   851e4:	60a1      	str	r1, [r4, #8]
   851e6:	2a00      	cmp	r2, #0
   851e8:	d1e0      	bne.n	851ac <__swsetup_r+0x30>
   851ea:	89a3      	ldrh	r3, [r4, #12]
   851ec:	061a      	lsls	r2, r3, #24
   851ee:	d5dd      	bpl.n	851ac <__swsetup_r+0x30>
   851f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   851f4:	81a3      	strh	r3, [r4, #12]
   851f6:	f04f 30ff 	mov.w	r0, #4294967295
   851fa:	bd70      	pop	{r4, r5, r6, pc}
   851fc:	f000 f8f0 	bl	853e0 <__sinit>
   85200:	e7c5      	b.n	8518e <__swsetup_r+0x12>
   85202:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85204:	b149      	cbz	r1, 8521a <__swsetup_r+0x9e>
   85206:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8520a:	4299      	cmp	r1, r3
   8520c:	d003      	beq.n	85216 <__swsetup_r+0x9a>
   8520e:	4630      	mov	r0, r6
   85210:	f000 fa2a 	bl	85668 <_free_r>
   85214:	89a5      	ldrh	r5, [r4, #12]
   85216:	2300      	movs	r3, #0
   85218:	6323      	str	r3, [r4, #48]	; 0x30
   8521a:	6922      	ldr	r2, [r4, #16]
   8521c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   85220:	2100      	movs	r1, #0
   85222:	b2ad      	uxth	r5, r5
   85224:	6022      	str	r2, [r4, #0]
   85226:	6061      	str	r1, [r4, #4]
   85228:	e7c7      	b.n	851ba <__swsetup_r+0x3e>
   8522a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   8522e:	2309      	movs	r3, #9
   85230:	6033      	str	r3, [r6, #0]
   85232:	f04f 30ff 	mov.w	r0, #4294967295
   85236:	81a5      	strh	r5, [r4, #12]
   85238:	bd70      	pop	{r4, r5, r6, pc}
   8523a:	bf00      	nop
   8523c:	200705a0 	.word	0x200705a0

00085240 <register_fini>:
   85240:	4b02      	ldr	r3, [pc, #8]	; (8524c <register_fini+0xc>)
   85242:	b113      	cbz	r3, 8524a <register_fini+0xa>
   85244:	4802      	ldr	r0, [pc, #8]	; (85250 <register_fini+0x10>)
   85246:	f000 b805 	b.w	85254 <atexit>
   8524a:	4770      	bx	lr
   8524c:	00000000 	.word	0x00000000
   85250:	000854dd 	.word	0x000854dd

00085254 <atexit>:
   85254:	4601      	mov	r1, r0
   85256:	2000      	movs	r0, #0
   85258:	4602      	mov	r2, r0
   8525a:	4603      	mov	r3, r0
   8525c:	f001 bb24 	b.w	868a8 <__register_exitproc>

00085260 <__sflush_r>:
   85260:	898b      	ldrh	r3, [r1, #12]
   85262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85266:	b29a      	uxth	r2, r3
   85268:	460d      	mov	r5, r1
   8526a:	0711      	lsls	r1, r2, #28
   8526c:	4680      	mov	r8, r0
   8526e:	d43c      	bmi.n	852ea <__sflush_r+0x8a>
   85270:	686a      	ldr	r2, [r5, #4]
   85272:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85276:	2a00      	cmp	r2, #0
   85278:	81ab      	strh	r3, [r5, #12]
   8527a:	dd59      	ble.n	85330 <__sflush_r+0xd0>
   8527c:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8527e:	2c00      	cmp	r4, #0
   85280:	d04b      	beq.n	8531a <__sflush_r+0xba>
   85282:	b29b      	uxth	r3, r3
   85284:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   85288:	2100      	movs	r1, #0
   8528a:	b292      	uxth	r2, r2
   8528c:	f8d8 6000 	ldr.w	r6, [r8]
   85290:	f8c8 1000 	str.w	r1, [r8]
   85294:	2a00      	cmp	r2, #0
   85296:	d04f      	beq.n	85338 <__sflush_r+0xd8>
   85298:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   8529a:	075f      	lsls	r7, r3, #29
   8529c:	d505      	bpl.n	852aa <__sflush_r+0x4a>
   8529e:	6869      	ldr	r1, [r5, #4]
   852a0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   852a2:	1a52      	subs	r2, r2, r1
   852a4:	b10b      	cbz	r3, 852aa <__sflush_r+0x4a>
   852a6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   852a8:	1ad2      	subs	r2, r2, r3
   852aa:	4640      	mov	r0, r8
   852ac:	69e9      	ldr	r1, [r5, #28]
   852ae:	2300      	movs	r3, #0
   852b0:	47a0      	blx	r4
   852b2:	1c44      	adds	r4, r0, #1
   852b4:	d04a      	beq.n	8534c <__sflush_r+0xec>
   852b6:	89ab      	ldrh	r3, [r5, #12]
   852b8:	692a      	ldr	r2, [r5, #16]
   852ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   852be:	b29b      	uxth	r3, r3
   852c0:	2100      	movs	r1, #0
   852c2:	602a      	str	r2, [r5, #0]
   852c4:	04da      	lsls	r2, r3, #19
   852c6:	81ab      	strh	r3, [r5, #12]
   852c8:	6069      	str	r1, [r5, #4]
   852ca:	d44c      	bmi.n	85366 <__sflush_r+0x106>
   852cc:	6b29      	ldr	r1, [r5, #48]	; 0x30
   852ce:	f8c8 6000 	str.w	r6, [r8]
   852d2:	b311      	cbz	r1, 8531a <__sflush_r+0xba>
   852d4:	f105 0340 	add.w	r3, r5, #64	; 0x40
   852d8:	4299      	cmp	r1, r3
   852da:	d002      	beq.n	852e2 <__sflush_r+0x82>
   852dc:	4640      	mov	r0, r8
   852de:	f000 f9c3 	bl	85668 <_free_r>
   852e2:	2000      	movs	r0, #0
   852e4:	6328      	str	r0, [r5, #48]	; 0x30
   852e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   852ea:	692e      	ldr	r6, [r5, #16]
   852ec:	b1ae      	cbz	r6, 8531a <__sflush_r+0xba>
   852ee:	0791      	lsls	r1, r2, #30
   852f0:	682c      	ldr	r4, [r5, #0]
   852f2:	bf0c      	ite	eq
   852f4:	696b      	ldreq	r3, [r5, #20]
   852f6:	2300      	movne	r3, #0
   852f8:	602e      	str	r6, [r5, #0]
   852fa:	1ba4      	subs	r4, r4, r6
   852fc:	60ab      	str	r3, [r5, #8]
   852fe:	e00a      	b.n	85316 <__sflush_r+0xb6>
   85300:	4632      	mov	r2, r6
   85302:	4623      	mov	r3, r4
   85304:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   85306:	4640      	mov	r0, r8
   85308:	69e9      	ldr	r1, [r5, #28]
   8530a:	47b8      	blx	r7
   8530c:	2800      	cmp	r0, #0
   8530e:	ebc0 0404 	rsb	r4, r0, r4
   85312:	4406      	add	r6, r0
   85314:	dd04      	ble.n	85320 <__sflush_r+0xc0>
   85316:	2c00      	cmp	r4, #0
   85318:	dcf2      	bgt.n	85300 <__sflush_r+0xa0>
   8531a:	2000      	movs	r0, #0
   8531c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85320:	89ab      	ldrh	r3, [r5, #12]
   85322:	f04f 30ff 	mov.w	r0, #4294967295
   85326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8532a:	81ab      	strh	r3, [r5, #12]
   8532c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85330:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   85332:	2a00      	cmp	r2, #0
   85334:	dca2      	bgt.n	8527c <__sflush_r+0x1c>
   85336:	e7f0      	b.n	8531a <__sflush_r+0xba>
   85338:	2301      	movs	r3, #1
   8533a:	4640      	mov	r0, r8
   8533c:	69e9      	ldr	r1, [r5, #28]
   8533e:	47a0      	blx	r4
   85340:	1c43      	adds	r3, r0, #1
   85342:	4602      	mov	r2, r0
   85344:	d01e      	beq.n	85384 <__sflush_r+0x124>
   85346:	89ab      	ldrh	r3, [r5, #12]
   85348:	6aac      	ldr	r4, [r5, #40]	; 0x28
   8534a:	e7a6      	b.n	8529a <__sflush_r+0x3a>
   8534c:	f8d8 3000 	ldr.w	r3, [r8]
   85350:	b95b      	cbnz	r3, 8536a <__sflush_r+0x10a>
   85352:	89aa      	ldrh	r2, [r5, #12]
   85354:	6929      	ldr	r1, [r5, #16]
   85356:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   8535a:	b292      	uxth	r2, r2
   8535c:	606b      	str	r3, [r5, #4]
   8535e:	04d3      	lsls	r3, r2, #19
   85360:	81aa      	strh	r2, [r5, #12]
   85362:	6029      	str	r1, [r5, #0]
   85364:	d5b2      	bpl.n	852cc <__sflush_r+0x6c>
   85366:	6528      	str	r0, [r5, #80]	; 0x50
   85368:	e7b0      	b.n	852cc <__sflush_r+0x6c>
   8536a:	2b1d      	cmp	r3, #29
   8536c:	d001      	beq.n	85372 <__sflush_r+0x112>
   8536e:	2b16      	cmp	r3, #22
   85370:	d113      	bne.n	8539a <__sflush_r+0x13a>
   85372:	89a9      	ldrh	r1, [r5, #12]
   85374:	692b      	ldr	r3, [r5, #16]
   85376:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   8537a:	2200      	movs	r2, #0
   8537c:	81a9      	strh	r1, [r5, #12]
   8537e:	602b      	str	r3, [r5, #0]
   85380:	606a      	str	r2, [r5, #4]
   85382:	e7a3      	b.n	852cc <__sflush_r+0x6c>
   85384:	f8d8 3000 	ldr.w	r3, [r8]
   85388:	2b00      	cmp	r3, #0
   8538a:	d0dc      	beq.n	85346 <__sflush_r+0xe6>
   8538c:	2b1d      	cmp	r3, #29
   8538e:	d001      	beq.n	85394 <__sflush_r+0x134>
   85390:	2b16      	cmp	r3, #22
   85392:	d1c5      	bne.n	85320 <__sflush_r+0xc0>
   85394:	f8c8 6000 	str.w	r6, [r8]
   85398:	e7bf      	b.n	8531a <__sflush_r+0xba>
   8539a:	89ab      	ldrh	r3, [r5, #12]
   8539c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   853a0:	81ab      	strh	r3, [r5, #12]
   853a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   853a6:	bf00      	nop

000853a8 <_fflush_r>:
   853a8:	b510      	push	{r4, lr}
   853aa:	4604      	mov	r4, r0
   853ac:	b082      	sub	sp, #8
   853ae:	b108      	cbz	r0, 853b4 <_fflush_r+0xc>
   853b0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   853b2:	b153      	cbz	r3, 853ca <_fflush_r+0x22>
   853b4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   853b8:	b908      	cbnz	r0, 853be <_fflush_r+0x16>
   853ba:	b002      	add	sp, #8
   853bc:	bd10      	pop	{r4, pc}
   853be:	4620      	mov	r0, r4
   853c0:	b002      	add	sp, #8
   853c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   853c6:	f7ff bf4b 	b.w	85260 <__sflush_r>
   853ca:	9101      	str	r1, [sp, #4]
   853cc:	f000 f808 	bl	853e0 <__sinit>
   853d0:	9901      	ldr	r1, [sp, #4]
   853d2:	e7ef      	b.n	853b4 <_fflush_r+0xc>

000853d4 <_cleanup_r>:
   853d4:	4901      	ldr	r1, [pc, #4]	; (853dc <_cleanup_r+0x8>)
   853d6:	f000 bb9f 	b.w	85b18 <_fwalk>
   853da:	bf00      	nop
   853dc:	000869f5 	.word	0x000869f5

000853e0 <__sinit>:
   853e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   853e4:	6b84      	ldr	r4, [r0, #56]	; 0x38
   853e6:	b083      	sub	sp, #12
   853e8:	4607      	mov	r7, r0
   853ea:	2c00      	cmp	r4, #0
   853ec:	d165      	bne.n	854ba <__sinit+0xda>
   853ee:	687d      	ldr	r5, [r7, #4]
   853f0:	4833      	ldr	r0, [pc, #204]	; (854c0 <__sinit+0xe0>)
   853f2:	2304      	movs	r3, #4
   853f4:	2103      	movs	r1, #3
   853f6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   853fa:	63f8      	str	r0, [r7, #60]	; 0x3c
   853fc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   85400:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   85404:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   85408:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8540c:	81ab      	strh	r3, [r5, #12]
   8540e:	602c      	str	r4, [r5, #0]
   85410:	606c      	str	r4, [r5, #4]
   85412:	60ac      	str	r4, [r5, #8]
   85414:	666c      	str	r4, [r5, #100]	; 0x64
   85416:	81ec      	strh	r4, [r5, #14]
   85418:	612c      	str	r4, [r5, #16]
   8541a:	616c      	str	r4, [r5, #20]
   8541c:	61ac      	str	r4, [r5, #24]
   8541e:	4621      	mov	r1, r4
   85420:	2208      	movs	r2, #8
   85422:	f7fe fed3 	bl	841cc <memset>
   85426:	f8df b09c 	ldr.w	fp, [pc, #156]	; 854c4 <__sinit+0xe4>
   8542a:	68be      	ldr	r6, [r7, #8]
   8542c:	f8df a098 	ldr.w	sl, [pc, #152]	; 854c8 <__sinit+0xe8>
   85430:	f8df 9098 	ldr.w	r9, [pc, #152]	; 854cc <__sinit+0xec>
   85434:	f8df 8098 	ldr.w	r8, [pc, #152]	; 854d0 <__sinit+0xf0>
   85438:	2301      	movs	r3, #1
   8543a:	2209      	movs	r2, #9
   8543c:	61ed      	str	r5, [r5, #28]
   8543e:	f8c5 b020 	str.w	fp, [r5, #32]
   85442:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85446:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   8544a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   8544e:	4621      	mov	r1, r4
   85450:	81f3      	strh	r3, [r6, #14]
   85452:	81b2      	strh	r2, [r6, #12]
   85454:	6034      	str	r4, [r6, #0]
   85456:	6074      	str	r4, [r6, #4]
   85458:	60b4      	str	r4, [r6, #8]
   8545a:	6674      	str	r4, [r6, #100]	; 0x64
   8545c:	6134      	str	r4, [r6, #16]
   8545e:	6174      	str	r4, [r6, #20]
   85460:	61b4      	str	r4, [r6, #24]
   85462:	2208      	movs	r2, #8
   85464:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   85468:	9301      	str	r3, [sp, #4]
   8546a:	f7fe feaf 	bl	841cc <memset>
   8546e:	68fd      	ldr	r5, [r7, #12]
   85470:	2012      	movs	r0, #18
   85472:	2202      	movs	r2, #2
   85474:	61f6      	str	r6, [r6, #28]
   85476:	f8c6 b020 	str.w	fp, [r6, #32]
   8547a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   8547e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   85482:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   85486:	4621      	mov	r1, r4
   85488:	81a8      	strh	r0, [r5, #12]
   8548a:	81ea      	strh	r2, [r5, #14]
   8548c:	602c      	str	r4, [r5, #0]
   8548e:	606c      	str	r4, [r5, #4]
   85490:	60ac      	str	r4, [r5, #8]
   85492:	666c      	str	r4, [r5, #100]	; 0x64
   85494:	612c      	str	r4, [r5, #16]
   85496:	616c      	str	r4, [r5, #20]
   85498:	61ac      	str	r4, [r5, #24]
   8549a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   8549e:	2208      	movs	r2, #8
   854a0:	f7fe fe94 	bl	841cc <memset>
   854a4:	9b01      	ldr	r3, [sp, #4]
   854a6:	61ed      	str	r5, [r5, #28]
   854a8:	f8c5 b020 	str.w	fp, [r5, #32]
   854ac:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   854b0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   854b4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   854b8:	63bb      	str	r3, [r7, #56]	; 0x38
   854ba:	b003      	add	sp, #12
   854bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   854c0:	000853d5 	.word	0x000853d5
   854c4:	000866e9 	.word	0x000866e9
   854c8:	0008670d 	.word	0x0008670d
   854cc:	00086745 	.word	0x00086745
   854d0:	00086765 	.word	0x00086765

000854d4 <__sfp_lock_acquire>:
   854d4:	4770      	bx	lr
   854d6:	bf00      	nop

000854d8 <__sfp_lock_release>:
   854d8:	4770      	bx	lr
   854da:	bf00      	nop

000854dc <__libc_fini_array>:
   854dc:	b538      	push	{r3, r4, r5, lr}
   854de:	4d09      	ldr	r5, [pc, #36]	; (85504 <__libc_fini_array+0x28>)
   854e0:	4c09      	ldr	r4, [pc, #36]	; (85508 <__libc_fini_array+0x2c>)
   854e2:	1b64      	subs	r4, r4, r5
   854e4:	10a4      	asrs	r4, r4, #2
   854e6:	bf18      	it	ne
   854e8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   854ec:	d005      	beq.n	854fa <__libc_fini_array+0x1e>
   854ee:	3c01      	subs	r4, #1
   854f0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   854f4:	4798      	blx	r3
   854f6:	2c00      	cmp	r4, #0
   854f8:	d1f9      	bne.n	854ee <__libc_fini_array+0x12>
   854fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   854fe:	f001 be89 	b.w	87214 <_fini>
   85502:	bf00      	nop
   85504:	00087220 	.word	0x00087220
   85508:	00087224 	.word	0x00087224

0008550c <_fputwc_r>:
   8550c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85510:	8993      	ldrh	r3, [r2, #12]
   85512:	460f      	mov	r7, r1
   85514:	0499      	lsls	r1, r3, #18
   85516:	b082      	sub	sp, #8
   85518:	4614      	mov	r4, r2
   8551a:	4680      	mov	r8, r0
   8551c:	d406      	bmi.n	8552c <_fputwc_r+0x20>
   8551e:	6e52      	ldr	r2, [r2, #100]	; 0x64
   85520:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85524:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85528:	81a3      	strh	r3, [r4, #12]
   8552a:	6662      	str	r2, [r4, #100]	; 0x64
   8552c:	f000 fb1c 	bl	85b68 <__locale_mb_cur_max>
   85530:	2801      	cmp	r0, #1
   85532:	d03e      	beq.n	855b2 <_fputwc_r+0xa6>
   85534:	463a      	mov	r2, r7
   85536:	4640      	mov	r0, r8
   85538:	a901      	add	r1, sp, #4
   8553a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   8553e:	f001 f969 	bl	86814 <_wcrtomb_r>
   85542:	1c42      	adds	r2, r0, #1
   85544:	4606      	mov	r6, r0
   85546:	d02d      	beq.n	855a4 <_fputwc_r+0x98>
   85548:	2800      	cmp	r0, #0
   8554a:	d03a      	beq.n	855c2 <_fputwc_r+0xb6>
   8554c:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85550:	2500      	movs	r5, #0
   85552:	e009      	b.n	85568 <_fputwc_r+0x5c>
   85554:	6823      	ldr	r3, [r4, #0]
   85556:	7019      	strb	r1, [r3, #0]
   85558:	6823      	ldr	r3, [r4, #0]
   8555a:	3301      	adds	r3, #1
   8555c:	6023      	str	r3, [r4, #0]
   8555e:	3501      	adds	r5, #1
   85560:	42b5      	cmp	r5, r6
   85562:	d22e      	bcs.n	855c2 <_fputwc_r+0xb6>
   85564:	ab01      	add	r3, sp, #4
   85566:	5ce9      	ldrb	r1, [r5, r3]
   85568:	68a3      	ldr	r3, [r4, #8]
   8556a:	3b01      	subs	r3, #1
   8556c:	2b00      	cmp	r3, #0
   8556e:	60a3      	str	r3, [r4, #8]
   85570:	daf0      	bge.n	85554 <_fputwc_r+0x48>
   85572:	69a2      	ldr	r2, [r4, #24]
   85574:	4293      	cmp	r3, r2
   85576:	db06      	blt.n	85586 <_fputwc_r+0x7a>
   85578:	6823      	ldr	r3, [r4, #0]
   8557a:	7019      	strb	r1, [r3, #0]
   8557c:	6823      	ldr	r3, [r4, #0]
   8557e:	7819      	ldrb	r1, [r3, #0]
   85580:	3301      	adds	r3, #1
   85582:	290a      	cmp	r1, #10
   85584:	d1ea      	bne.n	8555c <_fputwc_r+0x50>
   85586:	4640      	mov	r0, r8
   85588:	4622      	mov	r2, r4
   8558a:	f001 f8ef 	bl	8676c <__swbuf_r>
   8558e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   85592:	4258      	negs	r0, r3
   85594:	4158      	adcs	r0, r3
   85596:	2800      	cmp	r0, #0
   85598:	d0e1      	beq.n	8555e <_fputwc_r+0x52>
   8559a:	f04f 30ff 	mov.w	r0, #4294967295
   8559e:	b002      	add	sp, #8
   855a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855a4:	89a3      	ldrh	r3, [r4, #12]
   855a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   855aa:	81a3      	strh	r3, [r4, #12]
   855ac:	b002      	add	sp, #8
   855ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855b2:	1e7b      	subs	r3, r7, #1
   855b4:	2bfe      	cmp	r3, #254	; 0xfe
   855b6:	d8bd      	bhi.n	85534 <_fputwc_r+0x28>
   855b8:	b2f9      	uxtb	r1, r7
   855ba:	4606      	mov	r6, r0
   855bc:	f88d 1004 	strb.w	r1, [sp, #4]
   855c0:	e7c6      	b.n	85550 <_fputwc_r+0x44>
   855c2:	4638      	mov	r0, r7
   855c4:	b002      	add	sp, #8
   855c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   855ca:	bf00      	nop

000855cc <_malloc_trim_r>:
   855cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   855ce:	4d23      	ldr	r5, [pc, #140]	; (8565c <_malloc_trim_r+0x90>)
   855d0:	460f      	mov	r7, r1
   855d2:	4604      	mov	r4, r0
   855d4:	f000 fe92 	bl	862fc <__malloc_lock>
   855d8:	68ab      	ldr	r3, [r5, #8]
   855da:	685e      	ldr	r6, [r3, #4]
   855dc:	f026 0603 	bic.w	r6, r6, #3
   855e0:	1bf1      	subs	r1, r6, r7
   855e2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   855e6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   855ea:	f021 010f 	bic.w	r1, r1, #15
   855ee:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   855f2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   855f6:	db07      	blt.n	85608 <_malloc_trim_r+0x3c>
   855f8:	4620      	mov	r0, r4
   855fa:	2100      	movs	r1, #0
   855fc:	f001 f862 	bl	866c4 <_sbrk_r>
   85600:	68ab      	ldr	r3, [r5, #8]
   85602:	4433      	add	r3, r6
   85604:	4298      	cmp	r0, r3
   85606:	d004      	beq.n	85612 <_malloc_trim_r+0x46>
   85608:	4620      	mov	r0, r4
   8560a:	f000 fe79 	bl	86300 <__malloc_unlock>
   8560e:	2000      	movs	r0, #0
   85610:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85612:	4620      	mov	r0, r4
   85614:	4279      	negs	r1, r7
   85616:	f001 f855 	bl	866c4 <_sbrk_r>
   8561a:	3001      	adds	r0, #1
   8561c:	d00d      	beq.n	8563a <_malloc_trim_r+0x6e>
   8561e:	4b10      	ldr	r3, [pc, #64]	; (85660 <_malloc_trim_r+0x94>)
   85620:	68aa      	ldr	r2, [r5, #8]
   85622:	6819      	ldr	r1, [r3, #0]
   85624:	1bf6      	subs	r6, r6, r7
   85626:	f046 0601 	orr.w	r6, r6, #1
   8562a:	4620      	mov	r0, r4
   8562c:	1bc9      	subs	r1, r1, r7
   8562e:	6056      	str	r6, [r2, #4]
   85630:	6019      	str	r1, [r3, #0]
   85632:	f000 fe65 	bl	86300 <__malloc_unlock>
   85636:	2001      	movs	r0, #1
   85638:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8563a:	4620      	mov	r0, r4
   8563c:	2100      	movs	r1, #0
   8563e:	f001 f841 	bl	866c4 <_sbrk_r>
   85642:	68ab      	ldr	r3, [r5, #8]
   85644:	1ac2      	subs	r2, r0, r3
   85646:	2a0f      	cmp	r2, #15
   85648:	ddde      	ble.n	85608 <_malloc_trim_r+0x3c>
   8564a:	4d06      	ldr	r5, [pc, #24]	; (85664 <_malloc_trim_r+0x98>)
   8564c:	4904      	ldr	r1, [pc, #16]	; (85660 <_malloc_trim_r+0x94>)
   8564e:	682d      	ldr	r5, [r5, #0]
   85650:	f042 0201 	orr.w	r2, r2, #1
   85654:	1b40      	subs	r0, r0, r5
   85656:	605a      	str	r2, [r3, #4]
   85658:	6008      	str	r0, [r1, #0]
   8565a:	e7d5      	b.n	85608 <_malloc_trim_r+0x3c>
   8565c:	200705c8 	.word	0x200705c8
   85660:	20078c8c 	.word	0x20078c8c
   85664:	200709d4 	.word	0x200709d4

00085668 <_free_r>:
   85668:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8566c:	460d      	mov	r5, r1
   8566e:	4606      	mov	r6, r0
   85670:	2900      	cmp	r1, #0
   85672:	d055      	beq.n	85720 <_free_r+0xb8>
   85674:	f000 fe42 	bl	862fc <__malloc_lock>
   85678:	f855 1c04 	ldr.w	r1, [r5, #-4]
   8567c:	f8df c170 	ldr.w	ip, [pc, #368]	; 857f0 <_free_r+0x188>
   85680:	f1a5 0408 	sub.w	r4, r5, #8
   85684:	f021 0301 	bic.w	r3, r1, #1
   85688:	18e2      	adds	r2, r4, r3
   8568a:	f8dc 0008 	ldr.w	r0, [ip, #8]
   8568e:	6857      	ldr	r7, [r2, #4]
   85690:	4290      	cmp	r0, r2
   85692:	f027 0703 	bic.w	r7, r7, #3
   85696:	d068      	beq.n	8576a <_free_r+0x102>
   85698:	f011 0101 	ands.w	r1, r1, #1
   8569c:	6057      	str	r7, [r2, #4]
   8569e:	d032      	beq.n	85706 <_free_r+0x9e>
   856a0:	2100      	movs	r1, #0
   856a2:	19d0      	adds	r0, r2, r7
   856a4:	6840      	ldr	r0, [r0, #4]
   856a6:	07c0      	lsls	r0, r0, #31
   856a8:	d406      	bmi.n	856b8 <_free_r+0x50>
   856aa:	443b      	add	r3, r7
   856ac:	6890      	ldr	r0, [r2, #8]
   856ae:	2900      	cmp	r1, #0
   856b0:	d04d      	beq.n	8574e <_free_r+0xe6>
   856b2:	68d2      	ldr	r2, [r2, #12]
   856b4:	60c2      	str	r2, [r0, #12]
   856b6:	6090      	str	r0, [r2, #8]
   856b8:	f043 0201 	orr.w	r2, r3, #1
   856bc:	6062      	str	r2, [r4, #4]
   856be:	50e3      	str	r3, [r4, r3]
   856c0:	b9e1      	cbnz	r1, 856fc <_free_r+0x94>
   856c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   856c6:	d32d      	bcc.n	85724 <_free_r+0xbc>
   856c8:	0a5a      	lsrs	r2, r3, #9
   856ca:	2a04      	cmp	r2, #4
   856cc:	d869      	bhi.n	857a2 <_free_r+0x13a>
   856ce:	0998      	lsrs	r0, r3, #6
   856d0:	3038      	adds	r0, #56	; 0x38
   856d2:	0041      	lsls	r1, r0, #1
   856d4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   856d8:	f8dc 2008 	ldr.w	r2, [ip, #8]
   856dc:	4944      	ldr	r1, [pc, #272]	; (857f0 <_free_r+0x188>)
   856de:	4562      	cmp	r2, ip
   856e0:	d065      	beq.n	857ae <_free_r+0x146>
   856e2:	6851      	ldr	r1, [r2, #4]
   856e4:	f021 0103 	bic.w	r1, r1, #3
   856e8:	428b      	cmp	r3, r1
   856ea:	d202      	bcs.n	856f2 <_free_r+0x8a>
   856ec:	6892      	ldr	r2, [r2, #8]
   856ee:	4594      	cmp	ip, r2
   856f0:	d1f7      	bne.n	856e2 <_free_r+0x7a>
   856f2:	68d3      	ldr	r3, [r2, #12]
   856f4:	60e3      	str	r3, [r4, #12]
   856f6:	60a2      	str	r2, [r4, #8]
   856f8:	609c      	str	r4, [r3, #8]
   856fa:	60d4      	str	r4, [r2, #12]
   856fc:	4630      	mov	r0, r6
   856fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85702:	f000 bdfd 	b.w	86300 <__malloc_unlock>
   85706:	f855 5c08 	ldr.w	r5, [r5, #-8]
   8570a:	f10c 0808 	add.w	r8, ip, #8
   8570e:	1b64      	subs	r4, r4, r5
   85710:	68a0      	ldr	r0, [r4, #8]
   85712:	442b      	add	r3, r5
   85714:	4540      	cmp	r0, r8
   85716:	d042      	beq.n	8579e <_free_r+0x136>
   85718:	68e5      	ldr	r5, [r4, #12]
   8571a:	60c5      	str	r5, [r0, #12]
   8571c:	60a8      	str	r0, [r5, #8]
   8571e:	e7c0      	b.n	856a2 <_free_r+0x3a>
   85720:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85724:	08db      	lsrs	r3, r3, #3
   85726:	109a      	asrs	r2, r3, #2
   85728:	2001      	movs	r0, #1
   8572a:	4090      	lsls	r0, r2
   8572c:	f8dc 1004 	ldr.w	r1, [ip, #4]
   85730:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   85734:	689a      	ldr	r2, [r3, #8]
   85736:	4301      	orrs	r1, r0
   85738:	60a2      	str	r2, [r4, #8]
   8573a:	60e3      	str	r3, [r4, #12]
   8573c:	f8cc 1004 	str.w	r1, [ip, #4]
   85740:	4630      	mov	r0, r6
   85742:	609c      	str	r4, [r3, #8]
   85744:	60d4      	str	r4, [r2, #12]
   85746:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8574a:	f000 bdd9 	b.w	86300 <__malloc_unlock>
   8574e:	4d29      	ldr	r5, [pc, #164]	; (857f4 <_free_r+0x18c>)
   85750:	42a8      	cmp	r0, r5
   85752:	d1ae      	bne.n	856b2 <_free_r+0x4a>
   85754:	f043 0201 	orr.w	r2, r3, #1
   85758:	f8cc 4014 	str.w	r4, [ip, #20]
   8575c:	f8cc 4010 	str.w	r4, [ip, #16]
   85760:	60e0      	str	r0, [r4, #12]
   85762:	60a0      	str	r0, [r4, #8]
   85764:	6062      	str	r2, [r4, #4]
   85766:	50e3      	str	r3, [r4, r3]
   85768:	e7c8      	b.n	856fc <_free_r+0x94>
   8576a:	441f      	add	r7, r3
   8576c:	07cb      	lsls	r3, r1, #31
   8576e:	d407      	bmi.n	85780 <_free_r+0x118>
   85770:	f855 1c08 	ldr.w	r1, [r5, #-8]
   85774:	1a64      	subs	r4, r4, r1
   85776:	68e3      	ldr	r3, [r4, #12]
   85778:	68a2      	ldr	r2, [r4, #8]
   8577a:	440f      	add	r7, r1
   8577c:	60d3      	str	r3, [r2, #12]
   8577e:	609a      	str	r2, [r3, #8]
   85780:	4b1d      	ldr	r3, [pc, #116]	; (857f8 <_free_r+0x190>)
   85782:	f047 0201 	orr.w	r2, r7, #1
   85786:	681b      	ldr	r3, [r3, #0]
   85788:	6062      	str	r2, [r4, #4]
   8578a:	429f      	cmp	r7, r3
   8578c:	f8cc 4008 	str.w	r4, [ip, #8]
   85790:	d3b4      	bcc.n	856fc <_free_r+0x94>
   85792:	4b1a      	ldr	r3, [pc, #104]	; (857fc <_free_r+0x194>)
   85794:	4630      	mov	r0, r6
   85796:	6819      	ldr	r1, [r3, #0]
   85798:	f7ff ff18 	bl	855cc <_malloc_trim_r>
   8579c:	e7ae      	b.n	856fc <_free_r+0x94>
   8579e:	2101      	movs	r1, #1
   857a0:	e77f      	b.n	856a2 <_free_r+0x3a>
   857a2:	2a14      	cmp	r2, #20
   857a4:	d80b      	bhi.n	857be <_free_r+0x156>
   857a6:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   857aa:	0041      	lsls	r1, r0, #1
   857ac:	e792      	b.n	856d4 <_free_r+0x6c>
   857ae:	1080      	asrs	r0, r0, #2
   857b0:	2501      	movs	r5, #1
   857b2:	4085      	lsls	r5, r0
   857b4:	6848      	ldr	r0, [r1, #4]
   857b6:	4613      	mov	r3, r2
   857b8:	4328      	orrs	r0, r5
   857ba:	6048      	str	r0, [r1, #4]
   857bc:	e79a      	b.n	856f4 <_free_r+0x8c>
   857be:	2a54      	cmp	r2, #84	; 0x54
   857c0:	d803      	bhi.n	857ca <_free_r+0x162>
   857c2:	0b18      	lsrs	r0, r3, #12
   857c4:	306e      	adds	r0, #110	; 0x6e
   857c6:	0041      	lsls	r1, r0, #1
   857c8:	e784      	b.n	856d4 <_free_r+0x6c>
   857ca:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   857ce:	d803      	bhi.n	857d8 <_free_r+0x170>
   857d0:	0bd8      	lsrs	r0, r3, #15
   857d2:	3077      	adds	r0, #119	; 0x77
   857d4:	0041      	lsls	r1, r0, #1
   857d6:	e77d      	b.n	856d4 <_free_r+0x6c>
   857d8:	f240 5154 	movw	r1, #1364	; 0x554
   857dc:	428a      	cmp	r2, r1
   857de:	d803      	bhi.n	857e8 <_free_r+0x180>
   857e0:	0c98      	lsrs	r0, r3, #18
   857e2:	307c      	adds	r0, #124	; 0x7c
   857e4:	0041      	lsls	r1, r0, #1
   857e6:	e775      	b.n	856d4 <_free_r+0x6c>
   857e8:	21fc      	movs	r1, #252	; 0xfc
   857ea:	207e      	movs	r0, #126	; 0x7e
   857ec:	e772      	b.n	856d4 <_free_r+0x6c>
   857ee:	bf00      	nop
   857f0:	200705c8 	.word	0x200705c8
   857f4:	200705d0 	.word	0x200705d0
   857f8:	200709d0 	.word	0x200709d0
   857fc:	20078c88 	.word	0x20078c88

00085800 <__sfvwrite_r>:
   85800:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85804:	6893      	ldr	r3, [r2, #8]
   85806:	b083      	sub	sp, #12
   85808:	4616      	mov	r6, r2
   8580a:	4681      	mov	r9, r0
   8580c:	460c      	mov	r4, r1
   8580e:	b32b      	cbz	r3, 8585c <__sfvwrite_r+0x5c>
   85810:	898b      	ldrh	r3, [r1, #12]
   85812:	0719      	lsls	r1, r3, #28
   85814:	d526      	bpl.n	85864 <__sfvwrite_r+0x64>
   85816:	6922      	ldr	r2, [r4, #16]
   85818:	b322      	cbz	r2, 85864 <__sfvwrite_r+0x64>
   8581a:	f003 0202 	and.w	r2, r3, #2
   8581e:	b292      	uxth	r2, r2
   85820:	6835      	ldr	r5, [r6, #0]
   85822:	2a00      	cmp	r2, #0
   85824:	d02c      	beq.n	85880 <__sfvwrite_r+0x80>
   85826:	f04f 0a00 	mov.w	sl, #0
   8582a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 85b14 <__sfvwrite_r+0x314>
   8582e:	46d0      	mov	r8, sl
   85830:	45d8      	cmp	r8, fp
   85832:	bf34      	ite	cc
   85834:	4643      	movcc	r3, r8
   85836:	465b      	movcs	r3, fp
   85838:	4652      	mov	r2, sl
   8583a:	4648      	mov	r0, r9
   8583c:	f1b8 0f00 	cmp.w	r8, #0
   85840:	d04f      	beq.n	858e2 <__sfvwrite_r+0xe2>
   85842:	69e1      	ldr	r1, [r4, #28]
   85844:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85846:	47b8      	blx	r7
   85848:	2800      	cmp	r0, #0
   8584a:	dd56      	ble.n	858fa <__sfvwrite_r+0xfa>
   8584c:	68b3      	ldr	r3, [r6, #8]
   8584e:	4482      	add	sl, r0
   85850:	1a1b      	subs	r3, r3, r0
   85852:	ebc0 0808 	rsb	r8, r0, r8
   85856:	60b3      	str	r3, [r6, #8]
   85858:	2b00      	cmp	r3, #0
   8585a:	d1e9      	bne.n	85830 <__sfvwrite_r+0x30>
   8585c:	2000      	movs	r0, #0
   8585e:	b003      	add	sp, #12
   85860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85864:	4648      	mov	r0, r9
   85866:	4621      	mov	r1, r4
   85868:	f7ff fc88 	bl	8517c <__swsetup_r>
   8586c:	2800      	cmp	r0, #0
   8586e:	f040 8148 	bne.w	85b02 <__sfvwrite_r+0x302>
   85872:	89a3      	ldrh	r3, [r4, #12]
   85874:	6835      	ldr	r5, [r6, #0]
   85876:	f003 0202 	and.w	r2, r3, #2
   8587a:	b292      	uxth	r2, r2
   8587c:	2a00      	cmp	r2, #0
   8587e:	d1d2      	bne.n	85826 <__sfvwrite_r+0x26>
   85880:	f013 0a01 	ands.w	sl, r3, #1
   85884:	d142      	bne.n	8590c <__sfvwrite_r+0x10c>
   85886:	46d0      	mov	r8, sl
   85888:	f1b8 0f00 	cmp.w	r8, #0
   8588c:	d023      	beq.n	858d6 <__sfvwrite_r+0xd6>
   8588e:	059a      	lsls	r2, r3, #22
   85890:	68a7      	ldr	r7, [r4, #8]
   85892:	d576      	bpl.n	85982 <__sfvwrite_r+0x182>
   85894:	45b8      	cmp	r8, r7
   85896:	f0c0 80a4 	bcc.w	859e2 <__sfvwrite_r+0x1e2>
   8589a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8589e:	f040 80b2 	bne.w	85a06 <__sfvwrite_r+0x206>
   858a2:	6820      	ldr	r0, [r4, #0]
   858a4:	46bb      	mov	fp, r7
   858a6:	4651      	mov	r1, sl
   858a8:	465a      	mov	r2, fp
   858aa:	f000 fcc1 	bl	86230 <memmove>
   858ae:	68a2      	ldr	r2, [r4, #8]
   858b0:	6821      	ldr	r1, [r4, #0]
   858b2:	1bd2      	subs	r2, r2, r7
   858b4:	eb01 030b 	add.w	r3, r1, fp
   858b8:	60a2      	str	r2, [r4, #8]
   858ba:	6023      	str	r3, [r4, #0]
   858bc:	4642      	mov	r2, r8
   858be:	68b3      	ldr	r3, [r6, #8]
   858c0:	4492      	add	sl, r2
   858c2:	1a9b      	subs	r3, r3, r2
   858c4:	ebc2 0808 	rsb	r8, r2, r8
   858c8:	60b3      	str	r3, [r6, #8]
   858ca:	2b00      	cmp	r3, #0
   858cc:	d0c6      	beq.n	8585c <__sfvwrite_r+0x5c>
   858ce:	89a3      	ldrh	r3, [r4, #12]
   858d0:	f1b8 0f00 	cmp.w	r8, #0
   858d4:	d1db      	bne.n	8588e <__sfvwrite_r+0x8e>
   858d6:	f8d5 a000 	ldr.w	sl, [r5]
   858da:	f8d5 8004 	ldr.w	r8, [r5, #4]
   858de:	3508      	adds	r5, #8
   858e0:	e7d2      	b.n	85888 <__sfvwrite_r+0x88>
   858e2:	f8d5 a000 	ldr.w	sl, [r5]
   858e6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   858ea:	3508      	adds	r5, #8
   858ec:	e7a0      	b.n	85830 <__sfvwrite_r+0x30>
   858ee:	4648      	mov	r0, r9
   858f0:	4621      	mov	r1, r4
   858f2:	f7ff fd59 	bl	853a8 <_fflush_r>
   858f6:	2800      	cmp	r0, #0
   858f8:	d059      	beq.n	859ae <__sfvwrite_r+0x1ae>
   858fa:	89a3      	ldrh	r3, [r4, #12]
   858fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85900:	f04f 30ff 	mov.w	r0, #4294967295
   85904:	81a3      	strh	r3, [r4, #12]
   85906:	b003      	add	sp, #12
   85908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8590c:	4692      	mov	sl, r2
   8590e:	9201      	str	r2, [sp, #4]
   85910:	4693      	mov	fp, r2
   85912:	4690      	mov	r8, r2
   85914:	f1b8 0f00 	cmp.w	r8, #0
   85918:	d02b      	beq.n	85972 <__sfvwrite_r+0x172>
   8591a:	9f01      	ldr	r7, [sp, #4]
   8591c:	2f00      	cmp	r7, #0
   8591e:	d064      	beq.n	859ea <__sfvwrite_r+0x1ea>
   85920:	6820      	ldr	r0, [r4, #0]
   85922:	6921      	ldr	r1, [r4, #16]
   85924:	45c2      	cmp	sl, r8
   85926:	bf34      	ite	cc
   85928:	4653      	movcc	r3, sl
   8592a:	4643      	movcs	r3, r8
   8592c:	4288      	cmp	r0, r1
   8592e:	461f      	mov	r7, r3
   85930:	f8d4 c008 	ldr.w	ip, [r4, #8]
   85934:	6962      	ldr	r2, [r4, #20]
   85936:	d903      	bls.n	85940 <__sfvwrite_r+0x140>
   85938:	4494      	add	ip, r2
   8593a:	4563      	cmp	r3, ip
   8593c:	f300 80ae 	bgt.w	85a9c <__sfvwrite_r+0x29c>
   85940:	4293      	cmp	r3, r2
   85942:	db36      	blt.n	859b2 <__sfvwrite_r+0x1b2>
   85944:	4613      	mov	r3, r2
   85946:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85948:	4648      	mov	r0, r9
   8594a:	69e1      	ldr	r1, [r4, #28]
   8594c:	465a      	mov	r2, fp
   8594e:	47b8      	blx	r7
   85950:	1e07      	subs	r7, r0, #0
   85952:	ddd2      	ble.n	858fa <__sfvwrite_r+0xfa>
   85954:	ebba 0a07 	subs.w	sl, sl, r7
   85958:	d03a      	beq.n	859d0 <__sfvwrite_r+0x1d0>
   8595a:	68b3      	ldr	r3, [r6, #8]
   8595c:	44bb      	add	fp, r7
   8595e:	1bdb      	subs	r3, r3, r7
   85960:	ebc7 0808 	rsb	r8, r7, r8
   85964:	60b3      	str	r3, [r6, #8]
   85966:	2b00      	cmp	r3, #0
   85968:	f43f af78 	beq.w	8585c <__sfvwrite_r+0x5c>
   8596c:	f1b8 0f00 	cmp.w	r8, #0
   85970:	d1d3      	bne.n	8591a <__sfvwrite_r+0x11a>
   85972:	2700      	movs	r7, #0
   85974:	f8d5 b000 	ldr.w	fp, [r5]
   85978:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8597c:	9701      	str	r7, [sp, #4]
   8597e:	3508      	adds	r5, #8
   85980:	e7c8      	b.n	85914 <__sfvwrite_r+0x114>
   85982:	6820      	ldr	r0, [r4, #0]
   85984:	6923      	ldr	r3, [r4, #16]
   85986:	4298      	cmp	r0, r3
   85988:	d802      	bhi.n	85990 <__sfvwrite_r+0x190>
   8598a:	6963      	ldr	r3, [r4, #20]
   8598c:	4598      	cmp	r8, r3
   8598e:	d272      	bcs.n	85a76 <__sfvwrite_r+0x276>
   85990:	45b8      	cmp	r8, r7
   85992:	bf38      	it	cc
   85994:	4647      	movcc	r7, r8
   85996:	463a      	mov	r2, r7
   85998:	4651      	mov	r1, sl
   8599a:	f000 fc49 	bl	86230 <memmove>
   8599e:	68a3      	ldr	r3, [r4, #8]
   859a0:	6822      	ldr	r2, [r4, #0]
   859a2:	1bdb      	subs	r3, r3, r7
   859a4:	443a      	add	r2, r7
   859a6:	60a3      	str	r3, [r4, #8]
   859a8:	6022      	str	r2, [r4, #0]
   859aa:	2b00      	cmp	r3, #0
   859ac:	d09f      	beq.n	858ee <__sfvwrite_r+0xee>
   859ae:	463a      	mov	r2, r7
   859b0:	e785      	b.n	858be <__sfvwrite_r+0xbe>
   859b2:	461a      	mov	r2, r3
   859b4:	4659      	mov	r1, fp
   859b6:	9300      	str	r3, [sp, #0]
   859b8:	f000 fc3a 	bl	86230 <memmove>
   859bc:	9b00      	ldr	r3, [sp, #0]
   859be:	68a1      	ldr	r1, [r4, #8]
   859c0:	6822      	ldr	r2, [r4, #0]
   859c2:	1ac9      	subs	r1, r1, r3
   859c4:	ebba 0a07 	subs.w	sl, sl, r7
   859c8:	4413      	add	r3, r2
   859ca:	60a1      	str	r1, [r4, #8]
   859cc:	6023      	str	r3, [r4, #0]
   859ce:	d1c4      	bne.n	8595a <__sfvwrite_r+0x15a>
   859d0:	4648      	mov	r0, r9
   859d2:	4621      	mov	r1, r4
   859d4:	f7ff fce8 	bl	853a8 <_fflush_r>
   859d8:	2800      	cmp	r0, #0
   859da:	d18e      	bne.n	858fa <__sfvwrite_r+0xfa>
   859dc:	f8cd a004 	str.w	sl, [sp, #4]
   859e0:	e7bb      	b.n	8595a <__sfvwrite_r+0x15a>
   859e2:	6820      	ldr	r0, [r4, #0]
   859e4:	4647      	mov	r7, r8
   859e6:	46c3      	mov	fp, r8
   859e8:	e75d      	b.n	858a6 <__sfvwrite_r+0xa6>
   859ea:	4658      	mov	r0, fp
   859ec:	210a      	movs	r1, #10
   859ee:	4642      	mov	r2, r8
   859f0:	f000 fbd4 	bl	8619c <memchr>
   859f4:	2800      	cmp	r0, #0
   859f6:	d07f      	beq.n	85af8 <__sfvwrite_r+0x2f8>
   859f8:	f100 0a01 	add.w	sl, r0, #1
   859fc:	2701      	movs	r7, #1
   859fe:	ebcb 0a0a 	rsb	sl, fp, sl
   85a02:	9701      	str	r7, [sp, #4]
   85a04:	e78c      	b.n	85920 <__sfvwrite_r+0x120>
   85a06:	6822      	ldr	r2, [r4, #0]
   85a08:	6921      	ldr	r1, [r4, #16]
   85a0a:	6967      	ldr	r7, [r4, #20]
   85a0c:	ebc1 0c02 	rsb	ip, r1, r2
   85a10:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   85a14:	f10c 0201 	add.w	r2, ip, #1
   85a18:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   85a1c:	4442      	add	r2, r8
   85a1e:	107f      	asrs	r7, r7, #1
   85a20:	4297      	cmp	r7, r2
   85a22:	bf34      	ite	cc
   85a24:	4617      	movcc	r7, r2
   85a26:	463a      	movcs	r2, r7
   85a28:	055b      	lsls	r3, r3, #21
   85a2a:	d54f      	bpl.n	85acc <__sfvwrite_r+0x2cc>
   85a2c:	4611      	mov	r1, r2
   85a2e:	4648      	mov	r0, r9
   85a30:	f8cd c000 	str.w	ip, [sp]
   85a34:	f000 f916 	bl	85c64 <_malloc_r>
   85a38:	f8dd c000 	ldr.w	ip, [sp]
   85a3c:	4683      	mov	fp, r0
   85a3e:	2800      	cmp	r0, #0
   85a40:	d062      	beq.n	85b08 <__sfvwrite_r+0x308>
   85a42:	4662      	mov	r2, ip
   85a44:	6921      	ldr	r1, [r4, #16]
   85a46:	f8cd c000 	str.w	ip, [sp]
   85a4a:	f7fe fb49 	bl	840e0 <memcpy>
   85a4e:	89a2      	ldrh	r2, [r4, #12]
   85a50:	f8dd c000 	ldr.w	ip, [sp]
   85a54:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   85a58:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   85a5c:	81a2      	strh	r2, [r4, #12]
   85a5e:	eb0b 000c 	add.w	r0, fp, ip
   85a62:	ebcc 0207 	rsb	r2, ip, r7
   85a66:	f8c4 b010 	str.w	fp, [r4, #16]
   85a6a:	6167      	str	r7, [r4, #20]
   85a6c:	6020      	str	r0, [r4, #0]
   85a6e:	60a2      	str	r2, [r4, #8]
   85a70:	4647      	mov	r7, r8
   85a72:	46c3      	mov	fp, r8
   85a74:	e717      	b.n	858a6 <__sfvwrite_r+0xa6>
   85a76:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   85a7a:	4590      	cmp	r8, r2
   85a7c:	bf38      	it	cc
   85a7e:	4642      	movcc	r2, r8
   85a80:	fb92 f2f3 	sdiv	r2, r2, r3
   85a84:	fb02 f303 	mul.w	r3, r2, r3
   85a88:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85a8a:	4648      	mov	r0, r9
   85a8c:	69e1      	ldr	r1, [r4, #28]
   85a8e:	4652      	mov	r2, sl
   85a90:	47b8      	blx	r7
   85a92:	2800      	cmp	r0, #0
   85a94:	f77f af31 	ble.w	858fa <__sfvwrite_r+0xfa>
   85a98:	4602      	mov	r2, r0
   85a9a:	e710      	b.n	858be <__sfvwrite_r+0xbe>
   85a9c:	4662      	mov	r2, ip
   85a9e:	4659      	mov	r1, fp
   85aa0:	f8cd c000 	str.w	ip, [sp]
   85aa4:	f000 fbc4 	bl	86230 <memmove>
   85aa8:	f8dd c000 	ldr.w	ip, [sp]
   85aac:	6823      	ldr	r3, [r4, #0]
   85aae:	4648      	mov	r0, r9
   85ab0:	4463      	add	r3, ip
   85ab2:	6023      	str	r3, [r4, #0]
   85ab4:	4621      	mov	r1, r4
   85ab6:	f8cd c000 	str.w	ip, [sp]
   85aba:	f7ff fc75 	bl	853a8 <_fflush_r>
   85abe:	f8dd c000 	ldr.w	ip, [sp]
   85ac2:	2800      	cmp	r0, #0
   85ac4:	f47f af19 	bne.w	858fa <__sfvwrite_r+0xfa>
   85ac8:	4667      	mov	r7, ip
   85aca:	e743      	b.n	85954 <__sfvwrite_r+0x154>
   85acc:	4648      	mov	r0, r9
   85ace:	f8cd c000 	str.w	ip, [sp]
   85ad2:	f000 fc17 	bl	86304 <_realloc_r>
   85ad6:	f8dd c000 	ldr.w	ip, [sp]
   85ada:	4683      	mov	fp, r0
   85adc:	2800      	cmp	r0, #0
   85ade:	d1be      	bne.n	85a5e <__sfvwrite_r+0x25e>
   85ae0:	4648      	mov	r0, r9
   85ae2:	6921      	ldr	r1, [r4, #16]
   85ae4:	f7ff fdc0 	bl	85668 <_free_r>
   85ae8:	89a3      	ldrh	r3, [r4, #12]
   85aea:	220c      	movs	r2, #12
   85aec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   85af0:	b29b      	uxth	r3, r3
   85af2:	f8c9 2000 	str.w	r2, [r9]
   85af6:	e701      	b.n	858fc <__sfvwrite_r+0xfc>
   85af8:	2701      	movs	r7, #1
   85afa:	f108 0a01 	add.w	sl, r8, #1
   85afe:	9701      	str	r7, [sp, #4]
   85b00:	e70e      	b.n	85920 <__sfvwrite_r+0x120>
   85b02:	f04f 30ff 	mov.w	r0, #4294967295
   85b06:	e6aa      	b.n	8585e <__sfvwrite_r+0x5e>
   85b08:	230c      	movs	r3, #12
   85b0a:	f8c9 3000 	str.w	r3, [r9]
   85b0e:	89a3      	ldrh	r3, [r4, #12]
   85b10:	e6f4      	b.n	858fc <__sfvwrite_r+0xfc>
   85b12:	bf00      	nop
   85b14:	7ffffc00 	.word	0x7ffffc00

00085b18 <_fwalk>:
   85b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85b1c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   85b20:	4688      	mov	r8, r1
   85b22:	d019      	beq.n	85b58 <_fwalk+0x40>
   85b24:	2600      	movs	r6, #0
   85b26:	687d      	ldr	r5, [r7, #4]
   85b28:	68bc      	ldr	r4, [r7, #8]
   85b2a:	3d01      	subs	r5, #1
   85b2c:	d40e      	bmi.n	85b4c <_fwalk+0x34>
   85b2e:	89a3      	ldrh	r3, [r4, #12]
   85b30:	3d01      	subs	r5, #1
   85b32:	2b01      	cmp	r3, #1
   85b34:	d906      	bls.n	85b44 <_fwalk+0x2c>
   85b36:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   85b3a:	4620      	mov	r0, r4
   85b3c:	3301      	adds	r3, #1
   85b3e:	d001      	beq.n	85b44 <_fwalk+0x2c>
   85b40:	47c0      	blx	r8
   85b42:	4306      	orrs	r6, r0
   85b44:	1c6b      	adds	r3, r5, #1
   85b46:	f104 0468 	add.w	r4, r4, #104	; 0x68
   85b4a:	d1f0      	bne.n	85b2e <_fwalk+0x16>
   85b4c:	683f      	ldr	r7, [r7, #0]
   85b4e:	2f00      	cmp	r7, #0
   85b50:	d1e9      	bne.n	85b26 <_fwalk+0xe>
   85b52:	4630      	mov	r0, r6
   85b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85b58:	463e      	mov	r6, r7
   85b5a:	4630      	mov	r0, r6
   85b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085b60 <__locale_charset>:
   85b60:	4800      	ldr	r0, [pc, #0]	; (85b64 <__locale_charset+0x4>)
   85b62:	4770      	bx	lr
   85b64:	200705a4 	.word	0x200705a4

00085b68 <__locale_mb_cur_max>:
   85b68:	4b01      	ldr	r3, [pc, #4]	; (85b70 <__locale_mb_cur_max+0x8>)
   85b6a:	6818      	ldr	r0, [r3, #0]
   85b6c:	4770      	bx	lr
   85b6e:	bf00      	nop
   85b70:	200705c4 	.word	0x200705c4

00085b74 <__smakebuf_r>:
   85b74:	b5f0      	push	{r4, r5, r6, r7, lr}
   85b76:	898b      	ldrh	r3, [r1, #12]
   85b78:	b091      	sub	sp, #68	; 0x44
   85b7a:	b29a      	uxth	r2, r3
   85b7c:	0796      	lsls	r6, r2, #30
   85b7e:	460c      	mov	r4, r1
   85b80:	4605      	mov	r5, r0
   85b82:	d437      	bmi.n	85bf4 <__smakebuf_r+0x80>
   85b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85b88:	2900      	cmp	r1, #0
   85b8a:	db17      	blt.n	85bbc <__smakebuf_r+0x48>
   85b8c:	aa01      	add	r2, sp, #4
   85b8e:	f000 ff39 	bl	86a04 <_fstat_r>
   85b92:	2800      	cmp	r0, #0
   85b94:	db10      	blt.n	85bb8 <__smakebuf_r+0x44>
   85b96:	9b02      	ldr	r3, [sp, #8]
   85b98:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   85b9c:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   85ba0:	424f      	negs	r7, r1
   85ba2:	414f      	adcs	r7, r1
   85ba4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   85ba8:	d02c      	beq.n	85c04 <__smakebuf_r+0x90>
   85baa:	89a3      	ldrh	r3, [r4, #12]
   85bac:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85bb0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85bb4:	81a3      	strh	r3, [r4, #12]
   85bb6:	e00b      	b.n	85bd0 <__smakebuf_r+0x5c>
   85bb8:	89a3      	ldrh	r3, [r4, #12]
   85bba:	b29a      	uxth	r2, r3
   85bbc:	f012 0f80 	tst.w	r2, #128	; 0x80
   85bc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85bc4:	81a3      	strh	r3, [r4, #12]
   85bc6:	bf14      	ite	ne
   85bc8:	2640      	movne	r6, #64	; 0x40
   85bca:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   85bce:	2700      	movs	r7, #0
   85bd0:	4628      	mov	r0, r5
   85bd2:	4631      	mov	r1, r6
   85bd4:	f000 f846 	bl	85c64 <_malloc_r>
   85bd8:	89a3      	ldrh	r3, [r4, #12]
   85bda:	2800      	cmp	r0, #0
   85bdc:	d029      	beq.n	85c32 <__smakebuf_r+0xbe>
   85bde:	4a1b      	ldr	r2, [pc, #108]	; (85c4c <__smakebuf_r+0xd8>)
   85be0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   85be4:	63ea      	str	r2, [r5, #60]	; 0x3c
   85be6:	81a3      	strh	r3, [r4, #12]
   85be8:	6020      	str	r0, [r4, #0]
   85bea:	6120      	str	r0, [r4, #16]
   85bec:	6166      	str	r6, [r4, #20]
   85bee:	b9a7      	cbnz	r7, 85c1a <__smakebuf_r+0xa6>
   85bf0:	b011      	add	sp, #68	; 0x44
   85bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85bf4:	f101 0343 	add.w	r3, r1, #67	; 0x43
   85bf8:	2201      	movs	r2, #1
   85bfa:	600b      	str	r3, [r1, #0]
   85bfc:	610b      	str	r3, [r1, #16]
   85bfe:	614a      	str	r2, [r1, #20]
   85c00:	b011      	add	sp, #68	; 0x44
   85c02:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85c04:	4a12      	ldr	r2, [pc, #72]	; (85c50 <__smakebuf_r+0xdc>)
   85c06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   85c08:	4293      	cmp	r3, r2
   85c0a:	d1ce      	bne.n	85baa <__smakebuf_r+0x36>
   85c0c:	89a3      	ldrh	r3, [r4, #12]
   85c0e:	f44f 6680 	mov.w	r6, #1024	; 0x400
   85c12:	4333      	orrs	r3, r6
   85c14:	81a3      	strh	r3, [r4, #12]
   85c16:	64e6      	str	r6, [r4, #76]	; 0x4c
   85c18:	e7da      	b.n	85bd0 <__smakebuf_r+0x5c>
   85c1a:	4628      	mov	r0, r5
   85c1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85c20:	f000 ff04 	bl	86a2c <_isatty_r>
   85c24:	2800      	cmp	r0, #0
   85c26:	d0e3      	beq.n	85bf0 <__smakebuf_r+0x7c>
   85c28:	89a3      	ldrh	r3, [r4, #12]
   85c2a:	f043 0301 	orr.w	r3, r3, #1
   85c2e:	81a3      	strh	r3, [r4, #12]
   85c30:	e7de      	b.n	85bf0 <__smakebuf_r+0x7c>
   85c32:	059a      	lsls	r2, r3, #22
   85c34:	d4dc      	bmi.n	85bf0 <__smakebuf_r+0x7c>
   85c36:	f104 0243 	add.w	r2, r4, #67	; 0x43
   85c3a:	f043 0302 	orr.w	r3, r3, #2
   85c3e:	2101      	movs	r1, #1
   85c40:	81a3      	strh	r3, [r4, #12]
   85c42:	6022      	str	r2, [r4, #0]
   85c44:	6122      	str	r2, [r4, #16]
   85c46:	6161      	str	r1, [r4, #20]
   85c48:	e7d2      	b.n	85bf0 <__smakebuf_r+0x7c>
   85c4a:	bf00      	nop
   85c4c:	000853d5 	.word	0x000853d5
   85c50:	00086745 	.word	0x00086745

00085c54 <malloc>:
   85c54:	4b02      	ldr	r3, [pc, #8]	; (85c60 <malloc+0xc>)
   85c56:	4601      	mov	r1, r0
   85c58:	6818      	ldr	r0, [r3, #0]
   85c5a:	f000 b803 	b.w	85c64 <_malloc_r>
   85c5e:	bf00      	nop
   85c60:	200705a0 	.word	0x200705a0

00085c64 <_malloc_r>:
   85c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85c68:	f101 050b 	add.w	r5, r1, #11
   85c6c:	2d16      	cmp	r5, #22
   85c6e:	b083      	sub	sp, #12
   85c70:	4606      	mov	r6, r0
   85c72:	d927      	bls.n	85cc4 <_malloc_r+0x60>
   85c74:	f035 0507 	bics.w	r5, r5, #7
   85c78:	d427      	bmi.n	85cca <_malloc_r+0x66>
   85c7a:	42a9      	cmp	r1, r5
   85c7c:	d825      	bhi.n	85cca <_malloc_r+0x66>
   85c7e:	4630      	mov	r0, r6
   85c80:	f000 fb3c 	bl	862fc <__malloc_lock>
   85c84:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   85c88:	d226      	bcs.n	85cd8 <_malloc_r+0x74>
   85c8a:	4fc1      	ldr	r7, [pc, #772]	; (85f90 <_malloc_r+0x32c>)
   85c8c:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   85c90:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   85c94:	68dc      	ldr	r4, [r3, #12]
   85c96:	429c      	cmp	r4, r3
   85c98:	f000 81d2 	beq.w	86040 <_malloc_r+0x3dc>
   85c9c:	6863      	ldr	r3, [r4, #4]
   85c9e:	68e2      	ldr	r2, [r4, #12]
   85ca0:	f023 0303 	bic.w	r3, r3, #3
   85ca4:	4423      	add	r3, r4
   85ca6:	6858      	ldr	r0, [r3, #4]
   85ca8:	68a1      	ldr	r1, [r4, #8]
   85caa:	f040 0501 	orr.w	r5, r0, #1
   85cae:	60ca      	str	r2, [r1, #12]
   85cb0:	4630      	mov	r0, r6
   85cb2:	6091      	str	r1, [r2, #8]
   85cb4:	605d      	str	r5, [r3, #4]
   85cb6:	f000 fb23 	bl	86300 <__malloc_unlock>
   85cba:	3408      	adds	r4, #8
   85cbc:	4620      	mov	r0, r4
   85cbe:	b003      	add	sp, #12
   85cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85cc4:	2510      	movs	r5, #16
   85cc6:	42a9      	cmp	r1, r5
   85cc8:	d9d9      	bls.n	85c7e <_malloc_r+0x1a>
   85cca:	2400      	movs	r4, #0
   85ccc:	230c      	movs	r3, #12
   85cce:	4620      	mov	r0, r4
   85cd0:	6033      	str	r3, [r6, #0]
   85cd2:	b003      	add	sp, #12
   85cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85cd8:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   85cdc:	f000 8089 	beq.w	85df2 <_malloc_r+0x18e>
   85ce0:	f1bc 0f04 	cmp.w	ip, #4
   85ce4:	f200 8160 	bhi.w	85fa8 <_malloc_r+0x344>
   85ce8:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   85cec:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   85cf0:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85cf4:	4fa6      	ldr	r7, [pc, #664]	; (85f90 <_malloc_r+0x32c>)
   85cf6:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   85cfa:	68cc      	ldr	r4, [r1, #12]
   85cfc:	42a1      	cmp	r1, r4
   85cfe:	d105      	bne.n	85d0c <_malloc_r+0xa8>
   85d00:	e00c      	b.n	85d1c <_malloc_r+0xb8>
   85d02:	2b00      	cmp	r3, #0
   85d04:	da79      	bge.n	85dfa <_malloc_r+0x196>
   85d06:	68e4      	ldr	r4, [r4, #12]
   85d08:	42a1      	cmp	r1, r4
   85d0a:	d007      	beq.n	85d1c <_malloc_r+0xb8>
   85d0c:	6862      	ldr	r2, [r4, #4]
   85d0e:	f022 0203 	bic.w	r2, r2, #3
   85d12:	1b53      	subs	r3, r2, r5
   85d14:	2b0f      	cmp	r3, #15
   85d16:	ddf4      	ble.n	85d02 <_malloc_r+0x9e>
   85d18:	f10c 3cff 	add.w	ip, ip, #4294967295
   85d1c:	f10c 0c01 	add.w	ip, ip, #1
   85d20:	4b9b      	ldr	r3, [pc, #620]	; (85f90 <_malloc_r+0x32c>)
   85d22:	693c      	ldr	r4, [r7, #16]
   85d24:	f103 0e08 	add.w	lr, r3, #8
   85d28:	4574      	cmp	r4, lr
   85d2a:	f000 817e 	beq.w	8602a <_malloc_r+0x3c6>
   85d2e:	6861      	ldr	r1, [r4, #4]
   85d30:	f021 0103 	bic.w	r1, r1, #3
   85d34:	1b4a      	subs	r2, r1, r5
   85d36:	2a0f      	cmp	r2, #15
   85d38:	f300 8164 	bgt.w	86004 <_malloc_r+0x3a0>
   85d3c:	2a00      	cmp	r2, #0
   85d3e:	f8c3 e014 	str.w	lr, [r3, #20]
   85d42:	f8c3 e010 	str.w	lr, [r3, #16]
   85d46:	da69      	bge.n	85e1c <_malloc_r+0x1b8>
   85d48:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   85d4c:	f080 813a 	bcs.w	85fc4 <_malloc_r+0x360>
   85d50:	08c9      	lsrs	r1, r1, #3
   85d52:	108a      	asrs	r2, r1, #2
   85d54:	f04f 0801 	mov.w	r8, #1
   85d58:	fa08 f802 	lsl.w	r8, r8, r2
   85d5c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   85d60:	685a      	ldr	r2, [r3, #4]
   85d62:	6888      	ldr	r0, [r1, #8]
   85d64:	ea48 0202 	orr.w	r2, r8, r2
   85d68:	60a0      	str	r0, [r4, #8]
   85d6a:	60e1      	str	r1, [r4, #12]
   85d6c:	605a      	str	r2, [r3, #4]
   85d6e:	608c      	str	r4, [r1, #8]
   85d70:	60c4      	str	r4, [r0, #12]
   85d72:	ea4f 03ac 	mov.w	r3, ip, asr #2
   85d76:	2001      	movs	r0, #1
   85d78:	4098      	lsls	r0, r3
   85d7a:	4290      	cmp	r0, r2
   85d7c:	d85b      	bhi.n	85e36 <_malloc_r+0x1d2>
   85d7e:	4202      	tst	r2, r0
   85d80:	d106      	bne.n	85d90 <_malloc_r+0x12c>
   85d82:	f02c 0c03 	bic.w	ip, ip, #3
   85d86:	0040      	lsls	r0, r0, #1
   85d88:	4202      	tst	r2, r0
   85d8a:	f10c 0c04 	add.w	ip, ip, #4
   85d8e:	d0fa      	beq.n	85d86 <_malloc_r+0x122>
   85d90:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   85d94:	4644      	mov	r4, r8
   85d96:	46e1      	mov	r9, ip
   85d98:	68e3      	ldr	r3, [r4, #12]
   85d9a:	429c      	cmp	r4, r3
   85d9c:	d107      	bne.n	85dae <_malloc_r+0x14a>
   85d9e:	e146      	b.n	8602e <_malloc_r+0x3ca>
   85da0:	2a00      	cmp	r2, #0
   85da2:	f280 8157 	bge.w	86054 <_malloc_r+0x3f0>
   85da6:	68db      	ldr	r3, [r3, #12]
   85da8:	429c      	cmp	r4, r3
   85daa:	f000 8140 	beq.w	8602e <_malloc_r+0x3ca>
   85dae:	6859      	ldr	r1, [r3, #4]
   85db0:	f021 0103 	bic.w	r1, r1, #3
   85db4:	1b4a      	subs	r2, r1, r5
   85db6:	2a0f      	cmp	r2, #15
   85db8:	ddf2      	ble.n	85da0 <_malloc_r+0x13c>
   85dba:	461c      	mov	r4, r3
   85dbc:	f854 cf08 	ldr.w	ip, [r4, #8]!
   85dc0:	68d9      	ldr	r1, [r3, #12]
   85dc2:	f045 0901 	orr.w	r9, r5, #1
   85dc6:	f042 0801 	orr.w	r8, r2, #1
   85dca:	441d      	add	r5, r3
   85dcc:	f8c3 9004 	str.w	r9, [r3, #4]
   85dd0:	4630      	mov	r0, r6
   85dd2:	f8cc 100c 	str.w	r1, [ip, #12]
   85dd6:	f8c1 c008 	str.w	ip, [r1, #8]
   85dda:	617d      	str	r5, [r7, #20]
   85ddc:	613d      	str	r5, [r7, #16]
   85dde:	f8c5 e00c 	str.w	lr, [r5, #12]
   85de2:	f8c5 e008 	str.w	lr, [r5, #8]
   85de6:	f8c5 8004 	str.w	r8, [r5, #4]
   85dea:	50aa      	str	r2, [r5, r2]
   85dec:	f000 fa88 	bl	86300 <__malloc_unlock>
   85df0:	e764      	b.n	85cbc <_malloc_r+0x58>
   85df2:	217e      	movs	r1, #126	; 0x7e
   85df4:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   85df8:	e77c      	b.n	85cf4 <_malloc_r+0x90>
   85dfa:	4422      	add	r2, r4
   85dfc:	6850      	ldr	r0, [r2, #4]
   85dfe:	68e3      	ldr	r3, [r4, #12]
   85e00:	68a1      	ldr	r1, [r4, #8]
   85e02:	f040 0501 	orr.w	r5, r0, #1
   85e06:	60cb      	str	r3, [r1, #12]
   85e08:	4630      	mov	r0, r6
   85e0a:	6099      	str	r1, [r3, #8]
   85e0c:	6055      	str	r5, [r2, #4]
   85e0e:	f000 fa77 	bl	86300 <__malloc_unlock>
   85e12:	3408      	adds	r4, #8
   85e14:	4620      	mov	r0, r4
   85e16:	b003      	add	sp, #12
   85e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e1c:	4421      	add	r1, r4
   85e1e:	684b      	ldr	r3, [r1, #4]
   85e20:	4630      	mov	r0, r6
   85e22:	f043 0301 	orr.w	r3, r3, #1
   85e26:	604b      	str	r3, [r1, #4]
   85e28:	f000 fa6a 	bl	86300 <__malloc_unlock>
   85e2c:	3408      	adds	r4, #8
   85e2e:	4620      	mov	r0, r4
   85e30:	b003      	add	sp, #12
   85e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85e36:	68bc      	ldr	r4, [r7, #8]
   85e38:	6863      	ldr	r3, [r4, #4]
   85e3a:	f023 0903 	bic.w	r9, r3, #3
   85e3e:	45a9      	cmp	r9, r5
   85e40:	d304      	bcc.n	85e4c <_malloc_r+0x1e8>
   85e42:	ebc5 0309 	rsb	r3, r5, r9
   85e46:	2b0f      	cmp	r3, #15
   85e48:	f300 8091 	bgt.w	85f6e <_malloc_r+0x30a>
   85e4c:	4b51      	ldr	r3, [pc, #324]	; (85f94 <_malloc_r+0x330>)
   85e4e:	4a52      	ldr	r2, [pc, #328]	; (85f98 <_malloc_r+0x334>)
   85e50:	6819      	ldr	r1, [r3, #0]
   85e52:	6813      	ldr	r3, [r2, #0]
   85e54:	eb05 0a01 	add.w	sl, r5, r1
   85e58:	3301      	adds	r3, #1
   85e5a:	eb04 0b09 	add.w	fp, r4, r9
   85e5e:	f000 8161 	beq.w	86124 <_malloc_r+0x4c0>
   85e62:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   85e66:	f10a 0a0f 	add.w	sl, sl, #15
   85e6a:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   85e6e:	f02a 0a0f 	bic.w	sl, sl, #15
   85e72:	4630      	mov	r0, r6
   85e74:	4651      	mov	r1, sl
   85e76:	9201      	str	r2, [sp, #4]
   85e78:	f000 fc24 	bl	866c4 <_sbrk_r>
   85e7c:	f1b0 3fff 	cmp.w	r0, #4294967295
   85e80:	4680      	mov	r8, r0
   85e82:	9a01      	ldr	r2, [sp, #4]
   85e84:	f000 8101 	beq.w	8608a <_malloc_r+0x426>
   85e88:	4583      	cmp	fp, r0
   85e8a:	f200 80fb 	bhi.w	86084 <_malloc_r+0x420>
   85e8e:	f8df c114 	ldr.w	ip, [pc, #276]	; 85fa4 <_malloc_r+0x340>
   85e92:	45c3      	cmp	fp, r8
   85e94:	f8dc 3000 	ldr.w	r3, [ip]
   85e98:	4453      	add	r3, sl
   85e9a:	f8cc 3000 	str.w	r3, [ip]
   85e9e:	f000 814a 	beq.w	86136 <_malloc_r+0x4d2>
   85ea2:	6812      	ldr	r2, [r2, #0]
   85ea4:	493c      	ldr	r1, [pc, #240]	; (85f98 <_malloc_r+0x334>)
   85ea6:	3201      	adds	r2, #1
   85ea8:	bf1b      	ittet	ne
   85eaa:	ebcb 0b08 	rsbne	fp, fp, r8
   85eae:	445b      	addne	r3, fp
   85eb0:	f8c1 8000 	streq.w	r8, [r1]
   85eb4:	f8cc 3000 	strne.w	r3, [ip]
   85eb8:	f018 0307 	ands.w	r3, r8, #7
   85ebc:	f000 8114 	beq.w	860e8 <_malloc_r+0x484>
   85ec0:	f1c3 0208 	rsb	r2, r3, #8
   85ec4:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   85ec8:	4490      	add	r8, r2
   85eca:	3308      	adds	r3, #8
   85ecc:	44c2      	add	sl, r8
   85ece:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   85ed2:	ebca 0a03 	rsb	sl, sl, r3
   85ed6:	4651      	mov	r1, sl
   85ed8:	4630      	mov	r0, r6
   85eda:	f8cd c004 	str.w	ip, [sp, #4]
   85ede:	f000 fbf1 	bl	866c4 <_sbrk_r>
   85ee2:	1c43      	adds	r3, r0, #1
   85ee4:	f8dd c004 	ldr.w	ip, [sp, #4]
   85ee8:	f000 8135 	beq.w	86156 <_malloc_r+0x4f2>
   85eec:	ebc8 0200 	rsb	r2, r8, r0
   85ef0:	4452      	add	r2, sl
   85ef2:	f042 0201 	orr.w	r2, r2, #1
   85ef6:	f8dc 3000 	ldr.w	r3, [ip]
   85efa:	42bc      	cmp	r4, r7
   85efc:	4453      	add	r3, sl
   85efe:	f8c7 8008 	str.w	r8, [r7, #8]
   85f02:	f8cc 3000 	str.w	r3, [ip]
   85f06:	f8c8 2004 	str.w	r2, [r8, #4]
   85f0a:	f8df a098 	ldr.w	sl, [pc, #152]	; 85fa4 <_malloc_r+0x340>
   85f0e:	d015      	beq.n	85f3c <_malloc_r+0x2d8>
   85f10:	f1b9 0f0f 	cmp.w	r9, #15
   85f14:	f240 80eb 	bls.w	860ee <_malloc_r+0x48a>
   85f18:	6861      	ldr	r1, [r4, #4]
   85f1a:	f1a9 020c 	sub.w	r2, r9, #12
   85f1e:	f022 0207 	bic.w	r2, r2, #7
   85f22:	f001 0101 	and.w	r1, r1, #1
   85f26:	ea42 0e01 	orr.w	lr, r2, r1
   85f2a:	2005      	movs	r0, #5
   85f2c:	18a1      	adds	r1, r4, r2
   85f2e:	2a0f      	cmp	r2, #15
   85f30:	f8c4 e004 	str.w	lr, [r4, #4]
   85f34:	6048      	str	r0, [r1, #4]
   85f36:	6088      	str	r0, [r1, #8]
   85f38:	f200 8111 	bhi.w	8615e <_malloc_r+0x4fa>
   85f3c:	4a17      	ldr	r2, [pc, #92]	; (85f9c <_malloc_r+0x338>)
   85f3e:	68bc      	ldr	r4, [r7, #8]
   85f40:	6811      	ldr	r1, [r2, #0]
   85f42:	428b      	cmp	r3, r1
   85f44:	bf88      	it	hi
   85f46:	6013      	strhi	r3, [r2, #0]
   85f48:	4a15      	ldr	r2, [pc, #84]	; (85fa0 <_malloc_r+0x33c>)
   85f4a:	6811      	ldr	r1, [r2, #0]
   85f4c:	428b      	cmp	r3, r1
   85f4e:	bf88      	it	hi
   85f50:	6013      	strhi	r3, [r2, #0]
   85f52:	6862      	ldr	r2, [r4, #4]
   85f54:	f022 0203 	bic.w	r2, r2, #3
   85f58:	4295      	cmp	r5, r2
   85f5a:	ebc5 0302 	rsb	r3, r5, r2
   85f5e:	d801      	bhi.n	85f64 <_malloc_r+0x300>
   85f60:	2b0f      	cmp	r3, #15
   85f62:	dc04      	bgt.n	85f6e <_malloc_r+0x30a>
   85f64:	4630      	mov	r0, r6
   85f66:	f000 f9cb 	bl	86300 <__malloc_unlock>
   85f6a:	2400      	movs	r4, #0
   85f6c:	e6a6      	b.n	85cbc <_malloc_r+0x58>
   85f6e:	f045 0201 	orr.w	r2, r5, #1
   85f72:	f043 0301 	orr.w	r3, r3, #1
   85f76:	4425      	add	r5, r4
   85f78:	6062      	str	r2, [r4, #4]
   85f7a:	4630      	mov	r0, r6
   85f7c:	60bd      	str	r5, [r7, #8]
   85f7e:	606b      	str	r3, [r5, #4]
   85f80:	f000 f9be 	bl	86300 <__malloc_unlock>
   85f84:	3408      	adds	r4, #8
   85f86:	4620      	mov	r0, r4
   85f88:	b003      	add	sp, #12
   85f8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85f8e:	bf00      	nop
   85f90:	200705c8 	.word	0x200705c8
   85f94:	20078c88 	.word	0x20078c88
   85f98:	200709d4 	.word	0x200709d4
   85f9c:	20078c84 	.word	0x20078c84
   85fa0:	20078c80 	.word	0x20078c80
   85fa4:	20078c8c 	.word	0x20078c8c
   85fa8:	f1bc 0f14 	cmp.w	ip, #20
   85fac:	d961      	bls.n	86072 <_malloc_r+0x40e>
   85fae:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   85fb2:	f200 808f 	bhi.w	860d4 <_malloc_r+0x470>
   85fb6:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   85fba:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   85fbe:	ea4f 014c 	mov.w	r1, ip, lsl #1
   85fc2:	e697      	b.n	85cf4 <_malloc_r+0x90>
   85fc4:	0a4b      	lsrs	r3, r1, #9
   85fc6:	2b04      	cmp	r3, #4
   85fc8:	d958      	bls.n	8607c <_malloc_r+0x418>
   85fca:	2b14      	cmp	r3, #20
   85fcc:	f200 80ad 	bhi.w	8612a <_malloc_r+0x4c6>
   85fd0:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   85fd4:	0050      	lsls	r0, r2, #1
   85fd6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   85fda:	6883      	ldr	r3, [r0, #8]
   85fdc:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 86198 <_malloc_r+0x534>
   85fe0:	4283      	cmp	r3, r0
   85fe2:	f000 808a 	beq.w	860fa <_malloc_r+0x496>
   85fe6:	685a      	ldr	r2, [r3, #4]
   85fe8:	f022 0203 	bic.w	r2, r2, #3
   85fec:	4291      	cmp	r1, r2
   85fee:	d202      	bcs.n	85ff6 <_malloc_r+0x392>
   85ff0:	689b      	ldr	r3, [r3, #8]
   85ff2:	4298      	cmp	r0, r3
   85ff4:	d1f7      	bne.n	85fe6 <_malloc_r+0x382>
   85ff6:	68d9      	ldr	r1, [r3, #12]
   85ff8:	687a      	ldr	r2, [r7, #4]
   85ffa:	60e1      	str	r1, [r4, #12]
   85ffc:	60a3      	str	r3, [r4, #8]
   85ffe:	608c      	str	r4, [r1, #8]
   86000:	60dc      	str	r4, [r3, #12]
   86002:	e6b6      	b.n	85d72 <_malloc_r+0x10e>
   86004:	f045 0701 	orr.w	r7, r5, #1
   86008:	f042 0101 	orr.w	r1, r2, #1
   8600c:	4425      	add	r5, r4
   8600e:	6067      	str	r7, [r4, #4]
   86010:	4630      	mov	r0, r6
   86012:	615d      	str	r5, [r3, #20]
   86014:	611d      	str	r5, [r3, #16]
   86016:	f8c5 e00c 	str.w	lr, [r5, #12]
   8601a:	f8c5 e008 	str.w	lr, [r5, #8]
   8601e:	6069      	str	r1, [r5, #4]
   86020:	50aa      	str	r2, [r5, r2]
   86022:	3408      	adds	r4, #8
   86024:	f000 f96c 	bl	86300 <__malloc_unlock>
   86028:	e648      	b.n	85cbc <_malloc_r+0x58>
   8602a:	685a      	ldr	r2, [r3, #4]
   8602c:	e6a1      	b.n	85d72 <_malloc_r+0x10e>
   8602e:	f109 0901 	add.w	r9, r9, #1
   86032:	f019 0f03 	tst.w	r9, #3
   86036:	f104 0408 	add.w	r4, r4, #8
   8603a:	f47f aead 	bne.w	85d98 <_malloc_r+0x134>
   8603e:	e02d      	b.n	8609c <_malloc_r+0x438>
   86040:	f104 0308 	add.w	r3, r4, #8
   86044:	6964      	ldr	r4, [r4, #20]
   86046:	42a3      	cmp	r3, r4
   86048:	bf08      	it	eq
   8604a:	f10c 0c02 	addeq.w	ip, ip, #2
   8604e:	f43f ae67 	beq.w	85d20 <_malloc_r+0xbc>
   86052:	e623      	b.n	85c9c <_malloc_r+0x38>
   86054:	4419      	add	r1, r3
   86056:	6848      	ldr	r0, [r1, #4]
   86058:	461c      	mov	r4, r3
   8605a:	f854 2f08 	ldr.w	r2, [r4, #8]!
   8605e:	68db      	ldr	r3, [r3, #12]
   86060:	f040 0501 	orr.w	r5, r0, #1
   86064:	604d      	str	r5, [r1, #4]
   86066:	4630      	mov	r0, r6
   86068:	60d3      	str	r3, [r2, #12]
   8606a:	609a      	str	r2, [r3, #8]
   8606c:	f000 f948 	bl	86300 <__malloc_unlock>
   86070:	e624      	b.n	85cbc <_malloc_r+0x58>
   86072:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   86076:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8607a:	e63b      	b.n	85cf4 <_malloc_r+0x90>
   8607c:	098a      	lsrs	r2, r1, #6
   8607e:	3238      	adds	r2, #56	; 0x38
   86080:	0050      	lsls	r0, r2, #1
   86082:	e7a8      	b.n	85fd6 <_malloc_r+0x372>
   86084:	42bc      	cmp	r4, r7
   86086:	f43f af02 	beq.w	85e8e <_malloc_r+0x22a>
   8608a:	68bc      	ldr	r4, [r7, #8]
   8608c:	6862      	ldr	r2, [r4, #4]
   8608e:	f022 0203 	bic.w	r2, r2, #3
   86092:	e761      	b.n	85f58 <_malloc_r+0x2f4>
   86094:	f8d8 8000 	ldr.w	r8, [r8]
   86098:	4598      	cmp	r8, r3
   8609a:	d17a      	bne.n	86192 <_malloc_r+0x52e>
   8609c:	f01c 0f03 	tst.w	ip, #3
   860a0:	f1a8 0308 	sub.w	r3, r8, #8
   860a4:	f10c 3cff 	add.w	ip, ip, #4294967295
   860a8:	d1f4      	bne.n	86094 <_malloc_r+0x430>
   860aa:	687b      	ldr	r3, [r7, #4]
   860ac:	ea23 0300 	bic.w	r3, r3, r0
   860b0:	607b      	str	r3, [r7, #4]
   860b2:	0040      	lsls	r0, r0, #1
   860b4:	4298      	cmp	r0, r3
   860b6:	f63f aebe 	bhi.w	85e36 <_malloc_r+0x1d2>
   860ba:	2800      	cmp	r0, #0
   860bc:	f43f aebb 	beq.w	85e36 <_malloc_r+0x1d2>
   860c0:	4203      	tst	r3, r0
   860c2:	46cc      	mov	ip, r9
   860c4:	f47f ae64 	bne.w	85d90 <_malloc_r+0x12c>
   860c8:	0040      	lsls	r0, r0, #1
   860ca:	4203      	tst	r3, r0
   860cc:	f10c 0c04 	add.w	ip, ip, #4
   860d0:	d0fa      	beq.n	860c8 <_malloc_r+0x464>
   860d2:	e65d      	b.n	85d90 <_malloc_r+0x12c>
   860d4:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   860d8:	d819      	bhi.n	8610e <_malloc_r+0x4aa>
   860da:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   860de:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   860e2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   860e6:	e605      	b.n	85cf4 <_malloc_r+0x90>
   860e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   860ec:	e6ee      	b.n	85ecc <_malloc_r+0x268>
   860ee:	2301      	movs	r3, #1
   860f0:	f8c8 3004 	str.w	r3, [r8, #4]
   860f4:	4644      	mov	r4, r8
   860f6:	2200      	movs	r2, #0
   860f8:	e72e      	b.n	85f58 <_malloc_r+0x2f4>
   860fa:	1092      	asrs	r2, r2, #2
   860fc:	2001      	movs	r0, #1
   860fe:	4090      	lsls	r0, r2
   86100:	f8d8 2004 	ldr.w	r2, [r8, #4]
   86104:	4619      	mov	r1, r3
   86106:	4302      	orrs	r2, r0
   86108:	f8c8 2004 	str.w	r2, [r8, #4]
   8610c:	e775      	b.n	85ffa <_malloc_r+0x396>
   8610e:	f240 5354 	movw	r3, #1364	; 0x554
   86112:	459c      	cmp	ip, r3
   86114:	d81b      	bhi.n	8614e <_malloc_r+0x4ea>
   86116:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   8611a:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   8611e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86122:	e5e7      	b.n	85cf4 <_malloc_r+0x90>
   86124:	f10a 0a10 	add.w	sl, sl, #16
   86128:	e6a3      	b.n	85e72 <_malloc_r+0x20e>
   8612a:	2b54      	cmp	r3, #84	; 0x54
   8612c:	d81f      	bhi.n	8616e <_malloc_r+0x50a>
   8612e:	0b0a      	lsrs	r2, r1, #12
   86130:	326e      	adds	r2, #110	; 0x6e
   86132:	0050      	lsls	r0, r2, #1
   86134:	e74f      	b.n	85fd6 <_malloc_r+0x372>
   86136:	f3cb 010b 	ubfx	r1, fp, #0, #12
   8613a:	2900      	cmp	r1, #0
   8613c:	f47f aeb1 	bne.w	85ea2 <_malloc_r+0x23e>
   86140:	eb0a 0109 	add.w	r1, sl, r9
   86144:	68ba      	ldr	r2, [r7, #8]
   86146:	f041 0101 	orr.w	r1, r1, #1
   8614a:	6051      	str	r1, [r2, #4]
   8614c:	e6f6      	b.n	85f3c <_malloc_r+0x2d8>
   8614e:	21fc      	movs	r1, #252	; 0xfc
   86150:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   86154:	e5ce      	b.n	85cf4 <_malloc_r+0x90>
   86156:	2201      	movs	r2, #1
   86158:	f04f 0a00 	mov.w	sl, #0
   8615c:	e6cb      	b.n	85ef6 <_malloc_r+0x292>
   8615e:	f104 0108 	add.w	r1, r4, #8
   86162:	4630      	mov	r0, r6
   86164:	f7ff fa80 	bl	85668 <_free_r>
   86168:	f8da 3000 	ldr.w	r3, [sl]
   8616c:	e6e6      	b.n	85f3c <_malloc_r+0x2d8>
   8616e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86172:	d803      	bhi.n	8617c <_malloc_r+0x518>
   86174:	0bca      	lsrs	r2, r1, #15
   86176:	3277      	adds	r2, #119	; 0x77
   86178:	0050      	lsls	r0, r2, #1
   8617a:	e72c      	b.n	85fd6 <_malloc_r+0x372>
   8617c:	f240 5254 	movw	r2, #1364	; 0x554
   86180:	4293      	cmp	r3, r2
   86182:	d803      	bhi.n	8618c <_malloc_r+0x528>
   86184:	0c8a      	lsrs	r2, r1, #18
   86186:	327c      	adds	r2, #124	; 0x7c
   86188:	0050      	lsls	r0, r2, #1
   8618a:	e724      	b.n	85fd6 <_malloc_r+0x372>
   8618c:	20fc      	movs	r0, #252	; 0xfc
   8618e:	227e      	movs	r2, #126	; 0x7e
   86190:	e721      	b.n	85fd6 <_malloc_r+0x372>
   86192:	687b      	ldr	r3, [r7, #4]
   86194:	e78d      	b.n	860b2 <_malloc_r+0x44e>
   86196:	bf00      	nop
   86198:	200705c8 	.word	0x200705c8

0008619c <memchr>:
   8619c:	0783      	lsls	r3, r0, #30
   8619e:	b470      	push	{r4, r5, r6}
   861a0:	b2c9      	uxtb	r1, r1
   861a2:	d040      	beq.n	86226 <memchr+0x8a>
   861a4:	1e54      	subs	r4, r2, #1
   861a6:	b32a      	cbz	r2, 861f4 <memchr+0x58>
   861a8:	7803      	ldrb	r3, [r0, #0]
   861aa:	428b      	cmp	r3, r1
   861ac:	d023      	beq.n	861f6 <memchr+0x5a>
   861ae:	1c43      	adds	r3, r0, #1
   861b0:	e004      	b.n	861bc <memchr+0x20>
   861b2:	b1fc      	cbz	r4, 861f4 <memchr+0x58>
   861b4:	7805      	ldrb	r5, [r0, #0]
   861b6:	4614      	mov	r4, r2
   861b8:	428d      	cmp	r5, r1
   861ba:	d01c      	beq.n	861f6 <memchr+0x5a>
   861bc:	f013 0f03 	tst.w	r3, #3
   861c0:	4618      	mov	r0, r3
   861c2:	f104 32ff 	add.w	r2, r4, #4294967295
   861c6:	f103 0301 	add.w	r3, r3, #1
   861ca:	d1f2      	bne.n	861b2 <memchr+0x16>
   861cc:	2c03      	cmp	r4, #3
   861ce:	d814      	bhi.n	861fa <memchr+0x5e>
   861d0:	1e65      	subs	r5, r4, #1
   861d2:	b354      	cbz	r4, 8622a <memchr+0x8e>
   861d4:	7803      	ldrb	r3, [r0, #0]
   861d6:	428b      	cmp	r3, r1
   861d8:	d00d      	beq.n	861f6 <memchr+0x5a>
   861da:	1c42      	adds	r2, r0, #1
   861dc:	2300      	movs	r3, #0
   861de:	e002      	b.n	861e6 <memchr+0x4a>
   861e0:	7804      	ldrb	r4, [r0, #0]
   861e2:	428c      	cmp	r4, r1
   861e4:	d007      	beq.n	861f6 <memchr+0x5a>
   861e6:	42ab      	cmp	r3, r5
   861e8:	4610      	mov	r0, r2
   861ea:	f103 0301 	add.w	r3, r3, #1
   861ee:	f102 0201 	add.w	r2, r2, #1
   861f2:	d1f5      	bne.n	861e0 <memchr+0x44>
   861f4:	2000      	movs	r0, #0
   861f6:	bc70      	pop	{r4, r5, r6}
   861f8:	4770      	bx	lr
   861fa:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   861fe:	4603      	mov	r3, r0
   86200:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   86204:	681a      	ldr	r2, [r3, #0]
   86206:	4618      	mov	r0, r3
   86208:	4072      	eors	r2, r6
   8620a:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   8620e:	ea25 0202 	bic.w	r2, r5, r2
   86212:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   86216:	f103 0304 	add.w	r3, r3, #4
   8621a:	d1d9      	bne.n	861d0 <memchr+0x34>
   8621c:	3c04      	subs	r4, #4
   8621e:	2c03      	cmp	r4, #3
   86220:	4618      	mov	r0, r3
   86222:	d8ef      	bhi.n	86204 <memchr+0x68>
   86224:	e7d4      	b.n	861d0 <memchr+0x34>
   86226:	4614      	mov	r4, r2
   86228:	e7d0      	b.n	861cc <memchr+0x30>
   8622a:	4620      	mov	r0, r4
   8622c:	e7e3      	b.n	861f6 <memchr+0x5a>
   8622e:	bf00      	nop

00086230 <memmove>:
   86230:	4288      	cmp	r0, r1
   86232:	b4f0      	push	{r4, r5, r6, r7}
   86234:	d910      	bls.n	86258 <memmove+0x28>
   86236:	188c      	adds	r4, r1, r2
   86238:	42a0      	cmp	r0, r4
   8623a:	d20d      	bcs.n	86258 <memmove+0x28>
   8623c:	1885      	adds	r5, r0, r2
   8623e:	1e53      	subs	r3, r2, #1
   86240:	b142      	cbz	r2, 86254 <memmove+0x24>
   86242:	4621      	mov	r1, r4
   86244:	462a      	mov	r2, r5
   86246:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   8624a:	3b01      	subs	r3, #1
   8624c:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86250:	1c5c      	adds	r4, r3, #1
   86252:	d1f8      	bne.n	86246 <memmove+0x16>
   86254:	bcf0      	pop	{r4, r5, r6, r7}
   86256:	4770      	bx	lr
   86258:	2a0f      	cmp	r2, #15
   8625a:	d944      	bls.n	862e6 <memmove+0xb6>
   8625c:	ea40 0301 	orr.w	r3, r0, r1
   86260:	079b      	lsls	r3, r3, #30
   86262:	d144      	bne.n	862ee <memmove+0xbe>
   86264:	f1a2 0710 	sub.w	r7, r2, #16
   86268:	093f      	lsrs	r7, r7, #4
   8626a:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   8626e:	3610      	adds	r6, #16
   86270:	460c      	mov	r4, r1
   86272:	4603      	mov	r3, r0
   86274:	6825      	ldr	r5, [r4, #0]
   86276:	3310      	adds	r3, #16
   86278:	f843 5c10 	str.w	r5, [r3, #-16]
   8627c:	6865      	ldr	r5, [r4, #4]
   8627e:	3410      	adds	r4, #16
   86280:	f843 5c0c 	str.w	r5, [r3, #-12]
   86284:	f854 5c08 	ldr.w	r5, [r4, #-8]
   86288:	f843 5c08 	str.w	r5, [r3, #-8]
   8628c:	f854 5c04 	ldr.w	r5, [r4, #-4]
   86290:	f843 5c04 	str.w	r5, [r3, #-4]
   86294:	42b3      	cmp	r3, r6
   86296:	d1ed      	bne.n	86274 <memmove+0x44>
   86298:	1c7b      	adds	r3, r7, #1
   8629a:	f002 0c0f 	and.w	ip, r2, #15
   8629e:	011b      	lsls	r3, r3, #4
   862a0:	f1bc 0f03 	cmp.w	ip, #3
   862a4:	4419      	add	r1, r3
   862a6:	4403      	add	r3, r0
   862a8:	d923      	bls.n	862f2 <memmove+0xc2>
   862aa:	460e      	mov	r6, r1
   862ac:	461d      	mov	r5, r3
   862ae:	4664      	mov	r4, ip
   862b0:	f856 7b04 	ldr.w	r7, [r6], #4
   862b4:	3c04      	subs	r4, #4
   862b6:	2c03      	cmp	r4, #3
   862b8:	f845 7b04 	str.w	r7, [r5], #4
   862bc:	d8f8      	bhi.n	862b0 <memmove+0x80>
   862be:	f1ac 0404 	sub.w	r4, ip, #4
   862c2:	f024 0403 	bic.w	r4, r4, #3
   862c6:	3404      	adds	r4, #4
   862c8:	f002 0203 	and.w	r2, r2, #3
   862cc:	4423      	add	r3, r4
   862ce:	4421      	add	r1, r4
   862d0:	2a00      	cmp	r2, #0
   862d2:	d0bf      	beq.n	86254 <memmove+0x24>
   862d4:	441a      	add	r2, r3
   862d6:	f811 4b01 	ldrb.w	r4, [r1], #1
   862da:	f803 4b01 	strb.w	r4, [r3], #1
   862de:	4293      	cmp	r3, r2
   862e0:	d1f9      	bne.n	862d6 <memmove+0xa6>
   862e2:	bcf0      	pop	{r4, r5, r6, r7}
   862e4:	4770      	bx	lr
   862e6:	4603      	mov	r3, r0
   862e8:	2a00      	cmp	r2, #0
   862ea:	d1f3      	bne.n	862d4 <memmove+0xa4>
   862ec:	e7b2      	b.n	86254 <memmove+0x24>
   862ee:	4603      	mov	r3, r0
   862f0:	e7f0      	b.n	862d4 <memmove+0xa4>
   862f2:	4662      	mov	r2, ip
   862f4:	2a00      	cmp	r2, #0
   862f6:	d1ed      	bne.n	862d4 <memmove+0xa4>
   862f8:	e7ac      	b.n	86254 <memmove+0x24>
   862fa:	bf00      	nop

000862fc <__malloc_lock>:
   862fc:	4770      	bx	lr
   862fe:	bf00      	nop

00086300 <__malloc_unlock>:
   86300:	4770      	bx	lr
   86302:	bf00      	nop

00086304 <_realloc_r>:
   86304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86308:	460c      	mov	r4, r1
   8630a:	b083      	sub	sp, #12
   8630c:	4690      	mov	r8, r2
   8630e:	4681      	mov	r9, r0
   86310:	2900      	cmp	r1, #0
   86312:	f000 80ba 	beq.w	8648a <_realloc_r+0x186>
   86316:	f7ff fff1 	bl	862fc <__malloc_lock>
   8631a:	f108 060b 	add.w	r6, r8, #11
   8631e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86322:	2e16      	cmp	r6, #22
   86324:	f023 0503 	bic.w	r5, r3, #3
   86328:	f1a4 0708 	sub.w	r7, r4, #8
   8632c:	d84b      	bhi.n	863c6 <_realloc_r+0xc2>
   8632e:	2110      	movs	r1, #16
   86330:	460e      	mov	r6, r1
   86332:	45b0      	cmp	r8, r6
   86334:	d84c      	bhi.n	863d0 <_realloc_r+0xcc>
   86336:	428d      	cmp	r5, r1
   86338:	da51      	bge.n	863de <_realloc_r+0xda>
   8633a:	f8df b384 	ldr.w	fp, [pc, #900]	; 866c0 <_realloc_r+0x3bc>
   8633e:	1978      	adds	r0, r7, r5
   86340:	f8db e008 	ldr.w	lr, [fp, #8]
   86344:	4586      	cmp	lr, r0
   86346:	f000 80a6 	beq.w	86496 <_realloc_r+0x192>
   8634a:	6842      	ldr	r2, [r0, #4]
   8634c:	f022 0c01 	bic.w	ip, r2, #1
   86350:	4484      	add	ip, r0
   86352:	f8dc c004 	ldr.w	ip, [ip, #4]
   86356:	f01c 0f01 	tst.w	ip, #1
   8635a:	d054      	beq.n	86406 <_realloc_r+0x102>
   8635c:	2200      	movs	r2, #0
   8635e:	4610      	mov	r0, r2
   86360:	07db      	lsls	r3, r3, #31
   86362:	d46f      	bmi.n	86444 <_realloc_r+0x140>
   86364:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86368:	ebc3 0a07 	rsb	sl, r3, r7
   8636c:	f8da 3004 	ldr.w	r3, [sl, #4]
   86370:	f023 0303 	bic.w	r3, r3, #3
   86374:	442b      	add	r3, r5
   86376:	2800      	cmp	r0, #0
   86378:	d062      	beq.n	86440 <_realloc_r+0x13c>
   8637a:	4570      	cmp	r0, lr
   8637c:	f000 80e9 	beq.w	86552 <_realloc_r+0x24e>
   86380:	eb02 0e03 	add.w	lr, r2, r3
   86384:	458e      	cmp	lr, r1
   86386:	db5b      	blt.n	86440 <_realloc_r+0x13c>
   86388:	68c3      	ldr	r3, [r0, #12]
   8638a:	6882      	ldr	r2, [r0, #8]
   8638c:	46d0      	mov	r8, sl
   8638e:	60d3      	str	r3, [r2, #12]
   86390:	609a      	str	r2, [r3, #8]
   86392:	f858 1f08 	ldr.w	r1, [r8, #8]!
   86396:	f8da 300c 	ldr.w	r3, [sl, #12]
   8639a:	1f2a      	subs	r2, r5, #4
   8639c:	2a24      	cmp	r2, #36	; 0x24
   8639e:	60cb      	str	r3, [r1, #12]
   863a0:	6099      	str	r1, [r3, #8]
   863a2:	f200 8123 	bhi.w	865ec <_realloc_r+0x2e8>
   863a6:	2a13      	cmp	r2, #19
   863a8:	f240 80b0 	bls.w	8650c <_realloc_r+0x208>
   863ac:	6823      	ldr	r3, [r4, #0]
   863ae:	2a1b      	cmp	r2, #27
   863b0:	f8ca 3008 	str.w	r3, [sl, #8]
   863b4:	6863      	ldr	r3, [r4, #4]
   863b6:	f8ca 300c 	str.w	r3, [sl, #12]
   863ba:	f200 812b 	bhi.w	86614 <_realloc_r+0x310>
   863be:	3408      	adds	r4, #8
   863c0:	f10a 0310 	add.w	r3, sl, #16
   863c4:	e0a3      	b.n	8650e <_realloc_r+0x20a>
   863c6:	f026 0607 	bic.w	r6, r6, #7
   863ca:	2e00      	cmp	r6, #0
   863cc:	4631      	mov	r1, r6
   863ce:	dab0      	bge.n	86332 <_realloc_r+0x2e>
   863d0:	230c      	movs	r3, #12
   863d2:	2000      	movs	r0, #0
   863d4:	f8c9 3000 	str.w	r3, [r9]
   863d8:	b003      	add	sp, #12
   863da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   863de:	46a0      	mov	r8, r4
   863e0:	1baa      	subs	r2, r5, r6
   863e2:	2a0f      	cmp	r2, #15
   863e4:	f003 0301 	and.w	r3, r3, #1
   863e8:	d81a      	bhi.n	86420 <_realloc_r+0x11c>
   863ea:	432b      	orrs	r3, r5
   863ec:	607b      	str	r3, [r7, #4]
   863ee:	443d      	add	r5, r7
   863f0:	686b      	ldr	r3, [r5, #4]
   863f2:	f043 0301 	orr.w	r3, r3, #1
   863f6:	606b      	str	r3, [r5, #4]
   863f8:	4648      	mov	r0, r9
   863fa:	f7ff ff81 	bl	86300 <__malloc_unlock>
   863fe:	4640      	mov	r0, r8
   86400:	b003      	add	sp, #12
   86402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86406:	f022 0203 	bic.w	r2, r2, #3
   8640a:	eb02 0c05 	add.w	ip, r2, r5
   8640e:	458c      	cmp	ip, r1
   86410:	dba6      	blt.n	86360 <_realloc_r+0x5c>
   86412:	68c2      	ldr	r2, [r0, #12]
   86414:	6881      	ldr	r1, [r0, #8]
   86416:	46a0      	mov	r8, r4
   86418:	60ca      	str	r2, [r1, #12]
   8641a:	4665      	mov	r5, ip
   8641c:	6091      	str	r1, [r2, #8]
   8641e:	e7df      	b.n	863e0 <_realloc_r+0xdc>
   86420:	19b9      	adds	r1, r7, r6
   86422:	4333      	orrs	r3, r6
   86424:	f042 0001 	orr.w	r0, r2, #1
   86428:	607b      	str	r3, [r7, #4]
   8642a:	440a      	add	r2, r1
   8642c:	6048      	str	r0, [r1, #4]
   8642e:	6853      	ldr	r3, [r2, #4]
   86430:	3108      	adds	r1, #8
   86432:	f043 0301 	orr.w	r3, r3, #1
   86436:	6053      	str	r3, [r2, #4]
   86438:	4648      	mov	r0, r9
   8643a:	f7ff f915 	bl	85668 <_free_r>
   8643e:	e7db      	b.n	863f8 <_realloc_r+0xf4>
   86440:	428b      	cmp	r3, r1
   86442:	da33      	bge.n	864ac <_realloc_r+0x1a8>
   86444:	4641      	mov	r1, r8
   86446:	4648      	mov	r0, r9
   86448:	f7ff fc0c 	bl	85c64 <_malloc_r>
   8644c:	4680      	mov	r8, r0
   8644e:	2800      	cmp	r0, #0
   86450:	d0d2      	beq.n	863f8 <_realloc_r+0xf4>
   86452:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86456:	f1a0 0108 	sub.w	r1, r0, #8
   8645a:	f023 0201 	bic.w	r2, r3, #1
   8645e:	443a      	add	r2, r7
   86460:	4291      	cmp	r1, r2
   86462:	f000 80bc 	beq.w	865de <_realloc_r+0x2da>
   86466:	1f2a      	subs	r2, r5, #4
   86468:	2a24      	cmp	r2, #36	; 0x24
   8646a:	d86e      	bhi.n	8654a <_realloc_r+0x246>
   8646c:	2a13      	cmp	r2, #19
   8646e:	d842      	bhi.n	864f6 <_realloc_r+0x1f2>
   86470:	4603      	mov	r3, r0
   86472:	4622      	mov	r2, r4
   86474:	6811      	ldr	r1, [r2, #0]
   86476:	6019      	str	r1, [r3, #0]
   86478:	6851      	ldr	r1, [r2, #4]
   8647a:	6059      	str	r1, [r3, #4]
   8647c:	6892      	ldr	r2, [r2, #8]
   8647e:	609a      	str	r2, [r3, #8]
   86480:	4621      	mov	r1, r4
   86482:	4648      	mov	r0, r9
   86484:	f7ff f8f0 	bl	85668 <_free_r>
   86488:	e7b6      	b.n	863f8 <_realloc_r+0xf4>
   8648a:	4611      	mov	r1, r2
   8648c:	b003      	add	sp, #12
   8648e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86492:	f7ff bbe7 	b.w	85c64 <_malloc_r>
   86496:	f8de 2004 	ldr.w	r2, [lr, #4]
   8649a:	f106 0c10 	add.w	ip, r6, #16
   8649e:	f022 0203 	bic.w	r2, r2, #3
   864a2:	1950      	adds	r0, r2, r5
   864a4:	4560      	cmp	r0, ip
   864a6:	da3d      	bge.n	86524 <_realloc_r+0x220>
   864a8:	4670      	mov	r0, lr
   864aa:	e759      	b.n	86360 <_realloc_r+0x5c>
   864ac:	46d0      	mov	r8, sl
   864ae:	f858 0f08 	ldr.w	r0, [r8, #8]!
   864b2:	f8da 100c 	ldr.w	r1, [sl, #12]
   864b6:	1f2a      	subs	r2, r5, #4
   864b8:	2a24      	cmp	r2, #36	; 0x24
   864ba:	60c1      	str	r1, [r0, #12]
   864bc:	6088      	str	r0, [r1, #8]
   864be:	f200 80a0 	bhi.w	86602 <_realloc_r+0x2fe>
   864c2:	2a13      	cmp	r2, #19
   864c4:	f240 809b 	bls.w	865fe <_realloc_r+0x2fa>
   864c8:	6821      	ldr	r1, [r4, #0]
   864ca:	2a1b      	cmp	r2, #27
   864cc:	f8ca 1008 	str.w	r1, [sl, #8]
   864d0:	6861      	ldr	r1, [r4, #4]
   864d2:	f8ca 100c 	str.w	r1, [sl, #12]
   864d6:	f200 80b2 	bhi.w	8663e <_realloc_r+0x33a>
   864da:	3408      	adds	r4, #8
   864dc:	f10a 0210 	add.w	r2, sl, #16
   864e0:	6821      	ldr	r1, [r4, #0]
   864e2:	461d      	mov	r5, r3
   864e4:	6011      	str	r1, [r2, #0]
   864e6:	6861      	ldr	r1, [r4, #4]
   864e8:	4657      	mov	r7, sl
   864ea:	6051      	str	r1, [r2, #4]
   864ec:	68a3      	ldr	r3, [r4, #8]
   864ee:	6093      	str	r3, [r2, #8]
   864f0:	f8da 3004 	ldr.w	r3, [sl, #4]
   864f4:	e774      	b.n	863e0 <_realloc_r+0xdc>
   864f6:	6823      	ldr	r3, [r4, #0]
   864f8:	2a1b      	cmp	r2, #27
   864fa:	6003      	str	r3, [r0, #0]
   864fc:	6863      	ldr	r3, [r4, #4]
   864fe:	6043      	str	r3, [r0, #4]
   86500:	d862      	bhi.n	865c8 <_realloc_r+0x2c4>
   86502:	f100 0308 	add.w	r3, r0, #8
   86506:	f104 0208 	add.w	r2, r4, #8
   8650a:	e7b3      	b.n	86474 <_realloc_r+0x170>
   8650c:	4643      	mov	r3, r8
   8650e:	6822      	ldr	r2, [r4, #0]
   86510:	4675      	mov	r5, lr
   86512:	601a      	str	r2, [r3, #0]
   86514:	6862      	ldr	r2, [r4, #4]
   86516:	4657      	mov	r7, sl
   86518:	605a      	str	r2, [r3, #4]
   8651a:	68a2      	ldr	r2, [r4, #8]
   8651c:	609a      	str	r2, [r3, #8]
   8651e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86522:	e75d      	b.n	863e0 <_realloc_r+0xdc>
   86524:	1b83      	subs	r3, r0, r6
   86526:	4437      	add	r7, r6
   86528:	f043 0301 	orr.w	r3, r3, #1
   8652c:	f8cb 7008 	str.w	r7, [fp, #8]
   86530:	607b      	str	r3, [r7, #4]
   86532:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86536:	4648      	mov	r0, r9
   86538:	f003 0301 	and.w	r3, r3, #1
   8653c:	431e      	orrs	r6, r3
   8653e:	f844 6c04 	str.w	r6, [r4, #-4]
   86542:	f7ff fedd 	bl	86300 <__malloc_unlock>
   86546:	4620      	mov	r0, r4
   86548:	e75a      	b.n	86400 <_realloc_r+0xfc>
   8654a:	4621      	mov	r1, r4
   8654c:	f7ff fe70 	bl	86230 <memmove>
   86550:	e796      	b.n	86480 <_realloc_r+0x17c>
   86552:	eb02 0c03 	add.w	ip, r2, r3
   86556:	f106 0210 	add.w	r2, r6, #16
   8655a:	4594      	cmp	ip, r2
   8655c:	f6ff af70 	blt.w	86440 <_realloc_r+0x13c>
   86560:	4657      	mov	r7, sl
   86562:	f857 1f08 	ldr.w	r1, [r7, #8]!
   86566:	f8da 300c 	ldr.w	r3, [sl, #12]
   8656a:	1f2a      	subs	r2, r5, #4
   8656c:	2a24      	cmp	r2, #36	; 0x24
   8656e:	60cb      	str	r3, [r1, #12]
   86570:	6099      	str	r1, [r3, #8]
   86572:	f200 8086 	bhi.w	86682 <_realloc_r+0x37e>
   86576:	2a13      	cmp	r2, #19
   86578:	d977      	bls.n	8666a <_realloc_r+0x366>
   8657a:	6823      	ldr	r3, [r4, #0]
   8657c:	2a1b      	cmp	r2, #27
   8657e:	f8ca 3008 	str.w	r3, [sl, #8]
   86582:	6863      	ldr	r3, [r4, #4]
   86584:	f8ca 300c 	str.w	r3, [sl, #12]
   86588:	f200 8084 	bhi.w	86694 <_realloc_r+0x390>
   8658c:	3408      	adds	r4, #8
   8658e:	f10a 0310 	add.w	r3, sl, #16
   86592:	6822      	ldr	r2, [r4, #0]
   86594:	601a      	str	r2, [r3, #0]
   86596:	6862      	ldr	r2, [r4, #4]
   86598:	605a      	str	r2, [r3, #4]
   8659a:	68a2      	ldr	r2, [r4, #8]
   8659c:	609a      	str	r2, [r3, #8]
   8659e:	ebc6 020c 	rsb	r2, r6, ip
   865a2:	eb0a 0306 	add.w	r3, sl, r6
   865a6:	f042 0201 	orr.w	r2, r2, #1
   865aa:	f8cb 3008 	str.w	r3, [fp, #8]
   865ae:	605a      	str	r2, [r3, #4]
   865b0:	f8da 3004 	ldr.w	r3, [sl, #4]
   865b4:	4648      	mov	r0, r9
   865b6:	f003 0301 	and.w	r3, r3, #1
   865ba:	431e      	orrs	r6, r3
   865bc:	f8ca 6004 	str.w	r6, [sl, #4]
   865c0:	f7ff fe9e 	bl	86300 <__malloc_unlock>
   865c4:	4638      	mov	r0, r7
   865c6:	e71b      	b.n	86400 <_realloc_r+0xfc>
   865c8:	68a3      	ldr	r3, [r4, #8]
   865ca:	2a24      	cmp	r2, #36	; 0x24
   865cc:	6083      	str	r3, [r0, #8]
   865ce:	68e3      	ldr	r3, [r4, #12]
   865d0:	60c3      	str	r3, [r0, #12]
   865d2:	d02b      	beq.n	8662c <_realloc_r+0x328>
   865d4:	f100 0310 	add.w	r3, r0, #16
   865d8:	f104 0210 	add.w	r2, r4, #16
   865dc:	e74a      	b.n	86474 <_realloc_r+0x170>
   865de:	f850 2c04 	ldr.w	r2, [r0, #-4]
   865e2:	46a0      	mov	r8, r4
   865e4:	f022 0203 	bic.w	r2, r2, #3
   865e8:	4415      	add	r5, r2
   865ea:	e6f9      	b.n	863e0 <_realloc_r+0xdc>
   865ec:	4621      	mov	r1, r4
   865ee:	4640      	mov	r0, r8
   865f0:	4675      	mov	r5, lr
   865f2:	4657      	mov	r7, sl
   865f4:	f7ff fe1c 	bl	86230 <memmove>
   865f8:	f8da 3004 	ldr.w	r3, [sl, #4]
   865fc:	e6f0      	b.n	863e0 <_realloc_r+0xdc>
   865fe:	4642      	mov	r2, r8
   86600:	e76e      	b.n	864e0 <_realloc_r+0x1dc>
   86602:	4621      	mov	r1, r4
   86604:	4640      	mov	r0, r8
   86606:	461d      	mov	r5, r3
   86608:	4657      	mov	r7, sl
   8660a:	f7ff fe11 	bl	86230 <memmove>
   8660e:	f8da 3004 	ldr.w	r3, [sl, #4]
   86612:	e6e5      	b.n	863e0 <_realloc_r+0xdc>
   86614:	68a3      	ldr	r3, [r4, #8]
   86616:	2a24      	cmp	r2, #36	; 0x24
   86618:	f8ca 3010 	str.w	r3, [sl, #16]
   8661c:	68e3      	ldr	r3, [r4, #12]
   8661e:	f8ca 3014 	str.w	r3, [sl, #20]
   86622:	d018      	beq.n	86656 <_realloc_r+0x352>
   86624:	3410      	adds	r4, #16
   86626:	f10a 0318 	add.w	r3, sl, #24
   8662a:	e770      	b.n	8650e <_realloc_r+0x20a>
   8662c:	6922      	ldr	r2, [r4, #16]
   8662e:	f100 0318 	add.w	r3, r0, #24
   86632:	6102      	str	r2, [r0, #16]
   86634:	6961      	ldr	r1, [r4, #20]
   86636:	f104 0218 	add.w	r2, r4, #24
   8663a:	6141      	str	r1, [r0, #20]
   8663c:	e71a      	b.n	86474 <_realloc_r+0x170>
   8663e:	68a1      	ldr	r1, [r4, #8]
   86640:	2a24      	cmp	r2, #36	; 0x24
   86642:	f8ca 1010 	str.w	r1, [sl, #16]
   86646:	68e1      	ldr	r1, [r4, #12]
   86648:	f8ca 1014 	str.w	r1, [sl, #20]
   8664c:	d00f      	beq.n	8666e <_realloc_r+0x36a>
   8664e:	3410      	adds	r4, #16
   86650:	f10a 0218 	add.w	r2, sl, #24
   86654:	e744      	b.n	864e0 <_realloc_r+0x1dc>
   86656:	6922      	ldr	r2, [r4, #16]
   86658:	f10a 0320 	add.w	r3, sl, #32
   8665c:	f8ca 2018 	str.w	r2, [sl, #24]
   86660:	6962      	ldr	r2, [r4, #20]
   86662:	3418      	adds	r4, #24
   86664:	f8ca 201c 	str.w	r2, [sl, #28]
   86668:	e751      	b.n	8650e <_realloc_r+0x20a>
   8666a:	463b      	mov	r3, r7
   8666c:	e791      	b.n	86592 <_realloc_r+0x28e>
   8666e:	6921      	ldr	r1, [r4, #16]
   86670:	f10a 0220 	add.w	r2, sl, #32
   86674:	f8ca 1018 	str.w	r1, [sl, #24]
   86678:	6961      	ldr	r1, [r4, #20]
   8667a:	3418      	adds	r4, #24
   8667c:	f8ca 101c 	str.w	r1, [sl, #28]
   86680:	e72e      	b.n	864e0 <_realloc_r+0x1dc>
   86682:	4621      	mov	r1, r4
   86684:	4638      	mov	r0, r7
   86686:	f8cd c004 	str.w	ip, [sp, #4]
   8668a:	f7ff fdd1 	bl	86230 <memmove>
   8668e:	f8dd c004 	ldr.w	ip, [sp, #4]
   86692:	e784      	b.n	8659e <_realloc_r+0x29a>
   86694:	68a3      	ldr	r3, [r4, #8]
   86696:	2a24      	cmp	r2, #36	; 0x24
   86698:	f8ca 3010 	str.w	r3, [sl, #16]
   8669c:	68e3      	ldr	r3, [r4, #12]
   8669e:	f8ca 3014 	str.w	r3, [sl, #20]
   866a2:	d003      	beq.n	866ac <_realloc_r+0x3a8>
   866a4:	3410      	adds	r4, #16
   866a6:	f10a 0318 	add.w	r3, sl, #24
   866aa:	e772      	b.n	86592 <_realloc_r+0x28e>
   866ac:	6922      	ldr	r2, [r4, #16]
   866ae:	f10a 0320 	add.w	r3, sl, #32
   866b2:	f8ca 2018 	str.w	r2, [sl, #24]
   866b6:	6962      	ldr	r2, [r4, #20]
   866b8:	3418      	adds	r4, #24
   866ba:	f8ca 201c 	str.w	r2, [sl, #28]
   866be:	e768      	b.n	86592 <_realloc_r+0x28e>
   866c0:	200705c8 	.word	0x200705c8

000866c4 <_sbrk_r>:
   866c4:	b538      	push	{r3, r4, r5, lr}
   866c6:	4c07      	ldr	r4, [pc, #28]	; (866e4 <_sbrk_r+0x20>)
   866c8:	2300      	movs	r3, #0
   866ca:	4605      	mov	r5, r0
   866cc:	4608      	mov	r0, r1
   866ce:	6023      	str	r3, [r4, #0]
   866d0:	f7fc fcc6 	bl	83060 <_sbrk>
   866d4:	1c43      	adds	r3, r0, #1
   866d6:	d000      	beq.n	866da <_sbrk_r+0x16>
   866d8:	bd38      	pop	{r3, r4, r5, pc}
   866da:	6823      	ldr	r3, [r4, #0]
   866dc:	2b00      	cmp	r3, #0
   866de:	d0fb      	beq.n	866d8 <_sbrk_r+0x14>
   866e0:	602b      	str	r3, [r5, #0]
   866e2:	bd38      	pop	{r3, r4, r5, pc}
   866e4:	20078d98 	.word	0x20078d98

000866e8 <__sread>:
   866e8:	b510      	push	{r4, lr}
   866ea:	460c      	mov	r4, r1
   866ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   866f0:	f000 f9c2 	bl	86a78 <_read_r>
   866f4:	2800      	cmp	r0, #0
   866f6:	db03      	blt.n	86700 <__sread+0x18>
   866f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
   866fa:	4403      	add	r3, r0
   866fc:	6523      	str	r3, [r4, #80]	; 0x50
   866fe:	bd10      	pop	{r4, pc}
   86700:	89a3      	ldrh	r3, [r4, #12]
   86702:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86706:	81a3      	strh	r3, [r4, #12]
   86708:	bd10      	pop	{r4, pc}
   8670a:	bf00      	nop

0008670c <__swrite>:
   8670c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86710:	460c      	mov	r4, r1
   86712:	8989      	ldrh	r1, [r1, #12]
   86714:	461d      	mov	r5, r3
   86716:	05cb      	lsls	r3, r1, #23
   86718:	4616      	mov	r6, r2
   8671a:	4607      	mov	r7, r0
   8671c:	d506      	bpl.n	8672c <__swrite+0x20>
   8671e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86722:	2200      	movs	r2, #0
   86724:	2302      	movs	r3, #2
   86726:	f000 f993 	bl	86a50 <_lseek_r>
   8672a:	89a1      	ldrh	r1, [r4, #12]
   8672c:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   86730:	81a1      	strh	r1, [r4, #12]
   86732:	4638      	mov	r0, r7
   86734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86738:	4632      	mov	r2, r6
   8673a:	462b      	mov	r3, r5
   8673c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86740:	f000 b89e 	b.w	86880 <_write_r>

00086744 <__sseek>:
   86744:	b510      	push	{r4, lr}
   86746:	460c      	mov	r4, r1
   86748:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8674c:	f000 f980 	bl	86a50 <_lseek_r>
   86750:	89a3      	ldrh	r3, [r4, #12]
   86752:	1c42      	adds	r2, r0, #1
   86754:	bf0e      	itee	eq
   86756:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   8675a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8675e:	6520      	strne	r0, [r4, #80]	; 0x50
   86760:	81a3      	strh	r3, [r4, #12]
   86762:	bd10      	pop	{r4, pc}

00086764 <__sclose>:
   86764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86768:	f000 b8f2 	b.w	86950 <_close_r>

0008676c <__swbuf_r>:
   8676c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8676e:	460d      	mov	r5, r1
   86770:	4614      	mov	r4, r2
   86772:	4607      	mov	r7, r0
   86774:	b110      	cbz	r0, 8677c <__swbuf_r+0x10>
   86776:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86778:	2b00      	cmp	r3, #0
   8677a:	d048      	beq.n	8680e <__swbuf_r+0xa2>
   8677c:	89a2      	ldrh	r2, [r4, #12]
   8677e:	69a0      	ldr	r0, [r4, #24]
   86780:	b293      	uxth	r3, r2
   86782:	60a0      	str	r0, [r4, #8]
   86784:	0718      	lsls	r0, r3, #28
   86786:	d538      	bpl.n	867fa <__swbuf_r+0x8e>
   86788:	6926      	ldr	r6, [r4, #16]
   8678a:	2e00      	cmp	r6, #0
   8678c:	d035      	beq.n	867fa <__swbuf_r+0x8e>
   8678e:	0499      	lsls	r1, r3, #18
   86790:	b2ed      	uxtb	r5, r5
   86792:	d515      	bpl.n	867c0 <__swbuf_r+0x54>
   86794:	6823      	ldr	r3, [r4, #0]
   86796:	6962      	ldr	r2, [r4, #20]
   86798:	1b9e      	subs	r6, r3, r6
   8679a:	4296      	cmp	r6, r2
   8679c:	da1c      	bge.n	867d8 <__swbuf_r+0x6c>
   8679e:	3601      	adds	r6, #1
   867a0:	68a2      	ldr	r2, [r4, #8]
   867a2:	1c59      	adds	r1, r3, #1
   867a4:	3a01      	subs	r2, #1
   867a6:	60a2      	str	r2, [r4, #8]
   867a8:	6021      	str	r1, [r4, #0]
   867aa:	701d      	strb	r5, [r3, #0]
   867ac:	6963      	ldr	r3, [r4, #20]
   867ae:	42b3      	cmp	r3, r6
   867b0:	d01a      	beq.n	867e8 <__swbuf_r+0x7c>
   867b2:	89a3      	ldrh	r3, [r4, #12]
   867b4:	07db      	lsls	r3, r3, #31
   867b6:	d501      	bpl.n	867bc <__swbuf_r+0x50>
   867b8:	2d0a      	cmp	r5, #10
   867ba:	d015      	beq.n	867e8 <__swbuf_r+0x7c>
   867bc:	4628      	mov	r0, r5
   867be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   867c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   867c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   867c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   867ca:	6663      	str	r3, [r4, #100]	; 0x64
   867cc:	6823      	ldr	r3, [r4, #0]
   867ce:	81a2      	strh	r2, [r4, #12]
   867d0:	6962      	ldr	r2, [r4, #20]
   867d2:	1b9e      	subs	r6, r3, r6
   867d4:	4296      	cmp	r6, r2
   867d6:	dbe2      	blt.n	8679e <__swbuf_r+0x32>
   867d8:	4638      	mov	r0, r7
   867da:	4621      	mov	r1, r4
   867dc:	f7fe fde4 	bl	853a8 <_fflush_r>
   867e0:	b940      	cbnz	r0, 867f4 <__swbuf_r+0x88>
   867e2:	6823      	ldr	r3, [r4, #0]
   867e4:	2601      	movs	r6, #1
   867e6:	e7db      	b.n	867a0 <__swbuf_r+0x34>
   867e8:	4638      	mov	r0, r7
   867ea:	4621      	mov	r1, r4
   867ec:	f7fe fddc 	bl	853a8 <_fflush_r>
   867f0:	2800      	cmp	r0, #0
   867f2:	d0e3      	beq.n	867bc <__swbuf_r+0x50>
   867f4:	f04f 30ff 	mov.w	r0, #4294967295
   867f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   867fa:	4638      	mov	r0, r7
   867fc:	4621      	mov	r1, r4
   867fe:	f7fe fcbd 	bl	8517c <__swsetup_r>
   86802:	2800      	cmp	r0, #0
   86804:	d1f6      	bne.n	867f4 <__swbuf_r+0x88>
   86806:	89a2      	ldrh	r2, [r4, #12]
   86808:	6926      	ldr	r6, [r4, #16]
   8680a:	b293      	uxth	r3, r2
   8680c:	e7bf      	b.n	8678e <__swbuf_r+0x22>
   8680e:	f7fe fde7 	bl	853e0 <__sinit>
   86812:	e7b3      	b.n	8677c <__swbuf_r+0x10>

00086814 <_wcrtomb_r>:
   86814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86818:	461e      	mov	r6, r3
   8681a:	b086      	sub	sp, #24
   8681c:	460c      	mov	r4, r1
   8681e:	4605      	mov	r5, r0
   86820:	4617      	mov	r7, r2
   86822:	4b0f      	ldr	r3, [pc, #60]	; (86860 <_wcrtomb_r+0x4c>)
   86824:	b191      	cbz	r1, 8684c <_wcrtomb_r+0x38>
   86826:	f8d3 8000 	ldr.w	r8, [r3]
   8682a:	f7ff f999 	bl	85b60 <__locale_charset>
   8682e:	9600      	str	r6, [sp, #0]
   86830:	4603      	mov	r3, r0
   86832:	4621      	mov	r1, r4
   86834:	463a      	mov	r2, r7
   86836:	4628      	mov	r0, r5
   86838:	47c0      	blx	r8
   8683a:	1c43      	adds	r3, r0, #1
   8683c:	d103      	bne.n	86846 <_wcrtomb_r+0x32>
   8683e:	2200      	movs	r2, #0
   86840:	238a      	movs	r3, #138	; 0x8a
   86842:	6032      	str	r2, [r6, #0]
   86844:	602b      	str	r3, [r5, #0]
   86846:	b006      	add	sp, #24
   86848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8684c:	681f      	ldr	r7, [r3, #0]
   8684e:	f7ff f987 	bl	85b60 <__locale_charset>
   86852:	9600      	str	r6, [sp, #0]
   86854:	4603      	mov	r3, r0
   86856:	4622      	mov	r2, r4
   86858:	4628      	mov	r0, r5
   8685a:	a903      	add	r1, sp, #12
   8685c:	47b8      	blx	r7
   8685e:	e7ec      	b.n	8683a <_wcrtomb_r+0x26>
   86860:	200709d8 	.word	0x200709d8

00086864 <__ascii_wctomb>:
   86864:	b121      	cbz	r1, 86870 <__ascii_wctomb+0xc>
   86866:	2aff      	cmp	r2, #255	; 0xff
   86868:	d804      	bhi.n	86874 <__ascii_wctomb+0x10>
   8686a:	700a      	strb	r2, [r1, #0]
   8686c:	2001      	movs	r0, #1
   8686e:	4770      	bx	lr
   86870:	4608      	mov	r0, r1
   86872:	4770      	bx	lr
   86874:	238a      	movs	r3, #138	; 0x8a
   86876:	6003      	str	r3, [r0, #0]
   86878:	f04f 30ff 	mov.w	r0, #4294967295
   8687c:	4770      	bx	lr
   8687e:	bf00      	nop

00086880 <_write_r>:
   86880:	b570      	push	{r4, r5, r6, lr}
   86882:	4c08      	ldr	r4, [pc, #32]	; (868a4 <_write_r+0x24>)
   86884:	4606      	mov	r6, r0
   86886:	2500      	movs	r5, #0
   86888:	4608      	mov	r0, r1
   8688a:	4611      	mov	r1, r2
   8688c:	461a      	mov	r2, r3
   8688e:	6025      	str	r5, [r4, #0]
   86890:	f7fa f91e 	bl	80ad0 <_write>
   86894:	1c43      	adds	r3, r0, #1
   86896:	d000      	beq.n	8689a <_write_r+0x1a>
   86898:	bd70      	pop	{r4, r5, r6, pc}
   8689a:	6823      	ldr	r3, [r4, #0]
   8689c:	2b00      	cmp	r3, #0
   8689e:	d0fb      	beq.n	86898 <_write_r+0x18>
   868a0:	6033      	str	r3, [r6, #0]
   868a2:	bd70      	pop	{r4, r5, r6, pc}
   868a4:	20078d98 	.word	0x20078d98

000868a8 <__register_exitproc>:
   868a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   868aa:	4c27      	ldr	r4, [pc, #156]	; (86948 <__register_exitproc+0xa0>)
   868ac:	b085      	sub	sp, #20
   868ae:	6826      	ldr	r6, [r4, #0]
   868b0:	4607      	mov	r7, r0
   868b2:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   868b6:	2c00      	cmp	r4, #0
   868b8:	d040      	beq.n	8693c <__register_exitproc+0x94>
   868ba:	6865      	ldr	r5, [r4, #4]
   868bc:	2d1f      	cmp	r5, #31
   868be:	dd1e      	ble.n	868fe <__register_exitproc+0x56>
   868c0:	4822      	ldr	r0, [pc, #136]	; (8694c <__register_exitproc+0xa4>)
   868c2:	b918      	cbnz	r0, 868cc <__register_exitproc+0x24>
   868c4:	f04f 30ff 	mov.w	r0, #4294967295
   868c8:	b005      	add	sp, #20
   868ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   868cc:	f44f 70c8 	mov.w	r0, #400	; 0x190
   868d0:	9103      	str	r1, [sp, #12]
   868d2:	9202      	str	r2, [sp, #8]
   868d4:	9301      	str	r3, [sp, #4]
   868d6:	f7ff f9bd 	bl	85c54 <malloc>
   868da:	9903      	ldr	r1, [sp, #12]
   868dc:	4604      	mov	r4, r0
   868de:	9a02      	ldr	r2, [sp, #8]
   868e0:	9b01      	ldr	r3, [sp, #4]
   868e2:	2800      	cmp	r0, #0
   868e4:	d0ee      	beq.n	868c4 <__register_exitproc+0x1c>
   868e6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   868ea:	2000      	movs	r0, #0
   868ec:	6025      	str	r5, [r4, #0]
   868ee:	6060      	str	r0, [r4, #4]
   868f0:	4605      	mov	r5, r0
   868f2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   868f6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   868fa:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   868fe:	b93f      	cbnz	r7, 86910 <__register_exitproc+0x68>
   86900:	1c6b      	adds	r3, r5, #1
   86902:	2000      	movs	r0, #0
   86904:	3502      	adds	r5, #2
   86906:	6063      	str	r3, [r4, #4]
   86908:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   8690c:	b005      	add	sp, #20
   8690e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86910:	2601      	movs	r6, #1
   86912:	40ae      	lsls	r6, r5
   86914:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   86918:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   8691c:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   86920:	2f02      	cmp	r7, #2
   86922:	ea42 0206 	orr.w	r2, r2, r6
   86926:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   8692a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8692e:	d1e7      	bne.n	86900 <__register_exitproc+0x58>
   86930:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   86934:	431e      	orrs	r6, r3
   86936:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   8693a:	e7e1      	b.n	86900 <__register_exitproc+0x58>
   8693c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   86940:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   86944:	e7b9      	b.n	868ba <__register_exitproc+0x12>
   86946:	bf00      	nop
   86948:	000871ac 	.word	0x000871ac
   8694c:	00085c55 	.word	0x00085c55

00086950 <_close_r>:
   86950:	b538      	push	{r3, r4, r5, lr}
   86952:	4c07      	ldr	r4, [pc, #28]	; (86970 <_close_r+0x20>)
   86954:	2300      	movs	r3, #0
   86956:	4605      	mov	r5, r0
   86958:	4608      	mov	r0, r1
   8695a:	6023      	str	r3, [r4, #0]
   8695c:	f7fc fb9a 	bl	83094 <_close>
   86960:	1c43      	adds	r3, r0, #1
   86962:	d000      	beq.n	86966 <_close_r+0x16>
   86964:	bd38      	pop	{r3, r4, r5, pc}
   86966:	6823      	ldr	r3, [r4, #0]
   86968:	2b00      	cmp	r3, #0
   8696a:	d0fb      	beq.n	86964 <_close_r+0x14>
   8696c:	602b      	str	r3, [r5, #0]
   8696e:	bd38      	pop	{r3, r4, r5, pc}
   86970:	20078d98 	.word	0x20078d98

00086974 <_fclose_r>:
   86974:	b570      	push	{r4, r5, r6, lr}
   86976:	460c      	mov	r4, r1
   86978:	4605      	mov	r5, r0
   8697a:	b131      	cbz	r1, 8698a <_fclose_r+0x16>
   8697c:	b110      	cbz	r0, 86984 <_fclose_r+0x10>
   8697e:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86980:	2b00      	cmp	r3, #0
   86982:	d02f      	beq.n	869e4 <_fclose_r+0x70>
   86984:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86988:	b90b      	cbnz	r3, 8698e <_fclose_r+0x1a>
   8698a:	2000      	movs	r0, #0
   8698c:	bd70      	pop	{r4, r5, r6, pc}
   8698e:	4628      	mov	r0, r5
   86990:	4621      	mov	r1, r4
   86992:	f7fe fd09 	bl	853a8 <_fflush_r>
   86996:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   86998:	4606      	mov	r6, r0
   8699a:	b133      	cbz	r3, 869aa <_fclose_r+0x36>
   8699c:	4628      	mov	r0, r5
   8699e:	69e1      	ldr	r1, [r4, #28]
   869a0:	4798      	blx	r3
   869a2:	2800      	cmp	r0, #0
   869a4:	bfb8      	it	lt
   869a6:	f04f 36ff 	movlt.w	r6, #4294967295
   869aa:	89a3      	ldrh	r3, [r4, #12]
   869ac:	061b      	lsls	r3, r3, #24
   869ae:	d41c      	bmi.n	869ea <_fclose_r+0x76>
   869b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   869b2:	b141      	cbz	r1, 869c6 <_fclose_r+0x52>
   869b4:	f104 0340 	add.w	r3, r4, #64	; 0x40
   869b8:	4299      	cmp	r1, r3
   869ba:	d002      	beq.n	869c2 <_fclose_r+0x4e>
   869bc:	4628      	mov	r0, r5
   869be:	f7fe fe53 	bl	85668 <_free_r>
   869c2:	2300      	movs	r3, #0
   869c4:	6323      	str	r3, [r4, #48]	; 0x30
   869c6:	6c61      	ldr	r1, [r4, #68]	; 0x44
   869c8:	b121      	cbz	r1, 869d4 <_fclose_r+0x60>
   869ca:	4628      	mov	r0, r5
   869cc:	f7fe fe4c 	bl	85668 <_free_r>
   869d0:	2300      	movs	r3, #0
   869d2:	6463      	str	r3, [r4, #68]	; 0x44
   869d4:	f7fe fd7e 	bl	854d4 <__sfp_lock_acquire>
   869d8:	2300      	movs	r3, #0
   869da:	81a3      	strh	r3, [r4, #12]
   869dc:	f7fe fd7c 	bl	854d8 <__sfp_lock_release>
   869e0:	4630      	mov	r0, r6
   869e2:	bd70      	pop	{r4, r5, r6, pc}
   869e4:	f7fe fcfc 	bl	853e0 <__sinit>
   869e8:	e7cc      	b.n	86984 <_fclose_r+0x10>
   869ea:	4628      	mov	r0, r5
   869ec:	6921      	ldr	r1, [r4, #16]
   869ee:	f7fe fe3b 	bl	85668 <_free_r>
   869f2:	e7dd      	b.n	869b0 <_fclose_r+0x3c>

000869f4 <fclose>:
   869f4:	4b02      	ldr	r3, [pc, #8]	; (86a00 <fclose+0xc>)
   869f6:	4601      	mov	r1, r0
   869f8:	6818      	ldr	r0, [r3, #0]
   869fa:	f7ff bfbb 	b.w	86974 <_fclose_r>
   869fe:	bf00      	nop
   86a00:	200705a0 	.word	0x200705a0

00086a04 <_fstat_r>:
   86a04:	b538      	push	{r3, r4, r5, lr}
   86a06:	4c08      	ldr	r4, [pc, #32]	; (86a28 <_fstat_r+0x24>)
   86a08:	2300      	movs	r3, #0
   86a0a:	4605      	mov	r5, r0
   86a0c:	4608      	mov	r0, r1
   86a0e:	4611      	mov	r1, r2
   86a10:	6023      	str	r3, [r4, #0]
   86a12:	f7fc fb43 	bl	8309c <_fstat>
   86a16:	1c43      	adds	r3, r0, #1
   86a18:	d000      	beq.n	86a1c <_fstat_r+0x18>
   86a1a:	bd38      	pop	{r3, r4, r5, pc}
   86a1c:	6823      	ldr	r3, [r4, #0]
   86a1e:	2b00      	cmp	r3, #0
   86a20:	d0fb      	beq.n	86a1a <_fstat_r+0x16>
   86a22:	602b      	str	r3, [r5, #0]
   86a24:	bd38      	pop	{r3, r4, r5, pc}
   86a26:	bf00      	nop
   86a28:	20078d98 	.word	0x20078d98

00086a2c <_isatty_r>:
   86a2c:	b538      	push	{r3, r4, r5, lr}
   86a2e:	4c07      	ldr	r4, [pc, #28]	; (86a4c <_isatty_r+0x20>)
   86a30:	2300      	movs	r3, #0
   86a32:	4605      	mov	r5, r0
   86a34:	4608      	mov	r0, r1
   86a36:	6023      	str	r3, [r4, #0]
   86a38:	f7fc fb36 	bl	830a8 <_isatty>
   86a3c:	1c43      	adds	r3, r0, #1
   86a3e:	d000      	beq.n	86a42 <_isatty_r+0x16>
   86a40:	bd38      	pop	{r3, r4, r5, pc}
   86a42:	6823      	ldr	r3, [r4, #0]
   86a44:	2b00      	cmp	r3, #0
   86a46:	d0fb      	beq.n	86a40 <_isatty_r+0x14>
   86a48:	602b      	str	r3, [r5, #0]
   86a4a:	bd38      	pop	{r3, r4, r5, pc}
   86a4c:	20078d98 	.word	0x20078d98

00086a50 <_lseek_r>:
   86a50:	b570      	push	{r4, r5, r6, lr}
   86a52:	4c08      	ldr	r4, [pc, #32]	; (86a74 <_lseek_r+0x24>)
   86a54:	4606      	mov	r6, r0
   86a56:	2500      	movs	r5, #0
   86a58:	4608      	mov	r0, r1
   86a5a:	4611      	mov	r1, r2
   86a5c:	461a      	mov	r2, r3
   86a5e:	6025      	str	r5, [r4, #0]
   86a60:	f7fc fb24 	bl	830ac <_lseek>
   86a64:	1c43      	adds	r3, r0, #1
   86a66:	d000      	beq.n	86a6a <_lseek_r+0x1a>
   86a68:	bd70      	pop	{r4, r5, r6, pc}
   86a6a:	6823      	ldr	r3, [r4, #0]
   86a6c:	2b00      	cmp	r3, #0
   86a6e:	d0fb      	beq.n	86a68 <_lseek_r+0x18>
   86a70:	6033      	str	r3, [r6, #0]
   86a72:	bd70      	pop	{r4, r5, r6, pc}
   86a74:	20078d98 	.word	0x20078d98

00086a78 <_read_r>:
   86a78:	b570      	push	{r4, r5, r6, lr}
   86a7a:	4c08      	ldr	r4, [pc, #32]	; (86a9c <_read_r+0x24>)
   86a7c:	4606      	mov	r6, r0
   86a7e:	2500      	movs	r5, #0
   86a80:	4608      	mov	r0, r1
   86a82:	4611      	mov	r1, r2
   86a84:	461a      	mov	r2, r3
   86a86:	6025      	str	r5, [r4, #0]
   86a88:	f7f9 fb5e 	bl	80148 <_read>
   86a8c:	1c43      	adds	r3, r0, #1
   86a8e:	d000      	beq.n	86a92 <_read_r+0x1a>
   86a90:	bd70      	pop	{r4, r5, r6, pc}
   86a92:	6823      	ldr	r3, [r4, #0]
   86a94:	2b00      	cmp	r3, #0
   86a96:	d0fb      	beq.n	86a90 <_read_r+0x18>
   86a98:	6033      	str	r3, [r6, #0]
   86a9a:	bd70      	pop	{r4, r5, r6, pc}
   86a9c:	20078d98 	.word	0x20078d98

00086aa0 <__aeabi_uldivmod>:
   86aa0:	b94b      	cbnz	r3, 86ab6 <__aeabi_uldivmod+0x16>
   86aa2:	b942      	cbnz	r2, 86ab6 <__aeabi_uldivmod+0x16>
   86aa4:	2900      	cmp	r1, #0
   86aa6:	bf08      	it	eq
   86aa8:	2800      	cmpeq	r0, #0
   86aaa:	d002      	beq.n	86ab2 <__aeabi_uldivmod+0x12>
   86aac:	f04f 31ff 	mov.w	r1, #4294967295
   86ab0:	4608      	mov	r0, r1
   86ab2:	f000 b83b 	b.w	86b2c <__aeabi_idiv0>
   86ab6:	b082      	sub	sp, #8
   86ab8:	46ec      	mov	ip, sp
   86aba:	e92d 5000 	stmdb	sp!, {ip, lr}
   86abe:	f000 f81d 	bl	86afc <__gnu_uldivmod_helper>
   86ac2:	f8dd e004 	ldr.w	lr, [sp, #4]
   86ac6:	b002      	add	sp, #8
   86ac8:	bc0c      	pop	{r2, r3}
   86aca:	4770      	bx	lr

00086acc <__gnu_ldivmod_helper>:
   86acc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86ad0:	9e08      	ldr	r6, [sp, #32]
   86ad2:	4614      	mov	r4, r2
   86ad4:	461d      	mov	r5, r3
   86ad6:	4680      	mov	r8, r0
   86ad8:	4689      	mov	r9, r1
   86ada:	f000 f829 	bl	86b30 <__divdi3>
   86ade:	fb04 f301 	mul.w	r3, r4, r1
   86ae2:	fba4 ab00 	umull	sl, fp, r4, r0
   86ae6:	fb00 3205 	mla	r2, r0, r5, r3
   86aea:	4493      	add	fp, r2
   86aec:	ebb8 080a 	subs.w	r8, r8, sl
   86af0:	eb69 090b 	sbc.w	r9, r9, fp
   86af4:	e9c6 8900 	strd	r8, r9, [r6]
   86af8:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086afc <__gnu_uldivmod_helper>:
   86afc:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   86b00:	9e08      	ldr	r6, [sp, #32]
   86b02:	4614      	mov	r4, r2
   86b04:	461d      	mov	r5, r3
   86b06:	4680      	mov	r8, r0
   86b08:	4689      	mov	r9, r1
   86b0a:	f000 f961 	bl	86dd0 <__udivdi3>
   86b0e:	fb00 f505 	mul.w	r5, r0, r5
   86b12:	fba0 ab04 	umull	sl, fp, r0, r4
   86b16:	fb04 5401 	mla	r4, r4, r1, r5
   86b1a:	44a3      	add	fp, r4
   86b1c:	ebb8 080a 	subs.w	r8, r8, sl
   86b20:	eb69 090b 	sbc.w	r9, r9, fp
   86b24:	e9c6 8900 	strd	r8, r9, [r6]
   86b28:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00086b2c <__aeabi_idiv0>:
   86b2c:	4770      	bx	lr
   86b2e:	bf00      	nop

00086b30 <__divdi3>:
   86b30:	2900      	cmp	r1, #0
   86b32:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86b36:	f2c0 80a1 	blt.w	86c7c <__divdi3+0x14c>
   86b3a:	2400      	movs	r4, #0
   86b3c:	2b00      	cmp	r3, #0
   86b3e:	f2c0 8098 	blt.w	86c72 <__divdi3+0x142>
   86b42:	4615      	mov	r5, r2
   86b44:	4606      	mov	r6, r0
   86b46:	460f      	mov	r7, r1
   86b48:	2b00      	cmp	r3, #0
   86b4a:	d13f      	bne.n	86bcc <__divdi3+0x9c>
   86b4c:	428a      	cmp	r2, r1
   86b4e:	d958      	bls.n	86c02 <__divdi3+0xd2>
   86b50:	fab2 f382 	clz	r3, r2
   86b54:	b14b      	cbz	r3, 86b6a <__divdi3+0x3a>
   86b56:	f1c3 0220 	rsb	r2, r3, #32
   86b5a:	fa01 f703 	lsl.w	r7, r1, r3
   86b5e:	fa20 f202 	lsr.w	r2, r0, r2
   86b62:	409d      	lsls	r5, r3
   86b64:	fa00 f603 	lsl.w	r6, r0, r3
   86b68:	4317      	orrs	r7, r2
   86b6a:	0c29      	lsrs	r1, r5, #16
   86b6c:	fbb7 f2f1 	udiv	r2, r7, r1
   86b70:	fb01 7712 	mls	r7, r1, r2, r7
   86b74:	b2a8      	uxth	r0, r5
   86b76:	fb00 f302 	mul.w	r3, r0, r2
   86b7a:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   86b7e:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   86b82:	42bb      	cmp	r3, r7
   86b84:	d909      	bls.n	86b9a <__divdi3+0x6a>
   86b86:	197f      	adds	r7, r7, r5
   86b88:	f102 3cff 	add.w	ip, r2, #4294967295
   86b8c:	f080 8105 	bcs.w	86d9a <__divdi3+0x26a>
   86b90:	42bb      	cmp	r3, r7
   86b92:	f240 8102 	bls.w	86d9a <__divdi3+0x26a>
   86b96:	3a02      	subs	r2, #2
   86b98:	442f      	add	r7, r5
   86b9a:	1aff      	subs	r7, r7, r3
   86b9c:	fbb7 f3f1 	udiv	r3, r7, r1
   86ba0:	fb01 7113 	mls	r1, r1, r3, r7
   86ba4:	fb00 f003 	mul.w	r0, r0, r3
   86ba8:	b2b6      	uxth	r6, r6
   86baa:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   86bae:	4288      	cmp	r0, r1
   86bb0:	d908      	bls.n	86bc4 <__divdi3+0x94>
   86bb2:	1949      	adds	r1, r1, r5
   86bb4:	f103 37ff 	add.w	r7, r3, #4294967295
   86bb8:	f080 80f1 	bcs.w	86d9e <__divdi3+0x26e>
   86bbc:	4288      	cmp	r0, r1
   86bbe:	f240 80ee 	bls.w	86d9e <__divdi3+0x26e>
   86bc2:	3b02      	subs	r3, #2
   86bc4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86bc8:	2300      	movs	r3, #0
   86bca:	e003      	b.n	86bd4 <__divdi3+0xa4>
   86bcc:	428b      	cmp	r3, r1
   86bce:	d90a      	bls.n	86be6 <__divdi3+0xb6>
   86bd0:	2300      	movs	r3, #0
   86bd2:	461a      	mov	r2, r3
   86bd4:	4610      	mov	r0, r2
   86bd6:	4619      	mov	r1, r3
   86bd8:	b114      	cbz	r4, 86be0 <__divdi3+0xb0>
   86bda:	4240      	negs	r0, r0
   86bdc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86be0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86be4:	4770      	bx	lr
   86be6:	fab3 f883 	clz	r8, r3
   86bea:	f1b8 0f00 	cmp.w	r8, #0
   86bee:	f040 8088 	bne.w	86d02 <__divdi3+0x1d2>
   86bf2:	428b      	cmp	r3, r1
   86bf4:	d302      	bcc.n	86bfc <__divdi3+0xcc>
   86bf6:	4282      	cmp	r2, r0
   86bf8:	f200 80e2 	bhi.w	86dc0 <__divdi3+0x290>
   86bfc:	2300      	movs	r3, #0
   86bfe:	2201      	movs	r2, #1
   86c00:	e7e8      	b.n	86bd4 <__divdi3+0xa4>
   86c02:	b912      	cbnz	r2, 86c0a <__divdi3+0xda>
   86c04:	2301      	movs	r3, #1
   86c06:	fbb3 f5f2 	udiv	r5, r3, r2
   86c0a:	fab5 f285 	clz	r2, r5
   86c0e:	2a00      	cmp	r2, #0
   86c10:	d13a      	bne.n	86c88 <__divdi3+0x158>
   86c12:	1b7f      	subs	r7, r7, r5
   86c14:	0c28      	lsrs	r0, r5, #16
   86c16:	fa1f fc85 	uxth.w	ip, r5
   86c1a:	2301      	movs	r3, #1
   86c1c:	fbb7 f1f0 	udiv	r1, r7, r0
   86c20:	fb00 7711 	mls	r7, r0, r1, r7
   86c24:	fb0c f201 	mul.w	r2, ip, r1
   86c28:	ea4f 4816 	mov.w	r8, r6, lsr #16
   86c2c:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   86c30:	42ba      	cmp	r2, r7
   86c32:	d907      	bls.n	86c44 <__divdi3+0x114>
   86c34:	197f      	adds	r7, r7, r5
   86c36:	f101 38ff 	add.w	r8, r1, #4294967295
   86c3a:	d202      	bcs.n	86c42 <__divdi3+0x112>
   86c3c:	42ba      	cmp	r2, r7
   86c3e:	f200 80c4 	bhi.w	86dca <__divdi3+0x29a>
   86c42:	4641      	mov	r1, r8
   86c44:	1abf      	subs	r7, r7, r2
   86c46:	fbb7 f2f0 	udiv	r2, r7, r0
   86c4a:	fb00 7012 	mls	r0, r0, r2, r7
   86c4e:	fb0c fc02 	mul.w	ip, ip, r2
   86c52:	b2b6      	uxth	r6, r6
   86c54:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   86c58:	4584      	cmp	ip, r0
   86c5a:	d907      	bls.n	86c6c <__divdi3+0x13c>
   86c5c:	1940      	adds	r0, r0, r5
   86c5e:	f102 37ff 	add.w	r7, r2, #4294967295
   86c62:	d202      	bcs.n	86c6a <__divdi3+0x13a>
   86c64:	4584      	cmp	ip, r0
   86c66:	f200 80ae 	bhi.w	86dc6 <__divdi3+0x296>
   86c6a:	463a      	mov	r2, r7
   86c6c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   86c70:	e7b0      	b.n	86bd4 <__divdi3+0xa4>
   86c72:	43e4      	mvns	r4, r4
   86c74:	4252      	negs	r2, r2
   86c76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   86c7a:	e762      	b.n	86b42 <__divdi3+0x12>
   86c7c:	4240      	negs	r0, r0
   86c7e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   86c82:	f04f 34ff 	mov.w	r4, #4294967295
   86c86:	e759      	b.n	86b3c <__divdi3+0xc>
   86c88:	4095      	lsls	r5, r2
   86c8a:	f1c2 0920 	rsb	r9, r2, #32
   86c8e:	fa27 f109 	lsr.w	r1, r7, r9
   86c92:	fa26 f909 	lsr.w	r9, r6, r9
   86c96:	4097      	lsls	r7, r2
   86c98:	0c28      	lsrs	r0, r5, #16
   86c9a:	fbb1 f8f0 	udiv	r8, r1, r0
   86c9e:	fb00 1118 	mls	r1, r0, r8, r1
   86ca2:	fa1f fc85 	uxth.w	ip, r5
   86ca6:	fb0c f308 	mul.w	r3, ip, r8
   86caa:	ea49 0907 	orr.w	r9, r9, r7
   86cae:	ea4f 4719 	mov.w	r7, r9, lsr #16
   86cb2:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   86cb6:	428b      	cmp	r3, r1
   86cb8:	fa06 f602 	lsl.w	r6, r6, r2
   86cbc:	d908      	bls.n	86cd0 <__divdi3+0x1a0>
   86cbe:	1949      	adds	r1, r1, r5
   86cc0:	f108 32ff 	add.w	r2, r8, #4294967295
   86cc4:	d27a      	bcs.n	86dbc <__divdi3+0x28c>
   86cc6:	428b      	cmp	r3, r1
   86cc8:	d978      	bls.n	86dbc <__divdi3+0x28c>
   86cca:	f1a8 0802 	sub.w	r8, r8, #2
   86cce:	4429      	add	r1, r5
   86cd0:	1ac9      	subs	r1, r1, r3
   86cd2:	fbb1 f3f0 	udiv	r3, r1, r0
   86cd6:	fb00 1713 	mls	r7, r0, r3, r1
   86cda:	fb0c f203 	mul.w	r2, ip, r3
   86cde:	fa1f f989 	uxth.w	r9, r9
   86ce2:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   86ce6:	42ba      	cmp	r2, r7
   86ce8:	d907      	bls.n	86cfa <__divdi3+0x1ca>
   86cea:	197f      	adds	r7, r7, r5
   86cec:	f103 31ff 	add.w	r1, r3, #4294967295
   86cf0:	d260      	bcs.n	86db4 <__divdi3+0x284>
   86cf2:	42ba      	cmp	r2, r7
   86cf4:	d95e      	bls.n	86db4 <__divdi3+0x284>
   86cf6:	3b02      	subs	r3, #2
   86cf8:	442f      	add	r7, r5
   86cfa:	1abf      	subs	r7, r7, r2
   86cfc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   86d00:	e78c      	b.n	86c1c <__divdi3+0xec>
   86d02:	f1c8 0220 	rsb	r2, r8, #32
   86d06:	fa25 f102 	lsr.w	r1, r5, r2
   86d0a:	fa03 fc08 	lsl.w	ip, r3, r8
   86d0e:	fa27 f302 	lsr.w	r3, r7, r2
   86d12:	fa20 f202 	lsr.w	r2, r0, r2
   86d16:	fa07 f708 	lsl.w	r7, r7, r8
   86d1a:	ea41 0c0c 	orr.w	ip, r1, ip
   86d1e:	ea4f 491c 	mov.w	r9, ip, lsr #16
   86d22:	fbb3 f1f9 	udiv	r1, r3, r9
   86d26:	fb09 3311 	mls	r3, r9, r1, r3
   86d2a:	fa1f fa8c 	uxth.w	sl, ip
   86d2e:	fb0a fb01 	mul.w	fp, sl, r1
   86d32:	4317      	orrs	r7, r2
   86d34:	0c3a      	lsrs	r2, r7, #16
   86d36:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   86d3a:	459b      	cmp	fp, r3
   86d3c:	fa05 f008 	lsl.w	r0, r5, r8
   86d40:	d908      	bls.n	86d54 <__divdi3+0x224>
   86d42:	eb13 030c 	adds.w	r3, r3, ip
   86d46:	f101 32ff 	add.w	r2, r1, #4294967295
   86d4a:	d235      	bcs.n	86db8 <__divdi3+0x288>
   86d4c:	459b      	cmp	fp, r3
   86d4e:	d933      	bls.n	86db8 <__divdi3+0x288>
   86d50:	3902      	subs	r1, #2
   86d52:	4463      	add	r3, ip
   86d54:	ebcb 0303 	rsb	r3, fp, r3
   86d58:	fbb3 f2f9 	udiv	r2, r3, r9
   86d5c:	fb09 3312 	mls	r3, r9, r2, r3
   86d60:	fb0a fa02 	mul.w	sl, sl, r2
   86d64:	b2bf      	uxth	r7, r7
   86d66:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   86d6a:	45ba      	cmp	sl, r7
   86d6c:	d908      	bls.n	86d80 <__divdi3+0x250>
   86d6e:	eb17 070c 	adds.w	r7, r7, ip
   86d72:	f102 33ff 	add.w	r3, r2, #4294967295
   86d76:	d21b      	bcs.n	86db0 <__divdi3+0x280>
   86d78:	45ba      	cmp	sl, r7
   86d7a:	d919      	bls.n	86db0 <__divdi3+0x280>
   86d7c:	3a02      	subs	r2, #2
   86d7e:	4467      	add	r7, ip
   86d80:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   86d84:	fba5 0100 	umull	r0, r1, r5, r0
   86d88:	ebca 0707 	rsb	r7, sl, r7
   86d8c:	428f      	cmp	r7, r1
   86d8e:	f04f 0300 	mov.w	r3, #0
   86d92:	d30a      	bcc.n	86daa <__divdi3+0x27a>
   86d94:	d005      	beq.n	86da2 <__divdi3+0x272>
   86d96:	462a      	mov	r2, r5
   86d98:	e71c      	b.n	86bd4 <__divdi3+0xa4>
   86d9a:	4662      	mov	r2, ip
   86d9c:	e6fd      	b.n	86b9a <__divdi3+0x6a>
   86d9e:	463b      	mov	r3, r7
   86da0:	e710      	b.n	86bc4 <__divdi3+0x94>
   86da2:	fa06 f608 	lsl.w	r6, r6, r8
   86da6:	4286      	cmp	r6, r0
   86da8:	d2f5      	bcs.n	86d96 <__divdi3+0x266>
   86daa:	1e6a      	subs	r2, r5, #1
   86dac:	2300      	movs	r3, #0
   86dae:	e711      	b.n	86bd4 <__divdi3+0xa4>
   86db0:	461a      	mov	r2, r3
   86db2:	e7e5      	b.n	86d80 <__divdi3+0x250>
   86db4:	460b      	mov	r3, r1
   86db6:	e7a0      	b.n	86cfa <__divdi3+0x1ca>
   86db8:	4611      	mov	r1, r2
   86dba:	e7cb      	b.n	86d54 <__divdi3+0x224>
   86dbc:	4690      	mov	r8, r2
   86dbe:	e787      	b.n	86cd0 <__divdi3+0x1a0>
   86dc0:	4643      	mov	r3, r8
   86dc2:	4642      	mov	r2, r8
   86dc4:	e706      	b.n	86bd4 <__divdi3+0xa4>
   86dc6:	3a02      	subs	r2, #2
   86dc8:	e750      	b.n	86c6c <__divdi3+0x13c>
   86dca:	3902      	subs	r1, #2
   86dcc:	442f      	add	r7, r5
   86dce:	e739      	b.n	86c44 <__divdi3+0x114>

00086dd0 <__udivdi3>:
   86dd0:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86dd4:	4614      	mov	r4, r2
   86dd6:	4605      	mov	r5, r0
   86dd8:	460e      	mov	r6, r1
   86dda:	2b00      	cmp	r3, #0
   86ddc:	d143      	bne.n	86e66 <__udivdi3+0x96>
   86dde:	428a      	cmp	r2, r1
   86de0:	d953      	bls.n	86e8a <__udivdi3+0xba>
   86de2:	fab2 f782 	clz	r7, r2
   86de6:	b157      	cbz	r7, 86dfe <__udivdi3+0x2e>
   86de8:	f1c7 0620 	rsb	r6, r7, #32
   86dec:	fa20 f606 	lsr.w	r6, r0, r6
   86df0:	fa01 f307 	lsl.w	r3, r1, r7
   86df4:	fa02 f407 	lsl.w	r4, r2, r7
   86df8:	fa00 f507 	lsl.w	r5, r0, r7
   86dfc:	431e      	orrs	r6, r3
   86dfe:	0c21      	lsrs	r1, r4, #16
   86e00:	fbb6 f2f1 	udiv	r2, r6, r1
   86e04:	fb01 6612 	mls	r6, r1, r2, r6
   86e08:	b2a0      	uxth	r0, r4
   86e0a:	fb00 f302 	mul.w	r3, r0, r2
   86e0e:	0c2f      	lsrs	r7, r5, #16
   86e10:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   86e14:	42b3      	cmp	r3, r6
   86e16:	d909      	bls.n	86e2c <__udivdi3+0x5c>
   86e18:	1936      	adds	r6, r6, r4
   86e1a:	f102 37ff 	add.w	r7, r2, #4294967295
   86e1e:	f080 80fd 	bcs.w	8701c <__udivdi3+0x24c>
   86e22:	42b3      	cmp	r3, r6
   86e24:	f240 80fa 	bls.w	8701c <__udivdi3+0x24c>
   86e28:	3a02      	subs	r2, #2
   86e2a:	4426      	add	r6, r4
   86e2c:	1af6      	subs	r6, r6, r3
   86e2e:	fbb6 f3f1 	udiv	r3, r6, r1
   86e32:	fb01 6113 	mls	r1, r1, r3, r6
   86e36:	fb00 f003 	mul.w	r0, r0, r3
   86e3a:	b2ad      	uxth	r5, r5
   86e3c:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   86e40:	4288      	cmp	r0, r1
   86e42:	d908      	bls.n	86e56 <__udivdi3+0x86>
   86e44:	1909      	adds	r1, r1, r4
   86e46:	f103 36ff 	add.w	r6, r3, #4294967295
   86e4a:	f080 80e9 	bcs.w	87020 <__udivdi3+0x250>
   86e4e:	4288      	cmp	r0, r1
   86e50:	f240 80e6 	bls.w	87020 <__udivdi3+0x250>
   86e54:	3b02      	subs	r3, #2
   86e56:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86e5a:	2300      	movs	r3, #0
   86e5c:	4610      	mov	r0, r2
   86e5e:	4619      	mov	r1, r3
   86e60:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86e64:	4770      	bx	lr
   86e66:	428b      	cmp	r3, r1
   86e68:	d84c      	bhi.n	86f04 <__udivdi3+0x134>
   86e6a:	fab3 f683 	clz	r6, r3
   86e6e:	2e00      	cmp	r6, #0
   86e70:	d14f      	bne.n	86f12 <__udivdi3+0x142>
   86e72:	428b      	cmp	r3, r1
   86e74:	d302      	bcc.n	86e7c <__udivdi3+0xac>
   86e76:	4282      	cmp	r2, r0
   86e78:	f200 80dd 	bhi.w	87036 <__udivdi3+0x266>
   86e7c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86e80:	2300      	movs	r3, #0
   86e82:	2201      	movs	r2, #1
   86e84:	4610      	mov	r0, r2
   86e86:	4619      	mov	r1, r3
   86e88:	4770      	bx	lr
   86e8a:	b912      	cbnz	r2, 86e92 <__udivdi3+0xc2>
   86e8c:	2401      	movs	r4, #1
   86e8e:	fbb4 f4f2 	udiv	r4, r4, r2
   86e92:	fab4 f284 	clz	r2, r4
   86e96:	2a00      	cmp	r2, #0
   86e98:	f040 8082 	bne.w	86fa0 <__udivdi3+0x1d0>
   86e9c:	1b09      	subs	r1, r1, r4
   86e9e:	0c26      	lsrs	r6, r4, #16
   86ea0:	b2a7      	uxth	r7, r4
   86ea2:	2301      	movs	r3, #1
   86ea4:	fbb1 f0f6 	udiv	r0, r1, r6
   86ea8:	fb06 1110 	mls	r1, r6, r0, r1
   86eac:	fb07 f200 	mul.w	r2, r7, r0
   86eb0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   86eb4:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   86eb8:	428a      	cmp	r2, r1
   86eba:	d907      	bls.n	86ecc <__udivdi3+0xfc>
   86ebc:	1909      	adds	r1, r1, r4
   86ebe:	f100 3cff 	add.w	ip, r0, #4294967295
   86ec2:	d202      	bcs.n	86eca <__udivdi3+0xfa>
   86ec4:	428a      	cmp	r2, r1
   86ec6:	f200 80c8 	bhi.w	8705a <__udivdi3+0x28a>
   86eca:	4660      	mov	r0, ip
   86ecc:	1a89      	subs	r1, r1, r2
   86ece:	fbb1 f2f6 	udiv	r2, r1, r6
   86ed2:	fb06 1112 	mls	r1, r6, r2, r1
   86ed6:	fb07 f702 	mul.w	r7, r7, r2
   86eda:	b2ad      	uxth	r5, r5
   86edc:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   86ee0:	42af      	cmp	r7, r5
   86ee2:	d908      	bls.n	86ef6 <__udivdi3+0x126>
   86ee4:	192c      	adds	r4, r5, r4
   86ee6:	f102 31ff 	add.w	r1, r2, #4294967295
   86eea:	f080 809b 	bcs.w	87024 <__udivdi3+0x254>
   86eee:	42a7      	cmp	r7, r4
   86ef0:	f240 8098 	bls.w	87024 <__udivdi3+0x254>
   86ef4:	3a02      	subs	r2, #2
   86ef6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   86efa:	4610      	mov	r0, r2
   86efc:	4619      	mov	r1, r3
   86efe:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86f02:	4770      	bx	lr
   86f04:	2300      	movs	r3, #0
   86f06:	461a      	mov	r2, r3
   86f08:	4610      	mov	r0, r2
   86f0a:	4619      	mov	r1, r3
   86f0c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   86f10:	4770      	bx	lr
   86f12:	f1c6 0520 	rsb	r5, r6, #32
   86f16:	fa22 f705 	lsr.w	r7, r2, r5
   86f1a:	fa03 f406 	lsl.w	r4, r3, r6
   86f1e:	fa21 f305 	lsr.w	r3, r1, r5
   86f22:	fa01 fb06 	lsl.w	fp, r1, r6
   86f26:	fa20 f505 	lsr.w	r5, r0, r5
   86f2a:	433c      	orrs	r4, r7
   86f2c:	ea4f 4814 	mov.w	r8, r4, lsr #16
   86f30:	fbb3 fcf8 	udiv	ip, r3, r8
   86f34:	fb08 331c 	mls	r3, r8, ip, r3
   86f38:	fa1f f984 	uxth.w	r9, r4
   86f3c:	fb09 fa0c 	mul.w	sl, r9, ip
   86f40:	ea45 0b0b 	orr.w	fp, r5, fp
   86f44:	ea4f 451b 	mov.w	r5, fp, lsr #16
   86f48:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   86f4c:	459a      	cmp	sl, r3
   86f4e:	fa02 f206 	lsl.w	r2, r2, r6
   86f52:	d904      	bls.n	86f5e <__udivdi3+0x18e>
   86f54:	191b      	adds	r3, r3, r4
   86f56:	f10c 35ff 	add.w	r5, ip, #4294967295
   86f5a:	d36f      	bcc.n	8703c <__udivdi3+0x26c>
   86f5c:	46ac      	mov	ip, r5
   86f5e:	ebca 0303 	rsb	r3, sl, r3
   86f62:	fbb3 f5f8 	udiv	r5, r3, r8
   86f66:	fb08 3315 	mls	r3, r8, r5, r3
   86f6a:	fb09 f905 	mul.w	r9, r9, r5
   86f6e:	fa1f fb8b 	uxth.w	fp, fp
   86f72:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   86f76:	45b9      	cmp	r9, r7
   86f78:	d904      	bls.n	86f84 <__udivdi3+0x1b4>
   86f7a:	193f      	adds	r7, r7, r4
   86f7c:	f105 33ff 	add.w	r3, r5, #4294967295
   86f80:	d362      	bcc.n	87048 <__udivdi3+0x278>
   86f82:	461d      	mov	r5, r3
   86f84:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   86f88:	fbac 2302 	umull	r2, r3, ip, r2
   86f8c:	ebc9 0707 	rsb	r7, r9, r7
   86f90:	429f      	cmp	r7, r3
   86f92:	f04f 0500 	mov.w	r5, #0
   86f96:	d34a      	bcc.n	8702e <__udivdi3+0x25e>
   86f98:	d046      	beq.n	87028 <__udivdi3+0x258>
   86f9a:	4662      	mov	r2, ip
   86f9c:	462b      	mov	r3, r5
   86f9e:	e75d      	b.n	86e5c <__udivdi3+0x8c>
   86fa0:	4094      	lsls	r4, r2
   86fa2:	f1c2 0920 	rsb	r9, r2, #32
   86fa6:	fa21 fc09 	lsr.w	ip, r1, r9
   86faa:	4091      	lsls	r1, r2
   86fac:	fa20 f909 	lsr.w	r9, r0, r9
   86fb0:	0c26      	lsrs	r6, r4, #16
   86fb2:	fbbc f8f6 	udiv	r8, ip, r6
   86fb6:	fb06 cc18 	mls	ip, r6, r8, ip
   86fba:	b2a7      	uxth	r7, r4
   86fbc:	fb07 f308 	mul.w	r3, r7, r8
   86fc0:	ea49 0901 	orr.w	r9, r9, r1
   86fc4:	ea4f 4119 	mov.w	r1, r9, lsr #16
   86fc8:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   86fcc:	4563      	cmp	r3, ip
   86fce:	fa00 f502 	lsl.w	r5, r0, r2
   86fd2:	d909      	bls.n	86fe8 <__udivdi3+0x218>
   86fd4:	eb1c 0c04 	adds.w	ip, ip, r4
   86fd8:	f108 32ff 	add.w	r2, r8, #4294967295
   86fdc:	d23b      	bcs.n	87056 <__udivdi3+0x286>
   86fde:	4563      	cmp	r3, ip
   86fe0:	d939      	bls.n	87056 <__udivdi3+0x286>
   86fe2:	f1a8 0802 	sub.w	r8, r8, #2
   86fe6:	44a4      	add	ip, r4
   86fe8:	ebc3 0c0c 	rsb	ip, r3, ip
   86fec:	fbbc f3f6 	udiv	r3, ip, r6
   86ff0:	fb06 c113 	mls	r1, r6, r3, ip
   86ff4:	fb07 f203 	mul.w	r2, r7, r3
   86ff8:	fa1f f989 	uxth.w	r9, r9
   86ffc:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   87000:	428a      	cmp	r2, r1
   87002:	d907      	bls.n	87014 <__udivdi3+0x244>
   87004:	1909      	adds	r1, r1, r4
   87006:	f103 30ff 	add.w	r0, r3, #4294967295
   8700a:	d222      	bcs.n	87052 <__udivdi3+0x282>
   8700c:	428a      	cmp	r2, r1
   8700e:	d920      	bls.n	87052 <__udivdi3+0x282>
   87010:	3b02      	subs	r3, #2
   87012:	4421      	add	r1, r4
   87014:	1a89      	subs	r1, r1, r2
   87016:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8701a:	e743      	b.n	86ea4 <__udivdi3+0xd4>
   8701c:	463a      	mov	r2, r7
   8701e:	e705      	b.n	86e2c <__udivdi3+0x5c>
   87020:	4633      	mov	r3, r6
   87022:	e718      	b.n	86e56 <__udivdi3+0x86>
   87024:	460a      	mov	r2, r1
   87026:	e766      	b.n	86ef6 <__udivdi3+0x126>
   87028:	40b0      	lsls	r0, r6
   8702a:	4290      	cmp	r0, r2
   8702c:	d2b5      	bcs.n	86f9a <__udivdi3+0x1ca>
   8702e:	f10c 32ff 	add.w	r2, ip, #4294967295
   87032:	2300      	movs	r3, #0
   87034:	e712      	b.n	86e5c <__udivdi3+0x8c>
   87036:	4633      	mov	r3, r6
   87038:	4632      	mov	r2, r6
   8703a:	e70f      	b.n	86e5c <__udivdi3+0x8c>
   8703c:	459a      	cmp	sl, r3
   8703e:	d98d      	bls.n	86f5c <__udivdi3+0x18c>
   87040:	f1ac 0c02 	sub.w	ip, ip, #2
   87044:	4423      	add	r3, r4
   87046:	e78a      	b.n	86f5e <__udivdi3+0x18e>
   87048:	45b9      	cmp	r9, r7
   8704a:	d99a      	bls.n	86f82 <__udivdi3+0x1b2>
   8704c:	3d02      	subs	r5, #2
   8704e:	4427      	add	r7, r4
   87050:	e798      	b.n	86f84 <__udivdi3+0x1b4>
   87052:	4603      	mov	r3, r0
   87054:	e7de      	b.n	87014 <__udivdi3+0x244>
   87056:	4690      	mov	r8, r2
   87058:	e7c6      	b.n	86fe8 <__udivdi3+0x218>
   8705a:	3802      	subs	r0, #2
   8705c:	4421      	add	r1, r4
   8705e:	e735      	b.n	86ecc <__udivdi3+0xfc>
   87060:	00000001 	.word	0x00000001
   87064:	00000002 	.word	0x00000002
   87068:	00000004 	.word	0x00000004
   8706c:	00000008 	.word	0x00000008
   87070:	00000010 	.word	0x00000010
   87074:	00000020 	.word	0x00000020
   87078:	00000040 	.word	0x00000040
   8707c:	00000080 	.word	0x00000080
   87080:	00000100 	.word	0x00000100
   87084:	00000200 	.word	0x00000200
   87088:	00000400 	.word	0x00000400
   8708c:	52415453 	.word	0x52415453
   87090:	00000054 	.word	0x00000054
   87094:	4956414e 	.word	0x4956414e
   87098:	00000000 	.word	0x00000000
   8709c:	00006425 	.word	0x00006425
   870a0:	45564f4d 	.word	0x45564f4d
   870a4:	00000000 	.word	0x00000000
   870a8:	4f464542 	.word	0x4f464542
   870ac:	52204552 	.word	0x52204552
   870b0:	5441544f 	.word	0x5441544f
   870b4:	00000045 	.word	0x00000045
   870b8:	41544f52 	.word	0x41544f52
   870bc:	00004554 	.word	0x00004554
   870c0:	534f4c43 	.word	0x534f4c43
   870c4:	00000045 	.word	0x00000045
   870c8:	09097325 	.word	0x09097325
   870cc:	25096325 	.word	0x25096325
   870d0:	75250975 	.word	0x75250975
   870d4:	0d752509 	.word	0x0d752509
   870d8:	0000000a 	.word	0x0000000a
   870dc:	454c4449 	.word	0x454c4449
   870e0:	00000000 	.word	0x00000000
   870e4:	00000a0d 	.word	0x00000a0d
   870e8:	20726d54 	.word	0x20726d54
   870ec:	00637653 	.word	0x00637653
   870f0:	25202d2d 	.word	0x25202d2d
   870f4:	000d0a73 	.word	0x000d0a73
   870f8:	75647241 	.word	0x75647241
   870fc:	206f6e69 	.word	0x206f6e69
   87100:	2f657544 	.word	0x2f657544
   87104:	00000058 	.word	0x00000058
   87108:	43202d2d 	.word	0x43202d2d
   8710c:	69706d6f 	.word	0x69706d6f
   87110:	3a64656c 	.word	0x3a64656c
   87114:	20732520 	.word	0x20732520
   87118:	2d207325 	.word	0x2d207325
   8711c:	000d0a2d 	.word	0x000d0a2d
   87120:	2079614d 	.word	0x2079614d
   87124:	32203231 	.word	0x32203231
   87128:	00373130 	.word	0x00373130
   8712c:	353a3930 	.word	0x353a3930
   87130:	34313a34 	.word	0x34313a34
   87134:	00000000 	.word	0x00000000
   87138:	65766f4d 	.word	0x65766f4d
   8713c:	00000000 	.word	0x00000000
   87140:	6c696146 	.word	0x6c696146
   87144:	74206465 	.word	0x74206465
   87148:	6574206f 	.word	0x6574206f
   8714c:	74207473 	.word	0x74207473
   87150:	5f6b7361 	.word	0x5f6b7361
   87154:	65766f4d 	.word	0x65766f4d
   87158:	73617420 	.word	0x73617420
   8715c:	000a0d6b 	.word	0x000a0d6b

00087160 <atanlo>:
   87160:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   87170:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00087180 <atanhi>:
   87180:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   87190:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   871a0:	74727173 00000000 00000043              sqrt....C...

000871ac <_global_impure_ptr>:
   871ac:	20070178 33323130 37363534 42413938     x.. 0123456789AB
   871bc:	46454443 00000000 33323130 37363534     CDEF....01234567
   871cc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   871dc:	0000296c                                l)..

000871e0 <zeroes.6721>:
   871e0:	30303030 30303030 30303030 30303030     0000000000000000

000871f0 <blanks.6720>:
   871f0:	20202020 20202020 20202020 20202020                     

00087200 <_init>:
   87200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87202:	bf00      	nop
   87204:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87206:	bc08      	pop	{r3}
   87208:	469e      	mov	lr, r3
   8720a:	4770      	bx	lr

0008720c <__init_array_start>:
   8720c:	00085241 	.word	0x00085241

00087210 <__frame_dummy_init_array_entry>:
   87210:	00080119                                ....

00087214 <_fini>:
   87214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87216:	bf00      	nop
   87218:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8721a:	bc08      	pop	{r3}
   8721c:	469e      	mov	lr, r3
   8721e:	4770      	bx	lr

00087220 <__fini_array_start>:
   87220:	000800f5 	.word	0x000800f5
=======
=======
>>>>>>> master
   83960:	2000      	movs	r0, #0
   83962:	4770      	bx	lr

00083964 <main>:
 xTaskHandle xTaskMove=NULL;
 xTaskHandle xTaskCom = NULL;
 xTaskHandle xTaskCoordinate=NULL;

int main (void)
{
   83964:	b510      	push	{r4, lr}
   83966:	b084      	sub	sp, #16
	sysclk_init();
   83968:	4b2b      	ldr	r3, [pc, #172]	; (83a18 <main+0xb4>)
   8396a:	4798      	blx	r3
	board_init();
   8396c:	4b2b      	ldr	r3, [pc, #172]	; (83a1c <main+0xb8>)
   8396e:	4798      	blx	r3
	configureConsole();
   83970:	4b2b      	ldr	r3, [pc, #172]	; (83a20 <main+0xbc>)
   83972:	4798      	blx	r3
	attach_interupt();
   83974:	4b2b      	ldr	r3, [pc, #172]	; (83a24 <main+0xc0>)
   83976:	4798      	blx	r3
	PWM_init();
   83978:	4b2b      	ldr	r3, [pc, #172]	; (83a28 <main+0xc4>)
   8397a:	4798      	blx	r3
	
	/* Arlo robot initialization */
	arlo_init();
   8397c:	4b2b      	ldr	r3, [pc, #172]	; (83a2c <main+0xc8>)
   8397e:	4798      	blx	r3
	coordinatesInit();
   83980:	4b2b      	ldr	r3, [pc, #172]	; (83a30 <main+0xcc>)
   83982:	4798      	blx	r3
	
	/* Print info in terminal Window*/
	printf("-- %s\n\r", BOARD_NAME);
   83984:	482b      	ldr	r0, [pc, #172]	; (83a34 <main+0xd0>)
   83986:	492c      	ldr	r1, [pc, #176]	; (83a38 <main+0xd4>)
   83988:	4c2c      	ldr	r4, [pc, #176]	; (83a3c <main+0xd8>)
   8398a:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   8398c:	482c      	ldr	r0, [pc, #176]	; (83a40 <main+0xdc>)
   8398e:	492d      	ldr	r1, [pc, #180]	; (83a44 <main+0xe0>)
   83990:	4a2d      	ldr	r2, [pc, #180]	; (83a48 <main+0xe4>)
   83992:	47a0      	blx	r4
	
	/* Create the task with the third priority the task_Move*/
	if (xTaskCreate(task_move, (const signed char * const) "Move", TASK_MOVE_STACK_SIZE, NULL, TASK_MOVE_STACK_PRIORITY, &xTaskMove) != pdPASS) {
   83994:	2306      	movs	r3, #6
   83996:	9300      	str	r3, [sp, #0]
   83998:	4b2c      	ldr	r3, [pc, #176]	; (83a4c <main+0xe8>)
   8399a:	9301      	str	r3, [sp, #4]
   8399c:	2300      	movs	r3, #0
   8399e:	9302      	str	r3, [sp, #8]
   839a0:	9303      	str	r3, [sp, #12]
   839a2:	482b      	ldr	r0, [pc, #172]	; (83a50 <main+0xec>)
   839a4:	492b      	ldr	r1, [pc, #172]	; (83a54 <main+0xf0>)
   839a6:	f44f 7280 	mov.w	r2, #256	; 0x100
   839aa:	4c2b      	ldr	r4, [pc, #172]	; (83a58 <main+0xf4>)
   839ac:	47a0      	blx	r4
   839ae:	2801      	cmp	r0, #1
   839b0:	d002      	beq.n	839b8 <main+0x54>
		printf("Failed to test task_Move task\r\n");
   839b2:	482a      	ldr	r0, [pc, #168]	; (83a5c <main+0xf8>)
   839b4:	4b21      	ldr	r3, [pc, #132]	; (83a3c <main+0xd8>)
   839b6:	4798      	blx	r3
	}
	
	// 	/* Create the task with the second priority the task_GetCordinates*/
	 	if (xTaskCreate(task_getCordinates, (const signed char * const) "Get", TASK_GET_STACK_SIZE, NULL, TASK_GET_STACK_PRIORITY, &xTaskCoordinate) != pdPASS) {
   839b8:	2304      	movs	r3, #4
   839ba:	9300      	str	r3, [sp, #0]
   839bc:	4b28      	ldr	r3, [pc, #160]	; (83a60 <main+0xfc>)
   839be:	9301      	str	r3, [sp, #4]
   839c0:	2300      	movs	r3, #0
   839c2:	9302      	str	r3, [sp, #8]
   839c4:	9303      	str	r3, [sp, #12]
   839c6:	4827      	ldr	r0, [pc, #156]	; (83a64 <main+0x100>)
   839c8:	4927      	ldr	r1, [pc, #156]	; (83a68 <main+0x104>)
   839ca:	f44f 7280 	mov.w	r2, #256	; 0x100
   839ce:	4c22      	ldr	r4, [pc, #136]	; (83a58 <main+0xf4>)
   839d0:	47a0      	blx	r4
   839d2:	2801      	cmp	r0, #1
   839d4:	d002      	beq.n	839dc <main+0x78>
 		printf("Failed to test GetCordinates task\r\n");
   839d6:	4825      	ldr	r0, [pc, #148]	; (83a6c <main+0x108>)
   839d8:	4b18      	ldr	r3, [pc, #96]	; (83a3c <main+0xd8>)
   839da:	4798      	blx	r3
	 	}
	
	// 		/* Create the task with the least priority the task task_UnoComm */
	 	if (xTaskCreate(task_unoComm, (const signed char * const) "UNO", TASK_UNO_STACK_SIZE, NULL, TASK_UNO_STACK_PRIORITY, &xTaskCom) != pdPASS) {
   839dc:	2303      	movs	r3, #3
   839de:	9300      	str	r3, [sp, #0]
   839e0:	4b23      	ldr	r3, [pc, #140]	; (83a70 <main+0x10c>)
   839e2:	9301      	str	r3, [sp, #4]
   839e4:	2300      	movs	r3, #0
   839e6:	9302      	str	r3, [sp, #8]
   839e8:	9303      	str	r3, [sp, #12]
   839ea:	4822      	ldr	r0, [pc, #136]	; (83a74 <main+0x110>)
   839ec:	4922      	ldr	r1, [pc, #136]	; (83a78 <main+0x114>)
   839ee:	f44f 7280 	mov.w	r2, #256	; 0x100
   839f2:	4c19      	ldr	r4, [pc, #100]	; (83a58 <main+0xf4>)
   839f4:	47a0      	blx	r4
   839f6:	2801      	cmp	r0, #1
   839f8:	d002      	beq.n	83a00 <main+0x9c>
	 		printf("Failed to test UnoComm task\r\n");
   839fa:	4820      	ldr	r0, [pc, #128]	; (83a7c <main+0x118>)
   839fc:	4b0f      	ldr	r3, [pc, #60]	; (83a3c <main+0xd8>)
   839fe:	4798      	blx	r3
	 	}
		 
		 vTaskSuspend(xTaskCom);
   83a00:	4b1b      	ldr	r3, [pc, #108]	; (83a70 <main+0x10c>)
   83a02:	6818      	ldr	r0, [r3, #0]
   83a04:	4c1e      	ldr	r4, [pc, #120]	; (83a80 <main+0x11c>)
   83a06:	47a0      	blx	r4
		 vTaskSuspend(xTaskCoordinate);
   83a08:	4b15      	ldr	r3, [pc, #84]	; (83a60 <main+0xfc>)
   83a0a:	6818      	ldr	r0, [r3, #0]
   83a0c:	47a0      	blx	r4
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   83a0e:	4b1d      	ldr	r3, [pc, #116]	; (83a84 <main+0x120>)
   83a10:	4798      	blx	r3
}
   83a12:	2000      	movs	r0, #0
   83a14:	b004      	add	sp, #16
   83a16:	bd10      	pop	{r4, pc}
   83a18:	000831c5 	.word	0x000831c5
   83a1c:	00083229 	.word	0x00083229
   83a20:	00080935 	.word	0x00080935
   83a24:	00080e7d 	.word	0x00080e7d
   83a28:	00080d71 	.word	0x00080d71
   83a2c:	00080191 	.word	0x00080191
   83a30:	00081401 	.word	0x00081401
   83a34:	00087ad8 	.word	0x00087ad8
   83a38:	00087ae0 	.word	0x00087ae0
   83a3c:	000849f1 	.word	0x000849f1
   83a40:	00087af0 	.word	0x00087af0
   83a44:	00087b08 	.word	0x00087b08
   83a48:	00087b14 	.word	0x00087b14
   83a4c:	20078ca0 	.word	0x20078ca0
   83a50:	00081751 	.word	0x00081751
   83a54:	00087b20 	.word	0x00087b20
   83a58:	00082379 	.word	0x00082379
   83a5c:	00087b28 	.word	0x00087b28
   83a60:	20078c98 	.word	0x20078c98
   83a64:	00081079 	.word	0x00081079
   83a68:	00087b48 	.word	0x00087b48
   83a6c:	00087b50 	.word	0x00087b50
   83a70:	20078c9c 	.word	0x20078c9c
   83a74:	00080f25 	.word	0x00080f25
   83a78:	00087b74 	.word	0x00087b74
   83a7c:	00087b78 	.word	0x00087b78
   83a80:	00082ac1 	.word	0x00082ac1
   83a84:	00082645 	.word	0x00082645

00083a88 <atan>:
   83a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83a8c:	4bb6      	ldr	r3, [pc, #728]	; (83d68 <atan+0x2e0>)
   83a8e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   83a92:	429e      	cmp	r6, r3
   83a94:	b083      	sub	sp, #12
   83a96:	4604      	mov	r4, r0
   83a98:	460d      	mov	r5, r1
   83a9a:	4689      	mov	r9, r1
   83a9c:	dd0f      	ble.n	83abe <atan+0x36>
   83a9e:	49b3      	ldr	r1, [pc, #716]	; (83d6c <atan+0x2e4>)
   83aa0:	428e      	cmp	r6, r1
   83aa2:	f300 80b3 	bgt.w	83c0c <atan+0x184>
   83aa6:	f000 80ae 	beq.w	83c06 <atan+0x17e>
   83aaa:	f1b9 0f00 	cmp.w	r9, #0
   83aae:	f340 80ef 	ble.w	83c90 <atan+0x208>
   83ab2:	a191      	add	r1, pc, #580	; (adr r1, 83cf8 <atan+0x270>)
   83ab4:	e9d1 0100 	ldrd	r0, r1, [r1]
   83ab8:	b003      	add	sp, #12
   83aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83abe:	4bac      	ldr	r3, [pc, #688]	; (83d70 <atan+0x2e8>)
   83ac0:	429e      	cmp	r6, r3
   83ac2:	f300 80bd 	bgt.w	83c40 <atan+0x1b8>
   83ac6:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
   83aca:	429e      	cmp	r6, r3
   83acc:	f340 80a7 	ble.w	83c1e <atan+0x196>
   83ad0:	f04f 3cff 	mov.w	ip, #4294967295
   83ad4:	4622      	mov	r2, r4
   83ad6:	462b      	mov	r3, r5
   83ad8:	4620      	mov	r0, r4
   83ada:	4629      	mov	r1, r5
   83adc:	f8cd c004 	str.w	ip, [sp, #4]
   83ae0:	f000 fc76 	bl	843d0 <__aeabi_dmul>
   83ae4:	4602      	mov	r2, r0
   83ae6:	460b      	mov	r3, r1
   83ae8:	4682      	mov	sl, r0
   83aea:	468b      	mov	fp, r1
   83aec:	f000 fc70 	bl	843d0 <__aeabi_dmul>
   83af0:	a383      	add	r3, pc, #524	; (adr r3, 83d00 <atan+0x278>)
   83af2:	e9d3 2300 	ldrd	r2, r3, [r3]
   83af6:	4606      	mov	r6, r0
   83af8:	460f      	mov	r7, r1
   83afa:	f000 fc69 	bl	843d0 <__aeabi_dmul>
   83afe:	a382      	add	r3, pc, #520	; (adr r3, 83d08 <atan+0x280>)
   83b00:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b04:	f000 fab2 	bl	8406c <__adddf3>
   83b08:	4632      	mov	r2, r6
   83b0a:	463b      	mov	r3, r7
   83b0c:	f000 fc60 	bl	843d0 <__aeabi_dmul>
   83b10:	a37f      	add	r3, pc, #508	; (adr r3, 83d10 <atan+0x288>)
   83b12:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b16:	f000 faa9 	bl	8406c <__adddf3>
   83b1a:	4632      	mov	r2, r6
   83b1c:	463b      	mov	r3, r7
   83b1e:	f000 fc57 	bl	843d0 <__aeabi_dmul>
   83b22:	a37d      	add	r3, pc, #500	; (adr r3, 83d18 <atan+0x290>)
   83b24:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b28:	f000 faa0 	bl	8406c <__adddf3>
   83b2c:	4632      	mov	r2, r6
   83b2e:	463b      	mov	r3, r7
   83b30:	f000 fc4e 	bl	843d0 <__aeabi_dmul>
   83b34:	a37a      	add	r3, pc, #488	; (adr r3, 83d20 <atan+0x298>)
   83b36:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b3a:	f000 fa97 	bl	8406c <__adddf3>
   83b3e:	4632      	mov	r2, r6
   83b40:	463b      	mov	r3, r7
   83b42:	f000 fc45 	bl	843d0 <__aeabi_dmul>
   83b46:	a378      	add	r3, pc, #480	; (adr r3, 83d28 <atan+0x2a0>)
   83b48:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b4c:	f000 fa8e 	bl	8406c <__adddf3>
   83b50:	4652      	mov	r2, sl
   83b52:	465b      	mov	r3, fp
   83b54:	f000 fc3c 	bl	843d0 <__aeabi_dmul>
   83b58:	a375      	add	r3, pc, #468	; (adr r3, 83d30 <atan+0x2a8>)
   83b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b5e:	4682      	mov	sl, r0
   83b60:	468b      	mov	fp, r1
   83b62:	4630      	mov	r0, r6
   83b64:	4639      	mov	r1, r7
   83b66:	f000 fc33 	bl	843d0 <__aeabi_dmul>
   83b6a:	a373      	add	r3, pc, #460	; (adr r3, 83d38 <atan+0x2b0>)
   83b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b70:	f000 fa7a 	bl	84068 <__aeabi_dsub>
   83b74:	4632      	mov	r2, r6
   83b76:	463b      	mov	r3, r7
   83b78:	f000 fc2a 	bl	843d0 <__aeabi_dmul>
   83b7c:	a370      	add	r3, pc, #448	; (adr r3, 83d40 <atan+0x2b8>)
   83b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b82:	f000 fa71 	bl	84068 <__aeabi_dsub>
   83b86:	4632      	mov	r2, r6
   83b88:	463b      	mov	r3, r7
   83b8a:	f000 fc21 	bl	843d0 <__aeabi_dmul>
   83b8e:	a36e      	add	r3, pc, #440	; (adr r3, 83d48 <atan+0x2c0>)
   83b90:	e9d3 2300 	ldrd	r2, r3, [r3]
   83b94:	f000 fa68 	bl	84068 <__aeabi_dsub>
   83b98:	4632      	mov	r2, r6
   83b9a:	463b      	mov	r3, r7
   83b9c:	f000 fc18 	bl	843d0 <__aeabi_dmul>
   83ba0:	a36b      	add	r3, pc, #428	; (adr r3, 83d50 <atan+0x2c8>)
   83ba2:	e9d3 2300 	ldrd	r2, r3, [r3]
   83ba6:	f000 fa5f 	bl	84068 <__aeabi_dsub>
   83baa:	4632      	mov	r2, r6
   83bac:	463b      	mov	r3, r7
   83bae:	f000 fc0f 	bl	843d0 <__aeabi_dmul>
   83bb2:	f8dd c004 	ldr.w	ip, [sp, #4]
   83bb6:	4602      	mov	r2, r0
   83bb8:	f1bc 3fff 	cmp.w	ip, #4294967295
   83bbc:	460b      	mov	r3, r1
   83bbe:	d06b      	beq.n	83c98 <atan+0x210>
   83bc0:	4650      	mov	r0, sl
   83bc2:	4659      	mov	r1, fp
   83bc4:	ea4f 06cc 	mov.w	r6, ip, lsl #3
   83bc8:	f000 fa50 	bl	8406c <__adddf3>
   83bcc:	4622      	mov	r2, r4
   83bce:	462b      	mov	r3, r5
   83bd0:	f000 fbfe 	bl	843d0 <__aeabi_dmul>
   83bd4:	4f67      	ldr	r7, [pc, #412]	; (83d74 <atan+0x2ec>)
   83bd6:	4b68      	ldr	r3, [pc, #416]	; (83d78 <atan+0x2f0>)
   83bd8:	4437      	add	r7, r6
   83bda:	441e      	add	r6, r3
   83bdc:	e9d6 2300 	ldrd	r2, r3, [r6]
   83be0:	f000 fa42 	bl	84068 <__aeabi_dsub>
   83be4:	4622      	mov	r2, r4
   83be6:	462b      	mov	r3, r5
   83be8:	f000 fa3e 	bl	84068 <__aeabi_dsub>
   83bec:	4602      	mov	r2, r0
   83bee:	460b      	mov	r3, r1
   83bf0:	e9d7 0100 	ldrd	r0, r1, [r7]
   83bf4:	f000 fa38 	bl	84068 <__aeabi_dsub>
   83bf8:	f1b9 0f00 	cmp.w	r9, #0
   83bfc:	da0c      	bge.n	83c18 <atan+0x190>
   83bfe:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
   83c02:	4629      	mov	r1, r5
   83c04:	e008      	b.n	83c18 <atan+0x190>
   83c06:	2800      	cmp	r0, #0
   83c08:	f43f af4f 	beq.w	83aaa <atan+0x22>
   83c0c:	4620      	mov	r0, r4
   83c0e:	4629      	mov	r1, r5
   83c10:	4622      	mov	r2, r4
   83c12:	462b      	mov	r3, r5
   83c14:	f000 fa2a 	bl	8406c <__adddf3>
   83c18:	b003      	add	sp, #12
   83c1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c1e:	a34e      	add	r3, pc, #312	; (adr r3, 83d58 <atan+0x2d0>)
   83c20:	e9d3 2300 	ldrd	r2, r3, [r3]
   83c24:	f000 fa22 	bl	8406c <__adddf3>
   83c28:	2200      	movs	r2, #0
   83c2a:	4b54      	ldr	r3, [pc, #336]	; (83d7c <atan+0x2f4>)
   83c2c:	f000 fe60 	bl	848f0 <__aeabi_dcmpgt>
   83c30:	2800      	cmp	r0, #0
   83c32:	f43f af4d 	beq.w	83ad0 <atan+0x48>
   83c36:	4620      	mov	r0, r4
   83c38:	4629      	mov	r1, r5
   83c3a:	b003      	add	sp, #12
   83c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83c40:	f000 f8ca 	bl	83dd8 <fabs>
   83c44:	4b4e      	ldr	r3, [pc, #312]	; (83d80 <atan+0x2f8>)
   83c46:	4604      	mov	r4, r0
   83c48:	429e      	cmp	r6, r3
   83c4a:	460d      	mov	r5, r1
   83c4c:	dc33      	bgt.n	83cb6 <atan+0x22e>
   83c4e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
   83c52:	429e      	cmp	r6, r3
   83c54:	f300 80a5 	bgt.w	83da2 <atan+0x31a>
   83c58:	4602      	mov	r2, r0
   83c5a:	460b      	mov	r3, r1
   83c5c:	f000 fa06 	bl	8406c <__adddf3>
   83c60:	2200      	movs	r2, #0
   83c62:	4b46      	ldr	r3, [pc, #280]	; (83d7c <atan+0x2f4>)
   83c64:	f000 fa00 	bl	84068 <__aeabi_dsub>
   83c68:	2200      	movs	r2, #0
   83c6a:	4606      	mov	r6, r0
   83c6c:	460f      	mov	r7, r1
   83c6e:	4620      	mov	r0, r4
   83c70:	4629      	mov	r1, r5
   83c72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   83c76:	f000 f9f9 	bl	8406c <__adddf3>
   83c7a:	4602      	mov	r2, r0
   83c7c:	460b      	mov	r3, r1
   83c7e:	4630      	mov	r0, r6
   83c80:	4639      	mov	r1, r7
   83c82:	f000 fccf 	bl	84624 <__aeabi_ddiv>
   83c86:	f04f 0c00 	mov.w	ip, #0
   83c8a:	4604      	mov	r4, r0
   83c8c:	460d      	mov	r5, r1
   83c8e:	e721      	b.n	83ad4 <atan+0x4c>
   83c90:	a133      	add	r1, pc, #204	; (adr r1, 83d60 <atan+0x2d8>)
   83c92:	e9d1 0100 	ldrd	r0, r1, [r1]
   83c96:	e7bf      	b.n	83c18 <atan+0x190>
   83c98:	4650      	mov	r0, sl
   83c9a:	4659      	mov	r1, fp
   83c9c:	f000 f9e6 	bl	8406c <__adddf3>
   83ca0:	4622      	mov	r2, r4
   83ca2:	462b      	mov	r3, r5
   83ca4:	f000 fb94 	bl	843d0 <__aeabi_dmul>
   83ca8:	4602      	mov	r2, r0
   83caa:	460b      	mov	r3, r1
   83cac:	4620      	mov	r0, r4
   83cae:	4629      	mov	r1, r5
   83cb0:	f000 f9da 	bl	84068 <__aeabi_dsub>
   83cb4:	e7b0      	b.n	83c18 <atan+0x190>
   83cb6:	4b33      	ldr	r3, [pc, #204]	; (83d84 <atan+0x2fc>)
   83cb8:	429e      	cmp	r6, r3
   83cba:	dc67      	bgt.n	83d8c <atan+0x304>
   83cbc:	2200      	movs	r2, #0
   83cbe:	4b32      	ldr	r3, [pc, #200]	; (83d88 <atan+0x300>)
   83cc0:	f000 f9d2 	bl	84068 <__aeabi_dsub>
   83cc4:	2200      	movs	r2, #0
   83cc6:	4606      	mov	r6, r0
   83cc8:	460f      	mov	r7, r1
   83cca:	4620      	mov	r0, r4
   83ccc:	4629      	mov	r1, r5
   83cce:	4b2e      	ldr	r3, [pc, #184]	; (83d88 <atan+0x300>)
   83cd0:	f000 fb7e 	bl	843d0 <__aeabi_dmul>
   83cd4:	2200      	movs	r2, #0
   83cd6:	4b29      	ldr	r3, [pc, #164]	; (83d7c <atan+0x2f4>)
   83cd8:	f000 f9c8 	bl	8406c <__adddf3>
   83cdc:	4602      	mov	r2, r0
   83cde:	460b      	mov	r3, r1
   83ce0:	4630      	mov	r0, r6
   83ce2:	4639      	mov	r1, r7
   83ce4:	f000 fc9e 	bl	84624 <__aeabi_ddiv>
   83ce8:	f04f 0c02 	mov.w	ip, #2
   83cec:	4604      	mov	r4, r0
   83cee:	460d      	mov	r5, r1
   83cf0:	e6f0      	b.n	83ad4 <atan+0x4c>
   83cf2:	bf00      	nop
   83cf4:	f3af 8000 	nop.w
   83cf8:	54442d18 	.word	0x54442d18
   83cfc:	3ff921fb 	.word	0x3ff921fb
   83d00:	e322da11 	.word	0xe322da11
   83d04:	3f90ad3a 	.word	0x3f90ad3a
   83d08:	24760deb 	.word	0x24760deb
   83d0c:	3fa97b4b 	.word	0x3fa97b4b
   83d10:	a0d03d51 	.word	0xa0d03d51
   83d14:	3fb10d66 	.word	0x3fb10d66
   83d18:	c54c206e 	.word	0xc54c206e
   83d1c:	3fb745cd 	.word	0x3fb745cd
   83d20:	920083ff 	.word	0x920083ff
   83d24:	3fc24924 	.word	0x3fc24924
   83d28:	5555550d 	.word	0x5555550d
   83d2c:	3fd55555 	.word	0x3fd55555
   83d30:	2c6a6c2f 	.word	0x2c6a6c2f
   83d34:	bfa2b444 	.word	0xbfa2b444
   83d38:	52defd9a 	.word	0x52defd9a
   83d3c:	3fadde2d 	.word	0x3fadde2d
   83d40:	af749a6d 	.word	0xaf749a6d
   83d44:	3fb3b0f2 	.word	0x3fb3b0f2
   83d48:	fe231671 	.word	0xfe231671
   83d4c:	3fbc71c6 	.word	0x3fbc71c6
   83d50:	9998ebc4 	.word	0x9998ebc4
   83d54:	3fc99999 	.word	0x3fc99999
   83d58:	8800759c 	.word	0x8800759c
   83d5c:	7e37e43c 	.word	0x7e37e43c
   83d60:	54442d18 	.word	0x54442d18
   83d64:	bff921fb 	.word	0xbff921fb
   83d68:	440fffff 	.word	0x440fffff
   83d6c:	7ff00000 	.word	0x7ff00000
   83d70:	3fdbffff 	.word	0x3fdbffff
   83d74:	00087bb8 	.word	0x00087bb8
   83d78:	00087b98 	.word	0x00087b98
   83d7c:	3ff00000 	.word	0x3ff00000
   83d80:	3ff2ffff 	.word	0x3ff2ffff
   83d84:	40037fff 	.word	0x40037fff
   83d88:	3ff80000 	.word	0x3ff80000
   83d8c:	4602      	mov	r2, r0
   83d8e:	460b      	mov	r3, r1
   83d90:	2000      	movs	r0, #0
   83d92:	490f      	ldr	r1, [pc, #60]	; (83dd0 <atan+0x348>)
   83d94:	f000 fc46 	bl	84624 <__aeabi_ddiv>
   83d98:	f04f 0c03 	mov.w	ip, #3
   83d9c:	4604      	mov	r4, r0
   83d9e:	460d      	mov	r5, r1
   83da0:	e698      	b.n	83ad4 <atan+0x4c>
   83da2:	2200      	movs	r2, #0
   83da4:	4b0b      	ldr	r3, [pc, #44]	; (83dd4 <atan+0x34c>)
   83da6:	f000 f95f 	bl	84068 <__aeabi_dsub>
   83daa:	2200      	movs	r2, #0
   83dac:	4606      	mov	r6, r0
   83dae:	460f      	mov	r7, r1
   83db0:	4620      	mov	r0, r4
   83db2:	4629      	mov	r1, r5
   83db4:	4b07      	ldr	r3, [pc, #28]	; (83dd4 <atan+0x34c>)
   83db6:	f000 f959 	bl	8406c <__adddf3>
   83dba:	4602      	mov	r2, r0
   83dbc:	460b      	mov	r3, r1
   83dbe:	4630      	mov	r0, r6
   83dc0:	4639      	mov	r1, r7
   83dc2:	f000 fc2f 	bl	84624 <__aeabi_ddiv>
   83dc6:	f04f 0c01 	mov.w	ip, #1
   83dca:	4604      	mov	r4, r0
   83dcc:	460d      	mov	r5, r1
   83dce:	e681      	b.n	83ad4 <atan+0x4c>
   83dd0:	bff00000 	.word	0xbff00000
   83dd4:	3ff00000 	.word	0x3ff00000

00083dd8 <fabs>:
   83dd8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83ddc:	4770      	bx	lr
   83dde:	bf00      	nop

00083de0 <sqrt>:
   83de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83de4:	b08a      	sub	sp, #40	; 0x28
   83de6:	4604      	mov	r4, r0
   83de8:	460d      	mov	r5, r1
   83dea:	f000 f84f 	bl	83e8c <__ieee754_sqrt>
   83dee:	f8df a098 	ldr.w	sl, [pc, #152]	; 83e88 <sqrt+0xa8>
   83df2:	4606      	mov	r6, r0
   83df4:	f99a 3000 	ldrsb.w	r3, [sl]
   83df8:	460f      	mov	r7, r1
   83dfa:	3301      	adds	r3, #1
   83dfc:	d00f      	beq.n	83e1e <sqrt+0x3e>
   83dfe:	4620      	mov	r0, r4
   83e00:	4629      	mov	r1, r5
   83e02:	f000 f903 	bl	8400c <__fpclassifyd>
   83e06:	b150      	cbz	r0, 83e1e <sqrt+0x3e>
   83e08:	f04f 0800 	mov.w	r8, #0
   83e0c:	f04f 0900 	mov.w	r9, #0
   83e10:	4642      	mov	r2, r8
   83e12:	464b      	mov	r3, r9
   83e14:	4620      	mov	r0, r4
   83e16:	4629      	mov	r1, r5
   83e18:	f000 fd4c 	bl	848b4 <__aeabi_dcmplt>
   83e1c:	b920      	cbnz	r0, 83e28 <sqrt+0x48>
   83e1e:	4630      	mov	r0, r6
   83e20:	4639      	mov	r1, r7
   83e22:	b00a      	add	sp, #40	; 0x28
   83e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e28:	4916      	ldr	r1, [pc, #88]	; (83e84 <sqrt+0xa4>)
   83e2a:	f89a 6000 	ldrb.w	r6, [sl]
   83e2e:	2201      	movs	r2, #1
   83e30:	2300      	movs	r3, #0
   83e32:	e9cd 4504 	strd	r4, r5, [sp, #16]
   83e36:	e9cd 4502 	strd	r4, r5, [sp, #8]
   83e3a:	9101      	str	r1, [sp, #4]
   83e3c:	9200      	str	r2, [sp, #0]
   83e3e:	9308      	str	r3, [sp, #32]
   83e40:	b966      	cbnz	r6, 83e5c <sqrt+0x7c>
   83e42:	e9cd 8906 	strd	r8, r9, [sp, #24]
   83e46:	4668      	mov	r0, sp
   83e48:	f000 f908 	bl	8405c <matherr>
   83e4c:	b180      	cbz	r0, 83e70 <sqrt+0x90>
   83e4e:	9b08      	ldr	r3, [sp, #32]
   83e50:	b99b      	cbnz	r3, 83e7a <sqrt+0x9a>
   83e52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   83e56:	b00a      	add	sp, #40	; 0x28
   83e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83e5c:	4640      	mov	r0, r8
   83e5e:	4649      	mov	r1, r9
   83e60:	4642      	mov	r2, r8
   83e62:	464b      	mov	r3, r9
   83e64:	f000 fbde 	bl	84624 <__aeabi_ddiv>
   83e68:	2e02      	cmp	r6, #2
   83e6a:	e9cd 0106 	strd	r0, r1, [sp, #24]
   83e6e:	d1ea      	bne.n	83e46 <sqrt+0x66>
   83e70:	f000 fd90 	bl	84994 <__errno>
   83e74:	2321      	movs	r3, #33	; 0x21
   83e76:	6003      	str	r3, [r0, #0]
   83e78:	e7e9      	b.n	83e4e <sqrt+0x6e>
   83e7a:	f000 fd8b 	bl	84994 <__errno>
   83e7e:	9b08      	ldr	r3, [sp, #32]
   83e80:	6003      	str	r3, [r0, #0]
   83e82:	e7e6      	b.n	83e52 <sqrt+0x72>
   83e84:	00087bd8 	.word	0x00087bd8
   83e88:	20070178 	.word	0x20070178

00083e8c <__ieee754_sqrt>:
   83e8c:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   83e90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   83e94:	ea4f 5c1c 	mov.w	ip, ip, lsr #20
   83e98:	f8df 816c 	ldr.w	r8, [pc, #364]	; 84008 <__ieee754_sqrt+0x17c>
   83e9c:	ea4f 5c0c 	mov.w	ip, ip, lsl #20
   83ea0:	45c4      	cmp	ip, r8
   83ea2:	4606      	mov	r6, r0
   83ea4:	460f      	mov	r7, r1
   83ea6:	460b      	mov	r3, r1
   83ea8:	4602      	mov	r2, r0
   83eaa:	f000 808f 	beq.w	83fcc <__ieee754_sqrt+0x140>
   83eae:	2900      	cmp	r1, #0
   83eb0:	dd6f      	ble.n	83f92 <__ieee754_sqrt+0x106>
   83eb2:	150f      	asrs	r7, r1, #20
   83eb4:	d078      	beq.n	83fa8 <__ieee754_sqrt+0x11c>
   83eb6:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
   83eba:	f3c3 0313 	ubfx	r3, r3, #0, #20
   83ebe:	07f9      	lsls	r1, r7, #31
   83ec0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83ec4:	d460      	bmi.n	83f88 <__ieee754_sqrt+0xfc>
   83ec6:	0fd1      	lsrs	r1, r2, #31
   83ec8:	f04f 0c00 	mov.w	ip, #0
   83ecc:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   83ed0:	107f      	asrs	r7, r7, #1
   83ed2:	0052      	lsls	r2, r2, #1
   83ed4:	4665      	mov	r5, ip
   83ed6:	2016      	movs	r0, #22
   83ed8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   83edc:	186c      	adds	r4, r5, r1
   83ede:	429c      	cmp	r4, r3
   83ee0:	ea4f 76d2 	mov.w	r6, r2, lsr #31
   83ee4:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83ee8:	dc02      	bgt.n	83ef0 <__ieee754_sqrt+0x64>
   83eea:	1b1b      	subs	r3, r3, r4
   83eec:	1865      	adds	r5, r4, r1
   83eee:	448c      	add	ip, r1
   83ef0:	3801      	subs	r0, #1
   83ef2:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   83ef6:	ea4f 0151 	mov.w	r1, r1, lsr #1
   83efa:	d1ef      	bne.n	83edc <__ieee754_sqrt+0x50>
   83efc:	4680      	mov	r8, r0
   83efe:	2620      	movs	r6, #32
   83f00:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   83f04:	e009      	b.n	83f1a <__ieee754_sqrt+0x8e>
   83f06:	d023      	beq.n	83f50 <__ieee754_sqrt+0xc4>
   83f08:	0fd4      	lsrs	r4, r2, #31
   83f0a:	3e01      	subs	r6, #1
   83f0c:	ea4f 0151 	mov.w	r1, r1, lsr #1
   83f10:	eb04 0343 	add.w	r3, r4, r3, lsl #1
   83f14:	ea4f 0242 	mov.w	r2, r2, lsl #1
   83f18:	d01e      	beq.n	83f58 <__ieee754_sqrt+0xcc>
   83f1a:	42ab      	cmp	r3, r5
   83f1c:	eb01 0408 	add.w	r4, r1, r8
   83f20:	ddf1      	ble.n	83f06 <__ieee754_sqrt+0x7a>
   83f22:	f004 4900 	and.w	r9, r4, #2147483648	; 0x80000000
   83f26:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
   83f2a:	eb04 0801 	add.w	r8, r4, r1
   83f2e:	d009      	beq.n	83f44 <__ieee754_sqrt+0xb8>
   83f30:	46a9      	mov	r9, r5
   83f32:	1b5b      	subs	r3, r3, r5
   83f34:	4294      	cmp	r4, r2
   83f36:	bf88      	it	hi
   83f38:	f103 33ff 	addhi.w	r3, r3, #4294967295
   83f3c:	1b12      	subs	r2, r2, r4
   83f3e:	4408      	add	r0, r1
   83f40:	464d      	mov	r5, r9
   83f42:	e7e1      	b.n	83f08 <__ieee754_sqrt+0x7c>
   83f44:	f1b8 0f00 	cmp.w	r8, #0
   83f48:	dbf2      	blt.n	83f30 <__ieee754_sqrt+0xa4>
   83f4a:	f105 0901 	add.w	r9, r5, #1
   83f4e:	e7f0      	b.n	83f32 <__ieee754_sqrt+0xa6>
   83f50:	4294      	cmp	r4, r2
   83f52:	d9e6      	bls.n	83f22 <__ieee754_sqrt+0x96>
   83f54:	461d      	mov	r5, r3
   83f56:	e7d7      	b.n	83f08 <__ieee754_sqrt+0x7c>
   83f58:	431a      	orrs	r2, r3
   83f5a:	d004      	beq.n	83f66 <__ieee754_sqrt+0xda>
   83f5c:	1c43      	adds	r3, r0, #1
   83f5e:	d041      	beq.n	83fe4 <__ieee754_sqrt+0x158>
   83f60:	f000 0301 	and.w	r3, r0, #1
   83f64:	4418      	add	r0, r3
   83f66:	0846      	lsrs	r6, r0, #1
   83f68:	ea4f 036c 	mov.w	r3, ip, asr #1
   83f6c:	f01c 0f01 	tst.w	ip, #1
   83f70:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
   83f74:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83f78:	bf18      	it	ne
   83f7a:	f046 4600 	orrne.w	r6, r6, #2147483648	; 0x80000000
   83f7e:	eb03 5107 	add.w	r1, r3, r7, lsl #20
   83f82:	4630      	mov	r0, r6
   83f84:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83f88:	0fd1      	lsrs	r1, r2, #31
   83f8a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   83f8e:	0052      	lsls	r2, r2, #1
   83f90:	e799      	b.n	83ec6 <__ieee754_sqrt+0x3a>
   83f92:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   83f96:	4303      	orrs	r3, r0
   83f98:	d022      	beq.n	83fe0 <__ieee754_sqrt+0x154>
   83f9a:	bb51      	cbnz	r1, 83ff2 <__ieee754_sqrt+0x166>
   83f9c:	460f      	mov	r7, r1
   83f9e:	0ad3      	lsrs	r3, r2, #11
   83fa0:	3f15      	subs	r7, #21
   83fa2:	0552      	lsls	r2, r2, #21
   83fa4:	2b00      	cmp	r3, #0
   83fa6:	d0fa      	beq.n	83f9e <__ieee754_sqrt+0x112>
   83fa8:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   83fac:	d11d      	bne.n	83fea <__ieee754_sqrt+0x15e>
   83fae:	005b      	lsls	r3, r3, #1
   83fb0:	02d8      	lsls	r0, r3, #11
   83fb2:	f101 0101 	add.w	r1, r1, #1
   83fb6:	d5fa      	bpl.n	83fae <__ieee754_sqrt+0x122>
   83fb8:	f1c1 0001 	rsb	r0, r1, #1
   83fbc:	f1c1 0420 	rsb	r4, r1, #32
   83fc0:	fa22 f404 	lsr.w	r4, r2, r4
   83fc4:	4407      	add	r7, r0
   83fc6:	408a      	lsls	r2, r1
   83fc8:	4323      	orrs	r3, r4
   83fca:	e774      	b.n	83eb6 <__ieee754_sqrt+0x2a>
   83fcc:	4602      	mov	r2, r0
   83fce:	460b      	mov	r3, r1
   83fd0:	f000 f9fe 	bl	843d0 <__aeabi_dmul>
   83fd4:	4632      	mov	r2, r6
   83fd6:	463b      	mov	r3, r7
   83fd8:	f000 f848 	bl	8406c <__adddf3>
   83fdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83fe0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83fe4:	f10c 0c01 	add.w	ip, ip, #1
   83fe8:	e7be      	b.n	83f68 <__ieee754_sqrt+0xdc>
   83fea:	2420      	movs	r4, #32
   83fec:	2001      	movs	r0, #1
   83fee:	2100      	movs	r1, #0
   83ff0:	e7e6      	b.n	83fc0 <__ieee754_sqrt+0x134>
   83ff2:	4602      	mov	r2, r0
   83ff4:	460b      	mov	r3, r1
   83ff6:	f000 f837 	bl	84068 <__aeabi_dsub>
   83ffa:	4602      	mov	r2, r0
   83ffc:	460b      	mov	r3, r1
   83ffe:	f000 fb11 	bl	84624 <__aeabi_ddiv>
   84002:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84006:	bf00      	nop
   84008:	7ff00000 	.word	0x7ff00000

0008400c <__fpclassifyd>:
   8400c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   84010:	b410      	push	{r4}
   84012:	d008      	beq.n	84026 <__fpclassifyd+0x1a>
   84014:	4a0f      	ldr	r2, [pc, #60]	; (84054 <__fpclassifyd+0x48>)
   84016:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
   8401a:	4294      	cmp	r4, r2
   8401c:	d80a      	bhi.n	84034 <__fpclassifyd+0x28>
   8401e:	2004      	movs	r0, #4
   84020:	f85d 4b04 	ldr.w	r4, [sp], #4
   84024:	4770      	bx	lr
   84026:	2800      	cmp	r0, #0
   84028:	bf0c      	ite	eq
   8402a:	2002      	moveq	r0, #2
   8402c:	2003      	movne	r0, #3
   8402e:	f85d 4b04 	ldr.w	r4, [sp], #4
   84032:	4770      	bx	lr
   84034:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   84038:	d201      	bcs.n	8403e <__fpclassifyd+0x32>
   8403a:	2003      	movs	r0, #3
   8403c:	e7f7      	b.n	8402e <__fpclassifyd+0x22>
   8403e:	4a06      	ldr	r2, [pc, #24]	; (84058 <__fpclassifyd+0x4c>)
   84040:	4293      	cmp	r3, r2
   84042:	d001      	beq.n	84048 <__fpclassifyd+0x3c>
   84044:	2000      	movs	r0, #0
   84046:	e7f2      	b.n	8402e <__fpclassifyd+0x22>
   84048:	f1d0 0001 	rsbs	r0, r0, #1
   8404c:	bf38      	it	cc
   8404e:	2000      	movcc	r0, #0
   84050:	e7ed      	b.n	8402e <__fpclassifyd+0x22>
   84052:	bf00      	nop
   84054:	7fdfffff 	.word	0x7fdfffff
   84058:	7ff00000 	.word	0x7ff00000

0008405c <matherr>:
   8405c:	2000      	movs	r0, #0
   8405e:	4770      	bx	lr

00084060 <__aeabi_drsub>:
   84060:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   84064:	e002      	b.n	8406c <__adddf3>
   84066:	bf00      	nop

00084068 <__aeabi_dsub>:
   84068:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0008406c <__adddf3>:
   8406c:	b530      	push	{r4, r5, lr}
   8406e:	ea4f 0441 	mov.w	r4, r1, lsl #1
   84072:	ea4f 0543 	mov.w	r5, r3, lsl #1
   84076:	ea94 0f05 	teq	r4, r5
   8407a:	bf08      	it	eq
   8407c:	ea90 0f02 	teqeq	r0, r2
   84080:	bf1f      	itttt	ne
   84082:	ea54 0c00 	orrsne.w	ip, r4, r0
   84086:	ea55 0c02 	orrsne.w	ip, r5, r2
   8408a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8408e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84092:	f000 80e2 	beq.w	8425a <__adddf3+0x1ee>
   84096:	ea4f 5454 	mov.w	r4, r4, lsr #21
   8409a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8409e:	bfb8      	it	lt
   840a0:	426d      	neglt	r5, r5
   840a2:	dd0c      	ble.n	840be <__adddf3+0x52>
   840a4:	442c      	add	r4, r5
   840a6:	ea80 0202 	eor.w	r2, r0, r2
   840aa:	ea81 0303 	eor.w	r3, r1, r3
   840ae:	ea82 0000 	eor.w	r0, r2, r0
   840b2:	ea83 0101 	eor.w	r1, r3, r1
   840b6:	ea80 0202 	eor.w	r2, r0, r2
   840ba:	ea81 0303 	eor.w	r3, r1, r3
   840be:	2d36      	cmp	r5, #54	; 0x36
   840c0:	bf88      	it	hi
   840c2:	bd30      	pophi	{r4, r5, pc}
   840c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   840c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
   840cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   840d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   840d4:	d002      	beq.n	840dc <__adddf3+0x70>
   840d6:	4240      	negs	r0, r0
   840d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   840dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   840e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
   840e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   840e8:	d002      	beq.n	840f0 <__adddf3+0x84>
   840ea:	4252      	negs	r2, r2
   840ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   840f0:	ea94 0f05 	teq	r4, r5
   840f4:	f000 80a7 	beq.w	84246 <__adddf3+0x1da>
   840f8:	f1a4 0401 	sub.w	r4, r4, #1
   840fc:	f1d5 0e20 	rsbs	lr, r5, #32
   84100:	db0d      	blt.n	8411e <__adddf3+0xb2>
   84102:	fa02 fc0e 	lsl.w	ip, r2, lr
   84106:	fa22 f205 	lsr.w	r2, r2, r5
   8410a:	1880      	adds	r0, r0, r2
   8410c:	f141 0100 	adc.w	r1, r1, #0
   84110:	fa03 f20e 	lsl.w	r2, r3, lr
   84114:	1880      	adds	r0, r0, r2
   84116:	fa43 f305 	asr.w	r3, r3, r5
   8411a:	4159      	adcs	r1, r3
   8411c:	e00e      	b.n	8413c <__adddf3+0xd0>
   8411e:	f1a5 0520 	sub.w	r5, r5, #32
   84122:	f10e 0e20 	add.w	lr, lr, #32
   84126:	2a01      	cmp	r2, #1
   84128:	fa03 fc0e 	lsl.w	ip, r3, lr
   8412c:	bf28      	it	cs
   8412e:	f04c 0c02 	orrcs.w	ip, ip, #2
   84132:	fa43 f305 	asr.w	r3, r3, r5
   84136:	18c0      	adds	r0, r0, r3
   84138:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   8413c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84140:	d507      	bpl.n	84152 <__adddf3+0xe6>
   84142:	f04f 0e00 	mov.w	lr, #0
   84146:	f1dc 0c00 	rsbs	ip, ip, #0
   8414a:	eb7e 0000 	sbcs.w	r0, lr, r0
   8414e:	eb6e 0101 	sbc.w	r1, lr, r1
   84152:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   84156:	d31b      	bcc.n	84190 <__adddf3+0x124>
   84158:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   8415c:	d30c      	bcc.n	84178 <__adddf3+0x10c>
   8415e:	0849      	lsrs	r1, r1, #1
   84160:	ea5f 0030 	movs.w	r0, r0, rrx
   84164:	ea4f 0c3c 	mov.w	ip, ip, rrx
   84168:	f104 0401 	add.w	r4, r4, #1
   8416c:	ea4f 5244 	mov.w	r2, r4, lsl #21
   84170:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   84174:	f080 809a 	bcs.w	842ac <__adddf3+0x240>
   84178:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   8417c:	bf08      	it	eq
   8417e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   84182:	f150 0000 	adcs.w	r0, r0, #0
   84186:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   8418a:	ea41 0105 	orr.w	r1, r1, r5
   8418e:	bd30      	pop	{r4, r5, pc}
   84190:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   84194:	4140      	adcs	r0, r0
   84196:	eb41 0101 	adc.w	r1, r1, r1
   8419a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8419e:	f1a4 0401 	sub.w	r4, r4, #1
   841a2:	d1e9      	bne.n	84178 <__adddf3+0x10c>
   841a4:	f091 0f00 	teq	r1, #0
   841a8:	bf04      	itt	eq
   841aa:	4601      	moveq	r1, r0
   841ac:	2000      	moveq	r0, #0
   841ae:	fab1 f381 	clz	r3, r1
   841b2:	bf08      	it	eq
   841b4:	3320      	addeq	r3, #32
   841b6:	f1a3 030b 	sub.w	r3, r3, #11
   841ba:	f1b3 0220 	subs.w	r2, r3, #32
   841be:	da0c      	bge.n	841da <__adddf3+0x16e>
   841c0:	320c      	adds	r2, #12
   841c2:	dd08      	ble.n	841d6 <__adddf3+0x16a>
   841c4:	f102 0c14 	add.w	ip, r2, #20
   841c8:	f1c2 020c 	rsb	r2, r2, #12
   841cc:	fa01 f00c 	lsl.w	r0, r1, ip
   841d0:	fa21 f102 	lsr.w	r1, r1, r2
   841d4:	e00c      	b.n	841f0 <__adddf3+0x184>
   841d6:	f102 0214 	add.w	r2, r2, #20
   841da:	bfd8      	it	le
   841dc:	f1c2 0c20 	rsble	ip, r2, #32
   841e0:	fa01 f102 	lsl.w	r1, r1, r2
   841e4:	fa20 fc0c 	lsr.w	ip, r0, ip
   841e8:	bfdc      	itt	le
   841ea:	ea41 010c 	orrle.w	r1, r1, ip
   841ee:	4090      	lslle	r0, r2
   841f0:	1ae4      	subs	r4, r4, r3
   841f2:	bfa2      	ittt	ge
   841f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   841f8:	4329      	orrge	r1, r5
   841fa:	bd30      	popge	{r4, r5, pc}
   841fc:	ea6f 0404 	mvn.w	r4, r4
   84200:	3c1f      	subs	r4, #31
   84202:	da1c      	bge.n	8423e <__adddf3+0x1d2>
   84204:	340c      	adds	r4, #12
   84206:	dc0e      	bgt.n	84226 <__adddf3+0x1ba>
   84208:	f104 0414 	add.w	r4, r4, #20
   8420c:	f1c4 0220 	rsb	r2, r4, #32
   84210:	fa20 f004 	lsr.w	r0, r0, r4
   84214:	fa01 f302 	lsl.w	r3, r1, r2
   84218:	ea40 0003 	orr.w	r0, r0, r3
   8421c:	fa21 f304 	lsr.w	r3, r1, r4
   84220:	ea45 0103 	orr.w	r1, r5, r3
   84224:	bd30      	pop	{r4, r5, pc}
   84226:	f1c4 040c 	rsb	r4, r4, #12
   8422a:	f1c4 0220 	rsb	r2, r4, #32
   8422e:	fa20 f002 	lsr.w	r0, r0, r2
   84232:	fa01 f304 	lsl.w	r3, r1, r4
   84236:	ea40 0003 	orr.w	r0, r0, r3
   8423a:	4629      	mov	r1, r5
   8423c:	bd30      	pop	{r4, r5, pc}
   8423e:	fa21 f004 	lsr.w	r0, r1, r4
   84242:	4629      	mov	r1, r5
   84244:	bd30      	pop	{r4, r5, pc}
   84246:	f094 0f00 	teq	r4, #0
   8424a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8424e:	bf06      	itte	eq
   84250:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   84254:	3401      	addeq	r4, #1
   84256:	3d01      	subne	r5, #1
   84258:	e74e      	b.n	840f8 <__adddf3+0x8c>
   8425a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8425e:	bf18      	it	ne
   84260:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84264:	d029      	beq.n	842ba <__adddf3+0x24e>
   84266:	ea94 0f05 	teq	r4, r5
   8426a:	bf08      	it	eq
   8426c:	ea90 0f02 	teqeq	r0, r2
   84270:	d005      	beq.n	8427e <__adddf3+0x212>
   84272:	ea54 0c00 	orrs.w	ip, r4, r0
   84276:	bf04      	itt	eq
   84278:	4619      	moveq	r1, r3
   8427a:	4610      	moveq	r0, r2
   8427c:	bd30      	pop	{r4, r5, pc}
   8427e:	ea91 0f03 	teq	r1, r3
   84282:	bf1e      	ittt	ne
   84284:	2100      	movne	r1, #0
   84286:	2000      	movne	r0, #0
   84288:	bd30      	popne	{r4, r5, pc}
   8428a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8428e:	d105      	bne.n	8429c <__adddf3+0x230>
   84290:	0040      	lsls	r0, r0, #1
   84292:	4149      	adcs	r1, r1
   84294:	bf28      	it	cs
   84296:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   8429a:	bd30      	pop	{r4, r5, pc}
   8429c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   842a0:	bf3c      	itt	cc
   842a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   842a6:	bd30      	popcc	{r4, r5, pc}
   842a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   842ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   842b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   842b4:	f04f 0000 	mov.w	r0, #0
   842b8:	bd30      	pop	{r4, r5, pc}
   842ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   842be:	bf1a      	itte	ne
   842c0:	4619      	movne	r1, r3
   842c2:	4610      	movne	r0, r2
   842c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   842c8:	bf1c      	itt	ne
   842ca:	460b      	movne	r3, r1
   842cc:	4602      	movne	r2, r0
   842ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   842d2:	bf06      	itte	eq
   842d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   842d8:	ea91 0f03 	teqeq	r1, r3
   842dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   842e0:	bd30      	pop	{r4, r5, pc}
   842e2:	bf00      	nop

000842e4 <__aeabi_ui2d>:
   842e4:	f090 0f00 	teq	r0, #0
   842e8:	bf04      	itt	eq
   842ea:	2100      	moveq	r1, #0
   842ec:	4770      	bxeq	lr
   842ee:	b530      	push	{r4, r5, lr}
   842f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
   842f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
   842f8:	f04f 0500 	mov.w	r5, #0
   842fc:	f04f 0100 	mov.w	r1, #0
   84300:	e750      	b.n	841a4 <__adddf3+0x138>
   84302:	bf00      	nop

00084304 <__aeabi_i2d>:
   84304:	f090 0f00 	teq	r0, #0
   84308:	bf04      	itt	eq
   8430a:	2100      	moveq	r1, #0
   8430c:	4770      	bxeq	lr
   8430e:	b530      	push	{r4, r5, lr}
   84310:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84314:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84318:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   8431c:	bf48      	it	mi
   8431e:	4240      	negmi	r0, r0
   84320:	f04f 0100 	mov.w	r1, #0
   84324:	e73e      	b.n	841a4 <__adddf3+0x138>
   84326:	bf00      	nop

00084328 <__aeabi_f2d>:
   84328:	0042      	lsls	r2, r0, #1
   8432a:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8432e:	ea4f 0131 	mov.w	r1, r1, rrx
   84332:	ea4f 7002 	mov.w	r0, r2, lsl #28
   84336:	bf1f      	itttt	ne
   84338:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   8433c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84340:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   84344:	4770      	bxne	lr
   84346:	f092 0f00 	teq	r2, #0
   8434a:	bf14      	ite	ne
   8434c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   84350:	4770      	bxeq	lr
   84352:	b530      	push	{r4, r5, lr}
   84354:	f44f 7460 	mov.w	r4, #896	; 0x380
   84358:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8435c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   84360:	e720      	b.n	841a4 <__adddf3+0x138>
   84362:	bf00      	nop

00084364 <__aeabi_ul2d>:
   84364:	ea50 0201 	orrs.w	r2, r0, r1
   84368:	bf08      	it	eq
   8436a:	4770      	bxeq	lr
   8436c:	b530      	push	{r4, r5, lr}
   8436e:	f04f 0500 	mov.w	r5, #0
   84372:	e00a      	b.n	8438a <__aeabi_l2d+0x16>

00084374 <__aeabi_l2d>:
   84374:	ea50 0201 	orrs.w	r2, r0, r1
   84378:	bf08      	it	eq
   8437a:	4770      	bxeq	lr
   8437c:	b530      	push	{r4, r5, lr}
   8437e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   84382:	d502      	bpl.n	8438a <__aeabi_l2d+0x16>
   84384:	4240      	negs	r0, r0
   84386:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8438a:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8438e:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84392:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   84396:	f43f aedc 	beq.w	84152 <__adddf3+0xe6>
   8439a:	f04f 0203 	mov.w	r2, #3
   8439e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   843a2:	bf18      	it	ne
   843a4:	3203      	addne	r2, #3
   843a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   843aa:	bf18      	it	ne
   843ac:	3203      	addne	r2, #3
   843ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   843b2:	f1c2 0320 	rsb	r3, r2, #32
   843b6:	fa00 fc03 	lsl.w	ip, r0, r3
   843ba:	fa20 f002 	lsr.w	r0, r0, r2
   843be:	fa01 fe03 	lsl.w	lr, r1, r3
   843c2:	ea40 000e 	orr.w	r0, r0, lr
   843c6:	fa21 f102 	lsr.w	r1, r1, r2
   843ca:	4414      	add	r4, r2
   843cc:	e6c1      	b.n	84152 <__adddf3+0xe6>
   843ce:	bf00      	nop

000843d0 <__aeabi_dmul>:
   843d0:	b570      	push	{r4, r5, r6, lr}
   843d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
   843d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   843da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   843de:	bf1d      	ittte	ne
   843e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   843e4:	ea94 0f0c 	teqne	r4, ip
   843e8:	ea95 0f0c 	teqne	r5, ip
   843ec:	f000 f8de 	bleq	845ac <__aeabi_dmul+0x1dc>
   843f0:	442c      	add	r4, r5
   843f2:	ea81 0603 	eor.w	r6, r1, r3
   843f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   843fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   843fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   84402:	bf18      	it	ne
   84404:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   84408:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   8440c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   84410:	d038      	beq.n	84484 <__aeabi_dmul+0xb4>
   84412:	fba0 ce02 	umull	ip, lr, r0, r2
   84416:	f04f 0500 	mov.w	r5, #0
   8441a:	fbe1 e502 	umlal	lr, r5, r1, r2
   8441e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   84422:	fbe0 e503 	umlal	lr, r5, r0, r3
   84426:	f04f 0600 	mov.w	r6, #0
   8442a:	fbe1 5603 	umlal	r5, r6, r1, r3
   8442e:	f09c 0f00 	teq	ip, #0
   84432:	bf18      	it	ne
   84434:	f04e 0e01 	orrne.w	lr, lr, #1
   84438:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   8443c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   84440:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   84444:	d204      	bcs.n	84450 <__aeabi_dmul+0x80>
   84446:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   8444a:	416d      	adcs	r5, r5
   8444c:	eb46 0606 	adc.w	r6, r6, r6
   84450:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   84454:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   84458:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   8445c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   84460:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   84464:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   84468:	bf88      	it	hi
   8446a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8446e:	d81e      	bhi.n	844ae <__aeabi_dmul+0xde>
   84470:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   84474:	bf08      	it	eq
   84476:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   8447a:	f150 0000 	adcs.w	r0, r0, #0
   8447e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84482:	bd70      	pop	{r4, r5, r6, pc}
   84484:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   84488:	ea46 0101 	orr.w	r1, r6, r1
   8448c:	ea40 0002 	orr.w	r0, r0, r2
   84490:	ea81 0103 	eor.w	r1, r1, r3
   84494:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   84498:	bfc2      	ittt	gt
   8449a:	ebd4 050c 	rsbsgt	r5, r4, ip
   8449e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   844a2:	bd70      	popgt	{r4, r5, r6, pc}
   844a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   844a8:	f04f 0e00 	mov.w	lr, #0
   844ac:	3c01      	subs	r4, #1
   844ae:	f300 80ab 	bgt.w	84608 <__aeabi_dmul+0x238>
   844b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
   844b6:	bfde      	ittt	le
   844b8:	2000      	movle	r0, #0
   844ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   844be:	bd70      	pople	{r4, r5, r6, pc}
   844c0:	f1c4 0400 	rsb	r4, r4, #0
   844c4:	3c20      	subs	r4, #32
   844c6:	da35      	bge.n	84534 <__aeabi_dmul+0x164>
   844c8:	340c      	adds	r4, #12
   844ca:	dc1b      	bgt.n	84504 <__aeabi_dmul+0x134>
   844cc:	f104 0414 	add.w	r4, r4, #20
   844d0:	f1c4 0520 	rsb	r5, r4, #32
   844d4:	fa00 f305 	lsl.w	r3, r0, r5
   844d8:	fa20 f004 	lsr.w	r0, r0, r4
   844dc:	fa01 f205 	lsl.w	r2, r1, r5
   844e0:	ea40 0002 	orr.w	r0, r0, r2
   844e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   844e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   844ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   844f0:	fa21 f604 	lsr.w	r6, r1, r4
   844f4:	eb42 0106 	adc.w	r1, r2, r6
   844f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   844fc:	bf08      	it	eq
   844fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   84502:	bd70      	pop	{r4, r5, r6, pc}
   84504:	f1c4 040c 	rsb	r4, r4, #12
   84508:	f1c4 0520 	rsb	r5, r4, #32
   8450c:	fa00 f304 	lsl.w	r3, r0, r4
   84510:	fa20 f005 	lsr.w	r0, r0, r5
   84514:	fa01 f204 	lsl.w	r2, r1, r4
   84518:	ea40 0002 	orr.w	r0, r0, r2
   8451c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84520:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   84524:	f141 0100 	adc.w	r1, r1, #0
   84528:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8452c:	bf08      	it	eq
   8452e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   84532:	bd70      	pop	{r4, r5, r6, pc}
   84534:	f1c4 0520 	rsb	r5, r4, #32
   84538:	fa00 f205 	lsl.w	r2, r0, r5
   8453c:	ea4e 0e02 	orr.w	lr, lr, r2
   84540:	fa20 f304 	lsr.w	r3, r0, r4
   84544:	fa01 f205 	lsl.w	r2, r1, r5
   84548:	ea43 0302 	orr.w	r3, r3, r2
   8454c:	fa21 f004 	lsr.w	r0, r1, r4
   84550:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   84554:	fa21 f204 	lsr.w	r2, r1, r4
   84558:	ea20 0002 	bic.w	r0, r0, r2
   8455c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   84560:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   84564:	bf08      	it	eq
   84566:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8456a:	bd70      	pop	{r4, r5, r6, pc}
   8456c:	f094 0f00 	teq	r4, #0
   84570:	d10f      	bne.n	84592 <__aeabi_dmul+0x1c2>
   84572:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   84576:	0040      	lsls	r0, r0, #1
   84578:	eb41 0101 	adc.w	r1, r1, r1
   8457c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84580:	bf08      	it	eq
   84582:	3c01      	subeq	r4, #1
   84584:	d0f7      	beq.n	84576 <__aeabi_dmul+0x1a6>
   84586:	ea41 0106 	orr.w	r1, r1, r6
   8458a:	f095 0f00 	teq	r5, #0
   8458e:	bf18      	it	ne
   84590:	4770      	bxne	lr
   84592:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   84596:	0052      	lsls	r2, r2, #1
   84598:	eb43 0303 	adc.w	r3, r3, r3
   8459c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   845a0:	bf08      	it	eq
   845a2:	3d01      	subeq	r5, #1
   845a4:	d0f7      	beq.n	84596 <__aeabi_dmul+0x1c6>
   845a6:	ea43 0306 	orr.w	r3, r3, r6
   845aa:	4770      	bx	lr
   845ac:	ea94 0f0c 	teq	r4, ip
   845b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   845b4:	bf18      	it	ne
   845b6:	ea95 0f0c 	teqne	r5, ip
   845ba:	d00c      	beq.n	845d6 <__aeabi_dmul+0x206>
   845bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   845c0:	bf18      	it	ne
   845c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   845c6:	d1d1      	bne.n	8456c <__aeabi_dmul+0x19c>
   845c8:	ea81 0103 	eor.w	r1, r1, r3
   845cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   845d0:	f04f 0000 	mov.w	r0, #0
   845d4:	bd70      	pop	{r4, r5, r6, pc}
   845d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   845da:	bf06      	itte	eq
   845dc:	4610      	moveq	r0, r2
   845de:	4619      	moveq	r1, r3
   845e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   845e4:	d019      	beq.n	8461a <__aeabi_dmul+0x24a>
   845e6:	ea94 0f0c 	teq	r4, ip
   845ea:	d102      	bne.n	845f2 <__aeabi_dmul+0x222>
   845ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   845f0:	d113      	bne.n	8461a <__aeabi_dmul+0x24a>
   845f2:	ea95 0f0c 	teq	r5, ip
   845f6:	d105      	bne.n	84604 <__aeabi_dmul+0x234>
   845f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   845fc:	bf1c      	itt	ne
   845fe:	4610      	movne	r0, r2
   84600:	4619      	movne	r1, r3
   84602:	d10a      	bne.n	8461a <__aeabi_dmul+0x24a>
   84604:	ea81 0103 	eor.w	r1, r1, r3
   84608:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8460c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   84610:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   84614:	f04f 0000 	mov.w	r0, #0
   84618:	bd70      	pop	{r4, r5, r6, pc}
   8461a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   8461e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   84622:	bd70      	pop	{r4, r5, r6, pc}

00084624 <__aeabi_ddiv>:
   84624:	b570      	push	{r4, r5, r6, lr}
   84626:	f04f 0cff 	mov.w	ip, #255	; 0xff
   8462a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   8462e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   84632:	bf1d      	ittte	ne
   84634:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   84638:	ea94 0f0c 	teqne	r4, ip
   8463c:	ea95 0f0c 	teqne	r5, ip
   84640:	f000 f8a7 	bleq	84792 <__aeabi_ddiv+0x16e>
   84644:	eba4 0405 	sub.w	r4, r4, r5
   84648:	ea81 0e03 	eor.w	lr, r1, r3
   8464c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   84650:	ea4f 3101 	mov.w	r1, r1, lsl #12
   84654:	f000 8088 	beq.w	84768 <__aeabi_ddiv+0x144>
   84658:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8465c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   84660:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   84664:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   84668:	ea4f 2202 	mov.w	r2, r2, lsl #8
   8466c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   84670:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   84674:	ea4f 2600 	mov.w	r6, r0, lsl #8
   84678:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   8467c:	429d      	cmp	r5, r3
   8467e:	bf08      	it	eq
   84680:	4296      	cmpeq	r6, r2
   84682:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   84686:	f504 7440 	add.w	r4, r4, #768	; 0x300
   8468a:	d202      	bcs.n	84692 <__aeabi_ddiv+0x6e>
   8468c:	085b      	lsrs	r3, r3, #1
   8468e:	ea4f 0232 	mov.w	r2, r2, rrx
   84692:	1ab6      	subs	r6, r6, r2
   84694:	eb65 0503 	sbc.w	r5, r5, r3
   84698:	085b      	lsrs	r3, r3, #1
   8469a:	ea4f 0232 	mov.w	r2, r2, rrx
   8469e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   846a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   846a6:	ebb6 0e02 	subs.w	lr, r6, r2
   846aa:	eb75 0e03 	sbcs.w	lr, r5, r3
   846ae:	bf22      	ittt	cs
   846b0:	1ab6      	subcs	r6, r6, r2
   846b2:	4675      	movcs	r5, lr
   846b4:	ea40 000c 	orrcs.w	r0, r0, ip
   846b8:	085b      	lsrs	r3, r3, #1
   846ba:	ea4f 0232 	mov.w	r2, r2, rrx
   846be:	ebb6 0e02 	subs.w	lr, r6, r2
   846c2:	eb75 0e03 	sbcs.w	lr, r5, r3
   846c6:	bf22      	ittt	cs
   846c8:	1ab6      	subcs	r6, r6, r2
   846ca:	4675      	movcs	r5, lr
   846cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   846d0:	085b      	lsrs	r3, r3, #1
   846d2:	ea4f 0232 	mov.w	r2, r2, rrx
   846d6:	ebb6 0e02 	subs.w	lr, r6, r2
   846da:	eb75 0e03 	sbcs.w	lr, r5, r3
   846de:	bf22      	ittt	cs
   846e0:	1ab6      	subcs	r6, r6, r2
   846e2:	4675      	movcs	r5, lr
   846e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   846e8:	085b      	lsrs	r3, r3, #1
   846ea:	ea4f 0232 	mov.w	r2, r2, rrx
   846ee:	ebb6 0e02 	subs.w	lr, r6, r2
   846f2:	eb75 0e03 	sbcs.w	lr, r5, r3
   846f6:	bf22      	ittt	cs
   846f8:	1ab6      	subcs	r6, r6, r2
   846fa:	4675      	movcs	r5, lr
   846fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   84700:	ea55 0e06 	orrs.w	lr, r5, r6
   84704:	d018      	beq.n	84738 <__aeabi_ddiv+0x114>
   84706:	ea4f 1505 	mov.w	r5, r5, lsl #4
   8470a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   8470e:	ea4f 1606 	mov.w	r6, r6, lsl #4
   84712:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   84716:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   8471a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   8471e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   84722:	d1c0      	bne.n	846a6 <__aeabi_ddiv+0x82>
   84724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   84728:	d10b      	bne.n	84742 <__aeabi_ddiv+0x11e>
   8472a:	ea41 0100 	orr.w	r1, r1, r0
   8472e:	f04f 0000 	mov.w	r0, #0
   84732:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   84736:	e7b6      	b.n	846a6 <__aeabi_ddiv+0x82>
   84738:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8473c:	bf04      	itt	eq
   8473e:	4301      	orreq	r1, r0
   84740:	2000      	moveq	r0, #0
   84742:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   84746:	bf88      	it	hi
   84748:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   8474c:	f63f aeaf 	bhi.w	844ae <__aeabi_dmul+0xde>
   84750:	ebb5 0c03 	subs.w	ip, r5, r3
   84754:	bf04      	itt	eq
   84756:	ebb6 0c02 	subseq.w	ip, r6, r2
   8475a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8475e:	f150 0000 	adcs.w	r0, r0, #0
   84762:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84766:	bd70      	pop	{r4, r5, r6, pc}
   84768:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   8476c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   84770:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   84774:	bfc2      	ittt	gt
   84776:	ebd4 050c 	rsbsgt	r5, r4, ip
   8477a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   8477e:	bd70      	popgt	{r4, r5, r6, pc}
   84780:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   84784:	f04f 0e00 	mov.w	lr, #0
   84788:	3c01      	subs	r4, #1
   8478a:	e690      	b.n	844ae <__aeabi_dmul+0xde>
   8478c:	ea45 0e06 	orr.w	lr, r5, r6
   84790:	e68d      	b.n	844ae <__aeabi_dmul+0xde>
   84792:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   84796:	ea94 0f0c 	teq	r4, ip
   8479a:	bf08      	it	eq
   8479c:	ea95 0f0c 	teqeq	r5, ip
   847a0:	f43f af3b 	beq.w	8461a <__aeabi_dmul+0x24a>
   847a4:	ea94 0f0c 	teq	r4, ip
   847a8:	d10a      	bne.n	847c0 <__aeabi_ddiv+0x19c>
   847aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   847ae:	f47f af34 	bne.w	8461a <__aeabi_dmul+0x24a>
   847b2:	ea95 0f0c 	teq	r5, ip
   847b6:	f47f af25 	bne.w	84604 <__aeabi_dmul+0x234>
   847ba:	4610      	mov	r0, r2
   847bc:	4619      	mov	r1, r3
   847be:	e72c      	b.n	8461a <__aeabi_dmul+0x24a>
   847c0:	ea95 0f0c 	teq	r5, ip
   847c4:	d106      	bne.n	847d4 <__aeabi_ddiv+0x1b0>
   847c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   847ca:	f43f aefd 	beq.w	845c8 <__aeabi_dmul+0x1f8>
   847ce:	4610      	mov	r0, r2
   847d0:	4619      	mov	r1, r3
   847d2:	e722      	b.n	8461a <__aeabi_dmul+0x24a>
   847d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   847d8:	bf18      	it	ne
   847da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   847de:	f47f aec5 	bne.w	8456c <__aeabi_dmul+0x19c>
   847e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   847e6:	f47f af0d 	bne.w	84604 <__aeabi_dmul+0x234>
   847ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   847ee:	f47f aeeb 	bne.w	845c8 <__aeabi_dmul+0x1f8>
   847f2:	e712      	b.n	8461a <__aeabi_dmul+0x24a>

000847f4 <__gedf2>:
   847f4:	f04f 3cff 	mov.w	ip, #4294967295
   847f8:	e006      	b.n	84808 <__cmpdf2+0x4>
   847fa:	bf00      	nop

000847fc <__ledf2>:
   847fc:	f04f 0c01 	mov.w	ip, #1
   84800:	e002      	b.n	84808 <__cmpdf2+0x4>
   84802:	bf00      	nop

00084804 <__cmpdf2>:
   84804:	f04f 0c01 	mov.w	ip, #1
   84808:	f84d cd04 	str.w	ip, [sp, #-4]!
   8480c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   84810:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   84814:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   84818:	bf18      	it	ne
   8481a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   8481e:	d01b      	beq.n	84858 <__cmpdf2+0x54>
   84820:	b001      	add	sp, #4
   84822:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   84826:	bf0c      	ite	eq
   84828:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   8482c:	ea91 0f03 	teqne	r1, r3
   84830:	bf02      	ittt	eq
   84832:	ea90 0f02 	teqeq	r0, r2
   84836:	2000      	moveq	r0, #0
   84838:	4770      	bxeq	lr
   8483a:	f110 0f00 	cmn.w	r0, #0
   8483e:	ea91 0f03 	teq	r1, r3
   84842:	bf58      	it	pl
   84844:	4299      	cmppl	r1, r3
   84846:	bf08      	it	eq
   84848:	4290      	cmpeq	r0, r2
   8484a:	bf2c      	ite	cs
   8484c:	17d8      	asrcs	r0, r3, #31
   8484e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   84852:	f040 0001 	orr.w	r0, r0, #1
   84856:	4770      	bx	lr
   84858:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   8485c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   84860:	d102      	bne.n	84868 <__cmpdf2+0x64>
   84862:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   84866:	d107      	bne.n	84878 <__cmpdf2+0x74>
   84868:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   8486c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   84870:	d1d6      	bne.n	84820 <__cmpdf2+0x1c>
   84872:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   84876:	d0d3      	beq.n	84820 <__cmpdf2+0x1c>
   84878:	f85d 0b04 	ldr.w	r0, [sp], #4
   8487c:	4770      	bx	lr
   8487e:	bf00      	nop

00084880 <__aeabi_cdrcmple>:
   84880:	4684      	mov	ip, r0
   84882:	4610      	mov	r0, r2
   84884:	4662      	mov	r2, ip
   84886:	468c      	mov	ip, r1
   84888:	4619      	mov	r1, r3
   8488a:	4663      	mov	r3, ip
   8488c:	e000      	b.n	84890 <__aeabi_cdcmpeq>
   8488e:	bf00      	nop

00084890 <__aeabi_cdcmpeq>:
   84890:	b501      	push	{r0, lr}
   84892:	f7ff ffb7 	bl	84804 <__cmpdf2>
   84896:	2800      	cmp	r0, #0
   84898:	bf48      	it	mi
   8489a:	f110 0f00 	cmnmi.w	r0, #0
   8489e:	bd01      	pop	{r0, pc}

000848a0 <__aeabi_dcmpeq>:
   848a0:	f84d ed08 	str.w	lr, [sp, #-8]!
   848a4:	f7ff fff4 	bl	84890 <__aeabi_cdcmpeq>
   848a8:	bf0c      	ite	eq
   848aa:	2001      	moveq	r0, #1
   848ac:	2000      	movne	r0, #0
   848ae:	f85d fb08 	ldr.w	pc, [sp], #8
   848b2:	bf00      	nop

000848b4 <__aeabi_dcmplt>:
   848b4:	f84d ed08 	str.w	lr, [sp, #-8]!
   848b8:	f7ff ffea 	bl	84890 <__aeabi_cdcmpeq>
   848bc:	bf34      	ite	cc
   848be:	2001      	movcc	r0, #1
   848c0:	2000      	movcs	r0, #0
   848c2:	f85d fb08 	ldr.w	pc, [sp], #8
   848c6:	bf00      	nop

000848c8 <__aeabi_dcmple>:
   848c8:	f84d ed08 	str.w	lr, [sp, #-8]!
   848cc:	f7ff ffe0 	bl	84890 <__aeabi_cdcmpeq>
   848d0:	bf94      	ite	ls
   848d2:	2001      	movls	r0, #1
   848d4:	2000      	movhi	r0, #0
   848d6:	f85d fb08 	ldr.w	pc, [sp], #8
   848da:	bf00      	nop

000848dc <__aeabi_dcmpge>:
   848dc:	f84d ed08 	str.w	lr, [sp, #-8]!
   848e0:	f7ff ffce 	bl	84880 <__aeabi_cdrcmple>
   848e4:	bf94      	ite	ls
   848e6:	2001      	movls	r0, #1
   848e8:	2000      	movhi	r0, #0
   848ea:	f85d fb08 	ldr.w	pc, [sp], #8
   848ee:	bf00      	nop

000848f0 <__aeabi_dcmpgt>:
   848f0:	f84d ed08 	str.w	lr, [sp, #-8]!
   848f4:	f7ff ffc4 	bl	84880 <__aeabi_cdrcmple>
   848f8:	bf34      	ite	cc
   848fa:	2001      	movcc	r0, #1
   848fc:	2000      	movcs	r0, #0
   848fe:	f85d fb08 	ldr.w	pc, [sp], #8
   84902:	bf00      	nop

00084904 <__aeabi_d2iz>:
   84904:	ea4f 0241 	mov.w	r2, r1, lsl #1
   84908:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8490c:	d215      	bcs.n	8493a <__aeabi_d2iz+0x36>
   8490e:	d511      	bpl.n	84934 <__aeabi_d2iz+0x30>
   84910:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   84914:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   84918:	d912      	bls.n	84940 <__aeabi_d2iz+0x3c>
   8491a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8491e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   84922:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   84926:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   8492a:	fa23 f002 	lsr.w	r0, r3, r2
   8492e:	bf18      	it	ne
   84930:	4240      	negne	r0, r0
   84932:	4770      	bx	lr
   84934:	f04f 0000 	mov.w	r0, #0
   84938:	4770      	bx	lr
   8493a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   8493e:	d105      	bne.n	8494c <__aeabi_d2iz+0x48>
   84940:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   84944:	bf08      	it	eq
   84946:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   8494a:	4770      	bx	lr
   8494c:	f04f 0000 	mov.w	r0, #0
   84950:	4770      	bx	lr
   84952:	bf00      	nop

00084954 <__aeabi_d2uiz>:
   84954:	004a      	lsls	r2, r1, #1
   84956:	d211      	bcs.n	8497c <__aeabi_d2uiz+0x28>
   84958:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   8495c:	d211      	bcs.n	84982 <__aeabi_d2uiz+0x2e>
   8495e:	d50d      	bpl.n	8497c <__aeabi_d2uiz+0x28>
   84960:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   84964:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   84968:	d40e      	bmi.n	84988 <__aeabi_d2uiz+0x34>
   8496a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   8496e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   84972:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   84976:	fa23 f002 	lsr.w	r0, r3, r2
   8497a:	4770      	bx	lr
   8497c:	f04f 0000 	mov.w	r0, #0
   84980:	4770      	bx	lr
   84982:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   84986:	d102      	bne.n	8498e <__aeabi_d2uiz+0x3a>
   84988:	f04f 30ff 	mov.w	r0, #4294967295
   8498c:	4770      	bx	lr
   8498e:	f04f 0000 	mov.w	r0, #0
   84992:	4770      	bx	lr

00084994 <__errno>:
   84994:	4b01      	ldr	r3, [pc, #4]	; (8499c <__errno+0x8>)
   84996:	6818      	ldr	r0, [r3, #0]
   84998:	4770      	bx	lr
   8499a:	bf00      	nop
   8499c:	200705a8 	.word	0x200705a8

000849a0 <__libc_init_array>:
   849a0:	b570      	push	{r4, r5, r6, lr}
   849a2:	4e0f      	ldr	r6, [pc, #60]	; (849e0 <__libc_init_array+0x40>)
   849a4:	4d0f      	ldr	r5, [pc, #60]	; (849e4 <__libc_init_array+0x44>)
   849a6:	1b76      	subs	r6, r6, r5
   849a8:	10b6      	asrs	r6, r6, #2
   849aa:	d007      	beq.n	849bc <__libc_init_array+0x1c>
   849ac:	3d04      	subs	r5, #4
   849ae:	2400      	movs	r4, #0
   849b0:	3401      	adds	r4, #1
   849b2:	f855 3f04 	ldr.w	r3, [r5, #4]!
   849b6:	4798      	blx	r3
   849b8:	42a6      	cmp	r6, r4
   849ba:	d1f9      	bne.n	849b0 <__libc_init_array+0x10>
   849bc:	4e0a      	ldr	r6, [pc, #40]	; (849e8 <__libc_init_array+0x48>)
   849be:	4d0b      	ldr	r5, [pc, #44]	; (849ec <__libc_init_array+0x4c>)
   849c0:	f003 f93a 	bl	87c38 <_init>
   849c4:	1b76      	subs	r6, r6, r5
   849c6:	10b6      	asrs	r6, r6, #2
   849c8:	d008      	beq.n	849dc <__libc_init_array+0x3c>
   849ca:	3d04      	subs	r5, #4
   849cc:	2400      	movs	r4, #0
   849ce:	3401      	adds	r4, #1
   849d0:	f855 3f04 	ldr.w	r3, [r5, #4]!
   849d4:	4798      	blx	r3
   849d6:	42a6      	cmp	r6, r4
   849d8:	d1f9      	bne.n	849ce <__libc_init_array+0x2e>
   849da:	bd70      	pop	{r4, r5, r6, pc}
   849dc:	bd70      	pop	{r4, r5, r6, pc}
   849de:	bf00      	nop
   849e0:	00087c44 	.word	0x00087c44
   849e4:	00087c44 	.word	0x00087c44
   849e8:	00087c4c 	.word	0x00087c4c
   849ec:	00087c44 	.word	0x00087c44

000849f0 <iprintf>:
   849f0:	b40f      	push	{r0, r1, r2, r3}
   849f2:	b510      	push	{r4, lr}
   849f4:	4b07      	ldr	r3, [pc, #28]	; (84a14 <iprintf+0x24>)
   849f6:	b082      	sub	sp, #8
   849f8:	ac04      	add	r4, sp, #16
   849fa:	f854 2b04 	ldr.w	r2, [r4], #4
   849fe:	6818      	ldr	r0, [r3, #0]
   84a00:	4623      	mov	r3, r4
   84a02:	6881      	ldr	r1, [r0, #8]
   84a04:	9401      	str	r4, [sp, #4]
   84a06:	f000 f9ed 	bl	84de4 <_vfiprintf_r>
   84a0a:	b002      	add	sp, #8
   84a0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   84a10:	b004      	add	sp, #16
   84a12:	4770      	bx	lr
   84a14:	200705a8 	.word	0x200705a8

00084a18 <memcpy>:
   84a18:	4684      	mov	ip, r0
   84a1a:	ea41 0300 	orr.w	r3, r1, r0
   84a1e:	f013 0303 	ands.w	r3, r3, #3
   84a22:	d149      	bne.n	84ab8 <memcpy+0xa0>
   84a24:	3a40      	subs	r2, #64	; 0x40
   84a26:	d323      	bcc.n	84a70 <memcpy+0x58>
   84a28:	680b      	ldr	r3, [r1, #0]
   84a2a:	6003      	str	r3, [r0, #0]
   84a2c:	684b      	ldr	r3, [r1, #4]
   84a2e:	6043      	str	r3, [r0, #4]
   84a30:	688b      	ldr	r3, [r1, #8]
   84a32:	6083      	str	r3, [r0, #8]
   84a34:	68cb      	ldr	r3, [r1, #12]
   84a36:	60c3      	str	r3, [r0, #12]
   84a38:	690b      	ldr	r3, [r1, #16]
   84a3a:	6103      	str	r3, [r0, #16]
   84a3c:	694b      	ldr	r3, [r1, #20]
   84a3e:	6143      	str	r3, [r0, #20]
   84a40:	698b      	ldr	r3, [r1, #24]
   84a42:	6183      	str	r3, [r0, #24]
   84a44:	69cb      	ldr	r3, [r1, #28]
   84a46:	61c3      	str	r3, [r0, #28]
   84a48:	6a0b      	ldr	r3, [r1, #32]
   84a4a:	6203      	str	r3, [r0, #32]
   84a4c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   84a4e:	6243      	str	r3, [r0, #36]	; 0x24
   84a50:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   84a52:	6283      	str	r3, [r0, #40]	; 0x28
   84a54:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   84a56:	62c3      	str	r3, [r0, #44]	; 0x2c
   84a58:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   84a5a:	6303      	str	r3, [r0, #48]	; 0x30
   84a5c:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   84a5e:	6343      	str	r3, [r0, #52]	; 0x34
   84a60:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   84a62:	6383      	str	r3, [r0, #56]	; 0x38
   84a64:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   84a66:	63c3      	str	r3, [r0, #60]	; 0x3c
   84a68:	3040      	adds	r0, #64	; 0x40
   84a6a:	3140      	adds	r1, #64	; 0x40
   84a6c:	3a40      	subs	r2, #64	; 0x40
   84a6e:	d2db      	bcs.n	84a28 <memcpy+0x10>
   84a70:	3230      	adds	r2, #48	; 0x30
   84a72:	d30b      	bcc.n	84a8c <memcpy+0x74>
   84a74:	680b      	ldr	r3, [r1, #0]
   84a76:	6003      	str	r3, [r0, #0]
   84a78:	684b      	ldr	r3, [r1, #4]
   84a7a:	6043      	str	r3, [r0, #4]
   84a7c:	688b      	ldr	r3, [r1, #8]
   84a7e:	6083      	str	r3, [r0, #8]
   84a80:	68cb      	ldr	r3, [r1, #12]
   84a82:	60c3      	str	r3, [r0, #12]
   84a84:	3010      	adds	r0, #16
   84a86:	3110      	adds	r1, #16
   84a88:	3a10      	subs	r2, #16
   84a8a:	d2f3      	bcs.n	84a74 <memcpy+0x5c>
   84a8c:	320c      	adds	r2, #12
   84a8e:	d305      	bcc.n	84a9c <memcpy+0x84>
   84a90:	f851 3b04 	ldr.w	r3, [r1], #4
   84a94:	f840 3b04 	str.w	r3, [r0], #4
   84a98:	3a04      	subs	r2, #4
   84a9a:	d2f9      	bcs.n	84a90 <memcpy+0x78>
   84a9c:	3204      	adds	r2, #4
   84a9e:	d008      	beq.n	84ab2 <memcpy+0x9a>
   84aa0:	07d2      	lsls	r2, r2, #31
   84aa2:	bf1c      	itt	ne
   84aa4:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84aa8:	f800 3b01 	strbne.w	r3, [r0], #1
   84aac:	d301      	bcc.n	84ab2 <memcpy+0x9a>
   84aae:	880b      	ldrh	r3, [r1, #0]
   84ab0:	8003      	strh	r3, [r0, #0]
   84ab2:	4660      	mov	r0, ip
   84ab4:	4770      	bx	lr
   84ab6:	bf00      	nop
   84ab8:	2a08      	cmp	r2, #8
   84aba:	d313      	bcc.n	84ae4 <memcpy+0xcc>
   84abc:	078b      	lsls	r3, r1, #30
   84abe:	d0b1      	beq.n	84a24 <memcpy+0xc>
   84ac0:	f010 0303 	ands.w	r3, r0, #3
   84ac4:	d0ae      	beq.n	84a24 <memcpy+0xc>
   84ac6:	f1c3 0304 	rsb	r3, r3, #4
   84aca:	1ad2      	subs	r2, r2, r3
   84acc:	07db      	lsls	r3, r3, #31
   84ace:	bf1c      	itt	ne
   84ad0:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84ad4:	f800 3b01 	strbne.w	r3, [r0], #1
   84ad8:	d3a4      	bcc.n	84a24 <memcpy+0xc>
   84ada:	f831 3b02 	ldrh.w	r3, [r1], #2
   84ade:	f820 3b02 	strh.w	r3, [r0], #2
   84ae2:	e79f      	b.n	84a24 <memcpy+0xc>
   84ae4:	3a04      	subs	r2, #4
   84ae6:	d3d9      	bcc.n	84a9c <memcpy+0x84>
   84ae8:	3a01      	subs	r2, #1
   84aea:	f811 3b01 	ldrb.w	r3, [r1], #1
   84aee:	f800 3b01 	strb.w	r3, [r0], #1
   84af2:	d2f9      	bcs.n	84ae8 <memcpy+0xd0>
   84af4:	780b      	ldrb	r3, [r1, #0]
   84af6:	7003      	strb	r3, [r0, #0]
   84af8:	784b      	ldrb	r3, [r1, #1]
   84afa:	7043      	strb	r3, [r0, #1]
   84afc:	788b      	ldrb	r3, [r1, #2]
   84afe:	7083      	strb	r3, [r0, #2]
   84b00:	4660      	mov	r0, ip
   84b02:	4770      	bx	lr

00084b04 <memset>:
   84b04:	b4f0      	push	{r4, r5, r6, r7}
   84b06:	0784      	lsls	r4, r0, #30
   84b08:	d043      	beq.n	84b92 <memset+0x8e>
   84b0a:	1e54      	subs	r4, r2, #1
   84b0c:	2a00      	cmp	r2, #0
   84b0e:	d03e      	beq.n	84b8e <memset+0x8a>
   84b10:	b2cd      	uxtb	r5, r1
   84b12:	4603      	mov	r3, r0
   84b14:	e003      	b.n	84b1e <memset+0x1a>
   84b16:	1e62      	subs	r2, r4, #1
   84b18:	2c00      	cmp	r4, #0
   84b1a:	d038      	beq.n	84b8e <memset+0x8a>
   84b1c:	4614      	mov	r4, r2
   84b1e:	f803 5b01 	strb.w	r5, [r3], #1
   84b22:	079a      	lsls	r2, r3, #30
   84b24:	d1f7      	bne.n	84b16 <memset+0x12>
   84b26:	2c03      	cmp	r4, #3
   84b28:	d92a      	bls.n	84b80 <memset+0x7c>
   84b2a:	b2cd      	uxtb	r5, r1
   84b2c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   84b30:	2c0f      	cmp	r4, #15
   84b32:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   84b36:	d915      	bls.n	84b64 <memset+0x60>
   84b38:	f1a4 0710 	sub.w	r7, r4, #16
   84b3c:	093f      	lsrs	r7, r7, #4
   84b3e:	f103 0610 	add.w	r6, r3, #16
   84b42:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   84b46:	461a      	mov	r2, r3
   84b48:	6015      	str	r5, [r2, #0]
   84b4a:	6055      	str	r5, [r2, #4]
   84b4c:	6095      	str	r5, [r2, #8]
   84b4e:	60d5      	str	r5, [r2, #12]
   84b50:	3210      	adds	r2, #16
   84b52:	42b2      	cmp	r2, r6
   84b54:	d1f8      	bne.n	84b48 <memset+0x44>
   84b56:	f004 040f 	and.w	r4, r4, #15
   84b5a:	3701      	adds	r7, #1
   84b5c:	2c03      	cmp	r4, #3
   84b5e:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   84b62:	d90d      	bls.n	84b80 <memset+0x7c>
   84b64:	461e      	mov	r6, r3
   84b66:	4622      	mov	r2, r4
   84b68:	3a04      	subs	r2, #4
   84b6a:	2a03      	cmp	r2, #3
   84b6c:	f846 5b04 	str.w	r5, [r6], #4
   84b70:	d8fa      	bhi.n	84b68 <memset+0x64>
   84b72:	1f22      	subs	r2, r4, #4
   84b74:	f022 0203 	bic.w	r2, r2, #3
   84b78:	3204      	adds	r2, #4
   84b7a:	4413      	add	r3, r2
   84b7c:	f004 0403 	and.w	r4, r4, #3
   84b80:	b12c      	cbz	r4, 84b8e <memset+0x8a>
   84b82:	b2c9      	uxtb	r1, r1
   84b84:	441c      	add	r4, r3
   84b86:	f803 1b01 	strb.w	r1, [r3], #1
   84b8a:	42a3      	cmp	r3, r4
   84b8c:	d1fb      	bne.n	84b86 <memset+0x82>
   84b8e:	bcf0      	pop	{r4, r5, r6, r7}
   84b90:	4770      	bx	lr
   84b92:	4614      	mov	r4, r2
   84b94:	4603      	mov	r3, r0
   84b96:	e7c6      	b.n	84b26 <memset+0x22>

00084b98 <setbuf>:
   84b98:	2900      	cmp	r1, #0
   84b9a:	bf0c      	ite	eq
   84b9c:	2202      	moveq	r2, #2
   84b9e:	2200      	movne	r2, #0
   84ba0:	f44f 6380 	mov.w	r3, #1024	; 0x400
   84ba4:	f000 b800 	b.w	84ba8 <setvbuf>

00084ba8 <setvbuf>:
   84ba8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84bac:	4d3c      	ldr	r5, [pc, #240]	; (84ca0 <setvbuf+0xf8>)
   84bae:	4604      	mov	r4, r0
   84bb0:	682d      	ldr	r5, [r5, #0]
   84bb2:	4688      	mov	r8, r1
   84bb4:	4616      	mov	r6, r2
   84bb6:	461f      	mov	r7, r3
   84bb8:	b115      	cbz	r5, 84bc0 <setvbuf+0x18>
   84bba:	6bab      	ldr	r3, [r5, #56]	; 0x38
   84bbc:	2b00      	cmp	r3, #0
   84bbe:	d04f      	beq.n	84c60 <setvbuf+0xb8>
   84bc0:	2e02      	cmp	r6, #2
   84bc2:	d830      	bhi.n	84c26 <setvbuf+0x7e>
   84bc4:	2f00      	cmp	r7, #0
   84bc6:	db2e      	blt.n	84c26 <setvbuf+0x7e>
   84bc8:	4628      	mov	r0, r5
   84bca:	4621      	mov	r1, r4
   84bcc:	f001 f888 	bl	85ce0 <_fflush_r>
   84bd0:	89a3      	ldrh	r3, [r4, #12]
   84bd2:	2200      	movs	r2, #0
   84bd4:	6062      	str	r2, [r4, #4]
   84bd6:	61a2      	str	r2, [r4, #24]
   84bd8:	061a      	lsls	r2, r3, #24
   84bda:	d428      	bmi.n	84c2e <setvbuf+0x86>
   84bdc:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   84be0:	b29b      	uxth	r3, r3
   84be2:	2e02      	cmp	r6, #2
   84be4:	81a3      	strh	r3, [r4, #12]
   84be6:	d02d      	beq.n	84c44 <setvbuf+0x9c>
   84be8:	f1b8 0f00 	cmp.w	r8, #0
   84bec:	d03c      	beq.n	84c68 <setvbuf+0xc0>
   84bee:	2e01      	cmp	r6, #1
   84bf0:	d013      	beq.n	84c1a <setvbuf+0x72>
   84bf2:	b29b      	uxth	r3, r3
   84bf4:	f003 0008 	and.w	r0, r3, #8
   84bf8:	4a2a      	ldr	r2, [pc, #168]	; (84ca4 <setvbuf+0xfc>)
   84bfa:	b280      	uxth	r0, r0
   84bfc:	63ea      	str	r2, [r5, #60]	; 0x3c
   84bfe:	f8c4 8000 	str.w	r8, [r4]
   84c02:	f8c4 8010 	str.w	r8, [r4, #16]
   84c06:	6167      	str	r7, [r4, #20]
   84c08:	b178      	cbz	r0, 84c2a <setvbuf+0x82>
   84c0a:	f013 0f03 	tst.w	r3, #3
   84c0e:	bf18      	it	ne
   84c10:	2700      	movne	r7, #0
   84c12:	60a7      	str	r7, [r4, #8]
   84c14:	2000      	movs	r0, #0
   84c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c1a:	f043 0301 	orr.w	r3, r3, #1
   84c1e:	427a      	negs	r2, r7
   84c20:	81a3      	strh	r3, [r4, #12]
   84c22:	61a2      	str	r2, [r4, #24]
   84c24:	e7e5      	b.n	84bf2 <setvbuf+0x4a>
   84c26:	f04f 30ff 	mov.w	r0, #4294967295
   84c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c2e:	4628      	mov	r0, r5
   84c30:	6921      	ldr	r1, [r4, #16]
   84c32:	f001 f9b5 	bl	85fa0 <_free_r>
   84c36:	89a3      	ldrh	r3, [r4, #12]
   84c38:	2e02      	cmp	r6, #2
   84c3a:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   84c3e:	b29b      	uxth	r3, r3
   84c40:	81a3      	strh	r3, [r4, #12]
   84c42:	d1d1      	bne.n	84be8 <setvbuf+0x40>
   84c44:	2000      	movs	r0, #0
   84c46:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84c4a:	f043 0302 	orr.w	r3, r3, #2
   84c4e:	2500      	movs	r5, #0
   84c50:	2101      	movs	r1, #1
   84c52:	81a3      	strh	r3, [r4, #12]
   84c54:	60a5      	str	r5, [r4, #8]
   84c56:	6022      	str	r2, [r4, #0]
   84c58:	6122      	str	r2, [r4, #16]
   84c5a:	6161      	str	r1, [r4, #20]
   84c5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84c60:	4628      	mov	r0, r5
   84c62:	f001 f859 	bl	85d18 <__sinit>
   84c66:	e7ab      	b.n	84bc0 <setvbuf+0x18>
   84c68:	2f00      	cmp	r7, #0
   84c6a:	bf08      	it	eq
   84c6c:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   84c70:	4638      	mov	r0, r7
   84c72:	f001 fc8b 	bl	8658c <malloc>
   84c76:	4680      	mov	r8, r0
   84c78:	b128      	cbz	r0, 84c86 <setvbuf+0xde>
   84c7a:	89a3      	ldrh	r3, [r4, #12]
   84c7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84c80:	b29b      	uxth	r3, r3
   84c82:	81a3      	strh	r3, [r4, #12]
   84c84:	e7b3      	b.n	84bee <setvbuf+0x46>
   84c86:	f44f 6080 	mov.w	r0, #1024	; 0x400
   84c8a:	f001 fc7f 	bl	8658c <malloc>
   84c8e:	4680      	mov	r8, r0
   84c90:	b918      	cbnz	r0, 84c9a <setvbuf+0xf2>
   84c92:	89a3      	ldrh	r3, [r4, #12]
   84c94:	f04f 30ff 	mov.w	r0, #4294967295
   84c98:	e7d5      	b.n	84c46 <setvbuf+0x9e>
   84c9a:	f44f 6780 	mov.w	r7, #1024	; 0x400
   84c9e:	e7ec      	b.n	84c7a <setvbuf+0xd2>
   84ca0:	200705a8 	.word	0x200705a8
   84ca4:	00085d0d 	.word	0x00085d0d

00084ca8 <strlen>:
   84ca8:	f020 0103 	bic.w	r1, r0, #3
   84cac:	f010 0003 	ands.w	r0, r0, #3
   84cb0:	f1c0 0000 	rsb	r0, r0, #0
   84cb4:	f851 3b04 	ldr.w	r3, [r1], #4
   84cb8:	f100 0c04 	add.w	ip, r0, #4
   84cbc:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84cc0:	f06f 0200 	mvn.w	r2, #0
   84cc4:	bf1c      	itt	ne
   84cc6:	fa22 f20c 	lsrne.w	r2, r2, ip
   84cca:	4313      	orrne	r3, r2
   84ccc:	f04f 0c01 	mov.w	ip, #1
   84cd0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   84cd4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   84cd8:	eba3 020c 	sub.w	r2, r3, ip
   84cdc:	ea22 0203 	bic.w	r2, r2, r3
   84ce0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   84ce4:	bf04      	itt	eq
   84ce6:	f851 3b04 	ldreq.w	r3, [r1], #4
   84cea:	3004      	addeq	r0, #4
   84cec:	d0f4      	beq.n	84cd8 <strlen+0x30>
   84cee:	f013 0fff 	tst.w	r3, #255	; 0xff
   84cf2:	bf1f      	itttt	ne
   84cf4:	3001      	addne	r0, #1
   84cf6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   84cfa:	3001      	addne	r0, #1
   84cfc:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   84d00:	bf18      	it	ne
   84d02:	3001      	addne	r0, #1
   84d04:	4770      	bx	lr
   84d06:	bf00      	nop

00084d08 <strncpy>:
   84d08:	ea40 0301 	orr.w	r3, r0, r1
   84d0c:	079b      	lsls	r3, r3, #30
   84d0e:	b470      	push	{r4, r5, r6}
   84d10:	d12a      	bne.n	84d68 <strncpy+0x60>
   84d12:	2a03      	cmp	r2, #3
   84d14:	d928      	bls.n	84d68 <strncpy+0x60>
   84d16:	460c      	mov	r4, r1
   84d18:	4603      	mov	r3, r0
   84d1a:	4621      	mov	r1, r4
   84d1c:	f854 5b04 	ldr.w	r5, [r4], #4
   84d20:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   84d24:	ea26 0605 	bic.w	r6, r6, r5
   84d28:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   84d2c:	d105      	bne.n	84d3a <strncpy+0x32>
   84d2e:	3a04      	subs	r2, #4
   84d30:	2a03      	cmp	r2, #3
   84d32:	f843 5b04 	str.w	r5, [r3], #4
   84d36:	4621      	mov	r1, r4
   84d38:	d8ef      	bhi.n	84d1a <strncpy+0x12>
   84d3a:	b19a      	cbz	r2, 84d64 <strncpy+0x5c>
   84d3c:	780c      	ldrb	r4, [r1, #0]
   84d3e:	3a01      	subs	r2, #1
   84d40:	701c      	strb	r4, [r3, #0]
   84d42:	3301      	adds	r3, #1
   84d44:	b13c      	cbz	r4, 84d56 <strncpy+0x4e>
   84d46:	b16a      	cbz	r2, 84d64 <strncpy+0x5c>
   84d48:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   84d4c:	3a01      	subs	r2, #1
   84d4e:	f803 4b01 	strb.w	r4, [r3], #1
   84d52:	2c00      	cmp	r4, #0
   84d54:	d1f7      	bne.n	84d46 <strncpy+0x3e>
   84d56:	b12a      	cbz	r2, 84d64 <strncpy+0x5c>
   84d58:	441a      	add	r2, r3
   84d5a:	2100      	movs	r1, #0
   84d5c:	f803 1b01 	strb.w	r1, [r3], #1
   84d60:	4293      	cmp	r3, r2
   84d62:	d1fb      	bne.n	84d5c <strncpy+0x54>
   84d64:	bc70      	pop	{r4, r5, r6}
   84d66:	4770      	bx	lr
   84d68:	4603      	mov	r3, r0
   84d6a:	e7e6      	b.n	84d3a <strncpy+0x32>

00084d6c <__sprint_r.part.0>:
   84d6c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   84d6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   84d72:	049c      	lsls	r4, r3, #18
   84d74:	460e      	mov	r6, r1
   84d76:	4680      	mov	r8, r0
   84d78:	4691      	mov	r9, r2
   84d7a:	d52a      	bpl.n	84dd2 <__sprint_r.part.0+0x66>
   84d7c:	6893      	ldr	r3, [r2, #8]
   84d7e:	6812      	ldr	r2, [r2, #0]
   84d80:	f102 0a08 	add.w	sl, r2, #8
   84d84:	b31b      	cbz	r3, 84dce <__sprint_r.part.0+0x62>
   84d86:	e91a 00a0 	ldmdb	sl, {r5, r7}
   84d8a:	08bf      	lsrs	r7, r7, #2
   84d8c:	d017      	beq.n	84dbe <__sprint_r.part.0+0x52>
   84d8e:	3d04      	subs	r5, #4
   84d90:	2400      	movs	r4, #0
   84d92:	e001      	b.n	84d98 <__sprint_r.part.0+0x2c>
   84d94:	42a7      	cmp	r7, r4
   84d96:	d010      	beq.n	84dba <__sprint_r.part.0+0x4e>
   84d98:	4640      	mov	r0, r8
   84d9a:	f855 1f04 	ldr.w	r1, [r5, #4]!
   84d9e:	4632      	mov	r2, r6
   84da0:	f001 f850 	bl	85e44 <_fputwc_r>
   84da4:	1c43      	adds	r3, r0, #1
   84da6:	f104 0401 	add.w	r4, r4, #1
   84daa:	d1f3      	bne.n	84d94 <__sprint_r.part.0+0x28>
   84dac:	2300      	movs	r3, #0
   84dae:	f8c9 3008 	str.w	r3, [r9, #8]
   84db2:	f8c9 3004 	str.w	r3, [r9, #4]
   84db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84dba:	f8d9 3008 	ldr.w	r3, [r9, #8]
   84dbe:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   84dc2:	f8c9 3008 	str.w	r3, [r9, #8]
   84dc6:	f10a 0a08 	add.w	sl, sl, #8
   84dca:	2b00      	cmp	r3, #0
   84dcc:	d1db      	bne.n	84d86 <__sprint_r.part.0+0x1a>
   84dce:	2000      	movs	r0, #0
   84dd0:	e7ec      	b.n	84dac <__sprint_r.part.0+0x40>
   84dd2:	f001 f9b1 	bl	86138 <__sfvwrite_r>
   84dd6:	2300      	movs	r3, #0
   84dd8:	f8c9 3008 	str.w	r3, [r9, #8]
   84ddc:	f8c9 3004 	str.w	r3, [r9, #4]
   84de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084de4 <_vfiprintf_r>:
   84de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84de8:	b0b1      	sub	sp, #196	; 0xc4
   84dea:	461c      	mov	r4, r3
   84dec:	9102      	str	r1, [sp, #8]
   84dee:	4690      	mov	r8, r2
   84df0:	9308      	str	r3, [sp, #32]
   84df2:	9006      	str	r0, [sp, #24]
   84df4:	b118      	cbz	r0, 84dfe <_vfiprintf_r+0x1a>
   84df6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84df8:	2b00      	cmp	r3, #0
   84dfa:	f000 80e8 	beq.w	84fce <_vfiprintf_r+0x1ea>
   84dfe:	9d02      	ldr	r5, [sp, #8]
   84e00:	89ab      	ldrh	r3, [r5, #12]
   84e02:	b29a      	uxth	r2, r3
   84e04:	0490      	lsls	r0, r2, #18
   84e06:	d407      	bmi.n	84e18 <_vfiprintf_r+0x34>
   84e08:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   84e0a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   84e0e:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   84e12:	81ab      	strh	r3, [r5, #12]
   84e14:	b29a      	uxth	r2, r3
   84e16:	6669      	str	r1, [r5, #100]	; 0x64
   84e18:	0711      	lsls	r1, r2, #28
   84e1a:	f140 80b7 	bpl.w	84f8c <_vfiprintf_r+0x1a8>
   84e1e:	f8dd b008 	ldr.w	fp, [sp, #8]
   84e22:	f8db 3010 	ldr.w	r3, [fp, #16]
   84e26:	2b00      	cmp	r3, #0
   84e28:	f000 80b0 	beq.w	84f8c <_vfiprintf_r+0x1a8>
   84e2c:	f002 021a 	and.w	r2, r2, #26
   84e30:	2a0a      	cmp	r2, #10
   84e32:	f000 80b7 	beq.w	84fa4 <_vfiprintf_r+0x1c0>
   84e36:	2300      	movs	r3, #0
   84e38:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   84e3c:	930a      	str	r3, [sp, #40]	; 0x28
   84e3e:	9315      	str	r3, [sp, #84]	; 0x54
   84e40:	9314      	str	r3, [sp, #80]	; 0x50
   84e42:	9309      	str	r3, [sp, #36]	; 0x24
   84e44:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   84e48:	464e      	mov	r6, r9
   84e4a:	f898 3000 	ldrb.w	r3, [r8]
   84e4e:	2b00      	cmp	r3, #0
   84e50:	f000 84c8 	beq.w	857e4 <_vfiprintf_r+0xa00>
   84e54:	2b25      	cmp	r3, #37	; 0x25
   84e56:	f000 84c5 	beq.w	857e4 <_vfiprintf_r+0xa00>
   84e5a:	f108 0201 	add.w	r2, r8, #1
   84e5e:	e001      	b.n	84e64 <_vfiprintf_r+0x80>
   84e60:	2b25      	cmp	r3, #37	; 0x25
   84e62:	d004      	beq.n	84e6e <_vfiprintf_r+0x8a>
   84e64:	7813      	ldrb	r3, [r2, #0]
   84e66:	4614      	mov	r4, r2
   84e68:	3201      	adds	r2, #1
   84e6a:	2b00      	cmp	r3, #0
   84e6c:	d1f8      	bne.n	84e60 <_vfiprintf_r+0x7c>
   84e6e:	ebc8 0504 	rsb	r5, r8, r4
   84e72:	b195      	cbz	r5, 84e9a <_vfiprintf_r+0xb6>
   84e74:	9b14      	ldr	r3, [sp, #80]	; 0x50
   84e76:	9a15      	ldr	r2, [sp, #84]	; 0x54
   84e78:	3301      	adds	r3, #1
   84e7a:	442a      	add	r2, r5
   84e7c:	2b07      	cmp	r3, #7
   84e7e:	f8c6 8000 	str.w	r8, [r6]
   84e82:	6075      	str	r5, [r6, #4]
   84e84:	9215      	str	r2, [sp, #84]	; 0x54
   84e86:	9314      	str	r3, [sp, #80]	; 0x50
   84e88:	dd7b      	ble.n	84f82 <_vfiprintf_r+0x19e>
   84e8a:	2a00      	cmp	r2, #0
   84e8c:	f040 84d5 	bne.w	8583a <_vfiprintf_r+0xa56>
   84e90:	9809      	ldr	r0, [sp, #36]	; 0x24
   84e92:	9214      	str	r2, [sp, #80]	; 0x50
   84e94:	4428      	add	r0, r5
   84e96:	464e      	mov	r6, r9
   84e98:	9009      	str	r0, [sp, #36]	; 0x24
   84e9a:	7823      	ldrb	r3, [r4, #0]
   84e9c:	2b00      	cmp	r3, #0
   84e9e:	f000 83ed 	beq.w	8567c <_vfiprintf_r+0x898>
   84ea2:	2100      	movs	r1, #0
   84ea4:	f04f 0200 	mov.w	r2, #0
   84ea8:	f04f 3cff 	mov.w	ip, #4294967295
   84eac:	7863      	ldrb	r3, [r4, #1]
   84eae:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   84eb2:	9104      	str	r1, [sp, #16]
   84eb4:	468a      	mov	sl, r1
   84eb6:	f104 0801 	add.w	r8, r4, #1
   84eba:	4608      	mov	r0, r1
   84ebc:	4665      	mov	r5, ip
   84ebe:	f108 0801 	add.w	r8, r8, #1
   84ec2:	f1a3 0220 	sub.w	r2, r3, #32
   84ec6:	2a58      	cmp	r2, #88	; 0x58
   84ec8:	f200 82d9 	bhi.w	8547e <_vfiprintf_r+0x69a>
   84ecc:	e8df f012 	tbh	[pc, r2, lsl #1]
   84ed0:	02d702cb 	.word	0x02d702cb
   84ed4:	02d202d7 	.word	0x02d202d7
   84ed8:	02d702d7 	.word	0x02d702d7
   84edc:	02d702d7 	.word	0x02d702d7
   84ee0:	02d702d7 	.word	0x02d702d7
   84ee4:	028f0282 	.word	0x028f0282
   84ee8:	008402d7 	.word	0x008402d7
   84eec:	02d70293 	.word	0x02d70293
   84ef0:	0196012b 	.word	0x0196012b
   84ef4:	01960196 	.word	0x01960196
   84ef8:	01960196 	.word	0x01960196
   84efc:	01960196 	.word	0x01960196
   84f00:	01960196 	.word	0x01960196
   84f04:	02d702d7 	.word	0x02d702d7
   84f08:	02d702d7 	.word	0x02d702d7
   84f0c:	02d702d7 	.word	0x02d702d7
   84f10:	02d702d7 	.word	0x02d702d7
   84f14:	02d702d7 	.word	0x02d702d7
   84f18:	02d70130 	.word	0x02d70130
   84f1c:	02d702d7 	.word	0x02d702d7
   84f20:	02d702d7 	.word	0x02d702d7
   84f24:	02d702d7 	.word	0x02d702d7
   84f28:	02d702d7 	.word	0x02d702d7
   84f2c:	017b02d7 	.word	0x017b02d7
   84f30:	02d702d7 	.word	0x02d702d7
   84f34:	02d702d7 	.word	0x02d702d7
   84f38:	01a402d7 	.word	0x01a402d7
   84f3c:	02d702d7 	.word	0x02d702d7
   84f40:	02d701bf 	.word	0x02d701bf
   84f44:	02d702d7 	.word	0x02d702d7
   84f48:	02d702d7 	.word	0x02d702d7
   84f4c:	02d702d7 	.word	0x02d702d7
   84f50:	02d702d7 	.word	0x02d702d7
   84f54:	01e402d7 	.word	0x01e402d7
   84f58:	02d701fa 	.word	0x02d701fa
   84f5c:	02d702d7 	.word	0x02d702d7
   84f60:	01fa0216 	.word	0x01fa0216
   84f64:	02d702d7 	.word	0x02d702d7
   84f68:	02d7021b 	.word	0x02d7021b
   84f6c:	00890228 	.word	0x00890228
   84f70:	027d0266 	.word	0x027d0266
   84f74:	023a02d7 	.word	0x023a02d7
   84f78:	011902d7 	.word	0x011902d7
   84f7c:	02d702d7 	.word	0x02d702d7
   84f80:	02af      	.short	0x02af
   84f82:	3608      	adds	r6, #8
   84f84:	9809      	ldr	r0, [sp, #36]	; 0x24
   84f86:	4428      	add	r0, r5
   84f88:	9009      	str	r0, [sp, #36]	; 0x24
   84f8a:	e786      	b.n	84e9a <_vfiprintf_r+0xb6>
   84f8c:	9806      	ldr	r0, [sp, #24]
   84f8e:	9902      	ldr	r1, [sp, #8]
   84f90:	f000 fd90 	bl	85ab4 <__swsetup_r>
   84f94:	b9b0      	cbnz	r0, 84fc4 <_vfiprintf_r+0x1e0>
   84f96:	9d02      	ldr	r5, [sp, #8]
   84f98:	89aa      	ldrh	r2, [r5, #12]
   84f9a:	f002 021a 	and.w	r2, r2, #26
   84f9e:	2a0a      	cmp	r2, #10
   84fa0:	f47f af49 	bne.w	84e36 <_vfiprintf_r+0x52>
   84fa4:	f8dd b008 	ldr.w	fp, [sp, #8]
   84fa8:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   84fac:	2b00      	cmp	r3, #0
   84fae:	f6ff af42 	blt.w	84e36 <_vfiprintf_r+0x52>
   84fb2:	9806      	ldr	r0, [sp, #24]
   84fb4:	4659      	mov	r1, fp
   84fb6:	4642      	mov	r2, r8
   84fb8:	4623      	mov	r3, r4
   84fba:	f000 fd3d 	bl	85a38 <__sbprintf>
   84fbe:	b031      	add	sp, #196	; 0xc4
   84fc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fc4:	f04f 30ff 	mov.w	r0, #4294967295
   84fc8:	b031      	add	sp, #196	; 0xc4
   84fca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84fce:	f000 fea3 	bl	85d18 <__sinit>
   84fd2:	e714      	b.n	84dfe <_vfiprintf_r+0x1a>
   84fd4:	4240      	negs	r0, r0
   84fd6:	9308      	str	r3, [sp, #32]
   84fd8:	f04a 0a04 	orr.w	sl, sl, #4
   84fdc:	f898 3000 	ldrb.w	r3, [r8]
   84fe0:	e76d      	b.n	84ebe <_vfiprintf_r+0xda>
   84fe2:	f01a 0320 	ands.w	r3, sl, #32
   84fe6:	9004      	str	r0, [sp, #16]
   84fe8:	46ac      	mov	ip, r5
   84fea:	f000 80f4 	beq.w	851d6 <_vfiprintf_r+0x3f2>
   84fee:	f8dd b020 	ldr.w	fp, [sp, #32]
   84ff2:	f10b 0307 	add.w	r3, fp, #7
   84ff6:	f023 0307 	bic.w	r3, r3, #7
   84ffa:	f103 0408 	add.w	r4, r3, #8
   84ffe:	9408      	str	r4, [sp, #32]
   85000:	e9d3 4500 	ldrd	r4, r5, [r3]
   85004:	2300      	movs	r3, #0
   85006:	f04f 0000 	mov.w	r0, #0
   8500a:	2100      	movs	r1, #0
   8500c:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   85010:	f8cd c014 	str.w	ip, [sp, #20]
   85014:	9107      	str	r1, [sp, #28]
   85016:	f1bc 0f00 	cmp.w	ip, #0
   8501a:	bfa8      	it	ge
   8501c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   85020:	ea54 0205 	orrs.w	r2, r4, r5
   85024:	f040 80ad 	bne.w	85182 <_vfiprintf_r+0x39e>
   85028:	f1bc 0f00 	cmp.w	ip, #0
   8502c:	f040 80a9 	bne.w	85182 <_vfiprintf_r+0x39e>
   85030:	2b00      	cmp	r3, #0
   85032:	f040 83c0 	bne.w	857b6 <_vfiprintf_r+0x9d2>
   85036:	f01a 0f01 	tst.w	sl, #1
   8503a:	f000 83bc 	beq.w	857b6 <_vfiprintf_r+0x9d2>
   8503e:	2330      	movs	r3, #48	; 0x30
   85040:	af30      	add	r7, sp, #192	; 0xc0
   85042:	f807 3d41 	strb.w	r3, [r7, #-65]!
   85046:	ebc7 0409 	rsb	r4, r7, r9
   8504a:	9405      	str	r4, [sp, #20]
   8504c:	f8dd b014 	ldr.w	fp, [sp, #20]
   85050:	9c07      	ldr	r4, [sp, #28]
   85052:	45e3      	cmp	fp, ip
   85054:	bfb8      	it	lt
   85056:	46e3      	movlt	fp, ip
   85058:	f8cd b00c 	str.w	fp, [sp, #12]
   8505c:	b11c      	cbz	r4, 85066 <_vfiprintf_r+0x282>
   8505e:	f10b 0b01 	add.w	fp, fp, #1
   85062:	f8cd b00c 	str.w	fp, [sp, #12]
   85066:	f01a 0502 	ands.w	r5, sl, #2
   8506a:	9507      	str	r5, [sp, #28]
   8506c:	d005      	beq.n	8507a <_vfiprintf_r+0x296>
   8506e:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85072:	f10b 0b02 	add.w	fp, fp, #2
   85076:	f8cd b00c 	str.w	fp, [sp, #12]
   8507a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   8507e:	930b      	str	r3, [sp, #44]	; 0x2c
   85080:	f040 821b 	bne.w	854ba <_vfiprintf_r+0x6d6>
   85084:	9d04      	ldr	r5, [sp, #16]
   85086:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8508a:	ebcb 0405 	rsb	r4, fp, r5
   8508e:	2c00      	cmp	r4, #0
   85090:	f340 8213 	ble.w	854ba <_vfiprintf_r+0x6d6>
   85094:	2c10      	cmp	r4, #16
   85096:	f340 8489 	ble.w	859ac <_vfiprintf_r+0xbc8>
   8509a:	4dbe      	ldr	r5, [pc, #760]	; (85394 <_vfiprintf_r+0x5b0>)
   8509c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8509e:	462b      	mov	r3, r5
   850a0:	9814      	ldr	r0, [sp, #80]	; 0x50
   850a2:	4625      	mov	r5, r4
   850a4:	f04f 0b10 	mov.w	fp, #16
   850a8:	4664      	mov	r4, ip
   850aa:	46b4      	mov	ip, r6
   850ac:	461e      	mov	r6, r3
   850ae:	e006      	b.n	850be <_vfiprintf_r+0x2da>
   850b0:	1c83      	adds	r3, r0, #2
   850b2:	f10c 0c08 	add.w	ip, ip, #8
   850b6:	4608      	mov	r0, r1
   850b8:	3d10      	subs	r5, #16
   850ba:	2d10      	cmp	r5, #16
   850bc:	dd11      	ble.n	850e2 <_vfiprintf_r+0x2fe>
   850be:	1c41      	adds	r1, r0, #1
   850c0:	3210      	adds	r2, #16
   850c2:	2907      	cmp	r1, #7
   850c4:	9215      	str	r2, [sp, #84]	; 0x54
   850c6:	e88c 0840 	stmia.w	ip, {r6, fp}
   850ca:	9114      	str	r1, [sp, #80]	; 0x50
   850cc:	ddf0      	ble.n	850b0 <_vfiprintf_r+0x2cc>
   850ce:	2a00      	cmp	r2, #0
   850d0:	f040 81e6 	bne.w	854a0 <_vfiprintf_r+0x6bc>
   850d4:	3d10      	subs	r5, #16
   850d6:	2d10      	cmp	r5, #16
   850d8:	f04f 0301 	mov.w	r3, #1
   850dc:	4610      	mov	r0, r2
   850de:	46cc      	mov	ip, r9
   850e0:	dced      	bgt.n	850be <_vfiprintf_r+0x2da>
   850e2:	4631      	mov	r1, r6
   850e4:	4666      	mov	r6, ip
   850e6:	46a4      	mov	ip, r4
   850e8:	462c      	mov	r4, r5
   850ea:	460d      	mov	r5, r1
   850ec:	4422      	add	r2, r4
   850ee:	2b07      	cmp	r3, #7
   850f0:	9215      	str	r2, [sp, #84]	; 0x54
   850f2:	6035      	str	r5, [r6, #0]
   850f4:	6074      	str	r4, [r6, #4]
   850f6:	9314      	str	r3, [sp, #80]	; 0x50
   850f8:	f300 836d 	bgt.w	857d6 <_vfiprintf_r+0x9f2>
   850fc:	3608      	adds	r6, #8
   850fe:	1c59      	adds	r1, r3, #1
   85100:	e1de      	b.n	854c0 <_vfiprintf_r+0x6dc>
   85102:	f01a 0f20 	tst.w	sl, #32
   85106:	9004      	str	r0, [sp, #16]
   85108:	46ac      	mov	ip, r5
   8510a:	f000 808d 	beq.w	85228 <_vfiprintf_r+0x444>
   8510e:	9d08      	ldr	r5, [sp, #32]
   85110:	1deb      	adds	r3, r5, #7
   85112:	f023 0307 	bic.w	r3, r3, #7
   85116:	f103 0b08 	add.w	fp, r3, #8
   8511a:	e9d3 4500 	ldrd	r4, r5, [r3]
   8511e:	f8cd b020 	str.w	fp, [sp, #32]
   85122:	2301      	movs	r3, #1
   85124:	e76f      	b.n	85006 <_vfiprintf_r+0x222>
   85126:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8512a:	f898 3000 	ldrb.w	r3, [r8]
   8512e:	e6c6      	b.n	84ebe <_vfiprintf_r+0xda>
   85130:	f04a 0a10 	orr.w	sl, sl, #16
   85134:	f01a 0f20 	tst.w	sl, #32
   85138:	9004      	str	r0, [sp, #16]
   8513a:	46ac      	mov	ip, r5
   8513c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85140:	f000 80c8 	beq.w	852d4 <_vfiprintf_r+0x4f0>
   85144:	9c08      	ldr	r4, [sp, #32]
   85146:	1de1      	adds	r1, r4, #7
   85148:	f021 0107 	bic.w	r1, r1, #7
   8514c:	e9d1 2300 	ldrd	r2, r3, [r1]
   85150:	3108      	adds	r1, #8
   85152:	9108      	str	r1, [sp, #32]
   85154:	4614      	mov	r4, r2
   85156:	461d      	mov	r5, r3
   85158:	2a00      	cmp	r2, #0
   8515a:	f173 0b00 	sbcs.w	fp, r3, #0
   8515e:	f2c0 83ce 	blt.w	858fe <_vfiprintf_r+0xb1a>
   85162:	f1bc 0f00 	cmp.w	ip, #0
   85166:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8516a:	bfa8      	it	ge
   8516c:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   85170:	ea54 0205 	orrs.w	r2, r4, r5
   85174:	9007      	str	r0, [sp, #28]
   85176:	f8cd c014 	str.w	ip, [sp, #20]
   8517a:	f04f 0301 	mov.w	r3, #1
   8517e:	f43f af53 	beq.w	85028 <_vfiprintf_r+0x244>
   85182:	2b01      	cmp	r3, #1
   85184:	f000 8319 	beq.w	857ba <_vfiprintf_r+0x9d6>
   85188:	2b02      	cmp	r3, #2
   8518a:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   8518e:	f040 824c 	bne.w	8562a <_vfiprintf_r+0x846>
   85192:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   85196:	4619      	mov	r1, r3
   85198:	f004 000f 	and.w	r0, r4, #15
   8519c:	0922      	lsrs	r2, r4, #4
   8519e:	f81b 0000 	ldrb.w	r0, [fp, r0]
   851a2:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   851a6:	092b      	lsrs	r3, r5, #4
   851a8:	7008      	strb	r0, [r1, #0]
   851aa:	ea52 0003 	orrs.w	r0, r2, r3
   851ae:	460f      	mov	r7, r1
   851b0:	4614      	mov	r4, r2
   851b2:	461d      	mov	r5, r3
   851b4:	f101 31ff 	add.w	r1, r1, #4294967295
   851b8:	d1ee      	bne.n	85198 <_vfiprintf_r+0x3b4>
   851ba:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   851be:	ebc7 0309 	rsb	r3, r7, r9
   851c2:	9305      	str	r3, [sp, #20]
   851c4:	e742      	b.n	8504c <_vfiprintf_r+0x268>
   851c6:	f04a 0a10 	orr.w	sl, sl, #16
   851ca:	f01a 0320 	ands.w	r3, sl, #32
   851ce:	9004      	str	r0, [sp, #16]
   851d0:	46ac      	mov	ip, r5
   851d2:	f47f af0c 	bne.w	84fee <_vfiprintf_r+0x20a>
   851d6:	f01a 0210 	ands.w	r2, sl, #16
   851da:	f040 8311 	bne.w	85800 <_vfiprintf_r+0xa1c>
   851de:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   851e2:	f000 830d 	beq.w	85800 <_vfiprintf_r+0xa1c>
   851e6:	f8dd b020 	ldr.w	fp, [sp, #32]
   851ea:	4613      	mov	r3, r2
   851ec:	f8bb 4000 	ldrh.w	r4, [fp]
   851f0:	f10b 0b04 	add.w	fp, fp, #4
   851f4:	2500      	movs	r5, #0
   851f6:	f8cd b020 	str.w	fp, [sp, #32]
   851fa:	e704      	b.n	85006 <_vfiprintf_r+0x222>
   851fc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85200:	2000      	movs	r0, #0
   85202:	f818 3b01 	ldrb.w	r3, [r8], #1
   85206:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8520a:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   8520e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85212:	2a09      	cmp	r2, #9
   85214:	d9f5      	bls.n	85202 <_vfiprintf_r+0x41e>
   85216:	e654      	b.n	84ec2 <_vfiprintf_r+0xde>
   85218:	f04a 0a10 	orr.w	sl, sl, #16
   8521c:	f01a 0f20 	tst.w	sl, #32
   85220:	9004      	str	r0, [sp, #16]
   85222:	46ac      	mov	ip, r5
   85224:	f47f af73 	bne.w	8510e <_vfiprintf_r+0x32a>
   85228:	f01a 0f10 	tst.w	sl, #16
   8522c:	f040 82ef 	bne.w	8580e <_vfiprintf_r+0xa2a>
   85230:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85234:	f000 82eb 	beq.w	8580e <_vfiprintf_r+0xa2a>
   85238:	f8dd b020 	ldr.w	fp, [sp, #32]
   8523c:	2500      	movs	r5, #0
   8523e:	f8bb 4000 	ldrh.w	r4, [fp]
   85242:	f10b 0b04 	add.w	fp, fp, #4
   85246:	2301      	movs	r3, #1
   85248:	f8cd b020 	str.w	fp, [sp, #32]
   8524c:	e6db      	b.n	85006 <_vfiprintf_r+0x222>
   8524e:	46ac      	mov	ip, r5
   85250:	4d51      	ldr	r5, [pc, #324]	; (85398 <_vfiprintf_r+0x5b4>)
   85252:	f01a 0f20 	tst.w	sl, #32
   85256:	9004      	str	r0, [sp, #16]
   85258:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8525c:	950a      	str	r5, [sp, #40]	; 0x28
   8525e:	f000 80f0 	beq.w	85442 <_vfiprintf_r+0x65e>
   85262:	9d08      	ldr	r5, [sp, #32]
   85264:	1dea      	adds	r2, r5, #7
   85266:	f022 0207 	bic.w	r2, r2, #7
   8526a:	f102 0b08 	add.w	fp, r2, #8
   8526e:	f8cd b020 	str.w	fp, [sp, #32]
   85272:	e9d2 4500 	ldrd	r4, r5, [r2]
   85276:	f01a 0f01 	tst.w	sl, #1
   8527a:	f000 82aa 	beq.w	857d2 <_vfiprintf_r+0x9ee>
   8527e:	ea54 0b05 	orrs.w	fp, r4, r5
   85282:	f000 82a6 	beq.w	857d2 <_vfiprintf_r+0x9ee>
   85286:	2230      	movs	r2, #48	; 0x30
   85288:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   8528c:	f04a 0a02 	orr.w	sl, sl, #2
   85290:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   85294:	2302      	movs	r3, #2
   85296:	e6b6      	b.n	85006 <_vfiprintf_r+0x222>
   85298:	9b08      	ldr	r3, [sp, #32]
   8529a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8529e:	681b      	ldr	r3, [r3, #0]
   852a0:	2401      	movs	r4, #1
   852a2:	f04f 0500 	mov.w	r5, #0
   852a6:	f10b 0b04 	add.w	fp, fp, #4
   852aa:	9004      	str	r0, [sp, #16]
   852ac:	9403      	str	r4, [sp, #12]
   852ae:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   852b2:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   852b6:	f8cd b020 	str.w	fp, [sp, #32]
   852ba:	9405      	str	r4, [sp, #20]
   852bc:	af16      	add	r7, sp, #88	; 0x58
   852be:	f04f 0c00 	mov.w	ip, #0
   852c2:	e6d0      	b.n	85066 <_vfiprintf_r+0x282>
   852c4:	f01a 0f20 	tst.w	sl, #32
   852c8:	9004      	str	r0, [sp, #16]
   852ca:	46ac      	mov	ip, r5
   852cc:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   852d0:	f47f af38 	bne.w	85144 <_vfiprintf_r+0x360>
   852d4:	f01a 0f10 	tst.w	sl, #16
   852d8:	f040 82a7 	bne.w	8582a <_vfiprintf_r+0xa46>
   852dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   852e0:	f000 82a3 	beq.w	8582a <_vfiprintf_r+0xa46>
   852e4:	f8dd b020 	ldr.w	fp, [sp, #32]
   852e8:	f9bb 4000 	ldrsh.w	r4, [fp]
   852ec:	f10b 0b04 	add.w	fp, fp, #4
   852f0:	17e5      	asrs	r5, r4, #31
   852f2:	4622      	mov	r2, r4
   852f4:	462b      	mov	r3, r5
   852f6:	f8cd b020 	str.w	fp, [sp, #32]
   852fa:	e72d      	b.n	85158 <_vfiprintf_r+0x374>
   852fc:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   85300:	f898 3000 	ldrb.w	r3, [r8]
   85304:	e5db      	b.n	84ebe <_vfiprintf_r+0xda>
   85306:	f898 3000 	ldrb.w	r3, [r8]
   8530a:	4642      	mov	r2, r8
   8530c:	2b6c      	cmp	r3, #108	; 0x6c
   8530e:	bf03      	ittte	eq
   85310:	f108 0801 	addeq.w	r8, r8, #1
   85314:	f04a 0a20 	orreq.w	sl, sl, #32
   85318:	7853      	ldrbeq	r3, [r2, #1]
   8531a:	f04a 0a10 	orrne.w	sl, sl, #16
   8531e:	e5ce      	b.n	84ebe <_vfiprintf_r+0xda>
   85320:	f01a 0f20 	tst.w	sl, #32
   85324:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85328:	f000 82f7 	beq.w	8591a <_vfiprintf_r+0xb36>
   8532c:	9c08      	ldr	r4, [sp, #32]
   8532e:	6821      	ldr	r1, [r4, #0]
   85330:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85332:	17e5      	asrs	r5, r4, #31
   85334:	462b      	mov	r3, r5
   85336:	9d08      	ldr	r5, [sp, #32]
   85338:	4622      	mov	r2, r4
   8533a:	3504      	adds	r5, #4
   8533c:	9508      	str	r5, [sp, #32]
   8533e:	e9c1 2300 	strd	r2, r3, [r1]
   85342:	e582      	b.n	84e4a <_vfiprintf_r+0x66>
   85344:	9c08      	ldr	r4, [sp, #32]
   85346:	46ac      	mov	ip, r5
   85348:	6827      	ldr	r7, [r4, #0]
   8534a:	f04f 0500 	mov.w	r5, #0
   8534e:	9004      	str	r0, [sp, #16]
   85350:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   85354:	3404      	adds	r4, #4
   85356:	2f00      	cmp	r7, #0
   85358:	f000 8332 	beq.w	859c0 <_vfiprintf_r+0xbdc>
   8535c:	f1bc 0f00 	cmp.w	ip, #0
   85360:	4638      	mov	r0, r7
   85362:	f2c0 8307 	blt.w	85974 <_vfiprintf_r+0xb90>
   85366:	4662      	mov	r2, ip
   85368:	2100      	movs	r1, #0
   8536a:	f8cd c004 	str.w	ip, [sp, #4]
   8536e:	f001 fbb1 	bl	86ad4 <memchr>
   85372:	f8dd c004 	ldr.w	ip, [sp, #4]
   85376:	2800      	cmp	r0, #0
   85378:	f000 833a 	beq.w	859f0 <_vfiprintf_r+0xc0c>
   8537c:	1bc0      	subs	r0, r0, r7
   8537e:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   85382:	4560      	cmp	r0, ip
   85384:	bfa8      	it	ge
   85386:	4660      	movge	r0, ip
   85388:	9005      	str	r0, [sp, #20]
   8538a:	9408      	str	r4, [sp, #32]
   8538c:	9507      	str	r5, [sp, #28]
   8538e:	f04f 0c00 	mov.w	ip, #0
   85392:	e65b      	b.n	8504c <_vfiprintf_r+0x268>
   85394:	00087c28 	.word	0x00087c28
   85398:	00087be8 	.word	0x00087be8
   8539c:	9b08      	ldr	r3, [sp, #32]
   8539e:	f8dd b020 	ldr.w	fp, [sp, #32]
   853a2:	9004      	str	r0, [sp, #16]
   853a4:	48b2      	ldr	r0, [pc, #712]	; (85670 <_vfiprintf_r+0x88c>)
   853a6:	681c      	ldr	r4, [r3, #0]
   853a8:	2230      	movs	r2, #48	; 0x30
   853aa:	2378      	movs	r3, #120	; 0x78
   853ac:	f10b 0b04 	add.w	fp, fp, #4
   853b0:	46ac      	mov	ip, r5
   853b2:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   853b6:	f04a 0a02 	orr.w	sl, sl, #2
   853ba:	f8cd b020 	str.w	fp, [sp, #32]
   853be:	2500      	movs	r5, #0
   853c0:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   853c4:	900a      	str	r0, [sp, #40]	; 0x28
   853c6:	2302      	movs	r3, #2
   853c8:	e61d      	b.n	85006 <_vfiprintf_r+0x222>
   853ca:	f04a 0a20 	orr.w	sl, sl, #32
   853ce:	f898 3000 	ldrb.w	r3, [r8]
   853d2:	e574      	b.n	84ebe <_vfiprintf_r+0xda>
   853d4:	f8dd b020 	ldr.w	fp, [sp, #32]
   853d8:	f8db 0000 	ldr.w	r0, [fp]
   853dc:	f10b 0304 	add.w	r3, fp, #4
   853e0:	2800      	cmp	r0, #0
   853e2:	f6ff adf7 	blt.w	84fd4 <_vfiprintf_r+0x1f0>
   853e6:	9308      	str	r3, [sp, #32]
   853e8:	f898 3000 	ldrb.w	r3, [r8]
   853ec:	e567      	b.n	84ebe <_vfiprintf_r+0xda>
   853ee:	f898 3000 	ldrb.w	r3, [r8]
   853f2:	212b      	movs	r1, #43	; 0x2b
   853f4:	e563      	b.n	84ebe <_vfiprintf_r+0xda>
   853f6:	f898 3000 	ldrb.w	r3, [r8]
   853fa:	f108 0401 	add.w	r4, r8, #1
   853fe:	2b2a      	cmp	r3, #42	; 0x2a
   85400:	f000 8305 	beq.w	85a0e <_vfiprintf_r+0xc2a>
   85404:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85408:	2a09      	cmp	r2, #9
   8540a:	bf98      	it	ls
   8540c:	2500      	movls	r5, #0
   8540e:	f200 82fa 	bhi.w	85a06 <_vfiprintf_r+0xc22>
   85412:	f814 3b01 	ldrb.w	r3, [r4], #1
   85416:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8541a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   8541e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85422:	2a09      	cmp	r2, #9
   85424:	d9f5      	bls.n	85412 <_vfiprintf_r+0x62e>
   85426:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8542a:	46a0      	mov	r8, r4
   8542c:	e549      	b.n	84ec2 <_vfiprintf_r+0xde>
   8542e:	4c90      	ldr	r4, [pc, #576]	; (85670 <_vfiprintf_r+0x88c>)
   85430:	f01a 0f20 	tst.w	sl, #32
   85434:	9004      	str	r0, [sp, #16]
   85436:	46ac      	mov	ip, r5
   85438:	940a      	str	r4, [sp, #40]	; 0x28
   8543a:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8543e:	f47f af10 	bne.w	85262 <_vfiprintf_r+0x47e>
   85442:	f01a 0f10 	tst.w	sl, #16
   85446:	f040 81ea 	bne.w	8581e <_vfiprintf_r+0xa3a>
   8544a:	f01a 0f40 	tst.w	sl, #64	; 0x40
   8544e:	f000 81e6 	beq.w	8581e <_vfiprintf_r+0xa3a>
   85452:	f8dd b020 	ldr.w	fp, [sp, #32]
   85456:	2500      	movs	r5, #0
   85458:	f8bb 4000 	ldrh.w	r4, [fp]
   8545c:	f10b 0b04 	add.w	fp, fp, #4
   85460:	f8cd b020 	str.w	fp, [sp, #32]
   85464:	e707      	b.n	85276 <_vfiprintf_r+0x492>
   85466:	f898 3000 	ldrb.w	r3, [r8]
   8546a:	2900      	cmp	r1, #0
   8546c:	f47f ad27 	bne.w	84ebe <_vfiprintf_r+0xda>
   85470:	2120      	movs	r1, #32
   85472:	e524      	b.n	84ebe <_vfiprintf_r+0xda>
   85474:	f04a 0a01 	orr.w	sl, sl, #1
   85478:	f898 3000 	ldrb.w	r3, [r8]
   8547c:	e51f      	b.n	84ebe <_vfiprintf_r+0xda>
   8547e:	9004      	str	r0, [sp, #16]
   85480:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   85484:	2b00      	cmp	r3, #0
   85486:	f000 80f9 	beq.w	8567c <_vfiprintf_r+0x898>
   8548a:	2501      	movs	r5, #1
   8548c:	f04f 0b00 	mov.w	fp, #0
   85490:	9503      	str	r5, [sp, #12]
   85492:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   85496:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8549a:	9505      	str	r5, [sp, #20]
   8549c:	af16      	add	r7, sp, #88	; 0x58
   8549e:	e70e      	b.n	852be <_vfiprintf_r+0x4da>
   854a0:	9806      	ldr	r0, [sp, #24]
   854a2:	9902      	ldr	r1, [sp, #8]
   854a4:	aa13      	add	r2, sp, #76	; 0x4c
   854a6:	f7ff fc61 	bl	84d6c <__sprint_r.part.0>
   854aa:	2800      	cmp	r0, #0
   854ac:	f040 80ed 	bne.w	8568a <_vfiprintf_r+0x8a6>
   854b0:	9814      	ldr	r0, [sp, #80]	; 0x50
   854b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   854b4:	1c43      	adds	r3, r0, #1
   854b6:	46cc      	mov	ip, r9
   854b8:	e5fe      	b.n	850b8 <_vfiprintf_r+0x2d4>
   854ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
   854bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
   854be:	1c59      	adds	r1, r3, #1
   854c0:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   854c4:	b168      	cbz	r0, 854e2 <_vfiprintf_r+0x6fe>
   854c6:	3201      	adds	r2, #1
   854c8:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   854cc:	2301      	movs	r3, #1
   854ce:	2907      	cmp	r1, #7
   854d0:	9215      	str	r2, [sp, #84]	; 0x54
   854d2:	9114      	str	r1, [sp, #80]	; 0x50
   854d4:	e886 0009 	stmia.w	r6, {r0, r3}
   854d8:	f300 8160 	bgt.w	8579c <_vfiprintf_r+0x9b8>
   854dc:	460b      	mov	r3, r1
   854de:	3608      	adds	r6, #8
   854e0:	3101      	adds	r1, #1
   854e2:	9c07      	ldr	r4, [sp, #28]
   854e4:	b164      	cbz	r4, 85500 <_vfiprintf_r+0x71c>
   854e6:	3202      	adds	r2, #2
   854e8:	a812      	add	r0, sp, #72	; 0x48
   854ea:	2302      	movs	r3, #2
   854ec:	2907      	cmp	r1, #7
   854ee:	9215      	str	r2, [sp, #84]	; 0x54
   854f0:	9114      	str	r1, [sp, #80]	; 0x50
   854f2:	e886 0009 	stmia.w	r6, {r0, r3}
   854f6:	f300 8157 	bgt.w	857a8 <_vfiprintf_r+0x9c4>
   854fa:	460b      	mov	r3, r1
   854fc:	3608      	adds	r6, #8
   854fe:	3101      	adds	r1, #1
   85500:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   85502:	2d80      	cmp	r5, #128	; 0x80
   85504:	f000 8101 	beq.w	8570a <_vfiprintf_r+0x926>
   85508:	9d05      	ldr	r5, [sp, #20]
   8550a:	ebc5 040c 	rsb	r4, r5, ip
   8550e:	2c00      	cmp	r4, #0
   85510:	dd2f      	ble.n	85572 <_vfiprintf_r+0x78e>
   85512:	2c10      	cmp	r4, #16
   85514:	4d57      	ldr	r5, [pc, #348]	; (85674 <_vfiprintf_r+0x890>)
   85516:	dd22      	ble.n	8555e <_vfiprintf_r+0x77a>
   85518:	4630      	mov	r0, r6
   8551a:	f04f 0b10 	mov.w	fp, #16
   8551e:	462e      	mov	r6, r5
   85520:	4625      	mov	r5, r4
   85522:	9c06      	ldr	r4, [sp, #24]
   85524:	e006      	b.n	85534 <_vfiprintf_r+0x750>
   85526:	f103 0c02 	add.w	ip, r3, #2
   8552a:	3008      	adds	r0, #8
   8552c:	460b      	mov	r3, r1
   8552e:	3d10      	subs	r5, #16
   85530:	2d10      	cmp	r5, #16
   85532:	dd10      	ble.n	85556 <_vfiprintf_r+0x772>
   85534:	1c59      	adds	r1, r3, #1
   85536:	3210      	adds	r2, #16
   85538:	2907      	cmp	r1, #7
   8553a:	9215      	str	r2, [sp, #84]	; 0x54
   8553c:	e880 0840 	stmia.w	r0, {r6, fp}
   85540:	9114      	str	r1, [sp, #80]	; 0x50
   85542:	ddf0      	ble.n	85526 <_vfiprintf_r+0x742>
   85544:	2a00      	cmp	r2, #0
   85546:	d163      	bne.n	85610 <_vfiprintf_r+0x82c>
   85548:	3d10      	subs	r5, #16
   8554a:	2d10      	cmp	r5, #16
   8554c:	f04f 0c01 	mov.w	ip, #1
   85550:	4613      	mov	r3, r2
   85552:	4648      	mov	r0, r9
   85554:	dcee      	bgt.n	85534 <_vfiprintf_r+0x750>
   85556:	462c      	mov	r4, r5
   85558:	4661      	mov	r1, ip
   8555a:	4635      	mov	r5, r6
   8555c:	4606      	mov	r6, r0
   8555e:	4422      	add	r2, r4
   85560:	2907      	cmp	r1, #7
   85562:	9215      	str	r2, [sp, #84]	; 0x54
   85564:	6035      	str	r5, [r6, #0]
   85566:	6074      	str	r4, [r6, #4]
   85568:	9114      	str	r1, [sp, #80]	; 0x50
   8556a:	f300 80c1 	bgt.w	856f0 <_vfiprintf_r+0x90c>
   8556e:	3608      	adds	r6, #8
   85570:	3101      	adds	r1, #1
   85572:	9d05      	ldr	r5, [sp, #20]
   85574:	2907      	cmp	r1, #7
   85576:	442a      	add	r2, r5
   85578:	9215      	str	r2, [sp, #84]	; 0x54
   8557a:	6037      	str	r7, [r6, #0]
   8557c:	6075      	str	r5, [r6, #4]
   8557e:	9114      	str	r1, [sp, #80]	; 0x50
   85580:	f340 80c1 	ble.w	85706 <_vfiprintf_r+0x922>
   85584:	2a00      	cmp	r2, #0
   85586:	f040 8130 	bne.w	857ea <_vfiprintf_r+0xa06>
   8558a:	9214      	str	r2, [sp, #80]	; 0x50
   8558c:	464e      	mov	r6, r9
   8558e:	f01a 0f04 	tst.w	sl, #4
   85592:	f000 808b 	beq.w	856ac <_vfiprintf_r+0x8c8>
   85596:	9d04      	ldr	r5, [sp, #16]
   85598:	f8dd b00c 	ldr.w	fp, [sp, #12]
   8559c:	ebcb 0405 	rsb	r4, fp, r5
   855a0:	2c00      	cmp	r4, #0
   855a2:	f340 8083 	ble.w	856ac <_vfiprintf_r+0x8c8>
   855a6:	2c10      	cmp	r4, #16
   855a8:	f340 821e 	ble.w	859e8 <_vfiprintf_r+0xc04>
   855ac:	9914      	ldr	r1, [sp, #80]	; 0x50
   855ae:	4d32      	ldr	r5, [pc, #200]	; (85678 <_vfiprintf_r+0x894>)
   855b0:	2710      	movs	r7, #16
   855b2:	f8dd a018 	ldr.w	sl, [sp, #24]
   855b6:	f8dd b008 	ldr.w	fp, [sp, #8]
   855ba:	e005      	b.n	855c8 <_vfiprintf_r+0x7e4>
   855bc:	1c88      	adds	r0, r1, #2
   855be:	3608      	adds	r6, #8
   855c0:	4619      	mov	r1, r3
   855c2:	3c10      	subs	r4, #16
   855c4:	2c10      	cmp	r4, #16
   855c6:	dd10      	ble.n	855ea <_vfiprintf_r+0x806>
   855c8:	1c4b      	adds	r3, r1, #1
   855ca:	3210      	adds	r2, #16
   855cc:	2b07      	cmp	r3, #7
   855ce:	9215      	str	r2, [sp, #84]	; 0x54
   855d0:	e886 00a0 	stmia.w	r6, {r5, r7}
   855d4:	9314      	str	r3, [sp, #80]	; 0x50
   855d6:	ddf1      	ble.n	855bc <_vfiprintf_r+0x7d8>
   855d8:	2a00      	cmp	r2, #0
   855da:	d17d      	bne.n	856d8 <_vfiprintf_r+0x8f4>
   855dc:	3c10      	subs	r4, #16
   855de:	2c10      	cmp	r4, #16
   855e0:	f04f 0001 	mov.w	r0, #1
   855e4:	4611      	mov	r1, r2
   855e6:	464e      	mov	r6, r9
   855e8:	dcee      	bgt.n	855c8 <_vfiprintf_r+0x7e4>
   855ea:	4422      	add	r2, r4
   855ec:	2807      	cmp	r0, #7
   855ee:	9215      	str	r2, [sp, #84]	; 0x54
   855f0:	6035      	str	r5, [r6, #0]
   855f2:	6074      	str	r4, [r6, #4]
   855f4:	9014      	str	r0, [sp, #80]	; 0x50
   855f6:	dd59      	ble.n	856ac <_vfiprintf_r+0x8c8>
   855f8:	2a00      	cmp	r2, #0
   855fa:	d14f      	bne.n	8569c <_vfiprintf_r+0x8b8>
   855fc:	9c09      	ldr	r4, [sp, #36]	; 0x24
   855fe:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85602:	9d04      	ldr	r5, [sp, #16]
   85604:	45ab      	cmp	fp, r5
   85606:	bfac      	ite	ge
   85608:	445c      	addge	r4, fp
   8560a:	1964      	addlt	r4, r4, r5
   8560c:	9409      	str	r4, [sp, #36]	; 0x24
   8560e:	e05e      	b.n	856ce <_vfiprintf_r+0x8ea>
   85610:	4620      	mov	r0, r4
   85612:	9902      	ldr	r1, [sp, #8]
   85614:	aa13      	add	r2, sp, #76	; 0x4c
   85616:	f7ff fba9 	bl	84d6c <__sprint_r.part.0>
   8561a:	2800      	cmp	r0, #0
   8561c:	d135      	bne.n	8568a <_vfiprintf_r+0x8a6>
   8561e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85620:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85622:	f103 0c01 	add.w	ip, r3, #1
   85626:	4648      	mov	r0, r9
   85628:	e781      	b.n	8552e <_vfiprintf_r+0x74a>
   8562a:	08e0      	lsrs	r0, r4, #3
   8562c:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   85630:	f004 0207 	and.w	r2, r4, #7
   85634:	08e9      	lsrs	r1, r5, #3
   85636:	3230      	adds	r2, #48	; 0x30
   85638:	ea50 0b01 	orrs.w	fp, r0, r1
   8563c:	461f      	mov	r7, r3
   8563e:	701a      	strb	r2, [r3, #0]
   85640:	4604      	mov	r4, r0
   85642:	460d      	mov	r5, r1
   85644:	f103 33ff 	add.w	r3, r3, #4294967295
   85648:	d1ef      	bne.n	8562a <_vfiprintf_r+0x846>
   8564a:	f01a 0f01 	tst.w	sl, #1
   8564e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   85652:	4639      	mov	r1, r7
   85654:	f000 80b9 	beq.w	857ca <_vfiprintf_r+0x9e6>
   85658:	2a30      	cmp	r2, #48	; 0x30
   8565a:	f43f acf4 	beq.w	85046 <_vfiprintf_r+0x262>
   8565e:	461f      	mov	r7, r3
   85660:	ebc7 0509 	rsb	r5, r7, r9
   85664:	2330      	movs	r3, #48	; 0x30
   85666:	9505      	str	r5, [sp, #20]
   85668:	f801 3c01 	strb.w	r3, [r1, #-1]
   8566c:	e4ee      	b.n	8504c <_vfiprintf_r+0x268>
   8566e:	bf00      	nop
   85670:	00087bfc 	.word	0x00087bfc
   85674:	00087c18 	.word	0x00087c18
   85678:	00087c28 	.word	0x00087c28
   8567c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   8567e:	b123      	cbz	r3, 8568a <_vfiprintf_r+0x8a6>
   85680:	9806      	ldr	r0, [sp, #24]
   85682:	9902      	ldr	r1, [sp, #8]
   85684:	aa13      	add	r2, sp, #76	; 0x4c
   85686:	f7ff fb71 	bl	84d6c <__sprint_r.part.0>
   8568a:	9c02      	ldr	r4, [sp, #8]
   8568c:	89a3      	ldrh	r3, [r4, #12]
   8568e:	065b      	lsls	r3, r3, #25
   85690:	f53f ac98 	bmi.w	84fc4 <_vfiprintf_r+0x1e0>
   85694:	9809      	ldr	r0, [sp, #36]	; 0x24
   85696:	b031      	add	sp, #196	; 0xc4
   85698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8569c:	9806      	ldr	r0, [sp, #24]
   8569e:	9902      	ldr	r1, [sp, #8]
   856a0:	aa13      	add	r2, sp, #76	; 0x4c
   856a2:	f7ff fb63 	bl	84d6c <__sprint_r.part.0>
   856a6:	2800      	cmp	r0, #0
   856a8:	d1ef      	bne.n	8568a <_vfiprintf_r+0x8a6>
   856aa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   856ac:	9c09      	ldr	r4, [sp, #36]	; 0x24
   856ae:	f8dd b00c 	ldr.w	fp, [sp, #12]
   856b2:	9d04      	ldr	r5, [sp, #16]
   856b4:	45ab      	cmp	fp, r5
   856b6:	bfac      	ite	ge
   856b8:	445c      	addge	r4, fp
   856ba:	1964      	addlt	r4, r4, r5
   856bc:	9409      	str	r4, [sp, #36]	; 0x24
   856be:	b132      	cbz	r2, 856ce <_vfiprintf_r+0x8ea>
   856c0:	9806      	ldr	r0, [sp, #24]
   856c2:	9902      	ldr	r1, [sp, #8]
   856c4:	aa13      	add	r2, sp, #76	; 0x4c
   856c6:	f7ff fb51 	bl	84d6c <__sprint_r.part.0>
   856ca:	2800      	cmp	r0, #0
   856cc:	d1dd      	bne.n	8568a <_vfiprintf_r+0x8a6>
   856ce:	2000      	movs	r0, #0
   856d0:	9014      	str	r0, [sp, #80]	; 0x50
   856d2:	464e      	mov	r6, r9
   856d4:	f7ff bbb9 	b.w	84e4a <_vfiprintf_r+0x66>
   856d8:	4650      	mov	r0, sl
   856da:	4659      	mov	r1, fp
   856dc:	aa13      	add	r2, sp, #76	; 0x4c
   856de:	f7ff fb45 	bl	84d6c <__sprint_r.part.0>
   856e2:	2800      	cmp	r0, #0
   856e4:	d1d1      	bne.n	8568a <_vfiprintf_r+0x8a6>
   856e6:	9914      	ldr	r1, [sp, #80]	; 0x50
   856e8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   856ea:	1c48      	adds	r0, r1, #1
   856ec:	464e      	mov	r6, r9
   856ee:	e768      	b.n	855c2 <_vfiprintf_r+0x7de>
   856f0:	2a00      	cmp	r2, #0
   856f2:	f040 80f7 	bne.w	858e4 <_vfiprintf_r+0xb00>
   856f6:	9c05      	ldr	r4, [sp, #20]
   856f8:	2301      	movs	r3, #1
   856fa:	9720      	str	r7, [sp, #128]	; 0x80
   856fc:	9421      	str	r4, [sp, #132]	; 0x84
   856fe:	9415      	str	r4, [sp, #84]	; 0x54
   85700:	4622      	mov	r2, r4
   85702:	9314      	str	r3, [sp, #80]	; 0x50
   85704:	464e      	mov	r6, r9
   85706:	3608      	adds	r6, #8
   85708:	e741      	b.n	8558e <_vfiprintf_r+0x7aa>
   8570a:	9d04      	ldr	r5, [sp, #16]
   8570c:	f8dd b00c 	ldr.w	fp, [sp, #12]
   85710:	ebcb 0405 	rsb	r4, fp, r5
   85714:	2c00      	cmp	r4, #0
   85716:	f77f aef7 	ble.w	85508 <_vfiprintf_r+0x724>
   8571a:	2c10      	cmp	r4, #16
   8571c:	4da6      	ldr	r5, [pc, #664]	; (859b8 <_vfiprintf_r+0xbd4>)
   8571e:	f340 8170 	ble.w	85a02 <_vfiprintf_r+0xc1e>
   85722:	4629      	mov	r1, r5
   85724:	f04f 0b10 	mov.w	fp, #16
   85728:	4625      	mov	r5, r4
   8572a:	4664      	mov	r4, ip
   8572c:	46b4      	mov	ip, r6
   8572e:	460e      	mov	r6, r1
   85730:	e006      	b.n	85740 <_vfiprintf_r+0x95c>
   85732:	1c98      	adds	r0, r3, #2
   85734:	f10c 0c08 	add.w	ip, ip, #8
   85738:	460b      	mov	r3, r1
   8573a:	3d10      	subs	r5, #16
   8573c:	2d10      	cmp	r5, #16
   8573e:	dd0f      	ble.n	85760 <_vfiprintf_r+0x97c>
   85740:	1c59      	adds	r1, r3, #1
   85742:	3210      	adds	r2, #16
   85744:	2907      	cmp	r1, #7
   85746:	9215      	str	r2, [sp, #84]	; 0x54
   85748:	e88c 0840 	stmia.w	ip, {r6, fp}
   8574c:	9114      	str	r1, [sp, #80]	; 0x50
   8574e:	ddf0      	ble.n	85732 <_vfiprintf_r+0x94e>
   85750:	b9ba      	cbnz	r2, 85782 <_vfiprintf_r+0x99e>
   85752:	3d10      	subs	r5, #16
   85754:	2d10      	cmp	r5, #16
   85756:	f04f 0001 	mov.w	r0, #1
   8575a:	4613      	mov	r3, r2
   8575c:	46cc      	mov	ip, r9
   8575e:	dcef      	bgt.n	85740 <_vfiprintf_r+0x95c>
   85760:	4633      	mov	r3, r6
   85762:	4666      	mov	r6, ip
   85764:	46a4      	mov	ip, r4
   85766:	462c      	mov	r4, r5
   85768:	461d      	mov	r5, r3
   8576a:	4422      	add	r2, r4
   8576c:	2807      	cmp	r0, #7
   8576e:	9215      	str	r2, [sp, #84]	; 0x54
   85770:	6035      	str	r5, [r6, #0]
   85772:	6074      	str	r4, [r6, #4]
   85774:	9014      	str	r0, [sp, #80]	; 0x50
   85776:	f300 80af 	bgt.w	858d8 <_vfiprintf_r+0xaf4>
   8577a:	3608      	adds	r6, #8
   8577c:	1c41      	adds	r1, r0, #1
   8577e:	4603      	mov	r3, r0
   85780:	e6c2      	b.n	85508 <_vfiprintf_r+0x724>
   85782:	9806      	ldr	r0, [sp, #24]
   85784:	9902      	ldr	r1, [sp, #8]
   85786:	aa13      	add	r2, sp, #76	; 0x4c
   85788:	f7ff faf0 	bl	84d6c <__sprint_r.part.0>
   8578c:	2800      	cmp	r0, #0
   8578e:	f47f af7c 	bne.w	8568a <_vfiprintf_r+0x8a6>
   85792:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85794:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85796:	1c58      	adds	r0, r3, #1
   85798:	46cc      	mov	ip, r9
   8579a:	e7ce      	b.n	8573a <_vfiprintf_r+0x956>
   8579c:	2a00      	cmp	r2, #0
   8579e:	d179      	bne.n	85894 <_vfiprintf_r+0xab0>
   857a0:	4619      	mov	r1, r3
   857a2:	464e      	mov	r6, r9
   857a4:	4613      	mov	r3, r2
   857a6:	e69c      	b.n	854e2 <_vfiprintf_r+0x6fe>
   857a8:	2a00      	cmp	r2, #0
   857aa:	f040 8084 	bne.w	858b6 <_vfiprintf_r+0xad2>
   857ae:	2101      	movs	r1, #1
   857b0:	4613      	mov	r3, r2
   857b2:	464e      	mov	r6, r9
   857b4:	e6a4      	b.n	85500 <_vfiprintf_r+0x71c>
   857b6:	464f      	mov	r7, r9
   857b8:	e448      	b.n	8504c <_vfiprintf_r+0x268>
   857ba:	2d00      	cmp	r5, #0
   857bc:	bf08      	it	eq
   857be:	2c0a      	cmpeq	r4, #10
   857c0:	d246      	bcs.n	85850 <_vfiprintf_r+0xa6c>
   857c2:	3430      	adds	r4, #48	; 0x30
   857c4:	af30      	add	r7, sp, #192	; 0xc0
   857c6:	f807 4d41 	strb.w	r4, [r7, #-65]!
   857ca:	ebc7 0309 	rsb	r3, r7, r9
   857ce:	9305      	str	r3, [sp, #20]
   857d0:	e43c      	b.n	8504c <_vfiprintf_r+0x268>
   857d2:	2302      	movs	r3, #2
   857d4:	e417      	b.n	85006 <_vfiprintf_r+0x222>
   857d6:	2a00      	cmp	r2, #0
   857d8:	f040 80af 	bne.w	8593a <_vfiprintf_r+0xb56>
   857dc:	4613      	mov	r3, r2
   857de:	2101      	movs	r1, #1
   857e0:	464e      	mov	r6, r9
   857e2:	e66d      	b.n	854c0 <_vfiprintf_r+0x6dc>
   857e4:	4644      	mov	r4, r8
   857e6:	f7ff bb58 	b.w	84e9a <_vfiprintf_r+0xb6>
   857ea:	9806      	ldr	r0, [sp, #24]
   857ec:	9902      	ldr	r1, [sp, #8]
   857ee:	aa13      	add	r2, sp, #76	; 0x4c
   857f0:	f7ff fabc 	bl	84d6c <__sprint_r.part.0>
   857f4:	2800      	cmp	r0, #0
   857f6:	f47f af48 	bne.w	8568a <_vfiprintf_r+0x8a6>
   857fa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   857fc:	464e      	mov	r6, r9
   857fe:	e6c6      	b.n	8558e <_vfiprintf_r+0x7aa>
   85800:	9d08      	ldr	r5, [sp, #32]
   85802:	682c      	ldr	r4, [r5, #0]
   85804:	3504      	adds	r5, #4
   85806:	9508      	str	r5, [sp, #32]
   85808:	2500      	movs	r5, #0
   8580a:	f7ff bbfc 	b.w	85006 <_vfiprintf_r+0x222>
   8580e:	9d08      	ldr	r5, [sp, #32]
   85810:	2301      	movs	r3, #1
   85812:	682c      	ldr	r4, [r5, #0]
   85814:	3504      	adds	r5, #4
   85816:	9508      	str	r5, [sp, #32]
   85818:	2500      	movs	r5, #0
   8581a:	f7ff bbf4 	b.w	85006 <_vfiprintf_r+0x222>
   8581e:	9d08      	ldr	r5, [sp, #32]
   85820:	682c      	ldr	r4, [r5, #0]
   85822:	3504      	adds	r5, #4
   85824:	9508      	str	r5, [sp, #32]
   85826:	2500      	movs	r5, #0
   85828:	e525      	b.n	85276 <_vfiprintf_r+0x492>
   8582a:	9d08      	ldr	r5, [sp, #32]
   8582c:	682c      	ldr	r4, [r5, #0]
   8582e:	3504      	adds	r5, #4
   85830:	9508      	str	r5, [sp, #32]
   85832:	17e5      	asrs	r5, r4, #31
   85834:	4622      	mov	r2, r4
   85836:	462b      	mov	r3, r5
   85838:	e48e      	b.n	85158 <_vfiprintf_r+0x374>
   8583a:	9806      	ldr	r0, [sp, #24]
   8583c:	9902      	ldr	r1, [sp, #8]
   8583e:	aa13      	add	r2, sp, #76	; 0x4c
   85840:	f7ff fa94 	bl	84d6c <__sprint_r.part.0>
   85844:	2800      	cmp	r0, #0
   85846:	f47f af20 	bne.w	8568a <_vfiprintf_r+0x8a6>
   8584a:	464e      	mov	r6, r9
   8584c:	f7ff bb9a 	b.w	84f84 <_vfiprintf_r+0x1a0>
   85850:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   85854:	9603      	str	r6, [sp, #12]
   85856:	465e      	mov	r6, fp
   85858:	46e3      	mov	fp, ip
   8585a:	4620      	mov	r0, r4
   8585c:	4629      	mov	r1, r5
   8585e:	220a      	movs	r2, #10
   85860:	2300      	movs	r3, #0
   85862:	f001 fdb9 	bl	873d8 <__aeabi_uldivmod>
   85866:	3230      	adds	r2, #48	; 0x30
   85868:	7032      	strb	r2, [r6, #0]
   8586a:	4620      	mov	r0, r4
   8586c:	4629      	mov	r1, r5
   8586e:	220a      	movs	r2, #10
   85870:	2300      	movs	r3, #0
   85872:	f001 fdb1 	bl	873d8 <__aeabi_uldivmod>
   85876:	4604      	mov	r4, r0
   85878:	460d      	mov	r5, r1
   8587a:	ea54 0005 	orrs.w	r0, r4, r5
   8587e:	4637      	mov	r7, r6
   85880:	f106 36ff 	add.w	r6, r6, #4294967295
   85884:	d1e9      	bne.n	8585a <_vfiprintf_r+0xa76>
   85886:	ebc7 0309 	rsb	r3, r7, r9
   8588a:	46dc      	mov	ip, fp
   8588c:	9e03      	ldr	r6, [sp, #12]
   8588e:	9305      	str	r3, [sp, #20]
   85890:	f7ff bbdc 	b.w	8504c <_vfiprintf_r+0x268>
   85894:	9806      	ldr	r0, [sp, #24]
   85896:	9902      	ldr	r1, [sp, #8]
   85898:	aa13      	add	r2, sp, #76	; 0x4c
   8589a:	f8cd c004 	str.w	ip, [sp, #4]
   8589e:	f7ff fa65 	bl	84d6c <__sprint_r.part.0>
   858a2:	f8dd c004 	ldr.w	ip, [sp, #4]
   858a6:	2800      	cmp	r0, #0
   858a8:	f47f aeef 	bne.w	8568a <_vfiprintf_r+0x8a6>
   858ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
   858ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   858b0:	1c59      	adds	r1, r3, #1
   858b2:	464e      	mov	r6, r9
   858b4:	e615      	b.n	854e2 <_vfiprintf_r+0x6fe>
   858b6:	9806      	ldr	r0, [sp, #24]
   858b8:	9902      	ldr	r1, [sp, #8]
   858ba:	aa13      	add	r2, sp, #76	; 0x4c
   858bc:	f8cd c004 	str.w	ip, [sp, #4]
   858c0:	f7ff fa54 	bl	84d6c <__sprint_r.part.0>
   858c4:	f8dd c004 	ldr.w	ip, [sp, #4]
   858c8:	2800      	cmp	r0, #0
   858ca:	f47f aede 	bne.w	8568a <_vfiprintf_r+0x8a6>
   858ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
   858d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   858d2:	1c59      	adds	r1, r3, #1
   858d4:	464e      	mov	r6, r9
   858d6:	e613      	b.n	85500 <_vfiprintf_r+0x71c>
   858d8:	2a00      	cmp	r2, #0
   858da:	d156      	bne.n	8598a <_vfiprintf_r+0xba6>
   858dc:	2101      	movs	r1, #1
   858de:	4613      	mov	r3, r2
   858e0:	464e      	mov	r6, r9
   858e2:	e611      	b.n	85508 <_vfiprintf_r+0x724>
   858e4:	9806      	ldr	r0, [sp, #24]
   858e6:	9902      	ldr	r1, [sp, #8]
   858e8:	aa13      	add	r2, sp, #76	; 0x4c
   858ea:	f7ff fa3f 	bl	84d6c <__sprint_r.part.0>
   858ee:	2800      	cmp	r0, #0
   858f0:	f47f aecb 	bne.w	8568a <_vfiprintf_r+0x8a6>
   858f4:	9914      	ldr	r1, [sp, #80]	; 0x50
   858f6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   858f8:	3101      	adds	r1, #1
   858fa:	464e      	mov	r6, r9
   858fc:	e639      	b.n	85572 <_vfiprintf_r+0x78e>
   858fe:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   85902:	4264      	negs	r4, r4
   85904:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   85908:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   8590c:	f8cd b01c 	str.w	fp, [sp, #28]
   85910:	f8cd c014 	str.w	ip, [sp, #20]
   85914:	2301      	movs	r3, #1
   85916:	f7ff bb7e 	b.w	85016 <_vfiprintf_r+0x232>
   8591a:	f01a 0f10 	tst.w	sl, #16
   8591e:	d11d      	bne.n	8595c <_vfiprintf_r+0xb78>
   85920:	f01a 0f40 	tst.w	sl, #64	; 0x40
   85924:	d058      	beq.n	859d8 <_vfiprintf_r+0xbf4>
   85926:	9d08      	ldr	r5, [sp, #32]
   85928:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   8592c:	682b      	ldr	r3, [r5, #0]
   8592e:	3504      	adds	r5, #4
   85930:	9508      	str	r5, [sp, #32]
   85932:	f8a3 b000 	strh.w	fp, [r3]
   85936:	f7ff ba88 	b.w	84e4a <_vfiprintf_r+0x66>
   8593a:	9806      	ldr	r0, [sp, #24]
   8593c:	9902      	ldr	r1, [sp, #8]
   8593e:	aa13      	add	r2, sp, #76	; 0x4c
   85940:	f8cd c004 	str.w	ip, [sp, #4]
   85944:	f7ff fa12 	bl	84d6c <__sprint_r.part.0>
   85948:	f8dd c004 	ldr.w	ip, [sp, #4]
   8594c:	2800      	cmp	r0, #0
   8594e:	f47f ae9c 	bne.w	8568a <_vfiprintf_r+0x8a6>
   85952:	9b14      	ldr	r3, [sp, #80]	; 0x50
   85954:	9a15      	ldr	r2, [sp, #84]	; 0x54
   85956:	1c59      	adds	r1, r3, #1
   85958:	464e      	mov	r6, r9
   8595a:	e5b1      	b.n	854c0 <_vfiprintf_r+0x6dc>
   8595c:	f8dd b020 	ldr.w	fp, [sp, #32]
   85960:	9c09      	ldr	r4, [sp, #36]	; 0x24
   85962:	f8db 3000 	ldr.w	r3, [fp]
   85966:	f10b 0b04 	add.w	fp, fp, #4
   8596a:	f8cd b020 	str.w	fp, [sp, #32]
   8596e:	601c      	str	r4, [r3, #0]
   85970:	f7ff ba6b 	b.w	84e4a <_vfiprintf_r+0x66>
   85974:	9408      	str	r4, [sp, #32]
   85976:	f7ff f997 	bl	84ca8 <strlen>
   8597a:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   8597e:	9005      	str	r0, [sp, #20]
   85980:	9407      	str	r4, [sp, #28]
   85982:	f04f 0c00 	mov.w	ip, #0
   85986:	f7ff bb61 	b.w	8504c <_vfiprintf_r+0x268>
   8598a:	9806      	ldr	r0, [sp, #24]
   8598c:	9902      	ldr	r1, [sp, #8]
   8598e:	aa13      	add	r2, sp, #76	; 0x4c
   85990:	f8cd c004 	str.w	ip, [sp, #4]
   85994:	f7ff f9ea 	bl	84d6c <__sprint_r.part.0>
   85998:	f8dd c004 	ldr.w	ip, [sp, #4]
   8599c:	2800      	cmp	r0, #0
   8599e:	f47f ae74 	bne.w	8568a <_vfiprintf_r+0x8a6>
   859a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   859a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
   859a6:	1c59      	adds	r1, r3, #1
   859a8:	464e      	mov	r6, r9
   859aa:	e5ad      	b.n	85508 <_vfiprintf_r+0x724>
   859ac:	9b14      	ldr	r3, [sp, #80]	; 0x50
   859ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
   859b0:	3301      	adds	r3, #1
   859b2:	4d02      	ldr	r5, [pc, #8]	; (859bc <_vfiprintf_r+0xbd8>)
   859b4:	f7ff bb9a 	b.w	850ec <_vfiprintf_r+0x308>
   859b8:	00087c18 	.word	0x00087c18
   859bc:	00087c28 	.word	0x00087c28
   859c0:	f1bc 0f06 	cmp.w	ip, #6
   859c4:	bf34      	ite	cc
   859c6:	4663      	movcc	r3, ip
   859c8:	2306      	movcs	r3, #6
   859ca:	9408      	str	r4, [sp, #32]
   859cc:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   859d0:	9305      	str	r3, [sp, #20]
   859d2:	9403      	str	r4, [sp, #12]
   859d4:	4f16      	ldr	r7, [pc, #88]	; (85a30 <_vfiprintf_r+0xc4c>)
   859d6:	e472      	b.n	852be <_vfiprintf_r+0x4da>
   859d8:	9c08      	ldr	r4, [sp, #32]
   859da:	9d09      	ldr	r5, [sp, #36]	; 0x24
   859dc:	6823      	ldr	r3, [r4, #0]
   859de:	3404      	adds	r4, #4
   859e0:	9408      	str	r4, [sp, #32]
   859e2:	601d      	str	r5, [r3, #0]
   859e4:	f7ff ba31 	b.w	84e4a <_vfiprintf_r+0x66>
   859e8:	9814      	ldr	r0, [sp, #80]	; 0x50
   859ea:	4d12      	ldr	r5, [pc, #72]	; (85a34 <_vfiprintf_r+0xc50>)
   859ec:	3001      	adds	r0, #1
   859ee:	e5fc      	b.n	855ea <_vfiprintf_r+0x806>
   859f0:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   859f4:	f8cd c014 	str.w	ip, [sp, #20]
   859f8:	9507      	str	r5, [sp, #28]
   859fa:	9408      	str	r4, [sp, #32]
   859fc:	4684      	mov	ip, r0
   859fe:	f7ff bb25 	b.w	8504c <_vfiprintf_r+0x268>
   85a02:	4608      	mov	r0, r1
   85a04:	e6b1      	b.n	8576a <_vfiprintf_r+0x986>
   85a06:	46a0      	mov	r8, r4
   85a08:	2500      	movs	r5, #0
   85a0a:	f7ff ba5a 	b.w	84ec2 <_vfiprintf_r+0xde>
   85a0e:	f8dd b020 	ldr.w	fp, [sp, #32]
   85a12:	f898 3001 	ldrb.w	r3, [r8, #1]
   85a16:	f8db 5000 	ldr.w	r5, [fp]
   85a1a:	f10b 0204 	add.w	r2, fp, #4
   85a1e:	2d00      	cmp	r5, #0
   85a20:	9208      	str	r2, [sp, #32]
   85a22:	46a0      	mov	r8, r4
   85a24:	f6bf aa4b 	bge.w	84ebe <_vfiprintf_r+0xda>
   85a28:	f04f 35ff 	mov.w	r5, #4294967295
   85a2c:	f7ff ba47 	b.w	84ebe <_vfiprintf_r+0xda>
   85a30:	00087c10 	.word	0x00087c10
   85a34:	00087c28 	.word	0x00087c28

00085a38 <__sbprintf>:
   85a38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   85a3c:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   85a3e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   85a42:	4688      	mov	r8, r1
   85a44:	9719      	str	r7, [sp, #100]	; 0x64
   85a46:	f8d8 701c 	ldr.w	r7, [r8, #28]
   85a4a:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   85a4e:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   85a52:	9707      	str	r7, [sp, #28]
   85a54:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   85a58:	ac1a      	add	r4, sp, #104	; 0x68
   85a5a:	f44f 6580 	mov.w	r5, #1024	; 0x400
   85a5e:	f02a 0a02 	bic.w	sl, sl, #2
   85a62:	2600      	movs	r6, #0
   85a64:	4669      	mov	r1, sp
   85a66:	9400      	str	r4, [sp, #0]
   85a68:	9404      	str	r4, [sp, #16]
   85a6a:	9502      	str	r5, [sp, #8]
   85a6c:	9505      	str	r5, [sp, #20]
   85a6e:	f8ad a00c 	strh.w	sl, [sp, #12]
   85a72:	f8ad 900e 	strh.w	r9, [sp, #14]
   85a76:	9709      	str	r7, [sp, #36]	; 0x24
   85a78:	9606      	str	r6, [sp, #24]
   85a7a:	4605      	mov	r5, r0
   85a7c:	f7ff f9b2 	bl	84de4 <_vfiprintf_r>
   85a80:	1e04      	subs	r4, r0, #0
   85a82:	db07      	blt.n	85a94 <__sbprintf+0x5c>
   85a84:	4628      	mov	r0, r5
   85a86:	4669      	mov	r1, sp
   85a88:	f000 f92a 	bl	85ce0 <_fflush_r>
   85a8c:	42b0      	cmp	r0, r6
   85a8e:	bf18      	it	ne
   85a90:	f04f 34ff 	movne.w	r4, #4294967295
   85a94:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   85a98:	065b      	lsls	r3, r3, #25
   85a9a:	d505      	bpl.n	85aa8 <__sbprintf+0x70>
   85a9c:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   85aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85aa4:	f8a8 300c 	strh.w	r3, [r8, #12]
   85aa8:	4620      	mov	r0, r4
   85aaa:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   85aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   85ab2:	bf00      	nop

00085ab4 <__swsetup_r>:
   85ab4:	4b2f      	ldr	r3, [pc, #188]	; (85b74 <__swsetup_r+0xc0>)
   85ab6:	b570      	push	{r4, r5, r6, lr}
   85ab8:	4606      	mov	r6, r0
   85aba:	6818      	ldr	r0, [r3, #0]
   85abc:	460c      	mov	r4, r1
   85abe:	b110      	cbz	r0, 85ac6 <__swsetup_r+0x12>
   85ac0:	6b82      	ldr	r2, [r0, #56]	; 0x38
   85ac2:	2a00      	cmp	r2, #0
   85ac4:	d036      	beq.n	85b34 <__swsetup_r+0x80>
   85ac6:	89a5      	ldrh	r5, [r4, #12]
   85ac8:	b2ab      	uxth	r3, r5
   85aca:	0719      	lsls	r1, r3, #28
   85acc:	d50c      	bpl.n	85ae8 <__swsetup_r+0x34>
   85ace:	6922      	ldr	r2, [r4, #16]
   85ad0:	b1aa      	cbz	r2, 85afe <__swsetup_r+0x4a>
   85ad2:	f013 0101 	ands.w	r1, r3, #1
   85ad6:	d01e      	beq.n	85b16 <__swsetup_r+0x62>
   85ad8:	6963      	ldr	r3, [r4, #20]
   85ada:	2100      	movs	r1, #0
   85adc:	425b      	negs	r3, r3
   85ade:	61a3      	str	r3, [r4, #24]
   85ae0:	60a1      	str	r1, [r4, #8]
   85ae2:	b1f2      	cbz	r2, 85b22 <__swsetup_r+0x6e>
   85ae4:	2000      	movs	r0, #0
   85ae6:	bd70      	pop	{r4, r5, r6, pc}
   85ae8:	06da      	lsls	r2, r3, #27
   85aea:	d53a      	bpl.n	85b62 <__swsetup_r+0xae>
   85aec:	075b      	lsls	r3, r3, #29
   85aee:	d424      	bmi.n	85b3a <__swsetup_r+0x86>
   85af0:	6922      	ldr	r2, [r4, #16]
   85af2:	f045 0308 	orr.w	r3, r5, #8
   85af6:	81a3      	strh	r3, [r4, #12]
   85af8:	b29b      	uxth	r3, r3
   85afa:	2a00      	cmp	r2, #0
   85afc:	d1e9      	bne.n	85ad2 <__swsetup_r+0x1e>
   85afe:	f403 7120 	and.w	r1, r3, #640	; 0x280
   85b02:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   85b06:	d0e4      	beq.n	85ad2 <__swsetup_r+0x1e>
   85b08:	4630      	mov	r0, r6
   85b0a:	4621      	mov	r1, r4
   85b0c:	f000 fcce 	bl	864ac <__smakebuf_r>
   85b10:	89a3      	ldrh	r3, [r4, #12]
   85b12:	6922      	ldr	r2, [r4, #16]
   85b14:	e7dd      	b.n	85ad2 <__swsetup_r+0x1e>
   85b16:	0798      	lsls	r0, r3, #30
   85b18:	bf58      	it	pl
   85b1a:	6961      	ldrpl	r1, [r4, #20]
   85b1c:	60a1      	str	r1, [r4, #8]
   85b1e:	2a00      	cmp	r2, #0
   85b20:	d1e0      	bne.n	85ae4 <__swsetup_r+0x30>
   85b22:	89a3      	ldrh	r3, [r4, #12]
   85b24:	061a      	lsls	r2, r3, #24
   85b26:	d5dd      	bpl.n	85ae4 <__swsetup_r+0x30>
   85b28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85b2c:	81a3      	strh	r3, [r4, #12]
   85b2e:	f04f 30ff 	mov.w	r0, #4294967295
   85b32:	bd70      	pop	{r4, r5, r6, pc}
   85b34:	f000 f8f0 	bl	85d18 <__sinit>
   85b38:	e7c5      	b.n	85ac6 <__swsetup_r+0x12>
   85b3a:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85b3c:	b149      	cbz	r1, 85b52 <__swsetup_r+0x9e>
   85b3e:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85b42:	4299      	cmp	r1, r3
   85b44:	d003      	beq.n	85b4e <__swsetup_r+0x9a>
   85b46:	4630      	mov	r0, r6
   85b48:	f000 fa2a 	bl	85fa0 <_free_r>
   85b4c:	89a5      	ldrh	r5, [r4, #12]
   85b4e:	2300      	movs	r3, #0
   85b50:	6323      	str	r3, [r4, #48]	; 0x30
   85b52:	6922      	ldr	r2, [r4, #16]
   85b54:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   85b58:	2100      	movs	r1, #0
   85b5a:	b2ad      	uxth	r5, r5
   85b5c:	6022      	str	r2, [r4, #0]
   85b5e:	6061      	str	r1, [r4, #4]
   85b60:	e7c7      	b.n	85af2 <__swsetup_r+0x3e>
   85b62:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   85b66:	2309      	movs	r3, #9
   85b68:	6033      	str	r3, [r6, #0]
   85b6a:	f04f 30ff 	mov.w	r0, #4294967295
   85b6e:	81a5      	strh	r5, [r4, #12]
   85b70:	bd70      	pop	{r4, r5, r6, pc}
   85b72:	bf00      	nop
   85b74:	200705a8 	.word	0x200705a8

00085b78 <register_fini>:
   85b78:	4b02      	ldr	r3, [pc, #8]	; (85b84 <register_fini+0xc>)
   85b7a:	b113      	cbz	r3, 85b82 <register_fini+0xa>
   85b7c:	4802      	ldr	r0, [pc, #8]	; (85b88 <register_fini+0x10>)
   85b7e:	f000 b805 	b.w	85b8c <atexit>
   85b82:	4770      	bx	lr
   85b84:	00000000 	.word	0x00000000
   85b88:	00085e15 	.word	0x00085e15

00085b8c <atexit>:
   85b8c:	4601      	mov	r1, r0
   85b8e:	2000      	movs	r0, #0
   85b90:	4602      	mov	r2, r0
   85b92:	4603      	mov	r3, r0
   85b94:	f001 bb24 	b.w	871e0 <__register_exitproc>

00085b98 <__sflush_r>:
   85b98:	898b      	ldrh	r3, [r1, #12]
   85b9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85b9e:	b29a      	uxth	r2, r3
   85ba0:	460d      	mov	r5, r1
   85ba2:	0711      	lsls	r1, r2, #28
   85ba4:	4680      	mov	r8, r0
   85ba6:	d43c      	bmi.n	85c22 <__sflush_r+0x8a>
   85ba8:	686a      	ldr	r2, [r5, #4]
   85baa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85bae:	2a00      	cmp	r2, #0
   85bb0:	81ab      	strh	r3, [r5, #12]
   85bb2:	dd59      	ble.n	85c68 <__sflush_r+0xd0>
   85bb4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85bb6:	2c00      	cmp	r4, #0
   85bb8:	d04b      	beq.n	85c52 <__sflush_r+0xba>
   85bba:	b29b      	uxth	r3, r3
   85bbc:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   85bc0:	2100      	movs	r1, #0
   85bc2:	b292      	uxth	r2, r2
   85bc4:	f8d8 6000 	ldr.w	r6, [r8]
   85bc8:	f8c8 1000 	str.w	r1, [r8]
   85bcc:	2a00      	cmp	r2, #0
   85bce:	d04f      	beq.n	85c70 <__sflush_r+0xd8>
   85bd0:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   85bd2:	075f      	lsls	r7, r3, #29
   85bd4:	d505      	bpl.n	85be2 <__sflush_r+0x4a>
   85bd6:	6869      	ldr	r1, [r5, #4]
   85bd8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   85bda:	1a52      	subs	r2, r2, r1
   85bdc:	b10b      	cbz	r3, 85be2 <__sflush_r+0x4a>
   85bde:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   85be0:	1ad2      	subs	r2, r2, r3
   85be2:	4640      	mov	r0, r8
   85be4:	69e9      	ldr	r1, [r5, #28]
   85be6:	2300      	movs	r3, #0
   85be8:	47a0      	blx	r4
   85bea:	1c44      	adds	r4, r0, #1
   85bec:	d04a      	beq.n	85c84 <__sflush_r+0xec>
   85bee:	89ab      	ldrh	r3, [r5, #12]
   85bf0:	692a      	ldr	r2, [r5, #16]
   85bf2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   85bf6:	b29b      	uxth	r3, r3
   85bf8:	2100      	movs	r1, #0
   85bfa:	602a      	str	r2, [r5, #0]
   85bfc:	04da      	lsls	r2, r3, #19
   85bfe:	81ab      	strh	r3, [r5, #12]
   85c00:	6069      	str	r1, [r5, #4]
   85c02:	d44c      	bmi.n	85c9e <__sflush_r+0x106>
   85c04:	6b29      	ldr	r1, [r5, #48]	; 0x30
   85c06:	f8c8 6000 	str.w	r6, [r8]
   85c0a:	b311      	cbz	r1, 85c52 <__sflush_r+0xba>
   85c0c:	f105 0340 	add.w	r3, r5, #64	; 0x40
   85c10:	4299      	cmp	r1, r3
   85c12:	d002      	beq.n	85c1a <__sflush_r+0x82>
   85c14:	4640      	mov	r0, r8
   85c16:	f000 f9c3 	bl	85fa0 <_free_r>
   85c1a:	2000      	movs	r0, #0
   85c1c:	6328      	str	r0, [r5, #48]	; 0x30
   85c1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c22:	692e      	ldr	r6, [r5, #16]
   85c24:	b1ae      	cbz	r6, 85c52 <__sflush_r+0xba>
   85c26:	0791      	lsls	r1, r2, #30
   85c28:	682c      	ldr	r4, [r5, #0]
   85c2a:	bf0c      	ite	eq
   85c2c:	696b      	ldreq	r3, [r5, #20]
   85c2e:	2300      	movne	r3, #0
   85c30:	602e      	str	r6, [r5, #0]
   85c32:	1ba4      	subs	r4, r4, r6
   85c34:	60ab      	str	r3, [r5, #8]
   85c36:	e00a      	b.n	85c4e <__sflush_r+0xb6>
   85c38:	4632      	mov	r2, r6
   85c3a:	4623      	mov	r3, r4
   85c3c:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   85c3e:	4640      	mov	r0, r8
   85c40:	69e9      	ldr	r1, [r5, #28]
   85c42:	47b8      	blx	r7
   85c44:	2800      	cmp	r0, #0
   85c46:	ebc0 0404 	rsb	r4, r0, r4
   85c4a:	4406      	add	r6, r0
   85c4c:	dd04      	ble.n	85c58 <__sflush_r+0xc0>
   85c4e:	2c00      	cmp	r4, #0
   85c50:	dcf2      	bgt.n	85c38 <__sflush_r+0xa0>
   85c52:	2000      	movs	r0, #0
   85c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c58:	89ab      	ldrh	r3, [r5, #12]
   85c5a:	f04f 30ff 	mov.w	r0, #4294967295
   85c5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85c62:	81ab      	strh	r3, [r5, #12]
   85c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c68:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   85c6a:	2a00      	cmp	r2, #0
   85c6c:	dca2      	bgt.n	85bb4 <__sflush_r+0x1c>
   85c6e:	e7f0      	b.n	85c52 <__sflush_r+0xba>
   85c70:	2301      	movs	r3, #1
   85c72:	4640      	mov	r0, r8
   85c74:	69e9      	ldr	r1, [r5, #28]
   85c76:	47a0      	blx	r4
   85c78:	1c43      	adds	r3, r0, #1
   85c7a:	4602      	mov	r2, r0
   85c7c:	d01e      	beq.n	85cbc <__sflush_r+0x124>
   85c7e:	89ab      	ldrh	r3, [r5, #12]
   85c80:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85c82:	e7a6      	b.n	85bd2 <__sflush_r+0x3a>
   85c84:	f8d8 3000 	ldr.w	r3, [r8]
   85c88:	b95b      	cbnz	r3, 85ca2 <__sflush_r+0x10a>
   85c8a:	89aa      	ldrh	r2, [r5, #12]
   85c8c:	6929      	ldr	r1, [r5, #16]
   85c8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   85c92:	b292      	uxth	r2, r2
   85c94:	606b      	str	r3, [r5, #4]
   85c96:	04d3      	lsls	r3, r2, #19
   85c98:	81aa      	strh	r2, [r5, #12]
   85c9a:	6029      	str	r1, [r5, #0]
   85c9c:	d5b2      	bpl.n	85c04 <__sflush_r+0x6c>
   85c9e:	6528      	str	r0, [r5, #80]	; 0x50
   85ca0:	e7b0      	b.n	85c04 <__sflush_r+0x6c>
   85ca2:	2b1d      	cmp	r3, #29
   85ca4:	d001      	beq.n	85caa <__sflush_r+0x112>
   85ca6:	2b16      	cmp	r3, #22
   85ca8:	d113      	bne.n	85cd2 <__sflush_r+0x13a>
   85caa:	89a9      	ldrh	r1, [r5, #12]
   85cac:	692b      	ldr	r3, [r5, #16]
   85cae:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   85cb2:	2200      	movs	r2, #0
   85cb4:	81a9      	strh	r1, [r5, #12]
   85cb6:	602b      	str	r3, [r5, #0]
   85cb8:	606a      	str	r2, [r5, #4]
   85cba:	e7a3      	b.n	85c04 <__sflush_r+0x6c>
   85cbc:	f8d8 3000 	ldr.w	r3, [r8]
   85cc0:	2b00      	cmp	r3, #0
   85cc2:	d0dc      	beq.n	85c7e <__sflush_r+0xe6>
   85cc4:	2b1d      	cmp	r3, #29
   85cc6:	d001      	beq.n	85ccc <__sflush_r+0x134>
   85cc8:	2b16      	cmp	r3, #22
   85cca:	d1c5      	bne.n	85c58 <__sflush_r+0xc0>
   85ccc:	f8c8 6000 	str.w	r6, [r8]
   85cd0:	e7bf      	b.n	85c52 <__sflush_r+0xba>
   85cd2:	89ab      	ldrh	r3, [r5, #12]
   85cd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85cd8:	81ab      	strh	r3, [r5, #12]
   85cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85cde:	bf00      	nop

00085ce0 <_fflush_r>:
   85ce0:	b510      	push	{r4, lr}
   85ce2:	4604      	mov	r4, r0
   85ce4:	b082      	sub	sp, #8
   85ce6:	b108      	cbz	r0, 85cec <_fflush_r+0xc>
   85ce8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85cea:	b153      	cbz	r3, 85d02 <_fflush_r+0x22>
   85cec:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   85cf0:	b908      	cbnz	r0, 85cf6 <_fflush_r+0x16>
   85cf2:	b002      	add	sp, #8
   85cf4:	bd10      	pop	{r4, pc}
   85cf6:	4620      	mov	r0, r4
   85cf8:	b002      	add	sp, #8
   85cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   85cfe:	f7ff bf4b 	b.w	85b98 <__sflush_r>
   85d02:	9101      	str	r1, [sp, #4]
   85d04:	f000 f808 	bl	85d18 <__sinit>
   85d08:	9901      	ldr	r1, [sp, #4]
   85d0a:	e7ef      	b.n	85cec <_fflush_r+0xc>

00085d0c <_cleanup_r>:
   85d0c:	4901      	ldr	r1, [pc, #4]	; (85d14 <_cleanup_r+0x8>)
   85d0e:	f000 bb9f 	b.w	86450 <_fwalk>
   85d12:	bf00      	nop
   85d14:	0008732d 	.word	0x0008732d

00085d18 <__sinit>:
   85d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85d1c:	6b84      	ldr	r4, [r0, #56]	; 0x38
   85d1e:	b083      	sub	sp, #12
   85d20:	4607      	mov	r7, r0
   85d22:	2c00      	cmp	r4, #0
   85d24:	d165      	bne.n	85df2 <__sinit+0xda>
   85d26:	687d      	ldr	r5, [r7, #4]
   85d28:	4833      	ldr	r0, [pc, #204]	; (85df8 <__sinit+0xe0>)
   85d2a:	2304      	movs	r3, #4
   85d2c:	2103      	movs	r1, #3
   85d2e:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   85d32:	63f8      	str	r0, [r7, #60]	; 0x3c
   85d34:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   85d38:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   85d3c:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   85d40:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85d44:	81ab      	strh	r3, [r5, #12]
   85d46:	602c      	str	r4, [r5, #0]
   85d48:	606c      	str	r4, [r5, #4]
   85d4a:	60ac      	str	r4, [r5, #8]
   85d4c:	666c      	str	r4, [r5, #100]	; 0x64
   85d4e:	81ec      	strh	r4, [r5, #14]
   85d50:	612c      	str	r4, [r5, #16]
   85d52:	616c      	str	r4, [r5, #20]
   85d54:	61ac      	str	r4, [r5, #24]
   85d56:	4621      	mov	r1, r4
   85d58:	2208      	movs	r2, #8
   85d5a:	f7fe fed3 	bl	84b04 <memset>
   85d5e:	f8df b09c 	ldr.w	fp, [pc, #156]	; 85dfc <__sinit+0xe4>
   85d62:	68be      	ldr	r6, [r7, #8]
   85d64:	f8df a098 	ldr.w	sl, [pc, #152]	; 85e00 <__sinit+0xe8>
   85d68:	f8df 9098 	ldr.w	r9, [pc, #152]	; 85e04 <__sinit+0xec>
   85d6c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 85e08 <__sinit+0xf0>
   85d70:	2301      	movs	r3, #1
   85d72:	2209      	movs	r2, #9
   85d74:	61ed      	str	r5, [r5, #28]
   85d76:	f8c5 b020 	str.w	fp, [r5, #32]
   85d7a:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85d7e:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85d82:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85d86:	4621      	mov	r1, r4
   85d88:	81f3      	strh	r3, [r6, #14]
   85d8a:	81b2      	strh	r2, [r6, #12]
   85d8c:	6034      	str	r4, [r6, #0]
   85d8e:	6074      	str	r4, [r6, #4]
   85d90:	60b4      	str	r4, [r6, #8]
   85d92:	6674      	str	r4, [r6, #100]	; 0x64
   85d94:	6134      	str	r4, [r6, #16]
   85d96:	6174      	str	r4, [r6, #20]
   85d98:	61b4      	str	r4, [r6, #24]
   85d9a:	2208      	movs	r2, #8
   85d9c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   85da0:	9301      	str	r3, [sp, #4]
   85da2:	f7fe feaf 	bl	84b04 <memset>
   85da6:	68fd      	ldr	r5, [r7, #12]
   85da8:	2012      	movs	r0, #18
   85daa:	2202      	movs	r2, #2
   85dac:	61f6      	str	r6, [r6, #28]
   85dae:	f8c6 b020 	str.w	fp, [r6, #32]
   85db2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   85db6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   85dba:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   85dbe:	4621      	mov	r1, r4
   85dc0:	81a8      	strh	r0, [r5, #12]
   85dc2:	81ea      	strh	r2, [r5, #14]
   85dc4:	602c      	str	r4, [r5, #0]
   85dc6:	606c      	str	r4, [r5, #4]
   85dc8:	60ac      	str	r4, [r5, #8]
   85dca:	666c      	str	r4, [r5, #100]	; 0x64
   85dcc:	612c      	str	r4, [r5, #16]
   85dce:	616c      	str	r4, [r5, #20]
   85dd0:	61ac      	str	r4, [r5, #24]
   85dd2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85dd6:	2208      	movs	r2, #8
   85dd8:	f7fe fe94 	bl	84b04 <memset>
   85ddc:	9b01      	ldr	r3, [sp, #4]
   85dde:	61ed      	str	r5, [r5, #28]
   85de0:	f8c5 b020 	str.w	fp, [r5, #32]
   85de4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85de8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85dec:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85df0:	63bb      	str	r3, [r7, #56]	; 0x38
   85df2:	b003      	add	sp, #12
   85df4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85df8:	00085d0d 	.word	0x00085d0d
   85dfc:	00087021 	.word	0x00087021
   85e00:	00087045 	.word	0x00087045
   85e04:	0008707d 	.word	0x0008707d
   85e08:	0008709d 	.word	0x0008709d

00085e0c <__sfp_lock_acquire>:
   85e0c:	4770      	bx	lr
   85e0e:	bf00      	nop

00085e10 <__sfp_lock_release>:
   85e10:	4770      	bx	lr
   85e12:	bf00      	nop

00085e14 <__libc_fini_array>:
   85e14:	b538      	push	{r3, r4, r5, lr}
   85e16:	4d09      	ldr	r5, [pc, #36]	; (85e3c <__libc_fini_array+0x28>)
   85e18:	4c09      	ldr	r4, [pc, #36]	; (85e40 <__libc_fini_array+0x2c>)
   85e1a:	1b64      	subs	r4, r4, r5
   85e1c:	10a4      	asrs	r4, r4, #2
   85e1e:	bf18      	it	ne
   85e20:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   85e24:	d005      	beq.n	85e32 <__libc_fini_array+0x1e>
   85e26:	3c01      	subs	r4, #1
   85e28:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   85e2c:	4798      	blx	r3
   85e2e:	2c00      	cmp	r4, #0
   85e30:	d1f9      	bne.n	85e26 <__libc_fini_array+0x12>
   85e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85e36:	f001 bf09 	b.w	87c4c <_fini>
   85e3a:	bf00      	nop
   85e3c:	00087c58 	.word	0x00087c58
   85e40:	00087c5c 	.word	0x00087c5c

00085e44 <_fputwc_r>:
   85e44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85e48:	8993      	ldrh	r3, [r2, #12]
   85e4a:	460f      	mov	r7, r1
   85e4c:	0499      	lsls	r1, r3, #18
   85e4e:	b082      	sub	sp, #8
   85e50:	4614      	mov	r4, r2
   85e52:	4680      	mov	r8, r0
   85e54:	d406      	bmi.n	85e64 <_fputwc_r+0x20>
   85e56:	6e52      	ldr	r2, [r2, #100]	; 0x64
   85e58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85e5c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85e60:	81a3      	strh	r3, [r4, #12]
   85e62:	6662      	str	r2, [r4, #100]	; 0x64
   85e64:	f000 fb1c 	bl	864a0 <__locale_mb_cur_max>
   85e68:	2801      	cmp	r0, #1
   85e6a:	d03e      	beq.n	85eea <_fputwc_r+0xa6>
   85e6c:	463a      	mov	r2, r7
   85e6e:	4640      	mov	r0, r8
   85e70:	a901      	add	r1, sp, #4
   85e72:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   85e76:	f001 f969 	bl	8714c <_wcrtomb_r>
   85e7a:	1c42      	adds	r2, r0, #1
   85e7c:	4606      	mov	r6, r0
   85e7e:	d02d      	beq.n	85edc <_fputwc_r+0x98>
   85e80:	2800      	cmp	r0, #0
   85e82:	d03a      	beq.n	85efa <_fputwc_r+0xb6>
   85e84:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85e88:	2500      	movs	r5, #0
   85e8a:	e009      	b.n	85ea0 <_fputwc_r+0x5c>
   85e8c:	6823      	ldr	r3, [r4, #0]
   85e8e:	7019      	strb	r1, [r3, #0]
   85e90:	6823      	ldr	r3, [r4, #0]
   85e92:	3301      	adds	r3, #1
   85e94:	6023      	str	r3, [r4, #0]
   85e96:	3501      	adds	r5, #1
   85e98:	42b5      	cmp	r5, r6
   85e9a:	d22e      	bcs.n	85efa <_fputwc_r+0xb6>
   85e9c:	ab01      	add	r3, sp, #4
   85e9e:	5ce9      	ldrb	r1, [r5, r3]
   85ea0:	68a3      	ldr	r3, [r4, #8]
   85ea2:	3b01      	subs	r3, #1
   85ea4:	2b00      	cmp	r3, #0
   85ea6:	60a3      	str	r3, [r4, #8]
   85ea8:	daf0      	bge.n	85e8c <_fputwc_r+0x48>
   85eaa:	69a2      	ldr	r2, [r4, #24]
   85eac:	4293      	cmp	r3, r2
   85eae:	db06      	blt.n	85ebe <_fputwc_r+0x7a>
   85eb0:	6823      	ldr	r3, [r4, #0]
   85eb2:	7019      	strb	r1, [r3, #0]
   85eb4:	6823      	ldr	r3, [r4, #0]
   85eb6:	7819      	ldrb	r1, [r3, #0]
   85eb8:	3301      	adds	r3, #1
   85eba:	290a      	cmp	r1, #10
   85ebc:	d1ea      	bne.n	85e94 <_fputwc_r+0x50>
   85ebe:	4640      	mov	r0, r8
   85ec0:	4622      	mov	r2, r4
   85ec2:	f001 f8ef 	bl	870a4 <__swbuf_r>
   85ec6:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   85eca:	4258      	negs	r0, r3
   85ecc:	4158      	adcs	r0, r3
   85ece:	2800      	cmp	r0, #0
   85ed0:	d0e1      	beq.n	85e96 <_fputwc_r+0x52>
   85ed2:	f04f 30ff 	mov.w	r0, #4294967295
   85ed6:	b002      	add	sp, #8
   85ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85edc:	89a3      	ldrh	r3, [r4, #12]
   85ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85ee2:	81a3      	strh	r3, [r4, #12]
   85ee4:	b002      	add	sp, #8
   85ee6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85eea:	1e7b      	subs	r3, r7, #1
   85eec:	2bfe      	cmp	r3, #254	; 0xfe
   85eee:	d8bd      	bhi.n	85e6c <_fputwc_r+0x28>
   85ef0:	b2f9      	uxtb	r1, r7
   85ef2:	4606      	mov	r6, r0
   85ef4:	f88d 1004 	strb.w	r1, [sp, #4]
   85ef8:	e7c6      	b.n	85e88 <_fputwc_r+0x44>
   85efa:	4638      	mov	r0, r7
   85efc:	b002      	add	sp, #8
   85efe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85f02:	bf00      	nop

00085f04 <_malloc_trim_r>:
   85f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85f06:	4d23      	ldr	r5, [pc, #140]	; (85f94 <_malloc_trim_r+0x90>)
   85f08:	460f      	mov	r7, r1
   85f0a:	4604      	mov	r4, r0
   85f0c:	f000 fe92 	bl	86c34 <__malloc_lock>
   85f10:	68ab      	ldr	r3, [r5, #8]
   85f12:	685e      	ldr	r6, [r3, #4]
   85f14:	f026 0603 	bic.w	r6, r6, #3
   85f18:	1bf1      	subs	r1, r6, r7
   85f1a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   85f1e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   85f22:	f021 010f 	bic.w	r1, r1, #15
   85f26:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   85f2a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   85f2e:	db07      	blt.n	85f40 <_malloc_trim_r+0x3c>
   85f30:	4620      	mov	r0, r4
   85f32:	2100      	movs	r1, #0
   85f34:	f001 f862 	bl	86ffc <_sbrk_r>
   85f38:	68ab      	ldr	r3, [r5, #8]
   85f3a:	4433      	add	r3, r6
   85f3c:	4298      	cmp	r0, r3
   85f3e:	d004      	beq.n	85f4a <_malloc_trim_r+0x46>
   85f40:	4620      	mov	r0, r4
   85f42:	f000 fe79 	bl	86c38 <__malloc_unlock>
   85f46:	2000      	movs	r0, #0
   85f48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85f4a:	4620      	mov	r0, r4
   85f4c:	4279      	negs	r1, r7
   85f4e:	f001 f855 	bl	86ffc <_sbrk_r>
   85f52:	3001      	adds	r0, #1
   85f54:	d00d      	beq.n	85f72 <_malloc_trim_r+0x6e>
   85f56:	4b10      	ldr	r3, [pc, #64]	; (85f98 <_malloc_trim_r+0x94>)
   85f58:	68aa      	ldr	r2, [r5, #8]
   85f5a:	6819      	ldr	r1, [r3, #0]
   85f5c:	1bf6      	subs	r6, r6, r7
   85f5e:	f046 0601 	orr.w	r6, r6, #1
   85f62:	4620      	mov	r0, r4
   85f64:	1bc9      	subs	r1, r1, r7
   85f66:	6056      	str	r6, [r2, #4]
   85f68:	6019      	str	r1, [r3, #0]
   85f6a:	f000 fe65 	bl	86c38 <__malloc_unlock>
   85f6e:	2001      	movs	r0, #1
   85f70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85f72:	4620      	mov	r0, r4
   85f74:	2100      	movs	r1, #0
   85f76:	f001 f841 	bl	86ffc <_sbrk_r>
   85f7a:	68ab      	ldr	r3, [r5, #8]
   85f7c:	1ac2      	subs	r2, r0, r3
   85f7e:	2a0f      	cmp	r2, #15
   85f80:	ddde      	ble.n	85f40 <_malloc_trim_r+0x3c>
   85f82:	4d06      	ldr	r5, [pc, #24]	; (85f9c <_malloc_trim_r+0x98>)
   85f84:	4904      	ldr	r1, [pc, #16]	; (85f98 <_malloc_trim_r+0x94>)
   85f86:	682d      	ldr	r5, [r5, #0]
   85f88:	f042 0201 	orr.w	r2, r2, #1
   85f8c:	1b40      	subs	r0, r0, r5
   85f8e:	605a      	str	r2, [r3, #4]
   85f90:	6008      	str	r0, [r1, #0]
   85f92:	e7d5      	b.n	85f40 <_malloc_trim_r+0x3c>
   85f94:	200705d0 	.word	0x200705d0
   85f98:	20078cb0 	.word	0x20078cb0
   85f9c:	200709dc 	.word	0x200709dc

00085fa0 <_free_r>:
   85fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85fa4:	460d      	mov	r5, r1
   85fa6:	4606      	mov	r6, r0
   85fa8:	2900      	cmp	r1, #0
   85faa:	d055      	beq.n	86058 <_free_r+0xb8>
   85fac:	f000 fe42 	bl	86c34 <__malloc_lock>
   85fb0:	f855 1c04 	ldr.w	r1, [r5, #-4]
   85fb4:	f8df c170 	ldr.w	ip, [pc, #368]	; 86128 <_free_r+0x188>
   85fb8:	f1a5 0408 	sub.w	r4, r5, #8
   85fbc:	f021 0301 	bic.w	r3, r1, #1
   85fc0:	18e2      	adds	r2, r4, r3
   85fc2:	f8dc 0008 	ldr.w	r0, [ip, #8]
   85fc6:	6857      	ldr	r7, [r2, #4]
   85fc8:	4290      	cmp	r0, r2
   85fca:	f027 0703 	bic.w	r7, r7, #3
   85fce:	d068      	beq.n	860a2 <_free_r+0x102>
   85fd0:	f011 0101 	ands.w	r1, r1, #1
   85fd4:	6057      	str	r7, [r2, #4]
   85fd6:	d032      	beq.n	8603e <_free_r+0x9e>
   85fd8:	2100      	movs	r1, #0
   85fda:	19d0      	adds	r0, r2, r7
   85fdc:	6840      	ldr	r0, [r0, #4]
   85fde:	07c0      	lsls	r0, r0, #31
   85fe0:	d406      	bmi.n	85ff0 <_free_r+0x50>
   85fe2:	443b      	add	r3, r7
   85fe4:	6890      	ldr	r0, [r2, #8]
   85fe6:	2900      	cmp	r1, #0
   85fe8:	d04d      	beq.n	86086 <_free_r+0xe6>
   85fea:	68d2      	ldr	r2, [r2, #12]
   85fec:	60c2      	str	r2, [r0, #12]
   85fee:	6090      	str	r0, [r2, #8]
   85ff0:	f043 0201 	orr.w	r2, r3, #1
   85ff4:	6062      	str	r2, [r4, #4]
   85ff6:	50e3      	str	r3, [r4, r3]
   85ff8:	b9e1      	cbnz	r1, 86034 <_free_r+0x94>
   85ffa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85ffe:	d32d      	bcc.n	8605c <_free_r+0xbc>
   86000:	0a5a      	lsrs	r2, r3, #9
   86002:	2a04      	cmp	r2, #4
   86004:	d869      	bhi.n	860da <_free_r+0x13a>
   86006:	0998      	lsrs	r0, r3, #6
   86008:	3038      	adds	r0, #56	; 0x38
   8600a:	0041      	lsls	r1, r0, #1
   8600c:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   86010:	f8dc 2008 	ldr.w	r2, [ip, #8]
   86014:	4944      	ldr	r1, [pc, #272]	; (86128 <_free_r+0x188>)
   86016:	4562      	cmp	r2, ip
   86018:	d065      	beq.n	860e6 <_free_r+0x146>
   8601a:	6851      	ldr	r1, [r2, #4]
   8601c:	f021 0103 	bic.w	r1, r1, #3
   86020:	428b      	cmp	r3, r1
   86022:	d202      	bcs.n	8602a <_free_r+0x8a>
   86024:	6892      	ldr	r2, [r2, #8]
   86026:	4594      	cmp	ip, r2
   86028:	d1f7      	bne.n	8601a <_free_r+0x7a>
   8602a:	68d3      	ldr	r3, [r2, #12]
   8602c:	60e3      	str	r3, [r4, #12]
   8602e:	60a2      	str	r2, [r4, #8]
   86030:	609c      	str	r4, [r3, #8]
   86032:	60d4      	str	r4, [r2, #12]
   86034:	4630      	mov	r0, r6
   86036:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8603a:	f000 bdfd 	b.w	86c38 <__malloc_unlock>
   8603e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   86042:	f10c 0808 	add.w	r8, ip, #8
   86046:	1b64      	subs	r4, r4, r5
   86048:	68a0      	ldr	r0, [r4, #8]
   8604a:	442b      	add	r3, r5
   8604c:	4540      	cmp	r0, r8
   8604e:	d042      	beq.n	860d6 <_free_r+0x136>
   86050:	68e5      	ldr	r5, [r4, #12]
   86052:	60c5      	str	r5, [r0, #12]
   86054:	60a8      	str	r0, [r5, #8]
   86056:	e7c0      	b.n	85fda <_free_r+0x3a>
   86058:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8605c:	08db      	lsrs	r3, r3, #3
   8605e:	109a      	asrs	r2, r3, #2
   86060:	2001      	movs	r0, #1
   86062:	4090      	lsls	r0, r2
   86064:	f8dc 1004 	ldr.w	r1, [ip, #4]
   86068:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   8606c:	689a      	ldr	r2, [r3, #8]
   8606e:	4301      	orrs	r1, r0
   86070:	60a2      	str	r2, [r4, #8]
   86072:	60e3      	str	r3, [r4, #12]
   86074:	f8cc 1004 	str.w	r1, [ip, #4]
   86078:	4630      	mov	r0, r6
   8607a:	609c      	str	r4, [r3, #8]
   8607c:	60d4      	str	r4, [r2, #12]
   8607e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86082:	f000 bdd9 	b.w	86c38 <__malloc_unlock>
   86086:	4d29      	ldr	r5, [pc, #164]	; (8612c <_free_r+0x18c>)
   86088:	42a8      	cmp	r0, r5
   8608a:	d1ae      	bne.n	85fea <_free_r+0x4a>
   8608c:	f043 0201 	orr.w	r2, r3, #1
   86090:	f8cc 4014 	str.w	r4, [ip, #20]
   86094:	f8cc 4010 	str.w	r4, [ip, #16]
   86098:	60e0      	str	r0, [r4, #12]
   8609a:	60a0      	str	r0, [r4, #8]
   8609c:	6062      	str	r2, [r4, #4]
   8609e:	50e3      	str	r3, [r4, r3]
   860a0:	e7c8      	b.n	86034 <_free_r+0x94>
   860a2:	441f      	add	r7, r3
   860a4:	07cb      	lsls	r3, r1, #31
   860a6:	d407      	bmi.n	860b8 <_free_r+0x118>
   860a8:	f855 1c08 	ldr.w	r1, [r5, #-8]
   860ac:	1a64      	subs	r4, r4, r1
   860ae:	68e3      	ldr	r3, [r4, #12]
   860b0:	68a2      	ldr	r2, [r4, #8]
   860b2:	440f      	add	r7, r1
   860b4:	60d3      	str	r3, [r2, #12]
   860b6:	609a      	str	r2, [r3, #8]
   860b8:	4b1d      	ldr	r3, [pc, #116]	; (86130 <_free_r+0x190>)
   860ba:	f047 0201 	orr.w	r2, r7, #1
   860be:	681b      	ldr	r3, [r3, #0]
   860c0:	6062      	str	r2, [r4, #4]
   860c2:	429f      	cmp	r7, r3
   860c4:	f8cc 4008 	str.w	r4, [ip, #8]
   860c8:	d3b4      	bcc.n	86034 <_free_r+0x94>
   860ca:	4b1a      	ldr	r3, [pc, #104]	; (86134 <_free_r+0x194>)
   860cc:	4630      	mov	r0, r6
   860ce:	6819      	ldr	r1, [r3, #0]
   860d0:	f7ff ff18 	bl	85f04 <_malloc_trim_r>
   860d4:	e7ae      	b.n	86034 <_free_r+0x94>
   860d6:	2101      	movs	r1, #1
   860d8:	e77f      	b.n	85fda <_free_r+0x3a>
   860da:	2a14      	cmp	r2, #20
   860dc:	d80b      	bhi.n	860f6 <_free_r+0x156>
   860de:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   860e2:	0041      	lsls	r1, r0, #1
   860e4:	e792      	b.n	8600c <_free_r+0x6c>
   860e6:	1080      	asrs	r0, r0, #2
   860e8:	2501      	movs	r5, #1
   860ea:	4085      	lsls	r5, r0
   860ec:	6848      	ldr	r0, [r1, #4]
   860ee:	4613      	mov	r3, r2
   860f0:	4328      	orrs	r0, r5
   860f2:	6048      	str	r0, [r1, #4]
   860f4:	e79a      	b.n	8602c <_free_r+0x8c>
   860f6:	2a54      	cmp	r2, #84	; 0x54
   860f8:	d803      	bhi.n	86102 <_free_r+0x162>
   860fa:	0b18      	lsrs	r0, r3, #12
   860fc:	306e      	adds	r0, #110	; 0x6e
   860fe:	0041      	lsls	r1, r0, #1
   86100:	e784      	b.n	8600c <_free_r+0x6c>
   86102:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   86106:	d803      	bhi.n	86110 <_free_r+0x170>
   86108:	0bd8      	lsrs	r0, r3, #15
   8610a:	3077      	adds	r0, #119	; 0x77
   8610c:	0041      	lsls	r1, r0, #1
   8610e:	e77d      	b.n	8600c <_free_r+0x6c>
   86110:	f240 5154 	movw	r1, #1364	; 0x554
   86114:	428a      	cmp	r2, r1
   86116:	d803      	bhi.n	86120 <_free_r+0x180>
   86118:	0c98      	lsrs	r0, r3, #18
   8611a:	307c      	adds	r0, #124	; 0x7c
   8611c:	0041      	lsls	r1, r0, #1
   8611e:	e775      	b.n	8600c <_free_r+0x6c>
   86120:	21fc      	movs	r1, #252	; 0xfc
   86122:	207e      	movs	r0, #126	; 0x7e
   86124:	e772      	b.n	8600c <_free_r+0x6c>
   86126:	bf00      	nop
   86128:	200705d0 	.word	0x200705d0
   8612c:	200705d8 	.word	0x200705d8
   86130:	200709d8 	.word	0x200709d8
   86134:	20078cac 	.word	0x20078cac

00086138 <__sfvwrite_r>:
   86138:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8613c:	6893      	ldr	r3, [r2, #8]
   8613e:	b083      	sub	sp, #12
   86140:	4616      	mov	r6, r2
   86142:	4681      	mov	r9, r0
   86144:	460c      	mov	r4, r1
   86146:	b32b      	cbz	r3, 86194 <__sfvwrite_r+0x5c>
   86148:	898b      	ldrh	r3, [r1, #12]
   8614a:	0719      	lsls	r1, r3, #28
   8614c:	d526      	bpl.n	8619c <__sfvwrite_r+0x64>
   8614e:	6922      	ldr	r2, [r4, #16]
   86150:	b322      	cbz	r2, 8619c <__sfvwrite_r+0x64>
   86152:	f003 0202 	and.w	r2, r3, #2
   86156:	b292      	uxth	r2, r2
   86158:	6835      	ldr	r5, [r6, #0]
   8615a:	2a00      	cmp	r2, #0
   8615c:	d02c      	beq.n	861b8 <__sfvwrite_r+0x80>
   8615e:	f04f 0a00 	mov.w	sl, #0
   86162:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 8644c <__sfvwrite_r+0x314>
   86166:	46d0      	mov	r8, sl
   86168:	45d8      	cmp	r8, fp
   8616a:	bf34      	ite	cc
   8616c:	4643      	movcc	r3, r8
   8616e:	465b      	movcs	r3, fp
   86170:	4652      	mov	r2, sl
   86172:	4648      	mov	r0, r9
   86174:	f1b8 0f00 	cmp.w	r8, #0
   86178:	d04f      	beq.n	8621a <__sfvwrite_r+0xe2>
   8617a:	69e1      	ldr	r1, [r4, #28]
   8617c:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8617e:	47b8      	blx	r7
   86180:	2800      	cmp	r0, #0
   86182:	dd56      	ble.n	86232 <__sfvwrite_r+0xfa>
   86184:	68b3      	ldr	r3, [r6, #8]
   86186:	4482      	add	sl, r0
   86188:	1a1b      	subs	r3, r3, r0
   8618a:	ebc0 0808 	rsb	r8, r0, r8
   8618e:	60b3      	str	r3, [r6, #8]
   86190:	2b00      	cmp	r3, #0
   86192:	d1e9      	bne.n	86168 <__sfvwrite_r+0x30>
   86194:	2000      	movs	r0, #0
   86196:	b003      	add	sp, #12
   86198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8619c:	4648      	mov	r0, r9
   8619e:	4621      	mov	r1, r4
   861a0:	f7ff fc88 	bl	85ab4 <__swsetup_r>
   861a4:	2800      	cmp	r0, #0
   861a6:	f040 8148 	bne.w	8643a <__sfvwrite_r+0x302>
   861aa:	89a3      	ldrh	r3, [r4, #12]
   861ac:	6835      	ldr	r5, [r6, #0]
   861ae:	f003 0202 	and.w	r2, r3, #2
   861b2:	b292      	uxth	r2, r2
   861b4:	2a00      	cmp	r2, #0
   861b6:	d1d2      	bne.n	8615e <__sfvwrite_r+0x26>
   861b8:	f013 0a01 	ands.w	sl, r3, #1
   861bc:	d142      	bne.n	86244 <__sfvwrite_r+0x10c>
   861be:	46d0      	mov	r8, sl
   861c0:	f1b8 0f00 	cmp.w	r8, #0
   861c4:	d023      	beq.n	8620e <__sfvwrite_r+0xd6>
   861c6:	059a      	lsls	r2, r3, #22
   861c8:	68a7      	ldr	r7, [r4, #8]
   861ca:	d576      	bpl.n	862ba <__sfvwrite_r+0x182>
   861cc:	45b8      	cmp	r8, r7
   861ce:	f0c0 80a4 	bcc.w	8631a <__sfvwrite_r+0x1e2>
   861d2:	f413 6f90 	tst.w	r3, #1152	; 0x480
   861d6:	f040 80b2 	bne.w	8633e <__sfvwrite_r+0x206>
   861da:	6820      	ldr	r0, [r4, #0]
   861dc:	46bb      	mov	fp, r7
   861de:	4651      	mov	r1, sl
   861e0:	465a      	mov	r2, fp
   861e2:	f000 fcc1 	bl	86b68 <memmove>
   861e6:	68a2      	ldr	r2, [r4, #8]
   861e8:	6821      	ldr	r1, [r4, #0]
   861ea:	1bd2      	subs	r2, r2, r7
   861ec:	eb01 030b 	add.w	r3, r1, fp
   861f0:	60a2      	str	r2, [r4, #8]
   861f2:	6023      	str	r3, [r4, #0]
   861f4:	4642      	mov	r2, r8
   861f6:	68b3      	ldr	r3, [r6, #8]
   861f8:	4492      	add	sl, r2
   861fa:	1a9b      	subs	r3, r3, r2
   861fc:	ebc2 0808 	rsb	r8, r2, r8
   86200:	60b3      	str	r3, [r6, #8]
   86202:	2b00      	cmp	r3, #0
   86204:	d0c6      	beq.n	86194 <__sfvwrite_r+0x5c>
   86206:	89a3      	ldrh	r3, [r4, #12]
   86208:	f1b8 0f00 	cmp.w	r8, #0
   8620c:	d1db      	bne.n	861c6 <__sfvwrite_r+0x8e>
   8620e:	f8d5 a000 	ldr.w	sl, [r5]
   86212:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86216:	3508      	adds	r5, #8
   86218:	e7d2      	b.n	861c0 <__sfvwrite_r+0x88>
   8621a:	f8d5 a000 	ldr.w	sl, [r5]
   8621e:	f8d5 8004 	ldr.w	r8, [r5, #4]
   86222:	3508      	adds	r5, #8
   86224:	e7a0      	b.n	86168 <__sfvwrite_r+0x30>
   86226:	4648      	mov	r0, r9
   86228:	4621      	mov	r1, r4
   8622a:	f7ff fd59 	bl	85ce0 <_fflush_r>
   8622e:	2800      	cmp	r0, #0
   86230:	d059      	beq.n	862e6 <__sfvwrite_r+0x1ae>
   86232:	89a3      	ldrh	r3, [r4, #12]
   86234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   86238:	f04f 30ff 	mov.w	r0, #4294967295
   8623c:	81a3      	strh	r3, [r4, #12]
   8623e:	b003      	add	sp, #12
   86240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86244:	4692      	mov	sl, r2
   86246:	9201      	str	r2, [sp, #4]
   86248:	4693      	mov	fp, r2
   8624a:	4690      	mov	r8, r2
   8624c:	f1b8 0f00 	cmp.w	r8, #0
   86250:	d02b      	beq.n	862aa <__sfvwrite_r+0x172>
   86252:	9f01      	ldr	r7, [sp, #4]
   86254:	2f00      	cmp	r7, #0
   86256:	d064      	beq.n	86322 <__sfvwrite_r+0x1ea>
   86258:	6820      	ldr	r0, [r4, #0]
   8625a:	6921      	ldr	r1, [r4, #16]
   8625c:	45c2      	cmp	sl, r8
   8625e:	bf34      	ite	cc
   86260:	4653      	movcc	r3, sl
   86262:	4643      	movcs	r3, r8
   86264:	4288      	cmp	r0, r1
   86266:	461f      	mov	r7, r3
   86268:	f8d4 c008 	ldr.w	ip, [r4, #8]
   8626c:	6962      	ldr	r2, [r4, #20]
   8626e:	d903      	bls.n	86278 <__sfvwrite_r+0x140>
   86270:	4494      	add	ip, r2
   86272:	4563      	cmp	r3, ip
   86274:	f300 80ae 	bgt.w	863d4 <__sfvwrite_r+0x29c>
   86278:	4293      	cmp	r3, r2
   8627a:	db36      	blt.n	862ea <__sfvwrite_r+0x1b2>
   8627c:	4613      	mov	r3, r2
   8627e:	6a67      	ldr	r7, [r4, #36]	; 0x24
   86280:	4648      	mov	r0, r9
   86282:	69e1      	ldr	r1, [r4, #28]
   86284:	465a      	mov	r2, fp
   86286:	47b8      	blx	r7
   86288:	1e07      	subs	r7, r0, #0
   8628a:	ddd2      	ble.n	86232 <__sfvwrite_r+0xfa>
   8628c:	ebba 0a07 	subs.w	sl, sl, r7
   86290:	d03a      	beq.n	86308 <__sfvwrite_r+0x1d0>
   86292:	68b3      	ldr	r3, [r6, #8]
   86294:	44bb      	add	fp, r7
   86296:	1bdb      	subs	r3, r3, r7
   86298:	ebc7 0808 	rsb	r8, r7, r8
   8629c:	60b3      	str	r3, [r6, #8]
   8629e:	2b00      	cmp	r3, #0
   862a0:	f43f af78 	beq.w	86194 <__sfvwrite_r+0x5c>
   862a4:	f1b8 0f00 	cmp.w	r8, #0
   862a8:	d1d3      	bne.n	86252 <__sfvwrite_r+0x11a>
   862aa:	2700      	movs	r7, #0
   862ac:	f8d5 b000 	ldr.w	fp, [r5]
   862b0:	f8d5 8004 	ldr.w	r8, [r5, #4]
   862b4:	9701      	str	r7, [sp, #4]
   862b6:	3508      	adds	r5, #8
   862b8:	e7c8      	b.n	8624c <__sfvwrite_r+0x114>
   862ba:	6820      	ldr	r0, [r4, #0]
   862bc:	6923      	ldr	r3, [r4, #16]
   862be:	4298      	cmp	r0, r3
   862c0:	d802      	bhi.n	862c8 <__sfvwrite_r+0x190>
   862c2:	6963      	ldr	r3, [r4, #20]
   862c4:	4598      	cmp	r8, r3
   862c6:	d272      	bcs.n	863ae <__sfvwrite_r+0x276>
   862c8:	45b8      	cmp	r8, r7
   862ca:	bf38      	it	cc
   862cc:	4647      	movcc	r7, r8
   862ce:	463a      	mov	r2, r7
   862d0:	4651      	mov	r1, sl
   862d2:	f000 fc49 	bl	86b68 <memmove>
   862d6:	68a3      	ldr	r3, [r4, #8]
   862d8:	6822      	ldr	r2, [r4, #0]
   862da:	1bdb      	subs	r3, r3, r7
   862dc:	443a      	add	r2, r7
   862de:	60a3      	str	r3, [r4, #8]
   862e0:	6022      	str	r2, [r4, #0]
   862e2:	2b00      	cmp	r3, #0
   862e4:	d09f      	beq.n	86226 <__sfvwrite_r+0xee>
   862e6:	463a      	mov	r2, r7
   862e8:	e785      	b.n	861f6 <__sfvwrite_r+0xbe>
   862ea:	461a      	mov	r2, r3
   862ec:	4659      	mov	r1, fp
   862ee:	9300      	str	r3, [sp, #0]
   862f0:	f000 fc3a 	bl	86b68 <memmove>
   862f4:	9b00      	ldr	r3, [sp, #0]
   862f6:	68a1      	ldr	r1, [r4, #8]
   862f8:	6822      	ldr	r2, [r4, #0]
   862fa:	1ac9      	subs	r1, r1, r3
   862fc:	ebba 0a07 	subs.w	sl, sl, r7
   86300:	4413      	add	r3, r2
   86302:	60a1      	str	r1, [r4, #8]
   86304:	6023      	str	r3, [r4, #0]
   86306:	d1c4      	bne.n	86292 <__sfvwrite_r+0x15a>
   86308:	4648      	mov	r0, r9
   8630a:	4621      	mov	r1, r4
   8630c:	f7ff fce8 	bl	85ce0 <_fflush_r>
   86310:	2800      	cmp	r0, #0
   86312:	d18e      	bne.n	86232 <__sfvwrite_r+0xfa>
   86314:	f8cd a004 	str.w	sl, [sp, #4]
   86318:	e7bb      	b.n	86292 <__sfvwrite_r+0x15a>
   8631a:	6820      	ldr	r0, [r4, #0]
   8631c:	4647      	mov	r7, r8
   8631e:	46c3      	mov	fp, r8
   86320:	e75d      	b.n	861de <__sfvwrite_r+0xa6>
   86322:	4658      	mov	r0, fp
   86324:	210a      	movs	r1, #10
   86326:	4642      	mov	r2, r8
   86328:	f000 fbd4 	bl	86ad4 <memchr>
   8632c:	2800      	cmp	r0, #0
   8632e:	d07f      	beq.n	86430 <__sfvwrite_r+0x2f8>
   86330:	f100 0a01 	add.w	sl, r0, #1
   86334:	2701      	movs	r7, #1
   86336:	ebcb 0a0a 	rsb	sl, fp, sl
   8633a:	9701      	str	r7, [sp, #4]
   8633c:	e78c      	b.n	86258 <__sfvwrite_r+0x120>
   8633e:	6822      	ldr	r2, [r4, #0]
   86340:	6921      	ldr	r1, [r4, #16]
   86342:	6967      	ldr	r7, [r4, #20]
   86344:	ebc1 0c02 	rsb	ip, r1, r2
   86348:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   8634c:	f10c 0201 	add.w	r2, ip, #1
   86350:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   86354:	4442      	add	r2, r8
   86356:	107f      	asrs	r7, r7, #1
   86358:	4297      	cmp	r7, r2
   8635a:	bf34      	ite	cc
   8635c:	4617      	movcc	r7, r2
   8635e:	463a      	movcs	r2, r7
   86360:	055b      	lsls	r3, r3, #21
   86362:	d54f      	bpl.n	86404 <__sfvwrite_r+0x2cc>
   86364:	4611      	mov	r1, r2
   86366:	4648      	mov	r0, r9
   86368:	f8cd c000 	str.w	ip, [sp]
   8636c:	f000 f916 	bl	8659c <_malloc_r>
   86370:	f8dd c000 	ldr.w	ip, [sp]
   86374:	4683      	mov	fp, r0
   86376:	2800      	cmp	r0, #0
   86378:	d062      	beq.n	86440 <__sfvwrite_r+0x308>
   8637a:	4662      	mov	r2, ip
   8637c:	6921      	ldr	r1, [r4, #16]
   8637e:	f8cd c000 	str.w	ip, [sp]
   86382:	f7fe fb49 	bl	84a18 <memcpy>
   86386:	89a2      	ldrh	r2, [r4, #12]
   86388:	f8dd c000 	ldr.w	ip, [sp]
   8638c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   86390:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   86394:	81a2      	strh	r2, [r4, #12]
   86396:	eb0b 000c 	add.w	r0, fp, ip
   8639a:	ebcc 0207 	rsb	r2, ip, r7
   8639e:	f8c4 b010 	str.w	fp, [r4, #16]
   863a2:	6167      	str	r7, [r4, #20]
   863a4:	6020      	str	r0, [r4, #0]
   863a6:	60a2      	str	r2, [r4, #8]
   863a8:	4647      	mov	r7, r8
   863aa:	46c3      	mov	fp, r8
   863ac:	e717      	b.n	861de <__sfvwrite_r+0xa6>
   863ae:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   863b2:	4590      	cmp	r8, r2
   863b4:	bf38      	it	cc
   863b6:	4642      	movcc	r2, r8
   863b8:	fb92 f2f3 	sdiv	r2, r2, r3
   863bc:	fb02 f303 	mul.w	r3, r2, r3
   863c0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   863c2:	4648      	mov	r0, r9
   863c4:	69e1      	ldr	r1, [r4, #28]
   863c6:	4652      	mov	r2, sl
   863c8:	47b8      	blx	r7
   863ca:	2800      	cmp	r0, #0
   863cc:	f77f af31 	ble.w	86232 <__sfvwrite_r+0xfa>
   863d0:	4602      	mov	r2, r0
   863d2:	e710      	b.n	861f6 <__sfvwrite_r+0xbe>
   863d4:	4662      	mov	r2, ip
   863d6:	4659      	mov	r1, fp
   863d8:	f8cd c000 	str.w	ip, [sp]
   863dc:	f000 fbc4 	bl	86b68 <memmove>
   863e0:	f8dd c000 	ldr.w	ip, [sp]
   863e4:	6823      	ldr	r3, [r4, #0]
   863e6:	4648      	mov	r0, r9
   863e8:	4463      	add	r3, ip
   863ea:	6023      	str	r3, [r4, #0]
   863ec:	4621      	mov	r1, r4
   863ee:	f8cd c000 	str.w	ip, [sp]
   863f2:	f7ff fc75 	bl	85ce0 <_fflush_r>
   863f6:	f8dd c000 	ldr.w	ip, [sp]
   863fa:	2800      	cmp	r0, #0
   863fc:	f47f af19 	bne.w	86232 <__sfvwrite_r+0xfa>
   86400:	4667      	mov	r7, ip
   86402:	e743      	b.n	8628c <__sfvwrite_r+0x154>
   86404:	4648      	mov	r0, r9
   86406:	f8cd c000 	str.w	ip, [sp]
   8640a:	f000 fc17 	bl	86c3c <_realloc_r>
   8640e:	f8dd c000 	ldr.w	ip, [sp]
   86412:	4683      	mov	fp, r0
   86414:	2800      	cmp	r0, #0
   86416:	d1be      	bne.n	86396 <__sfvwrite_r+0x25e>
   86418:	4648      	mov	r0, r9
   8641a:	6921      	ldr	r1, [r4, #16]
   8641c:	f7ff fdc0 	bl	85fa0 <_free_r>
   86420:	89a3      	ldrh	r3, [r4, #12]
   86422:	220c      	movs	r2, #12
   86424:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   86428:	b29b      	uxth	r3, r3
   8642a:	f8c9 2000 	str.w	r2, [r9]
   8642e:	e701      	b.n	86234 <__sfvwrite_r+0xfc>
   86430:	2701      	movs	r7, #1
   86432:	f108 0a01 	add.w	sl, r8, #1
   86436:	9701      	str	r7, [sp, #4]
   86438:	e70e      	b.n	86258 <__sfvwrite_r+0x120>
   8643a:	f04f 30ff 	mov.w	r0, #4294967295
   8643e:	e6aa      	b.n	86196 <__sfvwrite_r+0x5e>
   86440:	230c      	movs	r3, #12
   86442:	f8c9 3000 	str.w	r3, [r9]
   86446:	89a3      	ldrh	r3, [r4, #12]
   86448:	e6f4      	b.n	86234 <__sfvwrite_r+0xfc>
   8644a:	bf00      	nop
   8644c:	7ffffc00 	.word	0x7ffffc00

00086450 <_fwalk>:
   86450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86454:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   86458:	4688      	mov	r8, r1
   8645a:	d019      	beq.n	86490 <_fwalk+0x40>
   8645c:	2600      	movs	r6, #0
   8645e:	687d      	ldr	r5, [r7, #4]
   86460:	68bc      	ldr	r4, [r7, #8]
   86462:	3d01      	subs	r5, #1
   86464:	d40e      	bmi.n	86484 <_fwalk+0x34>
   86466:	89a3      	ldrh	r3, [r4, #12]
   86468:	3d01      	subs	r5, #1
   8646a:	2b01      	cmp	r3, #1
   8646c:	d906      	bls.n	8647c <_fwalk+0x2c>
   8646e:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   86472:	4620      	mov	r0, r4
   86474:	3301      	adds	r3, #1
   86476:	d001      	beq.n	8647c <_fwalk+0x2c>
   86478:	47c0      	blx	r8
   8647a:	4306      	orrs	r6, r0
   8647c:	1c6b      	adds	r3, r5, #1
   8647e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   86482:	d1f0      	bne.n	86466 <_fwalk+0x16>
   86484:	683f      	ldr	r7, [r7, #0]
   86486:	2f00      	cmp	r7, #0
   86488:	d1e9      	bne.n	8645e <_fwalk+0xe>
   8648a:	4630      	mov	r0, r6
   8648c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   86490:	463e      	mov	r6, r7
   86492:	4630      	mov	r0, r6
   86494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00086498 <__locale_charset>:
   86498:	4800      	ldr	r0, [pc, #0]	; (8649c <__locale_charset+0x4>)
   8649a:	4770      	bx	lr
   8649c:	200705ac 	.word	0x200705ac

000864a0 <__locale_mb_cur_max>:
   864a0:	4b01      	ldr	r3, [pc, #4]	; (864a8 <__locale_mb_cur_max+0x8>)
   864a2:	6818      	ldr	r0, [r3, #0]
   864a4:	4770      	bx	lr
   864a6:	bf00      	nop
   864a8:	200705cc 	.word	0x200705cc

000864ac <__smakebuf_r>:
   864ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   864ae:	898b      	ldrh	r3, [r1, #12]
   864b0:	b091      	sub	sp, #68	; 0x44
   864b2:	b29a      	uxth	r2, r3
   864b4:	0796      	lsls	r6, r2, #30
   864b6:	460c      	mov	r4, r1
   864b8:	4605      	mov	r5, r0
   864ba:	d437      	bmi.n	8652c <__smakebuf_r+0x80>
   864bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   864c0:	2900      	cmp	r1, #0
   864c2:	db17      	blt.n	864f4 <__smakebuf_r+0x48>
   864c4:	aa01      	add	r2, sp, #4
   864c6:	f000 ff39 	bl	8733c <_fstat_r>
   864ca:	2800      	cmp	r0, #0
   864cc:	db10      	blt.n	864f0 <__smakebuf_r+0x44>
   864ce:	9b02      	ldr	r3, [sp, #8]
   864d0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   864d4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   864d8:	424f      	negs	r7, r1
   864da:	414f      	adcs	r7, r1
   864dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   864e0:	d02c      	beq.n	8653c <__smakebuf_r+0x90>
   864e2:	89a3      	ldrh	r3, [r4, #12]
   864e4:	f44f 6680 	mov.w	r6, #1024	; 0x400
   864e8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   864ec:	81a3      	strh	r3, [r4, #12]
   864ee:	e00b      	b.n	86508 <__smakebuf_r+0x5c>
   864f0:	89a3      	ldrh	r3, [r4, #12]
   864f2:	b29a      	uxth	r2, r3
   864f4:	f012 0f80 	tst.w	r2, #128	; 0x80
   864f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   864fc:	81a3      	strh	r3, [r4, #12]
   864fe:	bf14      	ite	ne
   86500:	2640      	movne	r6, #64	; 0x40
   86502:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   86506:	2700      	movs	r7, #0
   86508:	4628      	mov	r0, r5
   8650a:	4631      	mov	r1, r6
   8650c:	f000 f846 	bl	8659c <_malloc_r>
   86510:	89a3      	ldrh	r3, [r4, #12]
   86512:	2800      	cmp	r0, #0
   86514:	d029      	beq.n	8656a <__smakebuf_r+0xbe>
   86516:	4a1b      	ldr	r2, [pc, #108]	; (86584 <__smakebuf_r+0xd8>)
   86518:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8651c:	63ea      	str	r2, [r5, #60]	; 0x3c
   8651e:	81a3      	strh	r3, [r4, #12]
   86520:	6020      	str	r0, [r4, #0]
   86522:	6120      	str	r0, [r4, #16]
   86524:	6166      	str	r6, [r4, #20]
   86526:	b9a7      	cbnz	r7, 86552 <__smakebuf_r+0xa6>
   86528:	b011      	add	sp, #68	; 0x44
   8652a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8652c:	f101 0343 	add.w	r3, r1, #67	; 0x43
   86530:	2201      	movs	r2, #1
   86532:	600b      	str	r3, [r1, #0]
   86534:	610b      	str	r3, [r1, #16]
   86536:	614a      	str	r2, [r1, #20]
   86538:	b011      	add	sp, #68	; 0x44
   8653a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8653c:	4a12      	ldr	r2, [pc, #72]	; (86588 <__smakebuf_r+0xdc>)
   8653e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   86540:	4293      	cmp	r3, r2
   86542:	d1ce      	bne.n	864e2 <__smakebuf_r+0x36>
   86544:	89a3      	ldrh	r3, [r4, #12]
   86546:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8654a:	4333      	orrs	r3, r6
   8654c:	81a3      	strh	r3, [r4, #12]
   8654e:	64e6      	str	r6, [r4, #76]	; 0x4c
   86550:	e7da      	b.n	86508 <__smakebuf_r+0x5c>
   86552:	4628      	mov	r0, r5
   86554:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86558:	f000 ff04 	bl	87364 <_isatty_r>
   8655c:	2800      	cmp	r0, #0
   8655e:	d0e3      	beq.n	86528 <__smakebuf_r+0x7c>
   86560:	89a3      	ldrh	r3, [r4, #12]
   86562:	f043 0301 	orr.w	r3, r3, #1
   86566:	81a3      	strh	r3, [r4, #12]
   86568:	e7de      	b.n	86528 <__smakebuf_r+0x7c>
   8656a:	059a      	lsls	r2, r3, #22
   8656c:	d4dc      	bmi.n	86528 <__smakebuf_r+0x7c>
   8656e:	f104 0243 	add.w	r2, r4, #67	; 0x43
   86572:	f043 0302 	orr.w	r3, r3, #2
   86576:	2101      	movs	r1, #1
   86578:	81a3      	strh	r3, [r4, #12]
   8657a:	6022      	str	r2, [r4, #0]
   8657c:	6122      	str	r2, [r4, #16]
   8657e:	6161      	str	r1, [r4, #20]
   86580:	e7d2      	b.n	86528 <__smakebuf_r+0x7c>
   86582:	bf00      	nop
   86584:	00085d0d 	.word	0x00085d0d
   86588:	0008707d 	.word	0x0008707d

0008658c <malloc>:
   8658c:	4b02      	ldr	r3, [pc, #8]	; (86598 <malloc+0xc>)
   8658e:	4601      	mov	r1, r0
   86590:	6818      	ldr	r0, [r3, #0]
   86592:	f000 b803 	b.w	8659c <_malloc_r>
   86596:	bf00      	nop
   86598:	200705a8 	.word	0x200705a8

0008659c <_malloc_r>:
   8659c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   865a0:	f101 050b 	add.w	r5, r1, #11
   865a4:	2d16      	cmp	r5, #22
   865a6:	b083      	sub	sp, #12
   865a8:	4606      	mov	r6, r0
   865aa:	d927      	bls.n	865fc <_malloc_r+0x60>
   865ac:	f035 0507 	bics.w	r5, r5, #7
   865b0:	d427      	bmi.n	86602 <_malloc_r+0x66>
   865b2:	42a9      	cmp	r1, r5
   865b4:	d825      	bhi.n	86602 <_malloc_r+0x66>
   865b6:	4630      	mov	r0, r6
   865b8:	f000 fb3c 	bl	86c34 <__malloc_lock>
   865bc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   865c0:	d226      	bcs.n	86610 <_malloc_r+0x74>
   865c2:	4fc1      	ldr	r7, [pc, #772]	; (868c8 <_malloc_r+0x32c>)
   865c4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   865c8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   865cc:	68dc      	ldr	r4, [r3, #12]
   865ce:	429c      	cmp	r4, r3
   865d0:	f000 81d2 	beq.w	86978 <_malloc_r+0x3dc>
   865d4:	6863      	ldr	r3, [r4, #4]
   865d6:	68e2      	ldr	r2, [r4, #12]
   865d8:	f023 0303 	bic.w	r3, r3, #3
   865dc:	4423      	add	r3, r4
   865de:	6858      	ldr	r0, [r3, #4]
   865e0:	68a1      	ldr	r1, [r4, #8]
   865e2:	f040 0501 	orr.w	r5, r0, #1
   865e6:	60ca      	str	r2, [r1, #12]
   865e8:	4630      	mov	r0, r6
   865ea:	6091      	str	r1, [r2, #8]
   865ec:	605d      	str	r5, [r3, #4]
   865ee:	f000 fb23 	bl	86c38 <__malloc_unlock>
   865f2:	3408      	adds	r4, #8
   865f4:	4620      	mov	r0, r4
   865f6:	b003      	add	sp, #12
   865f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   865fc:	2510      	movs	r5, #16
   865fe:	42a9      	cmp	r1, r5
   86600:	d9d9      	bls.n	865b6 <_malloc_r+0x1a>
   86602:	2400      	movs	r4, #0
   86604:	230c      	movs	r3, #12
   86606:	4620      	mov	r0, r4
   86608:	6033      	str	r3, [r6, #0]
   8660a:	b003      	add	sp, #12
   8660c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86610:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   86614:	f000 8089 	beq.w	8672a <_malloc_r+0x18e>
   86618:	f1bc 0f04 	cmp.w	ip, #4
   8661c:	f200 8160 	bhi.w	868e0 <_malloc_r+0x344>
   86620:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   86624:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   86628:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8662c:	4fa6      	ldr	r7, [pc, #664]	; (868c8 <_malloc_r+0x32c>)
   8662e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   86632:	68cc      	ldr	r4, [r1, #12]
   86634:	42a1      	cmp	r1, r4
   86636:	d105      	bne.n	86644 <_malloc_r+0xa8>
   86638:	e00c      	b.n	86654 <_malloc_r+0xb8>
   8663a:	2b00      	cmp	r3, #0
   8663c:	da79      	bge.n	86732 <_malloc_r+0x196>
   8663e:	68e4      	ldr	r4, [r4, #12]
   86640:	42a1      	cmp	r1, r4
   86642:	d007      	beq.n	86654 <_malloc_r+0xb8>
   86644:	6862      	ldr	r2, [r4, #4]
   86646:	f022 0203 	bic.w	r2, r2, #3
   8664a:	1b53      	subs	r3, r2, r5
   8664c:	2b0f      	cmp	r3, #15
   8664e:	ddf4      	ble.n	8663a <_malloc_r+0x9e>
   86650:	f10c 3cff 	add.w	ip, ip, #4294967295
   86654:	f10c 0c01 	add.w	ip, ip, #1
   86658:	4b9b      	ldr	r3, [pc, #620]	; (868c8 <_malloc_r+0x32c>)
   8665a:	693c      	ldr	r4, [r7, #16]
   8665c:	f103 0e08 	add.w	lr, r3, #8
   86660:	4574      	cmp	r4, lr
   86662:	f000 817e 	beq.w	86962 <_malloc_r+0x3c6>
   86666:	6861      	ldr	r1, [r4, #4]
   86668:	f021 0103 	bic.w	r1, r1, #3
   8666c:	1b4a      	subs	r2, r1, r5
   8666e:	2a0f      	cmp	r2, #15
   86670:	f300 8164 	bgt.w	8693c <_malloc_r+0x3a0>
   86674:	2a00      	cmp	r2, #0
   86676:	f8c3 e014 	str.w	lr, [r3, #20]
   8667a:	f8c3 e010 	str.w	lr, [r3, #16]
   8667e:	da69      	bge.n	86754 <_malloc_r+0x1b8>
   86680:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   86684:	f080 813a 	bcs.w	868fc <_malloc_r+0x360>
   86688:	08c9      	lsrs	r1, r1, #3
   8668a:	108a      	asrs	r2, r1, #2
   8668c:	f04f 0801 	mov.w	r8, #1
   86690:	fa08 f802 	lsl.w	r8, r8, r2
   86694:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   86698:	685a      	ldr	r2, [r3, #4]
   8669a:	6888      	ldr	r0, [r1, #8]
   8669c:	ea48 0202 	orr.w	r2, r8, r2
   866a0:	60a0      	str	r0, [r4, #8]
   866a2:	60e1      	str	r1, [r4, #12]
   866a4:	605a      	str	r2, [r3, #4]
   866a6:	608c      	str	r4, [r1, #8]
   866a8:	60c4      	str	r4, [r0, #12]
   866aa:	ea4f 03ac 	mov.w	r3, ip, asr #2
   866ae:	2001      	movs	r0, #1
   866b0:	4098      	lsls	r0, r3
   866b2:	4290      	cmp	r0, r2
   866b4:	d85b      	bhi.n	8676e <_malloc_r+0x1d2>
   866b6:	4202      	tst	r2, r0
   866b8:	d106      	bne.n	866c8 <_malloc_r+0x12c>
   866ba:	f02c 0c03 	bic.w	ip, ip, #3
   866be:	0040      	lsls	r0, r0, #1
   866c0:	4202      	tst	r2, r0
   866c2:	f10c 0c04 	add.w	ip, ip, #4
   866c6:	d0fa      	beq.n	866be <_malloc_r+0x122>
   866c8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   866cc:	4644      	mov	r4, r8
   866ce:	46e1      	mov	r9, ip
   866d0:	68e3      	ldr	r3, [r4, #12]
   866d2:	429c      	cmp	r4, r3
   866d4:	d107      	bne.n	866e6 <_malloc_r+0x14a>
   866d6:	e146      	b.n	86966 <_malloc_r+0x3ca>
   866d8:	2a00      	cmp	r2, #0
   866da:	f280 8157 	bge.w	8698c <_malloc_r+0x3f0>
   866de:	68db      	ldr	r3, [r3, #12]
   866e0:	429c      	cmp	r4, r3
   866e2:	f000 8140 	beq.w	86966 <_malloc_r+0x3ca>
   866e6:	6859      	ldr	r1, [r3, #4]
   866e8:	f021 0103 	bic.w	r1, r1, #3
   866ec:	1b4a      	subs	r2, r1, r5
   866ee:	2a0f      	cmp	r2, #15
   866f0:	ddf2      	ble.n	866d8 <_malloc_r+0x13c>
   866f2:	461c      	mov	r4, r3
   866f4:	f854 cf08 	ldr.w	ip, [r4, #8]!
   866f8:	68d9      	ldr	r1, [r3, #12]
   866fa:	f045 0901 	orr.w	r9, r5, #1
   866fe:	f042 0801 	orr.w	r8, r2, #1
   86702:	441d      	add	r5, r3
   86704:	f8c3 9004 	str.w	r9, [r3, #4]
   86708:	4630      	mov	r0, r6
   8670a:	f8cc 100c 	str.w	r1, [ip, #12]
   8670e:	f8c1 c008 	str.w	ip, [r1, #8]
   86712:	617d      	str	r5, [r7, #20]
   86714:	613d      	str	r5, [r7, #16]
   86716:	f8c5 e00c 	str.w	lr, [r5, #12]
   8671a:	f8c5 e008 	str.w	lr, [r5, #8]
   8671e:	f8c5 8004 	str.w	r8, [r5, #4]
   86722:	50aa      	str	r2, [r5, r2]
   86724:	f000 fa88 	bl	86c38 <__malloc_unlock>
   86728:	e764      	b.n	865f4 <_malloc_r+0x58>
   8672a:	217e      	movs	r1, #126	; 0x7e
   8672c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   86730:	e77c      	b.n	8662c <_malloc_r+0x90>
   86732:	4422      	add	r2, r4
   86734:	6850      	ldr	r0, [r2, #4]
   86736:	68e3      	ldr	r3, [r4, #12]
   86738:	68a1      	ldr	r1, [r4, #8]
   8673a:	f040 0501 	orr.w	r5, r0, #1
   8673e:	60cb      	str	r3, [r1, #12]
   86740:	4630      	mov	r0, r6
   86742:	6099      	str	r1, [r3, #8]
   86744:	6055      	str	r5, [r2, #4]
   86746:	f000 fa77 	bl	86c38 <__malloc_unlock>
   8674a:	3408      	adds	r4, #8
   8674c:	4620      	mov	r0, r4
   8674e:	b003      	add	sp, #12
   86750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86754:	4421      	add	r1, r4
   86756:	684b      	ldr	r3, [r1, #4]
   86758:	4630      	mov	r0, r6
   8675a:	f043 0301 	orr.w	r3, r3, #1
   8675e:	604b      	str	r3, [r1, #4]
   86760:	f000 fa6a 	bl	86c38 <__malloc_unlock>
   86764:	3408      	adds	r4, #8
   86766:	4620      	mov	r0, r4
   86768:	b003      	add	sp, #12
   8676a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8676e:	68bc      	ldr	r4, [r7, #8]
   86770:	6863      	ldr	r3, [r4, #4]
   86772:	f023 0903 	bic.w	r9, r3, #3
   86776:	45a9      	cmp	r9, r5
   86778:	d304      	bcc.n	86784 <_malloc_r+0x1e8>
   8677a:	ebc5 0309 	rsb	r3, r5, r9
   8677e:	2b0f      	cmp	r3, #15
   86780:	f300 8091 	bgt.w	868a6 <_malloc_r+0x30a>
   86784:	4b51      	ldr	r3, [pc, #324]	; (868cc <_malloc_r+0x330>)
   86786:	4a52      	ldr	r2, [pc, #328]	; (868d0 <_malloc_r+0x334>)
   86788:	6819      	ldr	r1, [r3, #0]
   8678a:	6813      	ldr	r3, [r2, #0]
   8678c:	eb05 0a01 	add.w	sl, r5, r1
   86790:	3301      	adds	r3, #1
   86792:	eb04 0b09 	add.w	fp, r4, r9
   86796:	f000 8161 	beq.w	86a5c <_malloc_r+0x4c0>
   8679a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   8679e:	f10a 0a0f 	add.w	sl, sl, #15
   867a2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   867a6:	f02a 0a0f 	bic.w	sl, sl, #15
   867aa:	4630      	mov	r0, r6
   867ac:	4651      	mov	r1, sl
   867ae:	9201      	str	r2, [sp, #4]
   867b0:	f000 fc24 	bl	86ffc <_sbrk_r>
   867b4:	f1b0 3fff 	cmp.w	r0, #4294967295
   867b8:	4680      	mov	r8, r0
   867ba:	9a01      	ldr	r2, [sp, #4]
   867bc:	f000 8101 	beq.w	869c2 <_malloc_r+0x426>
   867c0:	4583      	cmp	fp, r0
   867c2:	f200 80fb 	bhi.w	869bc <_malloc_r+0x420>
   867c6:	f8df c114 	ldr.w	ip, [pc, #276]	; 868dc <_malloc_r+0x340>
   867ca:	45c3      	cmp	fp, r8
   867cc:	f8dc 3000 	ldr.w	r3, [ip]
   867d0:	4453      	add	r3, sl
   867d2:	f8cc 3000 	str.w	r3, [ip]
   867d6:	f000 814a 	beq.w	86a6e <_malloc_r+0x4d2>
   867da:	6812      	ldr	r2, [r2, #0]
   867dc:	493c      	ldr	r1, [pc, #240]	; (868d0 <_malloc_r+0x334>)
   867de:	3201      	adds	r2, #1
   867e0:	bf1b      	ittet	ne
   867e2:	ebcb 0b08 	rsbne	fp, fp, r8
   867e6:	445b      	addne	r3, fp
   867e8:	f8c1 8000 	streq.w	r8, [r1]
   867ec:	f8cc 3000 	strne.w	r3, [ip]
   867f0:	f018 0307 	ands.w	r3, r8, #7
   867f4:	f000 8114 	beq.w	86a20 <_malloc_r+0x484>
   867f8:	f1c3 0208 	rsb	r2, r3, #8
   867fc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   86800:	4490      	add	r8, r2
   86802:	3308      	adds	r3, #8
   86804:	44c2      	add	sl, r8
   86806:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8680a:	ebca 0a03 	rsb	sl, sl, r3
   8680e:	4651      	mov	r1, sl
   86810:	4630      	mov	r0, r6
   86812:	f8cd c004 	str.w	ip, [sp, #4]
   86816:	f000 fbf1 	bl	86ffc <_sbrk_r>
   8681a:	1c43      	adds	r3, r0, #1
   8681c:	f8dd c004 	ldr.w	ip, [sp, #4]
   86820:	f000 8135 	beq.w	86a8e <_malloc_r+0x4f2>
   86824:	ebc8 0200 	rsb	r2, r8, r0
   86828:	4452      	add	r2, sl
   8682a:	f042 0201 	orr.w	r2, r2, #1
   8682e:	f8dc 3000 	ldr.w	r3, [ip]
   86832:	42bc      	cmp	r4, r7
   86834:	4453      	add	r3, sl
   86836:	f8c7 8008 	str.w	r8, [r7, #8]
   8683a:	f8cc 3000 	str.w	r3, [ip]
   8683e:	f8c8 2004 	str.w	r2, [r8, #4]
   86842:	f8df a098 	ldr.w	sl, [pc, #152]	; 868dc <_malloc_r+0x340>
   86846:	d015      	beq.n	86874 <_malloc_r+0x2d8>
   86848:	f1b9 0f0f 	cmp.w	r9, #15
   8684c:	f240 80eb 	bls.w	86a26 <_malloc_r+0x48a>
   86850:	6861      	ldr	r1, [r4, #4]
   86852:	f1a9 020c 	sub.w	r2, r9, #12
   86856:	f022 0207 	bic.w	r2, r2, #7
   8685a:	f001 0101 	and.w	r1, r1, #1
   8685e:	ea42 0e01 	orr.w	lr, r2, r1
   86862:	2005      	movs	r0, #5
   86864:	18a1      	adds	r1, r4, r2
   86866:	2a0f      	cmp	r2, #15
   86868:	f8c4 e004 	str.w	lr, [r4, #4]
   8686c:	6048      	str	r0, [r1, #4]
   8686e:	6088      	str	r0, [r1, #8]
   86870:	f200 8111 	bhi.w	86a96 <_malloc_r+0x4fa>
   86874:	4a17      	ldr	r2, [pc, #92]	; (868d4 <_malloc_r+0x338>)
   86876:	68bc      	ldr	r4, [r7, #8]
   86878:	6811      	ldr	r1, [r2, #0]
   8687a:	428b      	cmp	r3, r1
   8687c:	bf88      	it	hi
   8687e:	6013      	strhi	r3, [r2, #0]
   86880:	4a15      	ldr	r2, [pc, #84]	; (868d8 <_malloc_r+0x33c>)
   86882:	6811      	ldr	r1, [r2, #0]
   86884:	428b      	cmp	r3, r1
   86886:	bf88      	it	hi
   86888:	6013      	strhi	r3, [r2, #0]
   8688a:	6862      	ldr	r2, [r4, #4]
   8688c:	f022 0203 	bic.w	r2, r2, #3
   86890:	4295      	cmp	r5, r2
   86892:	ebc5 0302 	rsb	r3, r5, r2
   86896:	d801      	bhi.n	8689c <_malloc_r+0x300>
   86898:	2b0f      	cmp	r3, #15
   8689a:	dc04      	bgt.n	868a6 <_malloc_r+0x30a>
   8689c:	4630      	mov	r0, r6
   8689e:	f000 f9cb 	bl	86c38 <__malloc_unlock>
   868a2:	2400      	movs	r4, #0
   868a4:	e6a6      	b.n	865f4 <_malloc_r+0x58>
   868a6:	f045 0201 	orr.w	r2, r5, #1
   868aa:	f043 0301 	orr.w	r3, r3, #1
   868ae:	4425      	add	r5, r4
   868b0:	6062      	str	r2, [r4, #4]
   868b2:	4630      	mov	r0, r6
   868b4:	60bd      	str	r5, [r7, #8]
   868b6:	606b      	str	r3, [r5, #4]
   868b8:	f000 f9be 	bl	86c38 <__malloc_unlock>
   868bc:	3408      	adds	r4, #8
   868be:	4620      	mov	r0, r4
   868c0:	b003      	add	sp, #12
   868c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   868c6:	bf00      	nop
   868c8:	200705d0 	.word	0x200705d0
   868cc:	20078cac 	.word	0x20078cac
   868d0:	200709dc 	.word	0x200709dc
   868d4:	20078ca8 	.word	0x20078ca8
   868d8:	20078ca4 	.word	0x20078ca4
   868dc:	20078cb0 	.word	0x20078cb0
   868e0:	f1bc 0f14 	cmp.w	ip, #20
   868e4:	d961      	bls.n	869aa <_malloc_r+0x40e>
   868e6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   868ea:	f200 808f 	bhi.w	86a0c <_malloc_r+0x470>
   868ee:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   868f2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   868f6:	ea4f 014c 	mov.w	r1, ip, lsl #1
   868fa:	e697      	b.n	8662c <_malloc_r+0x90>
   868fc:	0a4b      	lsrs	r3, r1, #9
   868fe:	2b04      	cmp	r3, #4
   86900:	d958      	bls.n	869b4 <_malloc_r+0x418>
   86902:	2b14      	cmp	r3, #20
   86904:	f200 80ad 	bhi.w	86a62 <_malloc_r+0x4c6>
   86908:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   8690c:	0050      	lsls	r0, r2, #1
   8690e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   86912:	6883      	ldr	r3, [r0, #8]
   86914:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 86ad0 <_malloc_r+0x534>
   86918:	4283      	cmp	r3, r0
   8691a:	f000 808a 	beq.w	86a32 <_malloc_r+0x496>
   8691e:	685a      	ldr	r2, [r3, #4]
   86920:	f022 0203 	bic.w	r2, r2, #3
   86924:	4291      	cmp	r1, r2
   86926:	d202      	bcs.n	8692e <_malloc_r+0x392>
   86928:	689b      	ldr	r3, [r3, #8]
   8692a:	4298      	cmp	r0, r3
   8692c:	d1f7      	bne.n	8691e <_malloc_r+0x382>
   8692e:	68d9      	ldr	r1, [r3, #12]
   86930:	687a      	ldr	r2, [r7, #4]
   86932:	60e1      	str	r1, [r4, #12]
   86934:	60a3      	str	r3, [r4, #8]
   86936:	608c      	str	r4, [r1, #8]
   86938:	60dc      	str	r4, [r3, #12]
   8693a:	e6b6      	b.n	866aa <_malloc_r+0x10e>
   8693c:	f045 0701 	orr.w	r7, r5, #1
   86940:	f042 0101 	orr.w	r1, r2, #1
   86944:	4425      	add	r5, r4
   86946:	6067      	str	r7, [r4, #4]
   86948:	4630      	mov	r0, r6
   8694a:	615d      	str	r5, [r3, #20]
   8694c:	611d      	str	r5, [r3, #16]
   8694e:	f8c5 e00c 	str.w	lr, [r5, #12]
   86952:	f8c5 e008 	str.w	lr, [r5, #8]
   86956:	6069      	str	r1, [r5, #4]
   86958:	50aa      	str	r2, [r5, r2]
   8695a:	3408      	adds	r4, #8
   8695c:	f000 f96c 	bl	86c38 <__malloc_unlock>
   86960:	e648      	b.n	865f4 <_malloc_r+0x58>
   86962:	685a      	ldr	r2, [r3, #4]
   86964:	e6a1      	b.n	866aa <_malloc_r+0x10e>
   86966:	f109 0901 	add.w	r9, r9, #1
   8696a:	f019 0f03 	tst.w	r9, #3
   8696e:	f104 0408 	add.w	r4, r4, #8
   86972:	f47f aead 	bne.w	866d0 <_malloc_r+0x134>
   86976:	e02d      	b.n	869d4 <_malloc_r+0x438>
   86978:	f104 0308 	add.w	r3, r4, #8
   8697c:	6964      	ldr	r4, [r4, #20]
   8697e:	42a3      	cmp	r3, r4
   86980:	bf08      	it	eq
   86982:	f10c 0c02 	addeq.w	ip, ip, #2
   86986:	f43f ae67 	beq.w	86658 <_malloc_r+0xbc>
   8698a:	e623      	b.n	865d4 <_malloc_r+0x38>
   8698c:	4419      	add	r1, r3
   8698e:	6848      	ldr	r0, [r1, #4]
   86990:	461c      	mov	r4, r3
   86992:	f854 2f08 	ldr.w	r2, [r4, #8]!
   86996:	68db      	ldr	r3, [r3, #12]
   86998:	f040 0501 	orr.w	r5, r0, #1
   8699c:	604d      	str	r5, [r1, #4]
   8699e:	4630      	mov	r0, r6
   869a0:	60d3      	str	r3, [r2, #12]
   869a2:	609a      	str	r2, [r3, #8]
   869a4:	f000 f948 	bl	86c38 <__malloc_unlock>
   869a8:	e624      	b.n	865f4 <_malloc_r+0x58>
   869aa:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   869ae:	ea4f 014c 	mov.w	r1, ip, lsl #1
   869b2:	e63b      	b.n	8662c <_malloc_r+0x90>
   869b4:	098a      	lsrs	r2, r1, #6
   869b6:	3238      	adds	r2, #56	; 0x38
   869b8:	0050      	lsls	r0, r2, #1
   869ba:	e7a8      	b.n	8690e <_malloc_r+0x372>
   869bc:	42bc      	cmp	r4, r7
   869be:	f43f af02 	beq.w	867c6 <_malloc_r+0x22a>
   869c2:	68bc      	ldr	r4, [r7, #8]
   869c4:	6862      	ldr	r2, [r4, #4]
   869c6:	f022 0203 	bic.w	r2, r2, #3
   869ca:	e761      	b.n	86890 <_malloc_r+0x2f4>
   869cc:	f8d8 8000 	ldr.w	r8, [r8]
   869d0:	4598      	cmp	r8, r3
   869d2:	d17a      	bne.n	86aca <_malloc_r+0x52e>
   869d4:	f01c 0f03 	tst.w	ip, #3
   869d8:	f1a8 0308 	sub.w	r3, r8, #8
   869dc:	f10c 3cff 	add.w	ip, ip, #4294967295
   869e0:	d1f4      	bne.n	869cc <_malloc_r+0x430>
   869e2:	687b      	ldr	r3, [r7, #4]
   869e4:	ea23 0300 	bic.w	r3, r3, r0
   869e8:	607b      	str	r3, [r7, #4]
   869ea:	0040      	lsls	r0, r0, #1
   869ec:	4298      	cmp	r0, r3
   869ee:	f63f aebe 	bhi.w	8676e <_malloc_r+0x1d2>
   869f2:	2800      	cmp	r0, #0
   869f4:	f43f aebb 	beq.w	8676e <_malloc_r+0x1d2>
   869f8:	4203      	tst	r3, r0
   869fa:	46cc      	mov	ip, r9
   869fc:	f47f ae64 	bne.w	866c8 <_malloc_r+0x12c>
   86a00:	0040      	lsls	r0, r0, #1
   86a02:	4203      	tst	r3, r0
   86a04:	f10c 0c04 	add.w	ip, ip, #4
   86a08:	d0fa      	beq.n	86a00 <_malloc_r+0x464>
   86a0a:	e65d      	b.n	866c8 <_malloc_r+0x12c>
   86a0c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   86a10:	d819      	bhi.n	86a46 <_malloc_r+0x4aa>
   86a12:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   86a16:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   86a1a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86a1e:	e605      	b.n	8662c <_malloc_r+0x90>
   86a20:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   86a24:	e6ee      	b.n	86804 <_malloc_r+0x268>
   86a26:	2301      	movs	r3, #1
   86a28:	f8c8 3004 	str.w	r3, [r8, #4]
   86a2c:	4644      	mov	r4, r8
   86a2e:	2200      	movs	r2, #0
   86a30:	e72e      	b.n	86890 <_malloc_r+0x2f4>
   86a32:	1092      	asrs	r2, r2, #2
   86a34:	2001      	movs	r0, #1
   86a36:	4090      	lsls	r0, r2
   86a38:	f8d8 2004 	ldr.w	r2, [r8, #4]
   86a3c:	4619      	mov	r1, r3
   86a3e:	4302      	orrs	r2, r0
   86a40:	f8c8 2004 	str.w	r2, [r8, #4]
   86a44:	e775      	b.n	86932 <_malloc_r+0x396>
   86a46:	f240 5354 	movw	r3, #1364	; 0x554
   86a4a:	459c      	cmp	ip, r3
   86a4c:	d81b      	bhi.n	86a86 <_malloc_r+0x4ea>
   86a4e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   86a52:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   86a56:	ea4f 014c 	mov.w	r1, ip, lsl #1
   86a5a:	e5e7      	b.n	8662c <_malloc_r+0x90>
   86a5c:	f10a 0a10 	add.w	sl, sl, #16
   86a60:	e6a3      	b.n	867aa <_malloc_r+0x20e>
   86a62:	2b54      	cmp	r3, #84	; 0x54
   86a64:	d81f      	bhi.n	86aa6 <_malloc_r+0x50a>
   86a66:	0b0a      	lsrs	r2, r1, #12
   86a68:	326e      	adds	r2, #110	; 0x6e
   86a6a:	0050      	lsls	r0, r2, #1
   86a6c:	e74f      	b.n	8690e <_malloc_r+0x372>
   86a6e:	f3cb 010b 	ubfx	r1, fp, #0, #12
   86a72:	2900      	cmp	r1, #0
   86a74:	f47f aeb1 	bne.w	867da <_malloc_r+0x23e>
   86a78:	eb0a 0109 	add.w	r1, sl, r9
   86a7c:	68ba      	ldr	r2, [r7, #8]
   86a7e:	f041 0101 	orr.w	r1, r1, #1
   86a82:	6051      	str	r1, [r2, #4]
   86a84:	e6f6      	b.n	86874 <_malloc_r+0x2d8>
   86a86:	21fc      	movs	r1, #252	; 0xfc
   86a88:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   86a8c:	e5ce      	b.n	8662c <_malloc_r+0x90>
   86a8e:	2201      	movs	r2, #1
   86a90:	f04f 0a00 	mov.w	sl, #0
   86a94:	e6cb      	b.n	8682e <_malloc_r+0x292>
   86a96:	f104 0108 	add.w	r1, r4, #8
   86a9a:	4630      	mov	r0, r6
   86a9c:	f7ff fa80 	bl	85fa0 <_free_r>
   86aa0:	f8da 3000 	ldr.w	r3, [sl]
   86aa4:	e6e6      	b.n	86874 <_malloc_r+0x2d8>
   86aa6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86aaa:	d803      	bhi.n	86ab4 <_malloc_r+0x518>
   86aac:	0bca      	lsrs	r2, r1, #15
   86aae:	3277      	adds	r2, #119	; 0x77
   86ab0:	0050      	lsls	r0, r2, #1
   86ab2:	e72c      	b.n	8690e <_malloc_r+0x372>
   86ab4:	f240 5254 	movw	r2, #1364	; 0x554
   86ab8:	4293      	cmp	r3, r2
   86aba:	d803      	bhi.n	86ac4 <_malloc_r+0x528>
   86abc:	0c8a      	lsrs	r2, r1, #18
   86abe:	327c      	adds	r2, #124	; 0x7c
   86ac0:	0050      	lsls	r0, r2, #1
   86ac2:	e724      	b.n	8690e <_malloc_r+0x372>
   86ac4:	20fc      	movs	r0, #252	; 0xfc
   86ac6:	227e      	movs	r2, #126	; 0x7e
   86ac8:	e721      	b.n	8690e <_malloc_r+0x372>
   86aca:	687b      	ldr	r3, [r7, #4]
   86acc:	e78d      	b.n	869ea <_malloc_r+0x44e>
   86ace:	bf00      	nop
   86ad0:	200705d0 	.word	0x200705d0

00086ad4 <memchr>:
   86ad4:	0783      	lsls	r3, r0, #30
   86ad6:	b470      	push	{r4, r5, r6}
   86ad8:	b2c9      	uxtb	r1, r1
   86ada:	d040      	beq.n	86b5e <memchr+0x8a>
   86adc:	1e54      	subs	r4, r2, #1
   86ade:	b32a      	cbz	r2, 86b2c <memchr+0x58>
   86ae0:	7803      	ldrb	r3, [r0, #0]
   86ae2:	428b      	cmp	r3, r1
   86ae4:	d023      	beq.n	86b2e <memchr+0x5a>
   86ae6:	1c43      	adds	r3, r0, #1
   86ae8:	e004      	b.n	86af4 <memchr+0x20>
   86aea:	b1fc      	cbz	r4, 86b2c <memchr+0x58>
   86aec:	7805      	ldrb	r5, [r0, #0]
   86aee:	4614      	mov	r4, r2
   86af0:	428d      	cmp	r5, r1
   86af2:	d01c      	beq.n	86b2e <memchr+0x5a>
   86af4:	f013 0f03 	tst.w	r3, #3
   86af8:	4618      	mov	r0, r3
   86afa:	f104 32ff 	add.w	r2, r4, #4294967295
   86afe:	f103 0301 	add.w	r3, r3, #1
   86b02:	d1f2      	bne.n	86aea <memchr+0x16>
   86b04:	2c03      	cmp	r4, #3
   86b06:	d814      	bhi.n	86b32 <memchr+0x5e>
   86b08:	1e65      	subs	r5, r4, #1
   86b0a:	b354      	cbz	r4, 86b62 <memchr+0x8e>
   86b0c:	7803      	ldrb	r3, [r0, #0]
   86b0e:	428b      	cmp	r3, r1
   86b10:	d00d      	beq.n	86b2e <memchr+0x5a>
   86b12:	1c42      	adds	r2, r0, #1
   86b14:	2300      	movs	r3, #0
   86b16:	e002      	b.n	86b1e <memchr+0x4a>
   86b18:	7804      	ldrb	r4, [r0, #0]
   86b1a:	428c      	cmp	r4, r1
   86b1c:	d007      	beq.n	86b2e <memchr+0x5a>
   86b1e:	42ab      	cmp	r3, r5
   86b20:	4610      	mov	r0, r2
   86b22:	f103 0301 	add.w	r3, r3, #1
   86b26:	f102 0201 	add.w	r2, r2, #1
   86b2a:	d1f5      	bne.n	86b18 <memchr+0x44>
   86b2c:	2000      	movs	r0, #0
   86b2e:	bc70      	pop	{r4, r5, r6}
   86b30:	4770      	bx	lr
   86b32:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   86b36:	4603      	mov	r3, r0
   86b38:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   86b3c:	681a      	ldr	r2, [r3, #0]
   86b3e:	4618      	mov	r0, r3
   86b40:	4072      	eors	r2, r6
   86b42:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   86b46:	ea25 0202 	bic.w	r2, r5, r2
   86b4a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   86b4e:	f103 0304 	add.w	r3, r3, #4
   86b52:	d1d9      	bne.n	86b08 <memchr+0x34>
   86b54:	3c04      	subs	r4, #4
   86b56:	2c03      	cmp	r4, #3
   86b58:	4618      	mov	r0, r3
   86b5a:	d8ef      	bhi.n	86b3c <memchr+0x68>
   86b5c:	e7d4      	b.n	86b08 <memchr+0x34>
   86b5e:	4614      	mov	r4, r2
   86b60:	e7d0      	b.n	86b04 <memchr+0x30>
   86b62:	4620      	mov	r0, r4
   86b64:	e7e3      	b.n	86b2e <memchr+0x5a>
   86b66:	bf00      	nop

00086b68 <memmove>:
   86b68:	4288      	cmp	r0, r1
   86b6a:	b4f0      	push	{r4, r5, r6, r7}
   86b6c:	d910      	bls.n	86b90 <memmove+0x28>
   86b6e:	188c      	adds	r4, r1, r2
   86b70:	42a0      	cmp	r0, r4
   86b72:	d20d      	bcs.n	86b90 <memmove+0x28>
   86b74:	1885      	adds	r5, r0, r2
   86b76:	1e53      	subs	r3, r2, #1
   86b78:	b142      	cbz	r2, 86b8c <memmove+0x24>
   86b7a:	4621      	mov	r1, r4
   86b7c:	462a      	mov	r2, r5
   86b7e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   86b82:	3b01      	subs	r3, #1
   86b84:	f802 4d01 	strb.w	r4, [r2, #-1]!
   86b88:	1c5c      	adds	r4, r3, #1
   86b8a:	d1f8      	bne.n	86b7e <memmove+0x16>
   86b8c:	bcf0      	pop	{r4, r5, r6, r7}
   86b8e:	4770      	bx	lr
   86b90:	2a0f      	cmp	r2, #15
   86b92:	d944      	bls.n	86c1e <memmove+0xb6>
   86b94:	ea40 0301 	orr.w	r3, r0, r1
   86b98:	079b      	lsls	r3, r3, #30
   86b9a:	d144      	bne.n	86c26 <memmove+0xbe>
   86b9c:	f1a2 0710 	sub.w	r7, r2, #16
   86ba0:	093f      	lsrs	r7, r7, #4
   86ba2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   86ba6:	3610      	adds	r6, #16
   86ba8:	460c      	mov	r4, r1
   86baa:	4603      	mov	r3, r0
   86bac:	6825      	ldr	r5, [r4, #0]
   86bae:	3310      	adds	r3, #16
   86bb0:	f843 5c10 	str.w	r5, [r3, #-16]
   86bb4:	6865      	ldr	r5, [r4, #4]
   86bb6:	3410      	adds	r4, #16
   86bb8:	f843 5c0c 	str.w	r5, [r3, #-12]
   86bbc:	f854 5c08 	ldr.w	r5, [r4, #-8]
   86bc0:	f843 5c08 	str.w	r5, [r3, #-8]
   86bc4:	f854 5c04 	ldr.w	r5, [r4, #-4]
   86bc8:	f843 5c04 	str.w	r5, [r3, #-4]
   86bcc:	42b3      	cmp	r3, r6
   86bce:	d1ed      	bne.n	86bac <memmove+0x44>
   86bd0:	1c7b      	adds	r3, r7, #1
   86bd2:	f002 0c0f 	and.w	ip, r2, #15
   86bd6:	011b      	lsls	r3, r3, #4
   86bd8:	f1bc 0f03 	cmp.w	ip, #3
   86bdc:	4419      	add	r1, r3
   86bde:	4403      	add	r3, r0
   86be0:	d923      	bls.n	86c2a <memmove+0xc2>
   86be2:	460e      	mov	r6, r1
   86be4:	461d      	mov	r5, r3
   86be6:	4664      	mov	r4, ip
   86be8:	f856 7b04 	ldr.w	r7, [r6], #4
   86bec:	3c04      	subs	r4, #4
   86bee:	2c03      	cmp	r4, #3
   86bf0:	f845 7b04 	str.w	r7, [r5], #4
   86bf4:	d8f8      	bhi.n	86be8 <memmove+0x80>
   86bf6:	f1ac 0404 	sub.w	r4, ip, #4
   86bfa:	f024 0403 	bic.w	r4, r4, #3
   86bfe:	3404      	adds	r4, #4
   86c00:	f002 0203 	and.w	r2, r2, #3
   86c04:	4423      	add	r3, r4
   86c06:	4421      	add	r1, r4
   86c08:	2a00      	cmp	r2, #0
   86c0a:	d0bf      	beq.n	86b8c <memmove+0x24>
   86c0c:	441a      	add	r2, r3
   86c0e:	f811 4b01 	ldrb.w	r4, [r1], #1
   86c12:	f803 4b01 	strb.w	r4, [r3], #1
   86c16:	4293      	cmp	r3, r2
   86c18:	d1f9      	bne.n	86c0e <memmove+0xa6>
   86c1a:	bcf0      	pop	{r4, r5, r6, r7}
   86c1c:	4770      	bx	lr
   86c1e:	4603      	mov	r3, r0
   86c20:	2a00      	cmp	r2, #0
   86c22:	d1f3      	bne.n	86c0c <memmove+0xa4>
   86c24:	e7b2      	b.n	86b8c <memmove+0x24>
   86c26:	4603      	mov	r3, r0
   86c28:	e7f0      	b.n	86c0c <memmove+0xa4>
   86c2a:	4662      	mov	r2, ip
   86c2c:	2a00      	cmp	r2, #0
   86c2e:	d1ed      	bne.n	86c0c <memmove+0xa4>
   86c30:	e7ac      	b.n	86b8c <memmove+0x24>
   86c32:	bf00      	nop

00086c34 <__malloc_lock>:
   86c34:	4770      	bx	lr
   86c36:	bf00      	nop

00086c38 <__malloc_unlock>:
   86c38:	4770      	bx	lr
   86c3a:	bf00      	nop

00086c3c <_realloc_r>:
   86c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86c40:	460c      	mov	r4, r1
   86c42:	b083      	sub	sp, #12
   86c44:	4690      	mov	r8, r2
   86c46:	4681      	mov	r9, r0
   86c48:	2900      	cmp	r1, #0
   86c4a:	f000 80ba 	beq.w	86dc2 <_realloc_r+0x186>
   86c4e:	f7ff fff1 	bl	86c34 <__malloc_lock>
   86c52:	f108 060b 	add.w	r6, r8, #11
   86c56:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86c5a:	2e16      	cmp	r6, #22
   86c5c:	f023 0503 	bic.w	r5, r3, #3
   86c60:	f1a4 0708 	sub.w	r7, r4, #8
   86c64:	d84b      	bhi.n	86cfe <_realloc_r+0xc2>
   86c66:	2110      	movs	r1, #16
   86c68:	460e      	mov	r6, r1
   86c6a:	45b0      	cmp	r8, r6
   86c6c:	d84c      	bhi.n	86d08 <_realloc_r+0xcc>
   86c6e:	428d      	cmp	r5, r1
   86c70:	da51      	bge.n	86d16 <_realloc_r+0xda>
   86c72:	f8df b384 	ldr.w	fp, [pc, #900]	; 86ff8 <_realloc_r+0x3bc>
   86c76:	1978      	adds	r0, r7, r5
   86c78:	f8db e008 	ldr.w	lr, [fp, #8]
   86c7c:	4586      	cmp	lr, r0
   86c7e:	f000 80a6 	beq.w	86dce <_realloc_r+0x192>
   86c82:	6842      	ldr	r2, [r0, #4]
   86c84:	f022 0c01 	bic.w	ip, r2, #1
   86c88:	4484      	add	ip, r0
   86c8a:	f8dc c004 	ldr.w	ip, [ip, #4]
   86c8e:	f01c 0f01 	tst.w	ip, #1
   86c92:	d054      	beq.n	86d3e <_realloc_r+0x102>
   86c94:	2200      	movs	r2, #0
   86c96:	4610      	mov	r0, r2
   86c98:	07db      	lsls	r3, r3, #31
   86c9a:	d46f      	bmi.n	86d7c <_realloc_r+0x140>
   86c9c:	f854 3c08 	ldr.w	r3, [r4, #-8]
   86ca0:	ebc3 0a07 	rsb	sl, r3, r7
   86ca4:	f8da 3004 	ldr.w	r3, [sl, #4]
   86ca8:	f023 0303 	bic.w	r3, r3, #3
   86cac:	442b      	add	r3, r5
   86cae:	2800      	cmp	r0, #0
   86cb0:	d062      	beq.n	86d78 <_realloc_r+0x13c>
   86cb2:	4570      	cmp	r0, lr
   86cb4:	f000 80e9 	beq.w	86e8a <_realloc_r+0x24e>
   86cb8:	eb02 0e03 	add.w	lr, r2, r3
   86cbc:	458e      	cmp	lr, r1
   86cbe:	db5b      	blt.n	86d78 <_realloc_r+0x13c>
   86cc0:	68c3      	ldr	r3, [r0, #12]
   86cc2:	6882      	ldr	r2, [r0, #8]
   86cc4:	46d0      	mov	r8, sl
   86cc6:	60d3      	str	r3, [r2, #12]
   86cc8:	609a      	str	r2, [r3, #8]
   86cca:	f858 1f08 	ldr.w	r1, [r8, #8]!
   86cce:	f8da 300c 	ldr.w	r3, [sl, #12]
   86cd2:	1f2a      	subs	r2, r5, #4
   86cd4:	2a24      	cmp	r2, #36	; 0x24
   86cd6:	60cb      	str	r3, [r1, #12]
   86cd8:	6099      	str	r1, [r3, #8]
   86cda:	f200 8123 	bhi.w	86f24 <_realloc_r+0x2e8>
   86cde:	2a13      	cmp	r2, #19
   86ce0:	f240 80b0 	bls.w	86e44 <_realloc_r+0x208>
   86ce4:	6823      	ldr	r3, [r4, #0]
   86ce6:	2a1b      	cmp	r2, #27
   86ce8:	f8ca 3008 	str.w	r3, [sl, #8]
   86cec:	6863      	ldr	r3, [r4, #4]
   86cee:	f8ca 300c 	str.w	r3, [sl, #12]
   86cf2:	f200 812b 	bhi.w	86f4c <_realloc_r+0x310>
   86cf6:	3408      	adds	r4, #8
   86cf8:	f10a 0310 	add.w	r3, sl, #16
   86cfc:	e0a3      	b.n	86e46 <_realloc_r+0x20a>
   86cfe:	f026 0607 	bic.w	r6, r6, #7
   86d02:	2e00      	cmp	r6, #0
   86d04:	4631      	mov	r1, r6
   86d06:	dab0      	bge.n	86c6a <_realloc_r+0x2e>
   86d08:	230c      	movs	r3, #12
   86d0a:	2000      	movs	r0, #0
   86d0c:	f8c9 3000 	str.w	r3, [r9]
   86d10:	b003      	add	sp, #12
   86d12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86d16:	46a0      	mov	r8, r4
   86d18:	1baa      	subs	r2, r5, r6
   86d1a:	2a0f      	cmp	r2, #15
   86d1c:	f003 0301 	and.w	r3, r3, #1
   86d20:	d81a      	bhi.n	86d58 <_realloc_r+0x11c>
   86d22:	432b      	orrs	r3, r5
   86d24:	607b      	str	r3, [r7, #4]
   86d26:	443d      	add	r5, r7
   86d28:	686b      	ldr	r3, [r5, #4]
   86d2a:	f043 0301 	orr.w	r3, r3, #1
   86d2e:	606b      	str	r3, [r5, #4]
   86d30:	4648      	mov	r0, r9
   86d32:	f7ff ff81 	bl	86c38 <__malloc_unlock>
   86d36:	4640      	mov	r0, r8
   86d38:	b003      	add	sp, #12
   86d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86d3e:	f022 0203 	bic.w	r2, r2, #3
   86d42:	eb02 0c05 	add.w	ip, r2, r5
   86d46:	458c      	cmp	ip, r1
   86d48:	dba6      	blt.n	86c98 <_realloc_r+0x5c>
   86d4a:	68c2      	ldr	r2, [r0, #12]
   86d4c:	6881      	ldr	r1, [r0, #8]
   86d4e:	46a0      	mov	r8, r4
   86d50:	60ca      	str	r2, [r1, #12]
   86d52:	4665      	mov	r5, ip
   86d54:	6091      	str	r1, [r2, #8]
   86d56:	e7df      	b.n	86d18 <_realloc_r+0xdc>
   86d58:	19b9      	adds	r1, r7, r6
   86d5a:	4333      	orrs	r3, r6
   86d5c:	f042 0001 	orr.w	r0, r2, #1
   86d60:	607b      	str	r3, [r7, #4]
   86d62:	440a      	add	r2, r1
   86d64:	6048      	str	r0, [r1, #4]
   86d66:	6853      	ldr	r3, [r2, #4]
   86d68:	3108      	adds	r1, #8
   86d6a:	f043 0301 	orr.w	r3, r3, #1
   86d6e:	6053      	str	r3, [r2, #4]
   86d70:	4648      	mov	r0, r9
   86d72:	f7ff f915 	bl	85fa0 <_free_r>
   86d76:	e7db      	b.n	86d30 <_realloc_r+0xf4>
   86d78:	428b      	cmp	r3, r1
   86d7a:	da33      	bge.n	86de4 <_realloc_r+0x1a8>
   86d7c:	4641      	mov	r1, r8
   86d7e:	4648      	mov	r0, r9
   86d80:	f7ff fc0c 	bl	8659c <_malloc_r>
   86d84:	4680      	mov	r8, r0
   86d86:	2800      	cmp	r0, #0
   86d88:	d0d2      	beq.n	86d30 <_realloc_r+0xf4>
   86d8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86d8e:	f1a0 0108 	sub.w	r1, r0, #8
   86d92:	f023 0201 	bic.w	r2, r3, #1
   86d96:	443a      	add	r2, r7
   86d98:	4291      	cmp	r1, r2
   86d9a:	f000 80bc 	beq.w	86f16 <_realloc_r+0x2da>
   86d9e:	1f2a      	subs	r2, r5, #4
   86da0:	2a24      	cmp	r2, #36	; 0x24
   86da2:	d86e      	bhi.n	86e82 <_realloc_r+0x246>
   86da4:	2a13      	cmp	r2, #19
   86da6:	d842      	bhi.n	86e2e <_realloc_r+0x1f2>
   86da8:	4603      	mov	r3, r0
   86daa:	4622      	mov	r2, r4
   86dac:	6811      	ldr	r1, [r2, #0]
   86dae:	6019      	str	r1, [r3, #0]
   86db0:	6851      	ldr	r1, [r2, #4]
   86db2:	6059      	str	r1, [r3, #4]
   86db4:	6892      	ldr	r2, [r2, #8]
   86db6:	609a      	str	r2, [r3, #8]
   86db8:	4621      	mov	r1, r4
   86dba:	4648      	mov	r0, r9
   86dbc:	f7ff f8f0 	bl	85fa0 <_free_r>
   86dc0:	e7b6      	b.n	86d30 <_realloc_r+0xf4>
   86dc2:	4611      	mov	r1, r2
   86dc4:	b003      	add	sp, #12
   86dc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86dca:	f7ff bbe7 	b.w	8659c <_malloc_r>
   86dce:	f8de 2004 	ldr.w	r2, [lr, #4]
   86dd2:	f106 0c10 	add.w	ip, r6, #16
   86dd6:	f022 0203 	bic.w	r2, r2, #3
   86dda:	1950      	adds	r0, r2, r5
   86ddc:	4560      	cmp	r0, ip
   86dde:	da3d      	bge.n	86e5c <_realloc_r+0x220>
   86de0:	4670      	mov	r0, lr
   86de2:	e759      	b.n	86c98 <_realloc_r+0x5c>
   86de4:	46d0      	mov	r8, sl
   86de6:	f858 0f08 	ldr.w	r0, [r8, #8]!
   86dea:	f8da 100c 	ldr.w	r1, [sl, #12]
   86dee:	1f2a      	subs	r2, r5, #4
   86df0:	2a24      	cmp	r2, #36	; 0x24
   86df2:	60c1      	str	r1, [r0, #12]
   86df4:	6088      	str	r0, [r1, #8]
   86df6:	f200 80a0 	bhi.w	86f3a <_realloc_r+0x2fe>
   86dfa:	2a13      	cmp	r2, #19
   86dfc:	f240 809b 	bls.w	86f36 <_realloc_r+0x2fa>
   86e00:	6821      	ldr	r1, [r4, #0]
   86e02:	2a1b      	cmp	r2, #27
   86e04:	f8ca 1008 	str.w	r1, [sl, #8]
   86e08:	6861      	ldr	r1, [r4, #4]
   86e0a:	f8ca 100c 	str.w	r1, [sl, #12]
   86e0e:	f200 80b2 	bhi.w	86f76 <_realloc_r+0x33a>
   86e12:	3408      	adds	r4, #8
   86e14:	f10a 0210 	add.w	r2, sl, #16
   86e18:	6821      	ldr	r1, [r4, #0]
   86e1a:	461d      	mov	r5, r3
   86e1c:	6011      	str	r1, [r2, #0]
   86e1e:	6861      	ldr	r1, [r4, #4]
   86e20:	4657      	mov	r7, sl
   86e22:	6051      	str	r1, [r2, #4]
   86e24:	68a3      	ldr	r3, [r4, #8]
   86e26:	6093      	str	r3, [r2, #8]
   86e28:	f8da 3004 	ldr.w	r3, [sl, #4]
   86e2c:	e774      	b.n	86d18 <_realloc_r+0xdc>
   86e2e:	6823      	ldr	r3, [r4, #0]
   86e30:	2a1b      	cmp	r2, #27
   86e32:	6003      	str	r3, [r0, #0]
   86e34:	6863      	ldr	r3, [r4, #4]
   86e36:	6043      	str	r3, [r0, #4]
   86e38:	d862      	bhi.n	86f00 <_realloc_r+0x2c4>
   86e3a:	f100 0308 	add.w	r3, r0, #8
   86e3e:	f104 0208 	add.w	r2, r4, #8
   86e42:	e7b3      	b.n	86dac <_realloc_r+0x170>
   86e44:	4643      	mov	r3, r8
   86e46:	6822      	ldr	r2, [r4, #0]
   86e48:	4675      	mov	r5, lr
   86e4a:	601a      	str	r2, [r3, #0]
   86e4c:	6862      	ldr	r2, [r4, #4]
   86e4e:	4657      	mov	r7, sl
   86e50:	605a      	str	r2, [r3, #4]
   86e52:	68a2      	ldr	r2, [r4, #8]
   86e54:	609a      	str	r2, [r3, #8]
   86e56:	f8da 3004 	ldr.w	r3, [sl, #4]
   86e5a:	e75d      	b.n	86d18 <_realloc_r+0xdc>
   86e5c:	1b83      	subs	r3, r0, r6
   86e5e:	4437      	add	r7, r6
   86e60:	f043 0301 	orr.w	r3, r3, #1
   86e64:	f8cb 7008 	str.w	r7, [fp, #8]
   86e68:	607b      	str	r3, [r7, #4]
   86e6a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   86e6e:	4648      	mov	r0, r9
   86e70:	f003 0301 	and.w	r3, r3, #1
   86e74:	431e      	orrs	r6, r3
   86e76:	f844 6c04 	str.w	r6, [r4, #-4]
   86e7a:	f7ff fedd 	bl	86c38 <__malloc_unlock>
   86e7e:	4620      	mov	r0, r4
   86e80:	e75a      	b.n	86d38 <_realloc_r+0xfc>
   86e82:	4621      	mov	r1, r4
   86e84:	f7ff fe70 	bl	86b68 <memmove>
   86e88:	e796      	b.n	86db8 <_realloc_r+0x17c>
   86e8a:	eb02 0c03 	add.w	ip, r2, r3
   86e8e:	f106 0210 	add.w	r2, r6, #16
   86e92:	4594      	cmp	ip, r2
   86e94:	f6ff af70 	blt.w	86d78 <_realloc_r+0x13c>
   86e98:	4657      	mov	r7, sl
   86e9a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   86e9e:	f8da 300c 	ldr.w	r3, [sl, #12]
   86ea2:	1f2a      	subs	r2, r5, #4
   86ea4:	2a24      	cmp	r2, #36	; 0x24
   86ea6:	60cb      	str	r3, [r1, #12]
   86ea8:	6099      	str	r1, [r3, #8]
   86eaa:	f200 8086 	bhi.w	86fba <_realloc_r+0x37e>
   86eae:	2a13      	cmp	r2, #19
   86eb0:	d977      	bls.n	86fa2 <_realloc_r+0x366>
   86eb2:	6823      	ldr	r3, [r4, #0]
   86eb4:	2a1b      	cmp	r2, #27
   86eb6:	f8ca 3008 	str.w	r3, [sl, #8]
   86eba:	6863      	ldr	r3, [r4, #4]
   86ebc:	f8ca 300c 	str.w	r3, [sl, #12]
   86ec0:	f200 8084 	bhi.w	86fcc <_realloc_r+0x390>
   86ec4:	3408      	adds	r4, #8
   86ec6:	f10a 0310 	add.w	r3, sl, #16
   86eca:	6822      	ldr	r2, [r4, #0]
   86ecc:	601a      	str	r2, [r3, #0]
   86ece:	6862      	ldr	r2, [r4, #4]
   86ed0:	605a      	str	r2, [r3, #4]
   86ed2:	68a2      	ldr	r2, [r4, #8]
   86ed4:	609a      	str	r2, [r3, #8]
   86ed6:	ebc6 020c 	rsb	r2, r6, ip
   86eda:	eb0a 0306 	add.w	r3, sl, r6
   86ede:	f042 0201 	orr.w	r2, r2, #1
   86ee2:	f8cb 3008 	str.w	r3, [fp, #8]
   86ee6:	605a      	str	r2, [r3, #4]
   86ee8:	f8da 3004 	ldr.w	r3, [sl, #4]
   86eec:	4648      	mov	r0, r9
   86eee:	f003 0301 	and.w	r3, r3, #1
   86ef2:	431e      	orrs	r6, r3
   86ef4:	f8ca 6004 	str.w	r6, [sl, #4]
   86ef8:	f7ff fe9e 	bl	86c38 <__malloc_unlock>
   86efc:	4638      	mov	r0, r7
   86efe:	e71b      	b.n	86d38 <_realloc_r+0xfc>
   86f00:	68a3      	ldr	r3, [r4, #8]
   86f02:	2a24      	cmp	r2, #36	; 0x24
   86f04:	6083      	str	r3, [r0, #8]
   86f06:	68e3      	ldr	r3, [r4, #12]
   86f08:	60c3      	str	r3, [r0, #12]
   86f0a:	d02b      	beq.n	86f64 <_realloc_r+0x328>
   86f0c:	f100 0310 	add.w	r3, r0, #16
   86f10:	f104 0210 	add.w	r2, r4, #16
   86f14:	e74a      	b.n	86dac <_realloc_r+0x170>
   86f16:	f850 2c04 	ldr.w	r2, [r0, #-4]
   86f1a:	46a0      	mov	r8, r4
   86f1c:	f022 0203 	bic.w	r2, r2, #3
   86f20:	4415      	add	r5, r2
   86f22:	e6f9      	b.n	86d18 <_realloc_r+0xdc>
   86f24:	4621      	mov	r1, r4
   86f26:	4640      	mov	r0, r8
   86f28:	4675      	mov	r5, lr
   86f2a:	4657      	mov	r7, sl
   86f2c:	f7ff fe1c 	bl	86b68 <memmove>
   86f30:	f8da 3004 	ldr.w	r3, [sl, #4]
   86f34:	e6f0      	b.n	86d18 <_realloc_r+0xdc>
   86f36:	4642      	mov	r2, r8
   86f38:	e76e      	b.n	86e18 <_realloc_r+0x1dc>
   86f3a:	4621      	mov	r1, r4
   86f3c:	4640      	mov	r0, r8
   86f3e:	461d      	mov	r5, r3
   86f40:	4657      	mov	r7, sl
   86f42:	f7ff fe11 	bl	86b68 <memmove>
   86f46:	f8da 3004 	ldr.w	r3, [sl, #4]
   86f4a:	e6e5      	b.n	86d18 <_realloc_r+0xdc>
   86f4c:	68a3      	ldr	r3, [r4, #8]
   86f4e:	2a24      	cmp	r2, #36	; 0x24
   86f50:	f8ca 3010 	str.w	r3, [sl, #16]
   86f54:	68e3      	ldr	r3, [r4, #12]
   86f56:	f8ca 3014 	str.w	r3, [sl, #20]
   86f5a:	d018      	beq.n	86f8e <_realloc_r+0x352>
   86f5c:	3410      	adds	r4, #16
   86f5e:	f10a 0318 	add.w	r3, sl, #24
   86f62:	e770      	b.n	86e46 <_realloc_r+0x20a>
   86f64:	6922      	ldr	r2, [r4, #16]
   86f66:	f100 0318 	add.w	r3, r0, #24
   86f6a:	6102      	str	r2, [r0, #16]
   86f6c:	6961      	ldr	r1, [r4, #20]
   86f6e:	f104 0218 	add.w	r2, r4, #24
   86f72:	6141      	str	r1, [r0, #20]
   86f74:	e71a      	b.n	86dac <_realloc_r+0x170>
   86f76:	68a1      	ldr	r1, [r4, #8]
   86f78:	2a24      	cmp	r2, #36	; 0x24
   86f7a:	f8ca 1010 	str.w	r1, [sl, #16]
   86f7e:	68e1      	ldr	r1, [r4, #12]
   86f80:	f8ca 1014 	str.w	r1, [sl, #20]
   86f84:	d00f      	beq.n	86fa6 <_realloc_r+0x36a>
   86f86:	3410      	adds	r4, #16
   86f88:	f10a 0218 	add.w	r2, sl, #24
   86f8c:	e744      	b.n	86e18 <_realloc_r+0x1dc>
   86f8e:	6922      	ldr	r2, [r4, #16]
   86f90:	f10a 0320 	add.w	r3, sl, #32
   86f94:	f8ca 2018 	str.w	r2, [sl, #24]
   86f98:	6962      	ldr	r2, [r4, #20]
   86f9a:	3418      	adds	r4, #24
   86f9c:	f8ca 201c 	str.w	r2, [sl, #28]
   86fa0:	e751      	b.n	86e46 <_realloc_r+0x20a>
   86fa2:	463b      	mov	r3, r7
   86fa4:	e791      	b.n	86eca <_realloc_r+0x28e>
   86fa6:	6921      	ldr	r1, [r4, #16]
   86fa8:	f10a 0220 	add.w	r2, sl, #32
   86fac:	f8ca 1018 	str.w	r1, [sl, #24]
   86fb0:	6961      	ldr	r1, [r4, #20]
   86fb2:	3418      	adds	r4, #24
   86fb4:	f8ca 101c 	str.w	r1, [sl, #28]
   86fb8:	e72e      	b.n	86e18 <_realloc_r+0x1dc>
   86fba:	4621      	mov	r1, r4
   86fbc:	4638      	mov	r0, r7
   86fbe:	f8cd c004 	str.w	ip, [sp, #4]
   86fc2:	f7ff fdd1 	bl	86b68 <memmove>
   86fc6:	f8dd c004 	ldr.w	ip, [sp, #4]
   86fca:	e784      	b.n	86ed6 <_realloc_r+0x29a>
   86fcc:	68a3      	ldr	r3, [r4, #8]
   86fce:	2a24      	cmp	r2, #36	; 0x24
   86fd0:	f8ca 3010 	str.w	r3, [sl, #16]
   86fd4:	68e3      	ldr	r3, [r4, #12]
   86fd6:	f8ca 3014 	str.w	r3, [sl, #20]
   86fda:	d003      	beq.n	86fe4 <_realloc_r+0x3a8>
   86fdc:	3410      	adds	r4, #16
   86fde:	f10a 0318 	add.w	r3, sl, #24
   86fe2:	e772      	b.n	86eca <_realloc_r+0x28e>
   86fe4:	6922      	ldr	r2, [r4, #16]
   86fe6:	f10a 0320 	add.w	r3, sl, #32
   86fea:	f8ca 2018 	str.w	r2, [sl, #24]
   86fee:	6962      	ldr	r2, [r4, #20]
   86ff0:	3418      	adds	r4, #24
   86ff2:	f8ca 201c 	str.w	r2, [sl, #28]
   86ff6:	e768      	b.n	86eca <_realloc_r+0x28e>
   86ff8:	200705d0 	.word	0x200705d0

00086ffc <_sbrk_r>:
   86ffc:	b538      	push	{r3, r4, r5, lr}
   86ffe:	4c07      	ldr	r4, [pc, #28]	; (8701c <_sbrk_r+0x20>)
   87000:	2300      	movs	r3, #0
   87002:	4605      	mov	r5, r0
   87004:	4608      	mov	r0, r1
   87006:	6023      	str	r3, [r4, #0]
   87008:	f7fc fc84 	bl	83914 <_sbrk>
   8700c:	1c43      	adds	r3, r0, #1
   8700e:	d000      	beq.n	87012 <_sbrk_r+0x16>
   87010:	bd38      	pop	{r3, r4, r5, pc}
   87012:	6823      	ldr	r3, [r4, #0]
   87014:	2b00      	cmp	r3, #0
   87016:	d0fb      	beq.n	87010 <_sbrk_r+0x14>
   87018:	602b      	str	r3, [r5, #0]
   8701a:	bd38      	pop	{r3, r4, r5, pc}
   8701c:	20078de0 	.word	0x20078de0

00087020 <__sread>:
   87020:	b510      	push	{r4, lr}
   87022:	460c      	mov	r4, r1
   87024:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87028:	f000 f9c2 	bl	873b0 <_read_r>
   8702c:	2800      	cmp	r0, #0
   8702e:	db03      	blt.n	87038 <__sread+0x18>
   87030:	6d23      	ldr	r3, [r4, #80]	; 0x50
   87032:	4403      	add	r3, r0
   87034:	6523      	str	r3, [r4, #80]	; 0x50
   87036:	bd10      	pop	{r4, pc}
   87038:	89a3      	ldrh	r3, [r4, #12]
   8703a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   8703e:	81a3      	strh	r3, [r4, #12]
   87040:	bd10      	pop	{r4, pc}
   87042:	bf00      	nop

00087044 <__swrite>:
   87044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87048:	460c      	mov	r4, r1
   8704a:	8989      	ldrh	r1, [r1, #12]
   8704c:	461d      	mov	r5, r3
   8704e:	05cb      	lsls	r3, r1, #23
   87050:	4616      	mov	r6, r2
   87052:	4607      	mov	r7, r0
   87054:	d506      	bpl.n	87064 <__swrite+0x20>
   87056:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8705a:	2200      	movs	r2, #0
   8705c:	2302      	movs	r3, #2
   8705e:	f000 f993 	bl	87388 <_lseek_r>
   87062:	89a1      	ldrh	r1, [r4, #12]
   87064:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   87068:	81a1      	strh	r1, [r4, #12]
   8706a:	4638      	mov	r0, r7
   8706c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   87070:	4632      	mov	r2, r6
   87072:	462b      	mov	r3, r5
   87074:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   87078:	f000 b89e 	b.w	871b8 <_write_r>

0008707c <__sseek>:
   8707c:	b510      	push	{r4, lr}
   8707e:	460c      	mov	r4, r1
   87080:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   87084:	f000 f980 	bl	87388 <_lseek_r>
   87088:	89a3      	ldrh	r3, [r4, #12]
   8708a:	1c42      	adds	r2, r0, #1
   8708c:	bf0e      	itee	eq
   8708e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   87092:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   87096:	6520      	strne	r0, [r4, #80]	; 0x50
   87098:	81a3      	strh	r3, [r4, #12]
   8709a:	bd10      	pop	{r4, pc}

0008709c <__sclose>:
   8709c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   870a0:	f000 b8f2 	b.w	87288 <_close_r>

000870a4 <__swbuf_r>:
   870a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   870a6:	460d      	mov	r5, r1
   870a8:	4614      	mov	r4, r2
   870aa:	4607      	mov	r7, r0
   870ac:	b110      	cbz	r0, 870b4 <__swbuf_r+0x10>
   870ae:	6b83      	ldr	r3, [r0, #56]	; 0x38
   870b0:	2b00      	cmp	r3, #0
   870b2:	d048      	beq.n	87146 <__swbuf_r+0xa2>
   870b4:	89a2      	ldrh	r2, [r4, #12]
   870b6:	69a0      	ldr	r0, [r4, #24]
   870b8:	b293      	uxth	r3, r2
   870ba:	60a0      	str	r0, [r4, #8]
   870bc:	0718      	lsls	r0, r3, #28
   870be:	d538      	bpl.n	87132 <__swbuf_r+0x8e>
   870c0:	6926      	ldr	r6, [r4, #16]
   870c2:	2e00      	cmp	r6, #0
   870c4:	d035      	beq.n	87132 <__swbuf_r+0x8e>
   870c6:	0499      	lsls	r1, r3, #18
   870c8:	b2ed      	uxtb	r5, r5
   870ca:	d515      	bpl.n	870f8 <__swbuf_r+0x54>
   870cc:	6823      	ldr	r3, [r4, #0]
   870ce:	6962      	ldr	r2, [r4, #20]
   870d0:	1b9e      	subs	r6, r3, r6
   870d2:	4296      	cmp	r6, r2
   870d4:	da1c      	bge.n	87110 <__swbuf_r+0x6c>
   870d6:	3601      	adds	r6, #1
   870d8:	68a2      	ldr	r2, [r4, #8]
   870da:	1c59      	adds	r1, r3, #1
   870dc:	3a01      	subs	r2, #1
   870de:	60a2      	str	r2, [r4, #8]
   870e0:	6021      	str	r1, [r4, #0]
   870e2:	701d      	strb	r5, [r3, #0]
   870e4:	6963      	ldr	r3, [r4, #20]
   870e6:	42b3      	cmp	r3, r6
   870e8:	d01a      	beq.n	87120 <__swbuf_r+0x7c>
   870ea:	89a3      	ldrh	r3, [r4, #12]
   870ec:	07db      	lsls	r3, r3, #31
   870ee:	d501      	bpl.n	870f4 <__swbuf_r+0x50>
   870f0:	2d0a      	cmp	r5, #10
   870f2:	d015      	beq.n	87120 <__swbuf_r+0x7c>
   870f4:	4628      	mov	r0, r5
   870f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   870f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
   870fa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   870fe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   87102:	6663      	str	r3, [r4, #100]	; 0x64
   87104:	6823      	ldr	r3, [r4, #0]
   87106:	81a2      	strh	r2, [r4, #12]
   87108:	6962      	ldr	r2, [r4, #20]
   8710a:	1b9e      	subs	r6, r3, r6
   8710c:	4296      	cmp	r6, r2
   8710e:	dbe2      	blt.n	870d6 <__swbuf_r+0x32>
   87110:	4638      	mov	r0, r7
   87112:	4621      	mov	r1, r4
   87114:	f7fe fde4 	bl	85ce0 <_fflush_r>
   87118:	b940      	cbnz	r0, 8712c <__swbuf_r+0x88>
   8711a:	6823      	ldr	r3, [r4, #0]
   8711c:	2601      	movs	r6, #1
   8711e:	e7db      	b.n	870d8 <__swbuf_r+0x34>
   87120:	4638      	mov	r0, r7
   87122:	4621      	mov	r1, r4
   87124:	f7fe fddc 	bl	85ce0 <_fflush_r>
   87128:	2800      	cmp	r0, #0
   8712a:	d0e3      	beq.n	870f4 <__swbuf_r+0x50>
   8712c:	f04f 30ff 	mov.w	r0, #4294967295
   87130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87132:	4638      	mov	r0, r7
   87134:	4621      	mov	r1, r4
   87136:	f7fe fcbd 	bl	85ab4 <__swsetup_r>
   8713a:	2800      	cmp	r0, #0
   8713c:	d1f6      	bne.n	8712c <__swbuf_r+0x88>
   8713e:	89a2      	ldrh	r2, [r4, #12]
   87140:	6926      	ldr	r6, [r4, #16]
   87142:	b293      	uxth	r3, r2
   87144:	e7bf      	b.n	870c6 <__swbuf_r+0x22>
   87146:	f7fe fde7 	bl	85d18 <__sinit>
   8714a:	e7b3      	b.n	870b4 <__swbuf_r+0x10>

0008714c <_wcrtomb_r>:
   8714c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87150:	461e      	mov	r6, r3
   87152:	b086      	sub	sp, #24
   87154:	460c      	mov	r4, r1
   87156:	4605      	mov	r5, r0
   87158:	4617      	mov	r7, r2
   8715a:	4b0f      	ldr	r3, [pc, #60]	; (87198 <_wcrtomb_r+0x4c>)
   8715c:	b191      	cbz	r1, 87184 <_wcrtomb_r+0x38>
   8715e:	f8d3 8000 	ldr.w	r8, [r3]
   87162:	f7ff f999 	bl	86498 <__locale_charset>
   87166:	9600      	str	r6, [sp, #0]
   87168:	4603      	mov	r3, r0
   8716a:	4621      	mov	r1, r4
   8716c:	463a      	mov	r2, r7
   8716e:	4628      	mov	r0, r5
   87170:	47c0      	blx	r8
   87172:	1c43      	adds	r3, r0, #1
   87174:	d103      	bne.n	8717e <_wcrtomb_r+0x32>
   87176:	2200      	movs	r2, #0
   87178:	238a      	movs	r3, #138	; 0x8a
   8717a:	6032      	str	r2, [r6, #0]
   8717c:	602b      	str	r3, [r5, #0]
   8717e:	b006      	add	sp, #24
   87180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   87184:	681f      	ldr	r7, [r3, #0]
   87186:	f7ff f987 	bl	86498 <__locale_charset>
   8718a:	9600      	str	r6, [sp, #0]
   8718c:	4603      	mov	r3, r0
   8718e:	4622      	mov	r2, r4
   87190:	4628      	mov	r0, r5
   87192:	a903      	add	r1, sp, #12
   87194:	47b8      	blx	r7
   87196:	e7ec      	b.n	87172 <_wcrtomb_r+0x26>
   87198:	200709e0 	.word	0x200709e0

0008719c <__ascii_wctomb>:
   8719c:	b121      	cbz	r1, 871a8 <__ascii_wctomb+0xc>
   8719e:	2aff      	cmp	r2, #255	; 0xff
   871a0:	d804      	bhi.n	871ac <__ascii_wctomb+0x10>
   871a2:	700a      	strb	r2, [r1, #0]
   871a4:	2001      	movs	r0, #1
   871a6:	4770      	bx	lr
   871a8:	4608      	mov	r0, r1
   871aa:	4770      	bx	lr
   871ac:	238a      	movs	r3, #138	; 0x8a
   871ae:	6003      	str	r3, [r0, #0]
   871b0:	f04f 30ff 	mov.w	r0, #4294967295
   871b4:	4770      	bx	lr
   871b6:	bf00      	nop

000871b8 <_write_r>:
   871b8:	b570      	push	{r4, r5, r6, lr}
   871ba:	4c08      	ldr	r4, [pc, #32]	; (871dc <_write_r+0x24>)
   871bc:	4606      	mov	r6, r0
   871be:	2500      	movs	r5, #0
   871c0:	4608      	mov	r0, r1
   871c2:	4611      	mov	r1, r2
   871c4:	461a      	mov	r2, r3
   871c6:	6025      	str	r5, [r4, #0]
   871c8:	f7f9 fefe 	bl	80fc8 <_write>
   871cc:	1c43      	adds	r3, r0, #1
   871ce:	d000      	beq.n	871d2 <_write_r+0x1a>
   871d0:	bd70      	pop	{r4, r5, r6, pc}
   871d2:	6823      	ldr	r3, [r4, #0]
   871d4:	2b00      	cmp	r3, #0
   871d6:	d0fb      	beq.n	871d0 <_write_r+0x18>
   871d8:	6033      	str	r3, [r6, #0]
   871da:	bd70      	pop	{r4, r5, r6, pc}
   871dc:	20078de0 	.word	0x20078de0

000871e0 <__register_exitproc>:
   871e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   871e2:	4c27      	ldr	r4, [pc, #156]	; (87280 <__register_exitproc+0xa0>)
   871e4:	b085      	sub	sp, #20
   871e6:	6826      	ldr	r6, [r4, #0]
   871e8:	4607      	mov	r7, r0
   871ea:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   871ee:	2c00      	cmp	r4, #0
   871f0:	d040      	beq.n	87274 <__register_exitproc+0x94>
   871f2:	6865      	ldr	r5, [r4, #4]
   871f4:	2d1f      	cmp	r5, #31
   871f6:	dd1e      	ble.n	87236 <__register_exitproc+0x56>
   871f8:	4822      	ldr	r0, [pc, #136]	; (87284 <__register_exitproc+0xa4>)
   871fa:	b918      	cbnz	r0, 87204 <__register_exitproc+0x24>
   871fc:	f04f 30ff 	mov.w	r0, #4294967295
   87200:	b005      	add	sp, #20
   87202:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87204:	f44f 70c8 	mov.w	r0, #400	; 0x190
   87208:	9103      	str	r1, [sp, #12]
   8720a:	9202      	str	r2, [sp, #8]
   8720c:	9301      	str	r3, [sp, #4]
   8720e:	f7ff f9bd 	bl	8658c <malloc>
   87212:	9903      	ldr	r1, [sp, #12]
   87214:	4604      	mov	r4, r0
   87216:	9a02      	ldr	r2, [sp, #8]
   87218:	9b01      	ldr	r3, [sp, #4]
   8721a:	2800      	cmp	r0, #0
   8721c:	d0ee      	beq.n	871fc <__register_exitproc+0x1c>
   8721e:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   87222:	2000      	movs	r0, #0
   87224:	6025      	str	r5, [r4, #0]
   87226:	6060      	str	r0, [r4, #4]
   87228:	4605      	mov	r5, r0
   8722a:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8722e:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   87232:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   87236:	b93f      	cbnz	r7, 87248 <__register_exitproc+0x68>
   87238:	1c6b      	adds	r3, r5, #1
   8723a:	2000      	movs	r0, #0
   8723c:	3502      	adds	r5, #2
   8723e:	6063      	str	r3, [r4, #4]
   87240:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   87244:	b005      	add	sp, #20
   87246:	bdf0      	pop	{r4, r5, r6, r7, pc}
   87248:	2601      	movs	r6, #1
   8724a:	40ae      	lsls	r6, r5
   8724c:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   87250:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   87254:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   87258:	2f02      	cmp	r7, #2
   8725a:	ea42 0206 	orr.w	r2, r2, r6
   8725e:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   87262:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   87266:	d1e7      	bne.n	87238 <__register_exitproc+0x58>
   87268:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8726c:	431e      	orrs	r6, r3
   8726e:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   87272:	e7e1      	b.n	87238 <__register_exitproc+0x58>
   87274:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   87278:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   8727c:	e7b9      	b.n	871f2 <__register_exitproc+0x12>
   8727e:	bf00      	nop
   87280:	00087be4 	.word	0x00087be4
   87284:	0008658d 	.word	0x0008658d

00087288 <_close_r>:
   87288:	b538      	push	{r3, r4, r5, lr}
   8728a:	4c07      	ldr	r4, [pc, #28]	; (872a8 <_close_r+0x20>)
   8728c:	2300      	movs	r3, #0
   8728e:	4605      	mov	r5, r0
   87290:	4608      	mov	r0, r1
   87292:	6023      	str	r3, [r4, #0]
   87294:	f7fc fb58 	bl	83948 <_close>
   87298:	1c43      	adds	r3, r0, #1
   8729a:	d000      	beq.n	8729e <_close_r+0x16>
   8729c:	bd38      	pop	{r3, r4, r5, pc}
   8729e:	6823      	ldr	r3, [r4, #0]
   872a0:	2b00      	cmp	r3, #0
   872a2:	d0fb      	beq.n	8729c <_close_r+0x14>
   872a4:	602b      	str	r3, [r5, #0]
   872a6:	bd38      	pop	{r3, r4, r5, pc}
   872a8:	20078de0 	.word	0x20078de0

000872ac <_fclose_r>:
   872ac:	b570      	push	{r4, r5, r6, lr}
   872ae:	460c      	mov	r4, r1
   872b0:	4605      	mov	r5, r0
   872b2:	b131      	cbz	r1, 872c2 <_fclose_r+0x16>
   872b4:	b110      	cbz	r0, 872bc <_fclose_r+0x10>
   872b6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   872b8:	2b00      	cmp	r3, #0
   872ba:	d02f      	beq.n	8731c <_fclose_r+0x70>
   872bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   872c0:	b90b      	cbnz	r3, 872c6 <_fclose_r+0x1a>
   872c2:	2000      	movs	r0, #0
   872c4:	bd70      	pop	{r4, r5, r6, pc}
   872c6:	4628      	mov	r0, r5
   872c8:	4621      	mov	r1, r4
   872ca:	f7fe fd09 	bl	85ce0 <_fflush_r>
   872ce:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   872d0:	4606      	mov	r6, r0
   872d2:	b133      	cbz	r3, 872e2 <_fclose_r+0x36>
   872d4:	4628      	mov	r0, r5
   872d6:	69e1      	ldr	r1, [r4, #28]
   872d8:	4798      	blx	r3
   872da:	2800      	cmp	r0, #0
   872dc:	bfb8      	it	lt
   872de:	f04f 36ff 	movlt.w	r6, #4294967295
   872e2:	89a3      	ldrh	r3, [r4, #12]
   872e4:	061b      	lsls	r3, r3, #24
   872e6:	d41c      	bmi.n	87322 <_fclose_r+0x76>
   872e8:	6b21      	ldr	r1, [r4, #48]	; 0x30
   872ea:	b141      	cbz	r1, 872fe <_fclose_r+0x52>
   872ec:	f104 0340 	add.w	r3, r4, #64	; 0x40
   872f0:	4299      	cmp	r1, r3
   872f2:	d002      	beq.n	872fa <_fclose_r+0x4e>
   872f4:	4628      	mov	r0, r5
   872f6:	f7fe fe53 	bl	85fa0 <_free_r>
   872fa:	2300      	movs	r3, #0
   872fc:	6323      	str	r3, [r4, #48]	; 0x30
   872fe:	6c61      	ldr	r1, [r4, #68]	; 0x44
   87300:	b121      	cbz	r1, 8730c <_fclose_r+0x60>
   87302:	4628      	mov	r0, r5
   87304:	f7fe fe4c 	bl	85fa0 <_free_r>
   87308:	2300      	movs	r3, #0
   8730a:	6463      	str	r3, [r4, #68]	; 0x44
   8730c:	f7fe fd7e 	bl	85e0c <__sfp_lock_acquire>
   87310:	2300      	movs	r3, #0
   87312:	81a3      	strh	r3, [r4, #12]
   87314:	f7fe fd7c 	bl	85e10 <__sfp_lock_release>
   87318:	4630      	mov	r0, r6
   8731a:	bd70      	pop	{r4, r5, r6, pc}
   8731c:	f7fe fcfc 	bl	85d18 <__sinit>
   87320:	e7cc      	b.n	872bc <_fclose_r+0x10>
   87322:	4628      	mov	r0, r5
   87324:	6921      	ldr	r1, [r4, #16]
   87326:	f7fe fe3b 	bl	85fa0 <_free_r>
   8732a:	e7dd      	b.n	872e8 <_fclose_r+0x3c>

0008732c <fclose>:
   8732c:	4b02      	ldr	r3, [pc, #8]	; (87338 <fclose+0xc>)
   8732e:	4601      	mov	r1, r0
   87330:	6818      	ldr	r0, [r3, #0]
   87332:	f7ff bfbb 	b.w	872ac <_fclose_r>
   87336:	bf00      	nop
   87338:	200705a8 	.word	0x200705a8

0008733c <_fstat_r>:
   8733c:	b538      	push	{r3, r4, r5, lr}
   8733e:	4c08      	ldr	r4, [pc, #32]	; (87360 <_fstat_r+0x24>)
   87340:	2300      	movs	r3, #0
   87342:	4605      	mov	r5, r0
   87344:	4608      	mov	r0, r1
   87346:	4611      	mov	r1, r2
   87348:	6023      	str	r3, [r4, #0]
   8734a:	f7fc fb01 	bl	83950 <_fstat>
   8734e:	1c43      	adds	r3, r0, #1
   87350:	d000      	beq.n	87354 <_fstat_r+0x18>
   87352:	bd38      	pop	{r3, r4, r5, pc}
   87354:	6823      	ldr	r3, [r4, #0]
   87356:	2b00      	cmp	r3, #0
   87358:	d0fb      	beq.n	87352 <_fstat_r+0x16>
   8735a:	602b      	str	r3, [r5, #0]
   8735c:	bd38      	pop	{r3, r4, r5, pc}
   8735e:	bf00      	nop
   87360:	20078de0 	.word	0x20078de0

00087364 <_isatty_r>:
   87364:	b538      	push	{r3, r4, r5, lr}
   87366:	4c07      	ldr	r4, [pc, #28]	; (87384 <_isatty_r+0x20>)
   87368:	2300      	movs	r3, #0
   8736a:	4605      	mov	r5, r0
   8736c:	4608      	mov	r0, r1
   8736e:	6023      	str	r3, [r4, #0]
   87370:	f7fc faf4 	bl	8395c <_isatty>
   87374:	1c43      	adds	r3, r0, #1
   87376:	d000      	beq.n	8737a <_isatty_r+0x16>
   87378:	bd38      	pop	{r3, r4, r5, pc}
   8737a:	6823      	ldr	r3, [r4, #0]
   8737c:	2b00      	cmp	r3, #0
   8737e:	d0fb      	beq.n	87378 <_isatty_r+0x14>
   87380:	602b      	str	r3, [r5, #0]
   87382:	bd38      	pop	{r3, r4, r5, pc}
   87384:	20078de0 	.word	0x20078de0

00087388 <_lseek_r>:
   87388:	b570      	push	{r4, r5, r6, lr}
   8738a:	4c08      	ldr	r4, [pc, #32]	; (873ac <_lseek_r+0x24>)
   8738c:	4606      	mov	r6, r0
   8738e:	2500      	movs	r5, #0
   87390:	4608      	mov	r0, r1
   87392:	4611      	mov	r1, r2
   87394:	461a      	mov	r2, r3
   87396:	6025      	str	r5, [r4, #0]
   87398:	f7fc fae2 	bl	83960 <_lseek>
   8739c:	1c43      	adds	r3, r0, #1
   8739e:	d000      	beq.n	873a2 <_lseek_r+0x1a>
   873a0:	bd70      	pop	{r4, r5, r6, pc}
   873a2:	6823      	ldr	r3, [r4, #0]
   873a4:	2b00      	cmp	r3, #0
   873a6:	d0fb      	beq.n	873a0 <_lseek_r+0x18>
   873a8:	6033      	str	r3, [r6, #0]
   873aa:	bd70      	pop	{r4, r5, r6, pc}
   873ac:	20078de0 	.word	0x20078de0

000873b0 <_read_r>:
   873b0:	b570      	push	{r4, r5, r6, lr}
   873b2:	4c08      	ldr	r4, [pc, #32]	; (873d4 <_read_r+0x24>)
   873b4:	4606      	mov	r6, r0
   873b6:	2500      	movs	r5, #0
   873b8:	4608      	mov	r0, r1
   873ba:	4611      	mov	r1, r2
   873bc:	461a      	mov	r2, r3
   873be:	6025      	str	r5, [r4, #0]
   873c0:	f7f8 ff2a 	bl	80218 <_read>
   873c4:	1c43      	adds	r3, r0, #1
   873c6:	d000      	beq.n	873ca <_read_r+0x1a>
   873c8:	bd70      	pop	{r4, r5, r6, pc}
   873ca:	6823      	ldr	r3, [r4, #0]
   873cc:	2b00      	cmp	r3, #0
   873ce:	d0fb      	beq.n	873c8 <_read_r+0x18>
   873d0:	6033      	str	r3, [r6, #0]
   873d2:	bd70      	pop	{r4, r5, r6, pc}
   873d4:	20078de0 	.word	0x20078de0

000873d8 <__aeabi_uldivmod>:
   873d8:	b94b      	cbnz	r3, 873ee <__aeabi_uldivmod+0x16>
   873da:	b942      	cbnz	r2, 873ee <__aeabi_uldivmod+0x16>
   873dc:	2900      	cmp	r1, #0
   873de:	bf08      	it	eq
   873e0:	2800      	cmpeq	r0, #0
   873e2:	d002      	beq.n	873ea <__aeabi_uldivmod+0x12>
   873e4:	f04f 31ff 	mov.w	r1, #4294967295
   873e8:	4608      	mov	r0, r1
   873ea:	f000 b83b 	b.w	87464 <__aeabi_idiv0>
   873ee:	b082      	sub	sp, #8
   873f0:	46ec      	mov	ip, sp
   873f2:	e92d 5000 	stmdb	sp!, {ip, lr}
   873f6:	f000 f81d 	bl	87434 <__gnu_uldivmod_helper>
   873fa:	f8dd e004 	ldr.w	lr, [sp, #4]
   873fe:	b002      	add	sp, #8
   87400:	bc0c      	pop	{r2, r3}
   87402:	4770      	bx	lr

00087404 <__gnu_ldivmod_helper>:
   87404:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87408:	9e08      	ldr	r6, [sp, #32]
   8740a:	4614      	mov	r4, r2
   8740c:	461d      	mov	r5, r3
   8740e:	4680      	mov	r8, r0
   87410:	4689      	mov	r9, r1
   87412:	f000 f829 	bl	87468 <__divdi3>
   87416:	fb04 f301 	mul.w	r3, r4, r1
   8741a:	fba4 ab00 	umull	sl, fp, r4, r0
   8741e:	fb00 3205 	mla	r2, r0, r5, r3
   87422:	4493      	add	fp, r2
   87424:	ebb8 080a 	subs.w	r8, r8, sl
   87428:	eb69 090b 	sbc.w	r9, r9, fp
   8742c:	e9c6 8900 	strd	r8, r9, [r6]
   87430:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00087434 <__gnu_uldivmod_helper>:
   87434:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   87438:	9e08      	ldr	r6, [sp, #32]
   8743a:	4614      	mov	r4, r2
   8743c:	461d      	mov	r5, r3
   8743e:	4680      	mov	r8, r0
   87440:	4689      	mov	r9, r1
   87442:	f000 f961 	bl	87708 <__udivdi3>
   87446:	fb00 f505 	mul.w	r5, r0, r5
   8744a:	fba0 ab04 	umull	sl, fp, r0, r4
   8744e:	fb04 5401 	mla	r4, r4, r1, r5
   87452:	44a3      	add	fp, r4
   87454:	ebb8 080a 	subs.w	r8, r8, sl
   87458:	eb69 090b 	sbc.w	r9, r9, fp
   8745c:	e9c6 8900 	strd	r8, r9, [r6]
   87460:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00087464 <__aeabi_idiv0>:
   87464:	4770      	bx	lr
   87466:	bf00      	nop

00087468 <__divdi3>:
   87468:	2900      	cmp	r1, #0
   8746a:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8746e:	f2c0 80a1 	blt.w	875b4 <__divdi3+0x14c>
   87472:	2400      	movs	r4, #0
   87474:	2b00      	cmp	r3, #0
   87476:	f2c0 8098 	blt.w	875aa <__divdi3+0x142>
   8747a:	4615      	mov	r5, r2
   8747c:	4606      	mov	r6, r0
   8747e:	460f      	mov	r7, r1
   87480:	2b00      	cmp	r3, #0
   87482:	d13f      	bne.n	87504 <__divdi3+0x9c>
   87484:	428a      	cmp	r2, r1
   87486:	d958      	bls.n	8753a <__divdi3+0xd2>
   87488:	fab2 f382 	clz	r3, r2
   8748c:	b14b      	cbz	r3, 874a2 <__divdi3+0x3a>
   8748e:	f1c3 0220 	rsb	r2, r3, #32
   87492:	fa01 f703 	lsl.w	r7, r1, r3
   87496:	fa20 f202 	lsr.w	r2, r0, r2
   8749a:	409d      	lsls	r5, r3
   8749c:	fa00 f603 	lsl.w	r6, r0, r3
   874a0:	4317      	orrs	r7, r2
   874a2:	0c29      	lsrs	r1, r5, #16
   874a4:	fbb7 f2f1 	udiv	r2, r7, r1
   874a8:	fb01 7712 	mls	r7, r1, r2, r7
   874ac:	b2a8      	uxth	r0, r5
   874ae:	fb00 f302 	mul.w	r3, r0, r2
   874b2:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   874b6:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   874ba:	42bb      	cmp	r3, r7
   874bc:	d909      	bls.n	874d2 <__divdi3+0x6a>
   874be:	197f      	adds	r7, r7, r5
   874c0:	f102 3cff 	add.w	ip, r2, #4294967295
   874c4:	f080 8105 	bcs.w	876d2 <__divdi3+0x26a>
   874c8:	42bb      	cmp	r3, r7
   874ca:	f240 8102 	bls.w	876d2 <__divdi3+0x26a>
   874ce:	3a02      	subs	r2, #2
   874d0:	442f      	add	r7, r5
   874d2:	1aff      	subs	r7, r7, r3
   874d4:	fbb7 f3f1 	udiv	r3, r7, r1
   874d8:	fb01 7113 	mls	r1, r1, r3, r7
   874dc:	fb00 f003 	mul.w	r0, r0, r3
   874e0:	b2b6      	uxth	r6, r6
   874e2:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   874e6:	4288      	cmp	r0, r1
   874e8:	d908      	bls.n	874fc <__divdi3+0x94>
   874ea:	1949      	adds	r1, r1, r5
   874ec:	f103 37ff 	add.w	r7, r3, #4294967295
   874f0:	f080 80f1 	bcs.w	876d6 <__divdi3+0x26e>
   874f4:	4288      	cmp	r0, r1
   874f6:	f240 80ee 	bls.w	876d6 <__divdi3+0x26e>
   874fa:	3b02      	subs	r3, #2
   874fc:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   87500:	2300      	movs	r3, #0
   87502:	e003      	b.n	8750c <__divdi3+0xa4>
   87504:	428b      	cmp	r3, r1
   87506:	d90a      	bls.n	8751e <__divdi3+0xb6>
   87508:	2300      	movs	r3, #0
   8750a:	461a      	mov	r2, r3
   8750c:	4610      	mov	r0, r2
   8750e:	4619      	mov	r1, r3
   87510:	b114      	cbz	r4, 87518 <__divdi3+0xb0>
   87512:	4240      	negs	r0, r0
   87514:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   87518:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8751c:	4770      	bx	lr
   8751e:	fab3 f883 	clz	r8, r3
   87522:	f1b8 0f00 	cmp.w	r8, #0
   87526:	f040 8088 	bne.w	8763a <__divdi3+0x1d2>
   8752a:	428b      	cmp	r3, r1
   8752c:	d302      	bcc.n	87534 <__divdi3+0xcc>
   8752e:	4282      	cmp	r2, r0
   87530:	f200 80e2 	bhi.w	876f8 <__divdi3+0x290>
   87534:	2300      	movs	r3, #0
   87536:	2201      	movs	r2, #1
   87538:	e7e8      	b.n	8750c <__divdi3+0xa4>
   8753a:	b912      	cbnz	r2, 87542 <__divdi3+0xda>
   8753c:	2301      	movs	r3, #1
   8753e:	fbb3 f5f2 	udiv	r5, r3, r2
   87542:	fab5 f285 	clz	r2, r5
   87546:	2a00      	cmp	r2, #0
   87548:	d13a      	bne.n	875c0 <__divdi3+0x158>
   8754a:	1b7f      	subs	r7, r7, r5
   8754c:	0c28      	lsrs	r0, r5, #16
   8754e:	fa1f fc85 	uxth.w	ip, r5
   87552:	2301      	movs	r3, #1
   87554:	fbb7 f1f0 	udiv	r1, r7, r0
   87558:	fb00 7711 	mls	r7, r0, r1, r7
   8755c:	fb0c f201 	mul.w	r2, ip, r1
   87560:	ea4f 4816 	mov.w	r8, r6, lsr #16
   87564:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   87568:	42ba      	cmp	r2, r7
   8756a:	d907      	bls.n	8757c <__divdi3+0x114>
   8756c:	197f      	adds	r7, r7, r5
   8756e:	f101 38ff 	add.w	r8, r1, #4294967295
   87572:	d202      	bcs.n	8757a <__divdi3+0x112>
   87574:	42ba      	cmp	r2, r7
   87576:	f200 80c4 	bhi.w	87702 <__divdi3+0x29a>
   8757a:	4641      	mov	r1, r8
   8757c:	1abf      	subs	r7, r7, r2
   8757e:	fbb7 f2f0 	udiv	r2, r7, r0
   87582:	fb00 7012 	mls	r0, r0, r2, r7
   87586:	fb0c fc02 	mul.w	ip, ip, r2
   8758a:	b2b6      	uxth	r6, r6
   8758c:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   87590:	4584      	cmp	ip, r0
   87592:	d907      	bls.n	875a4 <__divdi3+0x13c>
   87594:	1940      	adds	r0, r0, r5
   87596:	f102 37ff 	add.w	r7, r2, #4294967295
   8759a:	d202      	bcs.n	875a2 <__divdi3+0x13a>
   8759c:	4584      	cmp	ip, r0
   8759e:	f200 80ae 	bhi.w	876fe <__divdi3+0x296>
   875a2:	463a      	mov	r2, r7
   875a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   875a8:	e7b0      	b.n	8750c <__divdi3+0xa4>
   875aa:	43e4      	mvns	r4, r4
   875ac:	4252      	negs	r2, r2
   875ae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   875b2:	e762      	b.n	8747a <__divdi3+0x12>
   875b4:	4240      	negs	r0, r0
   875b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   875ba:	f04f 34ff 	mov.w	r4, #4294967295
   875be:	e759      	b.n	87474 <__divdi3+0xc>
   875c0:	4095      	lsls	r5, r2
   875c2:	f1c2 0920 	rsb	r9, r2, #32
   875c6:	fa27 f109 	lsr.w	r1, r7, r9
   875ca:	fa26 f909 	lsr.w	r9, r6, r9
   875ce:	4097      	lsls	r7, r2
   875d0:	0c28      	lsrs	r0, r5, #16
   875d2:	fbb1 f8f0 	udiv	r8, r1, r0
   875d6:	fb00 1118 	mls	r1, r0, r8, r1
   875da:	fa1f fc85 	uxth.w	ip, r5
   875de:	fb0c f308 	mul.w	r3, ip, r8
   875e2:	ea49 0907 	orr.w	r9, r9, r7
   875e6:	ea4f 4719 	mov.w	r7, r9, lsr #16
   875ea:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   875ee:	428b      	cmp	r3, r1
   875f0:	fa06 f602 	lsl.w	r6, r6, r2
   875f4:	d908      	bls.n	87608 <__divdi3+0x1a0>
   875f6:	1949      	adds	r1, r1, r5
   875f8:	f108 32ff 	add.w	r2, r8, #4294967295
   875fc:	d27a      	bcs.n	876f4 <__divdi3+0x28c>
   875fe:	428b      	cmp	r3, r1
   87600:	d978      	bls.n	876f4 <__divdi3+0x28c>
   87602:	f1a8 0802 	sub.w	r8, r8, #2
   87606:	4429      	add	r1, r5
   87608:	1ac9      	subs	r1, r1, r3
   8760a:	fbb1 f3f0 	udiv	r3, r1, r0
   8760e:	fb00 1713 	mls	r7, r0, r3, r1
   87612:	fb0c f203 	mul.w	r2, ip, r3
   87616:	fa1f f989 	uxth.w	r9, r9
   8761a:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   8761e:	42ba      	cmp	r2, r7
   87620:	d907      	bls.n	87632 <__divdi3+0x1ca>
   87622:	197f      	adds	r7, r7, r5
   87624:	f103 31ff 	add.w	r1, r3, #4294967295
   87628:	d260      	bcs.n	876ec <__divdi3+0x284>
   8762a:	42ba      	cmp	r2, r7
   8762c:	d95e      	bls.n	876ec <__divdi3+0x284>
   8762e:	3b02      	subs	r3, #2
   87630:	442f      	add	r7, r5
   87632:	1abf      	subs	r7, r7, r2
   87634:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   87638:	e78c      	b.n	87554 <__divdi3+0xec>
   8763a:	f1c8 0220 	rsb	r2, r8, #32
   8763e:	fa25 f102 	lsr.w	r1, r5, r2
   87642:	fa03 fc08 	lsl.w	ip, r3, r8
   87646:	fa27 f302 	lsr.w	r3, r7, r2
   8764a:	fa20 f202 	lsr.w	r2, r0, r2
   8764e:	fa07 f708 	lsl.w	r7, r7, r8
   87652:	ea41 0c0c 	orr.w	ip, r1, ip
   87656:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8765a:	fbb3 f1f9 	udiv	r1, r3, r9
   8765e:	fb09 3311 	mls	r3, r9, r1, r3
   87662:	fa1f fa8c 	uxth.w	sl, ip
   87666:	fb0a fb01 	mul.w	fp, sl, r1
   8766a:	4317      	orrs	r7, r2
   8766c:	0c3a      	lsrs	r2, r7, #16
   8766e:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   87672:	459b      	cmp	fp, r3
   87674:	fa05 f008 	lsl.w	r0, r5, r8
   87678:	d908      	bls.n	8768c <__divdi3+0x224>
   8767a:	eb13 030c 	adds.w	r3, r3, ip
   8767e:	f101 32ff 	add.w	r2, r1, #4294967295
   87682:	d235      	bcs.n	876f0 <__divdi3+0x288>
   87684:	459b      	cmp	fp, r3
   87686:	d933      	bls.n	876f0 <__divdi3+0x288>
   87688:	3902      	subs	r1, #2
   8768a:	4463      	add	r3, ip
   8768c:	ebcb 0303 	rsb	r3, fp, r3
   87690:	fbb3 f2f9 	udiv	r2, r3, r9
   87694:	fb09 3312 	mls	r3, r9, r2, r3
   87698:	fb0a fa02 	mul.w	sl, sl, r2
   8769c:	b2bf      	uxth	r7, r7
   8769e:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   876a2:	45ba      	cmp	sl, r7
   876a4:	d908      	bls.n	876b8 <__divdi3+0x250>
   876a6:	eb17 070c 	adds.w	r7, r7, ip
   876aa:	f102 33ff 	add.w	r3, r2, #4294967295
   876ae:	d21b      	bcs.n	876e8 <__divdi3+0x280>
   876b0:	45ba      	cmp	sl, r7
   876b2:	d919      	bls.n	876e8 <__divdi3+0x280>
   876b4:	3a02      	subs	r2, #2
   876b6:	4467      	add	r7, ip
   876b8:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   876bc:	fba5 0100 	umull	r0, r1, r5, r0
   876c0:	ebca 0707 	rsb	r7, sl, r7
   876c4:	428f      	cmp	r7, r1
   876c6:	f04f 0300 	mov.w	r3, #0
   876ca:	d30a      	bcc.n	876e2 <__divdi3+0x27a>
   876cc:	d005      	beq.n	876da <__divdi3+0x272>
   876ce:	462a      	mov	r2, r5
   876d0:	e71c      	b.n	8750c <__divdi3+0xa4>
   876d2:	4662      	mov	r2, ip
   876d4:	e6fd      	b.n	874d2 <__divdi3+0x6a>
   876d6:	463b      	mov	r3, r7
   876d8:	e710      	b.n	874fc <__divdi3+0x94>
   876da:	fa06 f608 	lsl.w	r6, r6, r8
   876de:	4286      	cmp	r6, r0
   876e0:	d2f5      	bcs.n	876ce <__divdi3+0x266>
   876e2:	1e6a      	subs	r2, r5, #1
   876e4:	2300      	movs	r3, #0
   876e6:	e711      	b.n	8750c <__divdi3+0xa4>
   876e8:	461a      	mov	r2, r3
   876ea:	e7e5      	b.n	876b8 <__divdi3+0x250>
   876ec:	460b      	mov	r3, r1
   876ee:	e7a0      	b.n	87632 <__divdi3+0x1ca>
   876f0:	4611      	mov	r1, r2
   876f2:	e7cb      	b.n	8768c <__divdi3+0x224>
   876f4:	4690      	mov	r8, r2
   876f6:	e787      	b.n	87608 <__divdi3+0x1a0>
   876f8:	4643      	mov	r3, r8
   876fa:	4642      	mov	r2, r8
   876fc:	e706      	b.n	8750c <__divdi3+0xa4>
   876fe:	3a02      	subs	r2, #2
   87700:	e750      	b.n	875a4 <__divdi3+0x13c>
   87702:	3902      	subs	r1, #2
   87704:	442f      	add	r7, r5
   87706:	e739      	b.n	8757c <__divdi3+0x114>

00087708 <__udivdi3>:
   87708:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8770c:	4614      	mov	r4, r2
   8770e:	4605      	mov	r5, r0
   87710:	460e      	mov	r6, r1
   87712:	2b00      	cmp	r3, #0
   87714:	d143      	bne.n	8779e <__udivdi3+0x96>
   87716:	428a      	cmp	r2, r1
   87718:	d953      	bls.n	877c2 <__udivdi3+0xba>
   8771a:	fab2 f782 	clz	r7, r2
   8771e:	b157      	cbz	r7, 87736 <__udivdi3+0x2e>
   87720:	f1c7 0620 	rsb	r6, r7, #32
   87724:	fa20 f606 	lsr.w	r6, r0, r6
   87728:	fa01 f307 	lsl.w	r3, r1, r7
   8772c:	fa02 f407 	lsl.w	r4, r2, r7
   87730:	fa00 f507 	lsl.w	r5, r0, r7
   87734:	431e      	orrs	r6, r3
   87736:	0c21      	lsrs	r1, r4, #16
   87738:	fbb6 f2f1 	udiv	r2, r6, r1
   8773c:	fb01 6612 	mls	r6, r1, r2, r6
   87740:	b2a0      	uxth	r0, r4
   87742:	fb00 f302 	mul.w	r3, r0, r2
   87746:	0c2f      	lsrs	r7, r5, #16
   87748:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   8774c:	42b3      	cmp	r3, r6
   8774e:	d909      	bls.n	87764 <__udivdi3+0x5c>
   87750:	1936      	adds	r6, r6, r4
   87752:	f102 37ff 	add.w	r7, r2, #4294967295
   87756:	f080 80fd 	bcs.w	87954 <__udivdi3+0x24c>
   8775a:	42b3      	cmp	r3, r6
   8775c:	f240 80fa 	bls.w	87954 <__udivdi3+0x24c>
   87760:	3a02      	subs	r2, #2
   87762:	4426      	add	r6, r4
   87764:	1af6      	subs	r6, r6, r3
   87766:	fbb6 f3f1 	udiv	r3, r6, r1
   8776a:	fb01 6113 	mls	r1, r1, r3, r6
   8776e:	fb00 f003 	mul.w	r0, r0, r3
   87772:	b2ad      	uxth	r5, r5
   87774:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   87778:	4288      	cmp	r0, r1
   8777a:	d908      	bls.n	8778e <__udivdi3+0x86>
   8777c:	1909      	adds	r1, r1, r4
   8777e:	f103 36ff 	add.w	r6, r3, #4294967295
   87782:	f080 80e9 	bcs.w	87958 <__udivdi3+0x250>
   87786:	4288      	cmp	r0, r1
   87788:	f240 80e6 	bls.w	87958 <__udivdi3+0x250>
   8778c:	3b02      	subs	r3, #2
   8778e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   87792:	2300      	movs	r3, #0
   87794:	4610      	mov	r0, r2
   87796:	4619      	mov	r1, r3
   87798:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8779c:	4770      	bx	lr
   8779e:	428b      	cmp	r3, r1
   877a0:	d84c      	bhi.n	8783c <__udivdi3+0x134>
   877a2:	fab3 f683 	clz	r6, r3
   877a6:	2e00      	cmp	r6, #0
   877a8:	d14f      	bne.n	8784a <__udivdi3+0x142>
   877aa:	428b      	cmp	r3, r1
   877ac:	d302      	bcc.n	877b4 <__udivdi3+0xac>
   877ae:	4282      	cmp	r2, r0
   877b0:	f200 80dd 	bhi.w	8796e <__udivdi3+0x266>
   877b4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   877b8:	2300      	movs	r3, #0
   877ba:	2201      	movs	r2, #1
   877bc:	4610      	mov	r0, r2
   877be:	4619      	mov	r1, r3
   877c0:	4770      	bx	lr
   877c2:	b912      	cbnz	r2, 877ca <__udivdi3+0xc2>
   877c4:	2401      	movs	r4, #1
   877c6:	fbb4 f4f2 	udiv	r4, r4, r2
   877ca:	fab4 f284 	clz	r2, r4
   877ce:	2a00      	cmp	r2, #0
   877d0:	f040 8082 	bne.w	878d8 <__udivdi3+0x1d0>
   877d4:	1b09      	subs	r1, r1, r4
   877d6:	0c26      	lsrs	r6, r4, #16
   877d8:	b2a7      	uxth	r7, r4
   877da:	2301      	movs	r3, #1
   877dc:	fbb1 f0f6 	udiv	r0, r1, r6
   877e0:	fb06 1110 	mls	r1, r6, r0, r1
   877e4:	fb07 f200 	mul.w	r2, r7, r0
   877e8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   877ec:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   877f0:	428a      	cmp	r2, r1
   877f2:	d907      	bls.n	87804 <__udivdi3+0xfc>
   877f4:	1909      	adds	r1, r1, r4
   877f6:	f100 3cff 	add.w	ip, r0, #4294967295
   877fa:	d202      	bcs.n	87802 <__udivdi3+0xfa>
   877fc:	428a      	cmp	r2, r1
   877fe:	f200 80c8 	bhi.w	87992 <__udivdi3+0x28a>
   87802:	4660      	mov	r0, ip
   87804:	1a89      	subs	r1, r1, r2
   87806:	fbb1 f2f6 	udiv	r2, r1, r6
   8780a:	fb06 1112 	mls	r1, r6, r2, r1
   8780e:	fb07 f702 	mul.w	r7, r7, r2
   87812:	b2ad      	uxth	r5, r5
   87814:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   87818:	42af      	cmp	r7, r5
   8781a:	d908      	bls.n	8782e <__udivdi3+0x126>
   8781c:	192c      	adds	r4, r5, r4
   8781e:	f102 31ff 	add.w	r1, r2, #4294967295
   87822:	f080 809b 	bcs.w	8795c <__udivdi3+0x254>
   87826:	42a7      	cmp	r7, r4
   87828:	f240 8098 	bls.w	8795c <__udivdi3+0x254>
   8782c:	3a02      	subs	r2, #2
   8782e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   87832:	4610      	mov	r0, r2
   87834:	4619      	mov	r1, r3
   87836:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8783a:	4770      	bx	lr
   8783c:	2300      	movs	r3, #0
   8783e:	461a      	mov	r2, r3
   87840:	4610      	mov	r0, r2
   87842:	4619      	mov	r1, r3
   87844:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   87848:	4770      	bx	lr
   8784a:	f1c6 0520 	rsb	r5, r6, #32
   8784e:	fa22 f705 	lsr.w	r7, r2, r5
   87852:	fa03 f406 	lsl.w	r4, r3, r6
   87856:	fa21 f305 	lsr.w	r3, r1, r5
   8785a:	fa01 fb06 	lsl.w	fp, r1, r6
   8785e:	fa20 f505 	lsr.w	r5, r0, r5
   87862:	433c      	orrs	r4, r7
   87864:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87868:	fbb3 fcf8 	udiv	ip, r3, r8
   8786c:	fb08 331c 	mls	r3, r8, ip, r3
   87870:	fa1f f984 	uxth.w	r9, r4
   87874:	fb09 fa0c 	mul.w	sl, r9, ip
   87878:	ea45 0b0b 	orr.w	fp, r5, fp
   8787c:	ea4f 451b 	mov.w	r5, fp, lsr #16
   87880:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   87884:	459a      	cmp	sl, r3
   87886:	fa02 f206 	lsl.w	r2, r2, r6
   8788a:	d904      	bls.n	87896 <__udivdi3+0x18e>
   8788c:	191b      	adds	r3, r3, r4
   8788e:	f10c 35ff 	add.w	r5, ip, #4294967295
   87892:	d36f      	bcc.n	87974 <__udivdi3+0x26c>
   87894:	46ac      	mov	ip, r5
   87896:	ebca 0303 	rsb	r3, sl, r3
   8789a:	fbb3 f5f8 	udiv	r5, r3, r8
   8789e:	fb08 3315 	mls	r3, r8, r5, r3
   878a2:	fb09 f905 	mul.w	r9, r9, r5
   878a6:	fa1f fb8b 	uxth.w	fp, fp
   878aa:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   878ae:	45b9      	cmp	r9, r7
   878b0:	d904      	bls.n	878bc <__udivdi3+0x1b4>
   878b2:	193f      	adds	r7, r7, r4
   878b4:	f105 33ff 	add.w	r3, r5, #4294967295
   878b8:	d362      	bcc.n	87980 <__udivdi3+0x278>
   878ba:	461d      	mov	r5, r3
   878bc:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   878c0:	fbac 2302 	umull	r2, r3, ip, r2
   878c4:	ebc9 0707 	rsb	r7, r9, r7
   878c8:	429f      	cmp	r7, r3
   878ca:	f04f 0500 	mov.w	r5, #0
   878ce:	d34a      	bcc.n	87966 <__udivdi3+0x25e>
   878d0:	d046      	beq.n	87960 <__udivdi3+0x258>
   878d2:	4662      	mov	r2, ip
   878d4:	462b      	mov	r3, r5
   878d6:	e75d      	b.n	87794 <__udivdi3+0x8c>
   878d8:	4094      	lsls	r4, r2
   878da:	f1c2 0920 	rsb	r9, r2, #32
   878de:	fa21 fc09 	lsr.w	ip, r1, r9
   878e2:	4091      	lsls	r1, r2
   878e4:	fa20 f909 	lsr.w	r9, r0, r9
   878e8:	0c26      	lsrs	r6, r4, #16
   878ea:	fbbc f8f6 	udiv	r8, ip, r6
   878ee:	fb06 cc18 	mls	ip, r6, r8, ip
   878f2:	b2a7      	uxth	r7, r4
   878f4:	fb07 f308 	mul.w	r3, r7, r8
   878f8:	ea49 0901 	orr.w	r9, r9, r1
   878fc:	ea4f 4119 	mov.w	r1, r9, lsr #16
   87900:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   87904:	4563      	cmp	r3, ip
   87906:	fa00 f502 	lsl.w	r5, r0, r2
   8790a:	d909      	bls.n	87920 <__udivdi3+0x218>
   8790c:	eb1c 0c04 	adds.w	ip, ip, r4
   87910:	f108 32ff 	add.w	r2, r8, #4294967295
   87914:	d23b      	bcs.n	8798e <__udivdi3+0x286>
   87916:	4563      	cmp	r3, ip
   87918:	d939      	bls.n	8798e <__udivdi3+0x286>
   8791a:	f1a8 0802 	sub.w	r8, r8, #2
   8791e:	44a4      	add	ip, r4
   87920:	ebc3 0c0c 	rsb	ip, r3, ip
   87924:	fbbc f3f6 	udiv	r3, ip, r6
   87928:	fb06 c113 	mls	r1, r6, r3, ip
   8792c:	fb07 f203 	mul.w	r2, r7, r3
   87930:	fa1f f989 	uxth.w	r9, r9
   87934:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   87938:	428a      	cmp	r2, r1
   8793a:	d907      	bls.n	8794c <__udivdi3+0x244>
   8793c:	1909      	adds	r1, r1, r4
   8793e:	f103 30ff 	add.w	r0, r3, #4294967295
   87942:	d222      	bcs.n	8798a <__udivdi3+0x282>
   87944:	428a      	cmp	r2, r1
   87946:	d920      	bls.n	8798a <__udivdi3+0x282>
   87948:	3b02      	subs	r3, #2
   8794a:	4421      	add	r1, r4
   8794c:	1a89      	subs	r1, r1, r2
   8794e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   87952:	e743      	b.n	877dc <__udivdi3+0xd4>
   87954:	463a      	mov	r2, r7
   87956:	e705      	b.n	87764 <__udivdi3+0x5c>
   87958:	4633      	mov	r3, r6
   8795a:	e718      	b.n	8778e <__udivdi3+0x86>
   8795c:	460a      	mov	r2, r1
   8795e:	e766      	b.n	8782e <__udivdi3+0x126>
   87960:	40b0      	lsls	r0, r6
   87962:	4290      	cmp	r0, r2
   87964:	d2b5      	bcs.n	878d2 <__udivdi3+0x1ca>
   87966:	f10c 32ff 	add.w	r2, ip, #4294967295
   8796a:	2300      	movs	r3, #0
   8796c:	e712      	b.n	87794 <__udivdi3+0x8c>
   8796e:	4633      	mov	r3, r6
   87970:	4632      	mov	r2, r6
   87972:	e70f      	b.n	87794 <__udivdi3+0x8c>
   87974:	459a      	cmp	sl, r3
   87976:	d98d      	bls.n	87894 <__udivdi3+0x18c>
   87978:	f1ac 0c02 	sub.w	ip, ip, #2
   8797c:	4423      	add	r3, r4
   8797e:	e78a      	b.n	87896 <__udivdi3+0x18e>
   87980:	45b9      	cmp	r9, r7
   87982:	d99a      	bls.n	878ba <__udivdi3+0x1b2>
   87984:	3d02      	subs	r5, #2
   87986:	4427      	add	r7, r4
   87988:	e798      	b.n	878bc <__udivdi3+0x1b4>
   8798a:	4603      	mov	r3, r0
   8798c:	e7de      	b.n	8794c <__udivdi3+0x244>
   8798e:	4690      	mov	r8, r2
   87990:	e7c6      	b.n	87920 <__udivdi3+0x218>
   87992:	3802      	subs	r0, #2
   87994:	4421      	add	r1, r4
   87996:	e735      	b.n	87804 <__udivdi3+0xfc>
   87998:	206d7241 	.word	0x206d7241
   8799c:	74696e69 	.word	0x74696e69
   879a0:	696c6169 	.word	0x696c6169
   879a4:	3f64657a 	.word	0x3f64657a
   879a8:	00000a0d 	.word	0x00000a0d
   879ac:	6b636950 	.word	0x6b636950
   879b0:	20707520 	.word	0x20707520
   879b4:	74617473 	.word	0x74617473
   879b8:	203a7375 	.word	0x203a7375
   879bc:	0a0d6425 	.word	0x0a0d6425
   879c0:	00000000 	.word	0x00000000
   879c4:	00000001 	.word	0x00000001
   879c8:	00000002 	.word	0x00000002
   879cc:	00000004 	.word	0x00000004
   879d0:	00000008 	.word	0x00000008
   879d4:	00000010 	.word	0x00000010
   879d8:	00000020 	.word	0x00000020
   879dc:	00000040 	.word	0x00000040
   879e0:	00000080 	.word	0x00000080
   879e4:	00000100 	.word	0x00000100
   879e8:	00000200 	.word	0x00000200
   879ec:	00000400 	.word	0x00000400
   879f0:	7473614d 	.word	0x7473614d
   879f4:	69207265 	.word	0x69207265
   879f8:	6974696e 	.word	0x6974696e
   879fc:	7a696c61 	.word	0x7a696c61
   87a00:	0a0d6465 	.word	0x0a0d6465
   87a04:	00000000 	.word	0x00000000
   87a08:	646e6553 	.word	0x646e6553
   87a0c:	3a676e69 	.word	0x3a676e69
   87a10:	2c642520 	.word	0x2c642520
   87a14:	2c642520 	.word	0x2c642520
   87a18:	0d642520 	.word	0x0d642520
   87a1c:	0000000a 	.word	0x0000000a
   87a20:	7466696c 	.word	0x7466696c
   87a24:	636f7250 	.word	0x636f7250
   87a28:	46737365 	.word	0x46737365
   87a2c:	65696e69 	.word	0x65696e69
   87a30:	64656873 	.word	0x64656873
   87a34:	74203d20 	.word	0x74203d20
   87a38:	0d657572 	.word	0x0d657572
   87a3c:	0000000a 	.word	0x0000000a
   87a40:	4956414e 	.word	0x4956414e
   87a44:	00000000 	.word	0x00000000
   87a48:	00006425 	.word	0x00006425
   87a4c:	6f632049 	.word	0x6f632049
   87a50:	65746e75 	.word	0x65746e75
   87a54:	64252072 	.word	0x64252072
   87a58:	000a0d20 	.word	0x000a0d20
   87a5c:	6c63200a 	.word	0x6c63200a
   87a60:	2065736f 	.word	0x2065736f
   87a64:	21776f6e 	.word	0x21776f6e
   87a68:	00000a0d 	.word	0x00000a0d
   87a6c:	6a624f0a 	.word	0x6a624f0a
   87a70:	20746365 	.word	0x20746365
   87a74:	6e756f63 	.word	0x6e756f63
   87a78:	3a726574 	.word	0x3a726574
   87a7c:	0d642520 	.word	0x0d642520
   87a80:	0000000a 	.word	0x0000000a
   87a84:	45564f4d 	.word	0x45564f4d
   87a88:	00000000 	.word	0x00000000
   87a8c:	4f464542 	.word	0x4f464542
   87a90:	52204552 	.word	0x52204552
   87a94:	5441544f 	.word	0x5441544f
   87a98:	00000045 	.word	0x00000045
   87a9c:	41544f52 	.word	0x41544f52
   87aa0:	00004554 	.word	0x00004554
   87aa4:	7466696c 	.word	0x7466696c
   87aa8:	6e696620 	.word	0x6e696620
   87aac:	65687369 	.word	0x65687369
   87ab0:	000a0d64 	.word	0x000a0d64
   87ab4:	09097325 	.word	0x09097325
   87ab8:	25096325 	.word	0x25096325
   87abc:	75250975 	.word	0x75250975
   87ac0:	0d752509 	.word	0x0d752509
   87ac4:	0000000a 	.word	0x0000000a
   87ac8:	454c4449 	.word	0x454c4449
   87acc:	00000000 	.word	0x00000000
   87ad0:	20726d54 	.word	0x20726d54
   87ad4:	00637653 	.word	0x00637653
   87ad8:	25202d2d 	.word	0x25202d2d
   87adc:	000d0a73 	.word	0x000d0a73
   87ae0:	75647241 	.word	0x75647241
   87ae4:	206f6e69 	.word	0x206f6e69
   87ae8:	2f657544 	.word	0x2f657544
   87aec:	00000058 	.word	0x00000058
   87af0:	43202d2d 	.word	0x43202d2d
   87af4:	69706d6f 	.word	0x69706d6f
   87af8:	3a64656c 	.word	0x3a64656c
   87afc:	20732520 	.word	0x20732520
   87b00:	2d207325 	.word	0x2d207325
   87b04:	000d0a2d 	.word	0x000d0a2d
   87b08:	2079614d 	.word	0x2079614d
   87b0c:	32203631 	.word	0x32203631
   87b10:	00373130 	.word	0x00373130
   87b14:	333a3131 	.word	0x333a3131
   87b18:	34343a36 	.word	0x34343a36
   87b1c:	00000000 	.word	0x00000000
   87b20:	65766f4d 	.word	0x65766f4d
   87b24:	00000000 	.word	0x00000000
   87b28:	6c696146 	.word	0x6c696146
   87b2c:	74206465 	.word	0x74206465
   87b30:	6574206f 	.word	0x6574206f
   87b34:	74207473 	.word	0x74207473
   87b38:	5f6b7361 	.word	0x5f6b7361
   87b3c:	65766f4d 	.word	0x65766f4d
   87b40:	73617420 	.word	0x73617420
   87b44:	000a0d6b 	.word	0x000a0d6b
   87b48:	746547a8 	.word	0x746547a8
   87b4c:	00000000 	.word	0x00000000
   87b50:	6c696146 	.word	0x6c696146
   87b54:	74206465 	.word	0x74206465
   87b58:	6574206f 	.word	0x6574206f
   87b5c:	47207473 	.word	0x47207473
   87b60:	6f437465 	.word	0x6f437465
   87b64:	6e696472 	.word	0x6e696472
   87b68:	73657461 	.word	0x73657461
   87b6c:	73617420 	.word	0x73617420
   87b70:	000a0d6b 	.word	0x000a0d6b
   87b74:	004f4e55 	.word	0x004f4e55
   87b78:	6c696146 	.word	0x6c696146
   87b7c:	74206465 	.word	0x74206465
   87b80:	6574206f 	.word	0x6574206f
   87b84:	55207473 	.word	0x55207473
   87b88:	6f436f6e 	.word	0x6f436f6e
   87b8c:	74206d6d 	.word	0x74206d6d
   87b90:	0d6b7361 	.word	0x0d6b7361
   87b94:	0000000a 	.word	0x0000000a

00087b98 <atanlo>:
   87b98:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
   87ba8:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

00087bb8 <atanhi>:
   87bb8:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
   87bc8:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
   87bd8:	74727173 00000000 00000043              sqrt....C...

00087be4 <_global_impure_ptr>:
   87be4:	20070180 33323130 37363534 42413938     ... 0123456789AB
   87bf4:	46454443 00000000 33323130 37363534     CDEF....01234567
   87c04:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
   87c14:	0000296c                                l)..

00087c18 <zeroes.6721>:
   87c18:	30303030 30303030 30303030 30303030     0000000000000000

00087c28 <blanks.6720>:
   87c28:	20202020 20202020 20202020 20202020                     

00087c38 <_init>:
   87c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87c3a:	bf00      	nop
   87c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87c3e:	bc08      	pop	{r3}
   87c40:	469e      	mov	lr, r3
   87c42:	4770      	bx	lr

00087c44 <__init_array_start>:
   87c44:	00085b79 	.word	0x00085b79

00087c48 <__frame_dummy_init_array_entry>:
   87c48:	00080119                                ....

00087c4c <_fini>:
   87c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87c4e:	bf00      	nop
   87c50:	bcf8      	pop	{r3, r4, r5, r6, r7}
   87c52:	bc08      	pop	{r3}
   87c54:	469e      	mov	lr, r3
   87c56:	4770      	bx	lr

00087c58 <__fini_array_start>:
   87c58:	000800f5 	.word	0x000800f5
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
<<<<<<< HEAD
<<<<<<< HEAD
200700a0:	2007016c 	.word	0x2007016c
=======
200700a0:	20070174 	.word	0x20070174
>>>>>>> master
=======
200700a0:	20070174 	.word	0x20070174
>>>>>>> master

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f
<<<<<<< HEAD
<<<<<<< HEAD
2007012c:	00000000 	.word	0x00000000
=======

2007012c <i.8771>:
2007012c:	00000001                                ....
>>>>>>> master
=======

2007012c <i.8771>:
2007012c:	00000001                                ....
>>>>>>> master

20070130 <Td>:
20070130:	e5604189 3fab22d0                       .A`..".?

20070138 <Ti>:
20070138:	b851eb85 3fcb851e                       ..Q....?

<<<<<<< HEAD
<<<<<<< HEAD
20070140 <direction>:
20070140:	00000001                                ....

20070144 <rotationSpeed>:
20070144:	0000005a                                Z...

20070148 <dT>:
20070148:	9999999a 3fb99999                       .......?

20070150 <speed>:
20070150:	000000c8 00000000                       ........

20070158 <K>:
20070158:	00000000 40040000                       .......@

20070160 <uxCriticalNesting>:
20070160:	aaaaaaaa                                ....

20070164 <xFreeBytesRemaining>:
20070164:	00008000                                ....

20070168 <xNextTaskUnblockTime>:
20070168:	0000ffff                                ....

2007016c <SystemCoreClock>:
2007016c:	003d0900                                ..=.

20070170 <__fdlib_version>:
20070170:	00000001 00000000                       ........

20070178 <impure_data>:
20070178:	00000000 20070464 200704cc 20070534     ....d.. ... 4.. 
	...
200701ac:	000871a8 00000000 00000000 00000000     .q..............
	...
20070220:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070230:	0005deec 0000000b 00000000 00000000     ................
	...

200705a0 <_impure_ptr>:
200705a0:	20070178                                x.. 

200705a4 <lc_ctype_charset>:
200705a4:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705c4 <__mb_cur_max>:
200705c4:	00000001                                ....

200705c8 <__malloc_av_>:
	...
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 
200709a0:	20070998 20070998 200709a0 200709a0     ... ... ... ... 
200709b0:	200709a8 200709a8 200709b0 200709b0     ... ... ... ... 
200709c0:	200709b8 200709b8 200709c0 200709c0     ... ... ... ... 

200709d0 <__malloc_trim_threshold>:
200709d0:	00020000                                ....

200709d4 <__malloc_sbrk_base>:
200709d4:	ffffffff                                ....

200709d8 <__wctomb>:
200709d8:	00086865                                eh..
=======
=======
>>>>>>> master
20070140 <object_counter>:
20070140:	00000001                                ....

20070144 <direction>:
20070144:	00000001                                ....

20070148 <rotationSpeed>:
20070148:	0000005a 00000000                       Z.......

20070150 <dT>:
20070150:	9999999a 3fb99999                       .......?

20070158 <speed>:
20070158:	000000c8 00000000                       ........

20070160 <K>:
20070160:	00000000 40040000                       .......@

20070168 <uxCriticalNesting>:
20070168:	aaaaaaaa                                ....

2007016c <xFreeBytesRemaining>:
2007016c:	00008000                                ....

20070170 <xNextTaskUnblockTime>:
20070170:	0000ffff                                ....

20070174 <SystemCoreClock>:
20070174:	003d0900                                ..=.

20070178 <__fdlib_version>:
20070178:	00000001 00000000                       ........

20070180 <impure_data>:
20070180:	00000000 2007046c 200704d4 2007053c     ....l.. ... <.. 
	...
200701b4:	00087be0 00000000 00000000 00000000     .{..............
	...
20070228:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070238:	0005deec 0000000b 00000000 00000000     ................
	...

200705a8 <_impure_ptr>:
200705a8:	20070180                                ... 

200705ac <lc_ctype_charset>:
200705ac:	49435341 00000049 00000000 00000000     ASCII...........
	...

200705cc <__mb_cur_max>:
200705cc:	00000001                                ....

200705d0 <__malloc_av_>:
	...
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 
20070998:	20070990 20070990 20070998 20070998     ... ... ... ... 
200709a8:	200709a0 200709a0 200709a8 200709a8     ... ... ... ... 
200709b8:	200709b0 200709b0 200709b8 200709b8     ... ... ... ... 
200709c8:	200709c0 200709c0 200709c8 200709c8     ... ... ... ... 

200709d8 <__malloc_trim_threshold>:
200709d8:	00020000                                ....

200709dc <__malloc_sbrk_base>:
200709dc:	ffffffff                                ....

200709e0 <__wctomb>:
200709e0:	0008719d                                .q..
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> master
