name: attributes-module
description: Assing attributes to a module
should_fail: 0
tags: 5.12
files: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-5/5.12-attributes-module.sv
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `/home/travis/build/SymbiFlow/sv-tests/tests/chapter-5/5.12-attributes-module.sv' to AST representation.
Generating RTLIL representation for module `\topa'.
Generating RTLIL representation for module `\topb'.
Generating RTLIL representation for module `\topc'.
Successfully finished Verilog frontend.
