INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/decoder/vivado_prj/decoder.srcs/sources_1/new/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Code/fpgaProjects/decoder/vivado_prj/decoder.srcs/sim_1/new/tb_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder
