//------------------------------------------------------------------------------
//	Copyright (C) 2009 Nexell Co., All Rights Reserved
//	Nexell Co. Proprietary & Confidential
//
//	NEXELL INFORMS THAT THIS CODE AND INFORMATION IS PROVIDED "AS IS" BASE
//	AND WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING
//	BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS
//	FOR A PARTICULAR PURPOSE.
//
//	Module		: Alive
//	File		: nx_alive.c
//	Description	:
//	Author		: Firmware
//	History		:
//------------------------------------------------------------------------------

#include "nx_alive.h"

static	struct NX_ALIVE_RegisterSet *__g_pRegister = CNULL;

//------------------------------------------------------------------------------
// Module Interface
//------------------------------------------------------------------------------
/**
 *	@brief		Initialize of prototype enviroment & local variables.
 *	@return		\b CTRUE	indicates that Initializing is succeeded.\n
 *				\b CFALSE	indicates that Initializing is failed.\n
 *	@see		NX_ALIVE_GetNumberOfModule
 */
CBOOL	NX_ALIVE_Initialize( void )
{
	static CBOOL bInit = CFALSE;

	if( CFALSE == bInit )
	{
		__g_pRegister = CNULL;

		bInit = CTRUE;
	}

	return CTRUE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get number of modules in the chip.
 *	@return		Module's number.
 *	@see		NX_ALIVE_Initialize
 */
U32		NX_ALIVE_GetNumberOfModule( void )
{
	return NUMBER_OF_ALIVE_MODULE;
}

//------------------------------------------------------------------------------
// Basic Interface
//------------------------------------------------------------------------------
/**
 *	@brief		Get module's physical address.
 *	@return		Module's physical address
 *	@see										NX_ALIVE_GetSizeOfRegisterSet,
 *				NX_ALIVE_SetBaseAddress,		NX_ALIVE_GetBaseAddress,
 *				NX_ALIVE_OpenModule,			NX_ALIVE_CloseModule,
 *				NX_ALIVE_CheckBusy,				NX_ALIVE_CanPowerDown
 */
U32		NX_ALIVE_GetPhysicalAddress( void )
{
	return	(U32)( PHY_BASEADDR_ALIVE_MODULE );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get a size, in byte, of register set.
 *	@return		Size of module's register set.
 *	@see		NX_ALIVE_GetPhysicalAddress,
 *				NX_ALIVE_SetBaseAddress,		NX_ALIVE_GetBaseAddress,
 *				NX_ALIVE_OpenModule,			NX_ALIVE_CloseModule,
 *				NX_ALIVE_CheckBusy,				NX_ALIVE_CanPowerDown
 */
U32		NX_ALIVE_GetSizeOfRegisterSet( void )
{
	return sizeof( struct NX_ALIVE_RegisterSet );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set a base address of register set.
 *	@param[in]	BaseAddress Module's base address
 *	@return		None.
 *	@see		NX_ALIVE_GetPhysicalAddress,	NX_ALIVE_GetSizeOfRegisterSet,
 *												NX_ALIVE_GetBaseAddress,
 *				NX_ALIVE_OpenModule,			NX_ALIVE_CloseModule,
 *				NX_ALIVE_CheckBusy,				NX_ALIVE_CanPowerDown
 */
void	NX_ALIVE_SetBaseAddress( U32 BaseAddress )
{
	NX_ASSERT( CNULL != BaseAddress );

	__g_pRegister = (struct NX_ALIVE_RegisterSet *)BaseAddress;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get a base address of register set
 *	@return		Module's base address.
 *	@see		NX_ALIVE_GetPhysicalAddress,	NX_ALIVE_GetSizeOfRegisterSet,
 *				NX_ALIVE_SetBaseAddress,
 *				NX_ALIVE_OpenModule,			NX_ALIVE_CloseModule,
 *				NX_ALIVE_CheckBusy,				NX_ALIVE_CanPowerDown
 */
U32		NX_ALIVE_GetBaseAddress( void )
{
	return (U32)__g_pRegister;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Initialize selected modules with default value.
 *	@return		\b CTRUE	indicates that Initializing is succeeded. \n
 *				\b CFALSE	indicates that Initializing is failed.
 *	@see		NX_ALIVE_GetPhysicalAddress,	NX_ALIVE_GetSizeOfRegisterSet,
 *				NX_ALIVE_SetBaseAddress,		NX_ALIVE_GetBaseAddress,
 *												NX_ALIVE_CloseModule,
 *				NX_ALIVE_CheckBusy,				NX_ALIVE_CanPowerDown
 */
CBOOL	NX_ALIVE_OpenModule( void )
{
	return CTRUE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Deinitialize selected module to the proper stage.
 *	@return		\b CTRUE	indicates that Deinitializing is succeeded. \n
 *				\b CFALSE	indicates that Deinitializing is failed.
 *	@see		NX_ALIVE_GetPhysicalAddress,	NX_ALIVE_GetSizeOfRegisterSet,
 *				NX_ALIVE_SetBaseAddress,		NX_ALIVE_GetBaseAddress,
 *				NX_ALIVE_OpenModule,
 *				NX_ALIVE_CheckBusy,				NX_ALIVE_CanPowerDown
 */
CBOOL	NX_ALIVE_CloseModule( void )
{
	return CTRUE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether the selected modules is busy or not.
 *	@return		\b CTRUE	indicates that Module is Busy. \n
 *				\b CFALSE	indicates that Module is NOT Busy.
 *	@see		NX_ALIVE_GetPhysicalAddress,	NX_ALIVE_GetSizeOfRegisterSet,
 *				NX_ALIVE_SetBaseAddress,		NX_ALIVE_GetBaseAddress,
 *				NX_ALIVE_OpenModule,			NX_ALIVE_CloseModule,
 *												NX_ALIVE_CanPowerDown
 */
CBOOL	NX_ALIVE_CheckBusy( void )
{
	return CFALSE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicaes whether the selected modules is ready to enter power-down stage
 *	@return		\b CTRUE	indicates that Ready to enter power-down stage. \n
 *				\b CFALSE	indicates that This module can't enter to power-down stage.
 *	@see		NX_ALIVE_GetPhysicalAddress,	NX_ALIVE_GetSizeOfRegisterSet,
 *				NX_ALIVE_SetBaseAddress,		NX_ALIVE_GetBaseAddress,
 *				NX_ALIVE_OpenModule,			NX_ALIVE_CloseModule,
 *				NX_ALIVE_CheckBusy
 */
CBOOL	NX_ALIVE_CanPowerDown( void )
{
	return CTRUE;
}

//------------------------------------------------------------------------------
// Interrupt Interface
//------------------------------------------------------------------------------
/**
 *	@brief		Get a interrupt number for interrupt controller.
 *	@return		Interrupt number
 *	@see											NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
S32		NX_ALIVE_GetInterruptNumber( void )
{
	return	INTNUM_OF_ALIVE_MODULE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set a specified interrupt to be enable or disable.
 *	@param[in]	IntNum	Interrupt Number(0 ~ 7). \n
 *						0:ALIVEGPIO0, 1:ALIVEGPIO1, 2:ALIVEGPIO2, 3:ALIVEGPIO3, \n
						4:ALIVEGPIO4, 5:ALIVEGPIO5, 6:ALIVEGPIO6, 7:ALIVEGPIO7
 *	@param[in]	Enable	\b CTRUE	indicates that Interrupt Enable. \n
 *						\b CFALSE	indicates that Interrupt Disable.
 *	@return		None.
 *	@remarks	Wake up from sleep mode ( Sleep mode is all block's power off except alive block )
 *				- user press nVDDPWRONTOGGLE pin.
 *				- RTC interrupt occuring for RTC block.
 *				- Alive GPIO's event occuring.
 *				This case Alive block turn VDDPWRON pin on so that core power supply to Clock & Power block. \n
 *				Alive GPIO pin can not use input pin like normal GPIO input. because Alive GPIO input is occuring
 *				it turn VDDPWRON pin on directly. \n
 *				Alive GPIO only use for wake up from sleep mode.
 *	@code
 *	//--------------------------------------------------------------------------
 *	//
 *	//					OR
 *	//(wake up from)<---+-- nVDDPWRTOGGLE (external switch)
 *	//	sleep			|
 *	//					+-- RTC IRQ (from RTC block)
 *	//					|							AND
 *	//					+---<-------------------+---+-- Detect Enable [DETECTENB]
 *	//												|		|					OR
 *	//												|		+-- Detect Mode ----+-- Async Low			[ASYNCDETECTMODEREG0]
 *	//												|							+-- Async High			[ASYNCDETECTMODEREG1]
 *	//					AND							|							+-- Sync Falling Edge	[DETECTMODEREG0]
 *	//	Alive IRQ		<---+-- Pend [DETECTPEND] <-+							+-- Sync Rising Edge	[DETECTMODEREG1]
 *	//						|													+-- Sync Low			[DETECTMODEREG2]
 *	//						+-- Interrupt Enable [INTENB]						+-- Sync High			[DETECTMODEREG3]
 *	//
 *	//														Alive GPIO[7:0]
 *	//--------------------------------------------------------------------------
 *	@endcode
 *	@see		NX_ALIVE_GetInterruptNumber,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
void	NX_ALIVE_SetInterruptEnable( S32 IntNum, CBOOL Enable )
{
	register U32 INTENB_MASK;

	NX_ASSERT( 8 > IntNum );
	NX_ASSERT( (0==Enable) | (1==Enable) );
	NX_ASSERT( CNULL != __g_pRegister );

	INTENB_MASK = ( 1UL << IntNum );


	if( Enable )
		WriteIODW(&__g_pRegister->ALIVEGPIOINTENBSETREG, INTENB_MASK);
	else
		WriteIODW(&__g_pRegister->ALIVEGPIOINTENBRSTREG, INTENB_MASK);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether a specified interrupt is enabled or disabled.
 *	@param[in]	IntNum	Interrupt Number(0 ~ 7). \n
 *						0:ALIVEGPIO0, 1:ALIVEGPIO1, 2:ALIVEGPIO2, 3:ALIVEGPIO3, \n
 *						4:ALIVEGPIO4, 5:ALIVEGPIO5, 6:ALIVEGPIO6, 7:ALIVEGPIO7
 *	@return		\b CTRUE	indicates that Interrupt is enabled. \n
 *				\b CFALSE	indicates that Interrupt is disabled.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *													NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
CBOOL	NX_ALIVE_GetInterruptEnable( S32 IntNum )
{
	NX_ASSERT( 8 > IntNum );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)( (ReadIODW(&__g_pRegister->ALIVEGPIOINTENBREADREG) >> IntNum) & 0x01 );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set a specified interrupt to be enable or disable.
 *	@param[in]	EnableFlag	Specify interrupt bit for enable of disable. Each bit's meaning is like below	\n
 *							- EnableFlag[0] : Set ALIVEGPIO0 interrupt enable or disable. \n
 *							...
 *							- EnableFlag[7] : Set ALIVEGPIO7 interrupt enable or disable. \n
 *	@return		None.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
void	NX_ALIVE_SetInterruptEnable32( U32 EnableFlag )
{
	register U32 Set_Mask;
	register U32 ReSet_Mask;

	NX_ASSERT( CNULL != __g_pRegister );

	Set_Mask = EnableFlag & 0xFF;
	ReSet_Mask = (~EnableFlag & 0xFF);

	WriteIODW(&__g_pRegister->ALIVEGPIOINTENBRSTREG, ReSet_Mask);
	WriteIODW(&__g_pRegister->ALIVEGPIOINTENBSETREG, Set_Mask);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates current setting value of interrupt enable bit.
 *	@return		Current setting value of interrupt. \n
 *				"1" means interrupt is enabled. \n
 *				"0" means interrupt is disabled. \n
 *				- Return Value[0] : ALIVEGPIO0 interrupt's setting value. \n
 *				...
 *				- Return Value[7] : ALIVEGPIO7 interrupt's setting value. \n
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *													NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
U32		NX_ALIVE_GetInterruptEnable32( void )
{
	NX_ASSERT( CNULL != __g_pRegister );

	return (U32)(ReadIODW(&__g_pRegister->ALIVEGPIOINTENBREADREG) & 0xFF );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether a specified interrupt is pended or not
 *	@param[in]	IntNum	Interrupt Number(0 ~ 7). \n
 *						0:ALIVEGPIO0, 1:ALIVEGPIO1, 2:ALIVEGPIO2, 3:ALIVEGPIO3, \n
 *						4:ALIVEGPIO4, 5:ALIVEGPIO5, 6:ALIVEGPIO6, 7:ALIVEGPIO7
 *	@return		\b CTRUE	indicates that Pending is seted. \n
 *				\b CFALSE	indicates that Pending is Not Seted.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
CBOOL	NX_ALIVE_GetInterruptPending( S32 IntNum )
{
	NX_ASSERT( 8 > IntNum );
	NX_ASSERT( CNULL != __g_pRegister );

	return ( (ReadIODW(&__g_pRegister->ALIVEGPIODETECTPENDREG) >> IntNum) & 0x01 );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates current setting value of interrupt pending bit.
 *	@return		Current setting value of pending bit. \n
 *				"1" means pend bit is occured. \n
 *				"0" means pend bit is NOT occured. \n
 *				- Return Value[0] : ALIVEGPIO0 pending state. \n
 *				...
 *				- Return Value[7] : ALIVEGPIO7 pending state. \n
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *													NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
U32		NX_ALIVE_GetInterruptPending32( void )
{
	NX_ASSERT( CNULL != __g_pRegister );

	return (U32)(ReadIODW(&__g_pRegister->ALIVEGPIODETECTPENDREG) & 0xFF );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Clear a pending state of specified interrupt.
 *	@param[in]	IntNum	Interrupt Number(0 ~ 7). \n
 *						0:ALIVEGPIO0, 1:ALIVEGPIO1, 2:ALIVEGPIO2, 3:ALIVEGPIO3, \n
 *						4:ALIVEGPIO4, 5:ALIVEGPIO5, 6:ALIVEGPIO6, 7:ALIVEGPIO7
 *	@return		None.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
void	NX_ALIVE_ClearInterruptPending( S32 IntNum )
{
	NX_ASSERT( 8 > IntNum );
	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->ALIVEGPIODETECTPENDREG, 1 << IntNum);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Clear a pending state of specified interrupt.
 *	@param[in]	PendingFlag		Specify pend bit to clear. Each bit's meaning is like below	\n \n
 *								- PendingFlag[0] : ALIVEGPIO0 pending bit. \n
 *								...
 *								- PendingFlag[7] : ALIVEGPIO7 pending bit. \n
 *	@return		None.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *													NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
void	NX_ALIVE_ClearInterruptPending32( U32 PendingFlag )
{
	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->ALIVEGPIODETECTPENDREG, PendingFlag & 0xFF);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set all interrupts to be enables or disables.
 *	@param[in]	Enable	\b CTRUE	indicates that Set to all interrupt enable. \n
 *						\b CFALSE	indicates that Set to all interrupt disable.
 *	@return		None.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
void	NX_ALIVE_SetInterruptEnableAll( CBOOL Enable )
{
	NX_ASSERT( CNULL != __g_pRegister );

	if( Enable )
	{
		WriteIODW(&__g_pRegister->ALIVEGPIOINTENBSETREG, 0xFF);
	}
	else
	{
		WriteIODW(&__g_pRegister->ALIVEGPIOINTENBRSTREG, 0xFF);
	}
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether some of interrupts are enable or not.
 *	@return		\b CTRUE	indicates that At least one( or more ) interrupt is enabled. \n
 *				\b CFALSE	indicates that All interrupt is disabled.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *													NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
CBOOL	NX_ALIVE_GetInterruptEnableAll( void )
{
	const U32 INTENB_MASK = 0xFF;

	NX_ASSERT( CNULL != __g_pRegister );

	if( ReadIODW(&__g_pRegister->ALIVEGPIOINTENBREADREG) & INTENB_MASK )
	{
		return CTRUE;
	}

	return CFALSE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Indicates whether some of interrupts are pended or not.
 *	@return		\b CTRUE	indicates that At least one( or more ) pending is seted. \n
 *				\b CFALSE	indicates that All pending is NOT seted.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,
 *				NX_ALIVE_ClearInterruptPendingAll,	NX_ALIVE_GetInterruptPendingNumber
 */
CBOOL	NX_ALIVE_GetInterruptPendingAll( void )
{
	const U32 ALIVEGPIODETECTPEND_MASK = 0xFF;

	NX_ASSERT( CNULL != __g_pRegister );

	if( ReadIODW(&__g_pRegister->ALIVEGPIODETECTPENDREG) & ALIVEGPIODETECTPEND_MASK )
	{
		return CTRUE;
	}

	return CFALSE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Clear pending state of all interrupts.
 *	@return		None.
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *													NX_ALIVE_GetInterruptPendingNumber
 */
void	NX_ALIVE_ClearInterruptPendingAll( void )
{
	const U32 ALIVEGPIODETECTPEND_MASK = 0xFF;

	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->ALIVEGPIODETECTPENDREG, ALIVEGPIODETECTPEND_MASK);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get a interrupt number which has the most prority of pended interrupts
 *	@return		Pending Number( If all pending is not set then return -1 ).
 *	@see		NX_ALIVE_GetInterruptNumber,		NX_ALIVE_SetInterruptEnable,
 *				NX_ALIVE_GetInterruptEnable,		NX_ALIVE_SetInterruptEnable32,
 *				NX_ALIVE_GetInterruptEnable32,		NX_ALIVE_GetInterruptPending,
 *				NX_ALIVE_GetInterruptPending32,		NX_ALIVE_ClearInterruptPending,
 *				NX_ALIVE_ClearInterruptPending32,	NX_ALIVE_SetInterruptEnableAll,
 *				NX_ALIVE_GetInterruptEnableAll,		NX_ALIVE_GetInterruptPendingAll,
 *				NX_ALIVE_ClearInterruptPendingAll
 */
S32		NX_ALIVE_GetInterruptPendingNumber( void )	// -1 if None
{
	register struct NX_ALIVE_RegisterSet	*pRegister;
	register U32 Pend;
	U32 dwIntNum;

	NX_ASSERT( CNULL != __g_pRegister );

	pRegister = __g_pRegister;

	Pend = (ReadIODW(&pRegister->ALIVEGPIODETECTPENDREG) & 
			ReadIODW(&pRegister->ALIVEGPIOINTENBREADREG));

	for( dwIntNum = 0; dwIntNum < 8; dwIntNum++ )
	{
		if( Pend & ( 1 << dwIntNum) )
		{
			return dwIntNum;
		}
	}

	return -1;
}

//------------------------------------------------------------------------------
// PAD Configuration
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
/**
 *	@brief		Set Alive GPIO's condition ( Writable or Not )
 *	@param[in]	bEnable		\b CTRUE indicate that writing data to Alive GPIO is Enable. \n
 *							\b CFALSE indicate that writing data to Alive GPIO is Disable.
 *	@return		None.
 *	@remarks	The default setting is NOT writing to Alive Register, in order to keep
 *				the values of Alive Registers when Core Power 1.0V is off. \n
 *				User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting Alive GPIO.\n
 *	@code
 *
 *		NX_ALIVE_SetWriteEnable( CTRUE );			// Can Alive GPIO Setting
 *		...
 *		NX_ALIVE_SetOutputValue( 0, CTRUE );		// Alive GPIO 0 pin set to High value
 *		NX_ALIVE_SetOutputValue( 0, CFALSE );		// Alive GPIO 0 pin set to Low value.
 *		...
 *		NX_ALIVE_SetWriteEnable( CFALSE );			// Now can't setting Alive GPIO pin value.
 *		...
 *		NX_ALIVE_SetOutputValue( 0, CTRUE );		// Alive Gpio 0 pin still have LOW value.
 *	@endcode
 *	@see											NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetWriteEnable( CBOOL bEnable )
{
	NX_ASSERT( (0==bEnable) || (1==bEnable) );
	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->ALIVEPWRGATEREG, (U32)bEnable);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get status of Alive GPIO is writable or Not.
 *	@return		\b CTRUE indicate that Writing data to Alive GPIO is enabled.\n
 *				\b CFALSE indicate that Writing data to Alive GPIO is disabled.
 *	@see		NX_ALIVE_SetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
CBOOL	NX_ALIVE_GetWriteEnable( void )
{
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)(__g_pRegister->ALIVEPWRGATEREG & 0x01);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set scratch register
 *	@param[in]	dwData	Data
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *				The value of Scratch Register maintains in the case of power off of CoreVDD.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *													NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetScratchReg( U32 dwData )
{
	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->ALIVESCRATCHREG.ALIVESCRATCHSETREG, dwData);
	WriteIODW(&__g_pRegister->ALIVESCRATCHREG.ALIVESCRATCHRSTREG, ~dwData);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get data of scratch register.
 *	@return		Data of scratch register.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
U32		NX_ALIVE_GetScratchReg( void )
{
	NX_ASSERT( CNULL != __g_pRegister );

	return	(U32)(ReadIODW(&__g_pRegister->ALIVESCRATCHREG.ALIVESCRATCHREADREG));
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set One scratch array register
 *	@param[in]	dwData	Data
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *				The value of Scratch Register maintains in the case of power off of CoreVDD.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *													NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetScratchArrayOneReg( U32 index, U32 dwData )
{
	NX_ASSERT( CNULL != __g_pRegister );
	NX_ASSERT( 8 > index );

	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[index].ALIVESCRATCHSETREG, dwData);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[index].ALIVESCRATCHRSTREG, ~dwData);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get One data of scratch array register.
 *	@return		Data of scratch register.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
U32		NX_ALIVE_GetScratchArrayOneReg( U32 index )
{
	NX_ASSERT( CNULL != __g_pRegister );
	NX_ASSERT( 8 > index );

	return	(U32)(ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[index].ALIVESCRATCHREADREG));
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set scratch array register
 *	@param[in]	dwData	Data
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *				The value of Scratch Register maintains in the case of power off of CoreVDD.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *													NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetScratchArrayReg( U32 *pdwInData )
{
	register U32 ScratchReset=0xFFFFFFFF;
	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[0].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[1].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[2].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[3].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[4].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[5].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[6].ALIVESCRATCHRSTREG, ScratchReset);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[7].ALIVESCRATCHRSTREG, ScratchReset);

	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[0].ALIVESCRATCHSETREG, pdwInData[0]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[1].ALIVESCRATCHSETREG, pdwInData[1]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[2].ALIVESCRATCHSETREG, pdwInData[2]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[3].ALIVESCRATCHSETREG, pdwInData[3]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[4].ALIVESCRATCHSETREG, pdwInData[4]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[5].ALIVESCRATCHSETREG, pdwInData[5]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[6].ALIVESCRATCHSETREG, pdwInData[6]);
	WriteIODW(&__g_pRegister->ALIVESCRATCHAREG[7].ALIVESCRATCHSETREG, pdwInData[7]);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get data of scratch array register.
 *	@param[in]	pdwData	Data Pointer
 *	@return		None
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_GetScratchArrayReg( U32 *pdwOutData )
{
	NX_ASSERT( CNULL != __g_pRegister );

	pdwOutData[0] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[0].ALIVESCRATCHREADREG));
	pdwOutData[1] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[1].ALIVESCRATCHREADREG));
	pdwOutData[2] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[2].ALIVESCRATCHREADREG));
	pdwOutData[3] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[3].ALIVESCRATCHREADREG));
	pdwOutData[4] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[4].ALIVESCRATCHREADREG));
	pdwOutData[5] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[5].ALIVESCRATCHREADREG));
	pdwOutData[6] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[6].ALIVESCRATCHREADREG));
	pdwOutData[7] = (ReadIODW(&__g_pRegister->ALIVESCRATCHAREG[7].ALIVESCRATCHREADREG));
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set pull-up/down status to Alive GPIO
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@param[in]	bEnable		\b	CTRUE	indicate that PAD pull-up enable. \n
 *							\b	CFALSE	indicate that PAD pull-down enable.
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *													NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetPullUpEnable( U32 BitNumber, CBOOL bEnable )
{
	register U32 PULLUP_MASK;

	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( (0==bEnable) || (1==bEnable) );
	NX_ASSERT( CNULL != __g_pRegister );

	PULLUP_MASK = (1UL << BitNumber);

	if( bEnable )
		WriteIODW(&__g_pRegister->ALIVEGPIOPADPULLUPSETREG, PULLUP_MASK);
	else
		WriteIODW(&__g_pRegister->ALIVEGPIOPADPULLUPRSTREG, PULLUP_MASK);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of Alive GPIO's pull-up/down status.
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@return		\b	CTRUE	indicate that pull-up is enabled. \n
 *				\b	CFALSE	indicate that pull-down is enabled.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
CBOOL	NX_ALIVE_GetPullUpEnable( U32 BitNumber )
{
	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOPADPULLUPREADREG) >> BitNumber) & 0x01);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set PAD retention enable or disable.
 *	@param[in]	Group		PAD Group ( 0(RX0 ~ RX4), 1(USB VBUS), 2(GPIO) )
 *	@param[in]	bEnable		\b	CTRUE	indicate that PAD retention enable. \n.
 *							\b	CFALSE	indicate that PAD retention disable.
 *	@return		None.
 *	@remarks	nPADHoldEnb set to 0 after booting(Power on Reset). \n
 *				Use only use nPADHold(bit) for controling PAD protection. \n\n
 *
 *				Setting method into sleep mode \n.
 *				- 1. Clear wakeup pending (ALIVEGPIODETECTPEND) \n
 *				- 2. PAD retention enable (nPADHold set to 0)	\n
 *				- 3. Core power off ( VDDPWRON set to 0 ) \n\n
 *
 *				Wake up from sleep mode. \n
 *				- 1. user press nVDDPWRTOGGLE pin or Alive GPIO pin \n
 *				- 2. PAD retention disable (nPADHold set to 1)	\n
 *				- 3. Core power on ( VDDPWRON set to 1 ) \n\n
 *
 *				User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().
 *	@code
 *	//--------------------------------------------------------------------------
 *	//
 *	//					OR
 *	// PAD protection --+-- nPADHoldEnb [VDDCTRL register]
 *	//					|
 *	//					|	AND
 *	//					+---+-- Core VDD ( on(1), off(0) )
 *	//						|
 *	//						|	OR
 *	//						+---+-- nPADHold [VDDCTRL register]
 *	//							|
 *	//							|	OR
 *	//							+---+-- nVDDPWRTOGGLE
 *	//								|
 *	//								+-- Alive wakeup event pending
 *	//
 *	//--------------------------------------------------------------------------
 *	@endcode
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *													NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetPadRetentionEnable( NX_ALIVE_PADGROUP Group, CBOOL bEnable )
{
	const U32 PADHOLDENB_BITPOS = 5;

	NX_ASSERT( NX_ALIVE_PADGROUP2 >= Group );
	NX_ASSERT( (0==bEnable) || (1==bEnable) );
	NX_ASSERT( CNULL != __g_pRegister );

	if( bEnable )
		WriteIODW(&__g_pRegister->VDDCTRLSETREG, 1U << (Group + PADHOLDENB_BITPOS));
	else
		WriteIODW(&__g_pRegister->VDDCTRLRSTREG, 1U << (Group + PADHOLDENB_BITPOS));
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of PAD retention.
 *	@param[in]	Group		PAD Group ( 0(RX0 ~ RX4), 1(USB VBUS), 2(GPIO) )
 *	@return		\b	CTRUE indicate that PAD retention is enabled. \n.
 *				\b	CFALSE indicate that PAD retention is disabled.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,		NX_ALIVE_GetPadRetentionHold
 */
CBOOL	NX_ALIVE_GetPadRetentionEnable( NX_ALIVE_PADGROUP Group )
{
	const U32 PADHOLDENB_BITPOS = 5;

	NX_ASSERT( NX_ALIVE_PADGROUP2 >= Group );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->VDDCTRLREADREG) >> (PADHOLDENB_BITPOS + (U32)Group) ) & 0x01 );
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set PAD retention.
 *	@param[in]	Group		PAD Group ( 0(RX0 ~ RX4), 1(USB VBUS), 2(GPIO) )
 *	@param[in]	bEnable		\b	CTRUE	indicate that PAD retention enable. \n.
 *							\b	CFALSE	indicate that PAD retention disable.
 *	@return		None.
 *	@remarks	nPADHoldEnb set to 0 after booting(Power on Reset). \n
 *				Use only use nPADHold(bit) for controling PAD protection. \n\n
 *
 *				Setting method into sleep mode \n.
 *				- 1. Clear wakeup pending (ALIVEGPIODETECTPEND) \n
 *				- 2. PAD retention enable (nPADHold set to 0)	\n
 *				- 3. Core power off ( VDDPWRON set to 0 ) \n\n
 *
 *				Wake up from sleep mode. \n
 *				- 1. user press nVDDPWRTOGGLE pin or Alive GPIO pin \n
 *				- 2. PAD retention disable (nPADHold set to 1)	\n
 *				- 3. Core power on ( VDDPWRON set to 1 ) \n\n
 *
 *				User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().
 *	@code
 *	//--------------------------------------------------------------------------
 *	//
 *	//					OR
 *	// PAD protection --+-- nPADHoldEnb [VDDCTRL register]
 *	//					|
 *	//					|	AND
 *	//					+---+-- Core VDD ( on(1), off(0) )
 *	//						|
 *	//						|	OR
 *	//						+---+-- nPADHold [VDDCTRL register]
 *	//							|
 *	//							|	OR
 *	//							+---+-- nVDDPWRTOGGLE
 *	//								|
 *	//								+-- Alive wakeup event pending
 *	//
 *	//--------------------------------------------------------------------------
 *	@endcode
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *													NX_ALIVE_GetPadRetentionHold
 */
void	NX_ALIVE_SetPadRetentionHold( NX_ALIVE_PADGROUP Group, CBOOL bEnable )
{
	const U32 PADHOLD_BITPOS = 2;

	NX_ASSERT( NX_ALIVE_PADGROUP2 >= Group );
	NX_ASSERT( (0==bEnable) || (1==bEnable) );
	NX_ASSERT( CNULL != __g_pRegister );

	if( bEnable )	WriteIODW(&__g_pRegister->VDDCTRLSETREG, 1U << (Group + PADHOLD_BITPOS));
	else			WriteIODW(&__g_pRegister->VDDCTRLRSTREG, 1U << (Group + PADHOLD_BITPOS));
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of PAD retention.
 *	@param[in]	Group		PAD Group ( 0(RX0 ~ RX4), 1(USB VBUS), 2(GPIO) )
 *	@return		\b	CTRUE indicate that PAD retention is enabled. \n.
 *				\b	CFALSE indicate that PAD retention is disabled.
 *	@see		NX_ALIVE_SetWriteEnable,			NX_ALIVE_GetWriteEnable,
 *				NX_ALIVE_SetScratchReg,				NX_ALIVE_GetScratchReg,
 *				NX_ALIVE_SetPullUpEnable,			NX_ALIVE_GetPullUpEnable,
 *				NX_ALIVE_SetPadRetentionEnable,		NX_ALIVE_GetPadRetentionEnable,
 *				NX_ALIVE_SetPadRetentionHold,
 */
CBOOL	NX_ALIVE_GetPadRetentionHold( NX_ALIVE_PADGROUP Group )
{
	const U32 PADHOLD_BITPOS = 2;

	NX_ASSERT( NX_ALIVE_PADGROUP2 >= Group );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->VDDCTRLREADREG) >> (PADHOLD_BITPOS + (U32)Group) ) & 0x01 );
}

//------------------------------------------------------------------------------
// Input Setting Function
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
/**
 *	@brief		Set Alive GPIO's detection
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@param[in]	bEnable		\b	CTRUE	indicate that Alive GPIO detect enable.\n
 *							\b	CFALSE	indicate that Alive GPIO detect disable.
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *	@see									NX_ALIVE_GetDetectEnable,
 *				NX_ALIVE_SetDetectMode,		NX_ALIVE_GetDetectMode,
 *				NX_ALIVE_GetVDDPWRTOGGLE
 */
void	NX_ALIVE_SetDetectEnable( U32 BitNumber, CBOOL bEnable )
{
	register U32 DETECTENB_MASK;

	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( (0==bEnable) || (1==bEnable) );
	NX_ASSERT( CNULL != __g_pRegister );

	DETECTENB_MASK = ( 1UL << BitNumber );

	if( bEnable )
		WriteIODW(&__g_pRegister->ALIVEGPIODETECTENBSETREG, DETECTENB_MASK);
	else
		WriteIODW(&__g_pRegister->ALIVEGPIODETECTENBRSTREG, DETECTENB_MASK);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of Alive GPIO's detection.
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@return		\b	CTRUE	indicate that Alive GPIO detect is enabled.\n
 *				\b	CFALSE	indicate that Alive GPIO detect is disabled.
 *	@see		NX_ALIVE_SetDetectEnable,
 *				NX_ALIVE_SetDetectMode,	NX_ALIVE_GetDetectMode,
 *				NX_ALIVE_GetVDDPWRTOGGLE
 */
CBOOL	NX_ALIVE_GetDetectEnable( U32 BitNumber )
{
	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIODETECTENBREADREG) >> BitNumber) & 0x01);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set Alive GPIO's detection mode.
 *	@param[in]	DetectMode	Select detection mode to chage.
 *	@param[in]	BitNumber	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@param[in]	bEnable		\b	CTRUE	indicate that Alive GPIO's detect mode enable.\n
 *							\b	CFALSE	indicate that Alive GPIO's detect mode disable.
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *	@see		NX_ALIVE_SetDetectEnable,	NX_ALIVE_GetDetectEnable,
 *											NX_ALIVE_GetDetectMode,
 *				NX_ALIVE_GetVDDPWRTOGGLE
 */
void	NX_ALIVE_SetDetectMode( NX_ALIVE_DETECTMODE DetectMode, U32 BitNumber, CBOOL bEnable )
{
	volatile U32	*pSetReg=0;
	volatile U32	*pRstReg=0;

	NX_ASSERT( NX_ALIVE_DETECTMODE_SYNC_HIGHLEVEL >= DetectMode );
	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( (0==bEnable) || (1==bEnable) );
	NX_ASSERT( CNULL != __g_pRegister );

	switch( DetectMode )
	{
	case	NX_ALIVE_DETECTMODE_ASYNC_LOWLEVEL:

			pSetReg = &__g_pRegister->ALIVEGPIOASYNCDETECTMODESETREG0;
			pRstReg = &__g_pRegister->ALIVEGPIOASYNCDETECTMODERSTREG0;

			break;

	case	NX_ALIVE_DETECTMODE_ASYNC_HIGHLEVEL:

			pSetReg = &__g_pRegister->ALIVEGPIOASYNCDETECTMODESETREG1;
			pRstReg = &__g_pRegister->ALIVEGPIOASYNCDETECTMODERSTREG1;

			break;

	case	NX_ALIVE_DETECTMODE_SYNC_FALLINGEDGE:

			pSetReg = &__g_pRegister->ALIVEGPIODETECTMODESETREG0;
			pRstReg = &__g_pRegister->ALIVEGPIODETECTMODERSTREG0;

			break;

	case	NX_ALIVE_DETECTMODE_SYNC_RISINGEDGE:

			pSetReg = &__g_pRegister->ALIVEGPIODETECTMODESETREG1;
			pRstReg = &__g_pRegister->ALIVEGPIODETECTMODERSTREG1;

			break;

	case	NX_ALIVE_DETECTMODE_SYNC_LOWLEVEL:

			pSetReg = &__g_pRegister->ALIVEGPIODETECTMODESETREG2;
			pRstReg = &__g_pRegister->ALIVEGPIODETECTMODERSTREG2;

			break;

	case	NX_ALIVE_DETECTMODE_SYNC_HIGHLEVEL:

			pSetReg = &__g_pRegister->ALIVEGPIODETECTMODESETREG3;
			pRstReg = &__g_pRegister->ALIVEGPIODETECTMODERSTREG3;

			break;

	default:
			NX_ASSERT( CFALSE );
			break;
	}

	if( bEnable )	WriteIODW(pSetReg, (1UL << BitNumber));
	else			WriteIODW(pRstReg, (1UL << BitNumber));
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of Alive GPIO's detection mode.
 *	@param[in]	DetectMode	Select detection mode to check.
 *	@param[in]	BitNumber	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@return		\b	CTRUE	indicate that Alive GPIO's detect mode is enabled.\n
 *				\b	CFALSE	indicate that Alive GPIO's detect mode is disabled.
 *	@see		NX_ALIVE_SetDetectEnable,	NX_ALIVE_GetDetectEnable,
 *				NX_ALIVE_SetDetectMode,
 *				NX_ALIVE_GetVDDPWRTOGGLE
 */
CBOOL	NX_ALIVE_GetDetectMode( NX_ALIVE_DETECTMODE DetectMode, U32 BitNumber )
{
	NX_ASSERT( NX_ALIVE_DETECTMODE_SYNC_HIGHLEVEL >= DetectMode );
	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( CNULL != __g_pRegister );

	switch( DetectMode )
	{
	case	NX_ALIVE_DETECTMODE_ASYNC_LOWLEVEL:

			return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOLOWASYNCDETECTMODEREADREG) >> BitNumber) & 0x01);
			//break;

	case	NX_ALIVE_DETECTMODE_ASYNC_HIGHLEVEL:

			return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOHIGHASYNCDETECTMODEREADREG) >> BitNumber) & 0x01);
			//break;

	case	NX_ALIVE_DETECTMODE_SYNC_FALLINGEDGE:

			return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOFALLDETECTMODEREADREG) >> BitNumber) & 0x01);
			//break;

	case	NX_ALIVE_DETECTMODE_SYNC_RISINGEDGE:

			return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIORISEDETECTMODEREADREG) >> BitNumber) & 0x01);
			//break;

	case	NX_ALIVE_DETECTMODE_SYNC_LOWLEVEL:

			return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOLOWDETECTMODEREADREG) >> BitNumber) & 0x01);
			//break;

	case	NX_ALIVE_DETECTMODE_SYNC_HIGHLEVEL:

			return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOHIGHDETECTMODEREADREG) >> BitNumber) & 0x01);
			//break;

	default:
			NX_ASSERT( CFALSE );
			//break;
	}

	NX_ASSERT( CFALSE );
	return CFALSE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get state of VDDPWRTOGGLE pin.
 *	@return		\b	CTRUE	indicate that nVDDPWRTOGGLE pin is pushed.
 *				\b	CFALSE	indicate that nVDDPWRTOGGLE pin is NOT pushed.
 *	@see		NX_ALIVE_SetDetectEnable,	NX_ALIVE_GetDetectEnable,
 *				NX_ALIVE_SetDetectMode,		NX_ALIVE_GetDetectMode
 */
CBOOL	NX_ALIVE_GetVDDPWRTOGGLE( void )
{
	const U32 VDDPWRTOGGLE_BITPOS = 8;

	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->VDDCTRLREADREG) >> VDDPWRTOGGLE_BITPOS) & 0x01);
}

//------------------------------------------------------------------------------
// Output Setting Function
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
/**
 *	@brief		Set Alive GPIO's output mode.
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@param[in]	OutputEnb	\b	CTRUE	indicate that selected Alive GPIO's output mode is \b OUTPUT.\n
 *							\b	CFALSE	indicate that selected Alive GPIO's output mode is \b INPUT.
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *	@see									NX_ALIVE_GetOutputEnable,
 *				NX_ALIVE_SetOutputValue,	NX_ALIVE_GetOutputValue,
 *				NX_ALIVE_SetVDDPWRON,		NX_ALIVE_GetVDDPWRON,
 *				NX_ALIVE_GetVDDPWRON_DDR
 */
void	NX_ALIVE_SetOutputEnable( U32 BitNumber, CBOOL OutputEnb )
{
	register U32 PADOUTENB_MASK;

	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( (0==OutputEnb) || (1==OutputEnb) );
	NX_ASSERT( CNULL != __g_pRegister );

	PADOUTENB_MASK = (1UL << BitNumber);

	if( OutputEnb )
		WriteIODW(&__g_pRegister->ALIVEGPIOPADOUTENBSETREG, PADOUTENB_MASK);
	else
		WriteIODW(&__g_pRegister->ALIVEGPIOPADOUTENBRSTREG, PADOUTENB_MASK);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of Alive GPIO's output mode.
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@return		\b	CTRUE	indicate that selected Alive GPIO's output mode is \b OUTPUT.\n
 *				\b	CFALSE	indicate that selected Alive GPIO's output mode is \b INPUT.
 *	@see		NX_ALIVE_SetOutputEnable,
 *				NX_ALIVE_SetOutputValue,	NX_ALIVE_GetOutputValue,
 *				NX_ALIVE_SetVDDPWRON,		NX_ALIVE_GetVDDPWRON,
 *				NX_ALIVE_GetVDDPWRON_DDR
 */
CBOOL	NX_ALIVE_GetOutputEnable( U32 BitNumber )
{
	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOPADOUTENBREADREG) >> BitNumber) & 0x01);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set Alive GPIO's output value.
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@param[in]	Value		\b	CTRUE	indicate that selected Alive GPIO's output value is \b HIGH.\n
 *							\b	CFALSE	indicate that selected Alive GPIO's output value is \b LOW.
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting NX_ALIVE_SetScratchReg().\n
 *	@see		NX_ALIVE_SetOutputEnable,	NX_ALIVE_GetOutputEnable,
 *											NX_ALIVE_GetOutputValue,
 *				NX_ALIVE_SetVDDPWRON,		NX_ALIVE_GetVDDPWRON,
 *				NX_ALIVE_GetVDDPWRON_DDR
 */
void	NX_ALIVE_SetOutputValue( U32 BitNumber, CBOOL Value )
{
	register U32 PADOUT_MASK;

	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( (0==Value) || (1==Value) );
	NX_ASSERT( CNULL != __g_pRegister );

	PADOUT_MASK = (1UL << BitNumber);

	if( Value )
		WriteIODW(&__g_pRegister->ALIVEGPIOPADOUTSETREG, PADOUT_MASK);
	else
		WriteIODW(&__g_pRegister->ALIVEGPIOPADOUTRSTREG, PADOUT_MASK);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of Alive GPIO's output value.
 *	@param[in]	BitNumber	Alive GPIO ( 0 ~ 7 ).
 *	@return		\b	CTRUE	indicate that selected Alive GPIO's output value is \b HIGH.\n
 *				\b	CFALSE	indicate that selected Alive GPIO's output value is \b LOW.
 *	@see		NX_ALIVE_SetOutputEnable,	NX_ALIVE_GetOutputEnable,
 *				NX_ALIVE_SetOutputValue,
 *				NX_ALIVE_SetVDDPWRON,		NX_ALIVE_GetVDDPWRON,
 *				NX_ALIVE_GetVDDPWRON_DDR
 */
CBOOL	NX_ALIVE_GetOutputValue( U32 BitNumber )
{
	NX_ASSERT( 8 > BitNumber );
	NX_ASSERT( CNULL != __g_pRegister );

	return (CBOOL)((ReadIODW(&__g_pRegister->ALIVEGPIOPADOUTREADREG) >> BitNumber) & 0x01);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Set VDDPWRON pin's output value.
 *	@param[in]	bVDDPWRON		Set this as \b CTRUE to output VDDPWRON pin as HIGH(on).\n
 *								Set this as \b CFALSE to output VDDPWRON pin as LOW(off).
 *	@param[in]	bVDDPWRON_DDR	Set this as \b CTRUE to output VDDPWRON_DDR pin as HIGH(on).\n
 *								Set this as \b CFALSE to output VDDPWRON_DDR pin as LOW(off).
 *	@return		None.
 *	@remarks	User should set \b NX_ALIVE_SetWriteEnable( CTRUE ) before Setting this values().\n
 *	@see		NX_ALIVE_SetOutputEnable,	NX_ALIVE_GetOutputEnable,
 *				NX_ALIVE_SetOutputValue,	NX_ALIVE_GetOutputValue,
 *				NX_ALIVE_GetVDDPWRON ,		NX_ALIVE_GetVDDPWRON_DDR
 */
void	NX_ALIVE_SetVDDPWRON( CBOOL bVDDPWRON, CBOOL bVDDPWRON_DDR )
{
	const U32 VDDPWRON		= (1UL<<0);
	const U32 VDDPWRON_DDR	= (1UL<<1);

	register U32 regset = 0;
	register U32 regrst = 0;

	NX_ASSERT( CNULL != __g_pRegister );

	if( bVDDPWRON )			regset |= VDDPWRON;
	else					regrst |= VDDPWRON;

	if( bVDDPWRON_DDR )		regset |= VDDPWRON_DDR;
	else					regrst |= VDDPWRON_DDR;

	WriteIODW(&__g_pRegister->VDDCTRLSETREG, regset);
	WriteIODW(&__g_pRegister->VDDCTRLRSTREG, regrst);
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of VDDPWRON pin's output.
 *	@return		\b	CTRUE	indicate that selected VDDPWRON's output value is \b HIGH(on).\n
 *				\b	CFALSE	indicate that selected VDDPWRON's output value is \b LOW(off).
 *	@see		NX_ALIVE_SetOutputEnable,	NX_ALIVE_GetOutputEnable,
 *				NX_ALIVE_SetOutputValue,	NX_ALIVE_GetOutputValue,
 *				NX_ALIVE_SetVDDPWRON,
 *				NX_ALIVE_GetVDDPWRON_DDR
 */
CBOOL	NX_ALIVE_GetVDDPWRON( void )
{
	const U32 VDDPWRON		= (1UL<<0);

	NX_ASSERT( CNULL != __g_pRegister );

	return (ReadIODW(&__g_pRegister->VDDCTRLREADREG) & VDDPWRON) ? CTRUE : CFALSE;
}

//------------------------------------------------------------------------------
/**
 *	@brief		Get setting value of VDDPWRON_DDR pin's output.
 *	@return		\b	CTRUE	indicate that selected VDDPWRON_DDR's output value is \b HIGH(on).\n
 *				\b	CFALSE	indicate that selected VDDPWRON_DDR's output value is \b LOW(off).
 *	@see		NX_ALIVE_SetOutputEnable,	NX_ALIVE_GetOutputEnable,
 *				NX_ALIVE_SetOutputValue,	NX_ALIVE_GetOutputValue,
 *				NX_ALIVE_SetVDDPWRON,		NX_ALIVE_GetVDDPWRON
 */
CBOOL	NX_ALIVE_GetVDDPWRON_DDR( void )
{
	const U32 VDDPWRON_DDR	= (1UL<<1);

	NX_ASSERT( CNULL != __g_pRegister );

	return (ReadIODW(&__g_pRegister->VDDCTRLREADREG) & VDDPWRON_DDR) ? CTRUE : CFALSE;
}

void NX_ALIVE_SetVDDPWRONDelay( U32 Delay )
{
	register U32 ResetDelay = 0xFFFFFFFF;
	NX_ASSERT( CNULL != __g_pRegister );

	WriteIODW(&__g_pRegister->VDDOFFDELAYRSTREG, ResetDelay);
	WriteIODW(&__g_pRegister->VDDOFFDELAYSETREG, Delay);
}

U32 NX_ALIVE_GetVDDPWRONDelay( void )
{
	NX_ASSERT( CNULL != __g_pRegister );

	return ReadIODW(&__g_pRegister->VDDOFFDELAYREADREG);
}

U32 NX_ALIVE_GetVDDPWRONDelayCurrentCount( void )
{
	NX_ASSERT( CNULL != __g_pRegister );

	return ReadIODW(&__g_pRegister->VDDOFFDELAYTIMEREG);
}
