INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/user/Documents/GitHub/Digital-Systems-Design/Num 13/n0.13.srcs/sim_1/new/tb_counters.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_counter
