xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s001: Started on Dec 13, 2025 at 10:23:44 EST
xrun
	+xm64bit
	-sv
	-f ./../Topmodule/flist.f
		./../../03_verif/Topmodule/tb_Selection_Sort.sv
		./../../02_rtl/Control_unit.sv
		./../../02_rtl/Data_path.sv
		./../../02_rtl/RAM_addr.sv
		./../../02_rtl/SS_detect_edge.sv
		./../../02_rtl/RAM_read_data.sv
		./../../02_rtl/RAM_write_data.sv
		./../../02_rtl/Selection_Sort.sv
		./../../02_rtl/SinglePort_RAM.sv
		./../../02_rtl/Update_I.sv
		./../../02_rtl/Update_J.sv
		./../../02_rtl/Update_MIN.sv
		./../../02_rtl/Block_Read_data.sv
		./../../02_rtl/Block_Write_data.sv
		./../../02_rtl/Block_Addr.sv
	-top tb_Selection_Sort
	-access +rwc
	-clean
	-log ./../Topmodule/Xcelium/compile.log
	+nctimescale+1ns/1ps
	+ntb_random_seed=automatic
	-allowredefinition
	-v93

   User defined plus("+") options:
	+ntb_random_seed=automatic

xrun: *W,OPDEPRREN: Command Line Option (+nctimescale+1ns/1ps) is deprecated. Use (+xmtimescale+1ns/1ps) instead.
xrun: *N,CLEAN: Removing existing directory ./xcelium.d.
file: ./../../03_verif/Topmodule/tb_Selection_Sort.sv
	module worklib.tb_Selection_Sort:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Control_unit.sv
	module worklib.Control_unit:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Data_path.sv
	module worklib.Data_path:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/RAM_addr.sv
	module worklib.RAM_addr:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/SS_detect_edge.sv
	module worklib.SS_detect_edge:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/RAM_read_data.sv
	module worklib.RAM_read_data:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/RAM_write_data.sv
	module worklib.RAM_write_data:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Selection_Sort.sv
	module worklib.Selection_Sort:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/SinglePort_RAM.sv
	module worklib.SinglePort_RAM:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Update_I.sv
	module worklib.Update_I:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Update_J.sv
	module worklib.Update_J:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Update_MIN.sv
	module worklib.Update_MIN:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Block_Read_data.sv
	module worklib.Block_Read_data:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Block_Write_data.sv
	module worklib.Block_Write_data:sv
		errors: 0, warnings: 0
file: ./../../02_rtl/Block_Addr.sv
	module worklib.Block_Addr:sv
		errors: 0, warnings: 0
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		tb_Selection_Sort
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Control_unit:sv <0x13357a3d>
			streams:   4, words:  8892
		worklib.RAM_write_data:sv <0x310942be>
			streams:   5, words:  1415
		worklib.Block_Write_data:sv <0x5dd7c8ff>
			streams:   7, words:  2206
		worklib.RAM_read_data:sv <0x68cc425e>
			streams:   7, words:  2009
		worklib.SS_detect_edge:sv <0x5d086954>
			streams:   4, words:   955
		worklib.Block_Read_data:sv <0x4da690ad>
			streams:  16, words:  5087
		worklib.RAM_addr:sv <0x5b9d7a9e>
			streams:   3, words:   739
		worklib.Block_Addr:sv <0x37c1bcbd>
			streams:   3, words:  1260
		worklib.Update_MIN:sv <0x07bf8b44>
			streams:   3, words:   718
		worklib.Update_J:sv <0x229f6b75>
			streams:  10, words:  2351
		worklib.Update_I:sv <0x7bb303b5>
			streams:  10, words:  2426
		worklib.Data_path:sv <0x492195c6>
			streams:  24, words:  7584
		worklib.Selection_Sort:sv <0x36b10cec>
			streams:  38, words:  8473
		worklib.tb_Selection_Sort:sv <0x1cafea06>
			streams:   9, words:  8352
		worklib.SinglePort_RAM:sv <0x39dde8bd>
			streams:   5, words:  1960
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                16      15
		Registers:             116     113
		Scalar wires:           92       -
		Vectored wires:         55       -
		Always blocks:          29      27
		Initial blocks:          3       3
		Cont. assignments:      24      24
		Pseudo assignments:     75      75
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb_Selection_Sort:sv
Loading snapshot worklib.tb_Selection_Sort:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /opt/cadence/XCELIUM2009/tools/xcelium/files/xmsimrc
xcelium> run
>>> Sending START...
>>> DONE received at time 23305000

===== RAM AFTER SORT =====
RAM[0] = 0b
RAM[1] = 14
RAM[2] = 28
RAM[3] = 3d
RAM[4] = 65
RAM[5] = 6e
RAM[6] = 80
RAM[7] = 90
RAM[8] = 95
RAM[9] = 98
RAM[10] = bd
RAM[11] = bf
RAM[12] = c4
RAM[13] = c5
RAM[14] = e2
RAM[15] = f2
>>> Saved sorted RAM to sorted_output.txt
Simulation complete via $finish(1) at time 23325 NS + 0
../Topmodule/tb_Selection_Sort.sv:71         $finish;
xcelium> exit
TOOL:	xrun(64)	20.09-s001: Exiting on Dec 13, 2025 at 10:23:47 EST  (total: 00:00:03)
