<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p732" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_732{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_732{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_732{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_732{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_732{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t6_732{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_732{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_732{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_732{left:69px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_732{left:69px;bottom:979px;letter-spacing:-0.15px;}
#tb_732{left:307px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_732{left:69px;bottom:962px;letter-spacing:-0.13px;}
#td_732{left:69px;bottom:936px;}
#te_732{left:95px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_732{left:95px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_732{left:95px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_732{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_732{left:95px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_732{left:95px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_732{left:69px;bottom:829px;}
#tl_732{left:95px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_732{left:95px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_732{left:95px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_732{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tp_732{left:69px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_732{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tr_732{left:69px;bottom:716px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#ts_732{left:69px;bottom:308px;letter-spacing:-0.09px;}
#tt_732{left:154px;bottom:308px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tu_732{left:69px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_732{left:69px;bottom:258px;}
#tw_732{left:95px;bottom:261px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tx_732{left:95px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_732{left:95px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tz_732{left:95px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_732{left:95px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_732{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t12_732{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t13_732{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t14_732{left:292px;bottom:364px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_732{left:393px;bottom:364px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_732{left:208px;bottom:591px;letter-spacing:-0.19px;word-spacing:-0.04px;}
#t17_732{left:208px;bottom:579px;letter-spacing:-0.18px;word-spacing:0.05px;}
#t18_732{left:595px;bottom:665px;letter-spacing:6.6px;}
#t19_732{left:699px;bottom:665px;}
#t1a_732{left:481px;bottom:664px;letter-spacing:-0.61px;}
#t1b_732{left:656px;bottom:665px;}
#t1c_732{left:683px;bottom:665px;}
#t1d_732{left:240px;bottom:403px;letter-spacing:0.11px;}
#t1e_732{left:257px;bottom:665px;letter-spacing:-0.16px;}
#t1f_732{left:670px;bottom:665px;}
#t1g_732{left:647px;bottom:665px;}
#t1h_732{left:492px;bottom:664px;letter-spacing:-0.25px;}
#t1i_732{left:636px;bottom:665px;}
#t1j_732{left:620px;bottom:665px;}
#t1k_732{left:273px;bottom:665px;letter-spacing:-0.61px;}
#t1l_732{left:303px;bottom:665px;letter-spacing:-0.61px;}
#t1m_732{left:290px;bottom:665px;letter-spacing:-0.61px;}
#t1n_732{left:208px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.05px;}
#t1o_732{left:208px;bottom:502px;letter-spacing:-0.16px;word-spacing:-0.05px;}
#t1p_732{left:208px;bottom:489px;letter-spacing:-0.16px;word-spacing:-0.05px;}
#t1q_732{left:208px;bottom:476px;letter-spacing:-0.16px;word-spacing:-0.05px;}
#t1r_732{left:208px;bottom:463px;letter-spacing:-0.18px;word-spacing:-0.05px;}
#t1s_732{left:208px;bottom:450px;letter-spacing:-0.18px;word-spacing:-0.05px;}
#t1t_732{left:208px;bottom:437px;letter-spacing:-0.18px;word-spacing:-0.05px;}
#t1u_732{left:208px;bottom:424px;letter-spacing:-0.18px;word-spacing:-0.05px;}
#t1v_732{left:340px;bottom:404px;letter-spacing:-0.22px;word-spacing:0.02px;}
#t1w_732{left:207px;bottom:558px;letter-spacing:-0.18px;word-spacing:0.04px;}
#t1x_732{left:207px;bottom:545px;letter-spacing:-0.18px;word-spacing:0.04px;}
#t1y_732{left:445px;bottom:664px;letter-spacing:-0.2px;}
#t1z_732{left:207px;bottom:532px;letter-spacing:-0.19px;word-spacing:0.05px;}
#t20_732{left:558px;bottom:403px;letter-spacing:-0.22px;word-spacing:0.01px;}

.s1_732{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_732{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_732{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_732{font-size:14px;font-family:Verdana_3e8;color:#0860A8;}
.s5_732{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_732{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_732{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_732{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_732{font-size:11px;font-family:Arial_3ed;color:#000;}
.sa_732{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts732" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg732Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg732" style="-webkit-user-select: none;"><object width="935" height="1210" data="732/732.svg" type="image/svg+xml" id="pdf732" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_732" class="t s1_732">20-18 </span><span id="t2_732" class="t s1_732">Vol. 3B </span>
<span id="t3_732" class="t s2_732">PERFORMANCE MONITORING </span>
<span id="t4_732" class="t s3_732">on Nehalem microarchitecture, and provides four general-purpose performance counters (IA32_PMC0, </span>
<span id="t5_732" class="t s3_732">IA32_PMC1, IA32_PMC2, IA32_PMC3) and three fixed-function performance counters (IA32_FIXED_CTR0, IA32_- </span>
<span id="t6_732" class="t s3_732">FIXED_CTR1, IA32_FIXED_CTR2) in the processor core. </span>
<span id="t7_732" class="t s3_732">Non-architectural performance monitoring in Intel Core i7 processor family uses the IA32_PERFEVTSELx MSR to </span>
<span id="t8_732" class="t s3_732">configure a set of non-architecture performance monitoring events to be counted by the corresponding general- </span>
<span id="t9_732" class="t s3_732">purpose performance counter. The list of non-architectural performance monitoring events can be found at: </span>
<span id="ta_732" class="t s4_732">https://perfmon-events.intel.com/ </span><span id="tb_732" class="t s3_732">. Non-architectural performance monitoring events fall into two broad catego- </span>
<span id="tc_732" class="t s3_732">ries: </span>
<span id="td_732" class="t s5_732">• </span><span id="te_732" class="t s3_732">Performance monitoring events in the processor core: These include many events that are similar to </span>
<span id="tf_732" class="t s3_732">performance monitoring events available to processor based on Intel Core microarchitecture. Additionally, </span>
<span id="tg_732" class="t s3_732">there are several enhancements in the performance monitoring capability for detecting microarchitectural </span>
<span id="th_732" class="t s3_732">conditions in the processor core or in the interaction of the processor core to the off-core sub-systems in the </span>
<span id="ti_732" class="t s3_732">physical processor package. The off-core sub-systems in the physical processor package is loosely referred to </span>
<span id="tj_732" class="t s3_732">as “uncore“. </span>
<span id="tk_732" class="t s5_732">• </span><span id="tl_732" class="t s3_732">Performance monitoring events in the uncore: The uncore sub-system is shared by more than one processor </span>
<span id="tm_732" class="t s3_732">cores in the physical processor package. It provides additional performance monitoring facility outside of </span>
<span id="tn_732" class="t s3_732">IA32_PMCx and performance monitoring events that are specific to the uncore sub-system. </span>
<span id="to_732" class="t s3_732">Architectural and non-architectural performance monitoring events in Intel Core i7 processor family support thread </span>
<span id="tp_732" class="t s3_732">qualification using bit 21 of IA32_PERFEVTSELx MSR. </span>
<span id="tq_732" class="t s3_732">The bit fields within each IA32_PERFEVTSELx MSR are defined in Figure 20-6 and described in Section 20.2.1.1 and </span>
<span id="tr_732" class="t s3_732">Section 20.2.3. </span>
<span id="ts_732" class="t s6_732">20.3.1.1 </span><span id="tt_732" class="t s6_732">Enhancements of Performance Monitoring in the Processor Core </span>
<span id="tu_732" class="t s3_732">The notable enhancements in the monitoring of performance events in the processor core include: </span>
<span id="tv_732" class="t s5_732">• </span><span id="tw_732" class="t s3_732">Four general purpose performance counters, IA32_PMCx, associated counter configuration MSRs, IA32_PERFE- </span>
<span id="tx_732" class="t s3_732">VTSELx, and global counter control MSR supporting simplified control of four counters. Each of the four </span>
<span id="ty_732" class="t s3_732">performance counter can support processor event based sampling (PEBS) and thread-qualification of architec- </span>
<span id="tz_732" class="t s3_732">tural and non-architectural performance events. Width of IA32_PMCx supported by hardware has been </span>
<span id="t10_732" class="t s3_732">increased. The width of counter reported by CPUID.0AH:EAX[23:16] is 48 bits. The PEBS facility in Nehalem </span>
<span id="t11_732" class="t s7_732">1. </span><span id="t12_732" class="t s7_732">Intel Xeon processor 5500 series and 3400 series are also based on Nehalem microarchitecture; the performance monitoring facili- </span>
<span id="t13_732" class="t s7_732">ties described in this section generally also apply. </span>
<span id="t14_732" class="t s8_732">Figure 20-14. </span><span id="t15_732" class="t s8_732">IA32_PERF_GLOBAL_STATUS MSR </span>
<span id="t16_732" class="t s9_732">CHG (R/W) </span>
<span id="t17_732" class="t s9_732">OVF_PMI (R/W) </span>
<span id="t18_732" class="t s9_732">87 </span><span id="t19_732" class="t s9_732">0 </span><span id="t1a_732" class="t s9_732">32 </span><span id="t1b_732" class="t s9_732">3 </span><span id="t1c_732" class="t s9_732">1 </span>
<span id="t1d_732" class="t sa_732">Reserved </span>
<span id="t1e_732" class="t s9_732">63 </span><span id="t1f_732" class="t s9_732">2 </span><span id="t1g_732" class="t s9_732">4 </span><span id="t1h_732" class="t s9_732">31 </span><span id="t1i_732" class="t s9_732">5 </span><span id="t1j_732" class="t s9_732">6 </span><span id="t1k_732" class="t s9_732">62 </span><span id="t1l_732" class="t s9_732">60 </span><span id="t1m_732" class="t s9_732">61 </span>
<span id="t1n_732" class="t s9_732">OVF_PC7 (R/O), if CCNT&gt;7 </span>
<span id="t1o_732" class="t s9_732">OVF_PC6 (R/O), if CCNT&gt;6 </span>
<span id="t1p_732" class="t s9_732">OVF_PC5 (R/O), if CCNT&gt;5 </span>
<span id="t1q_732" class="t s9_732">OVF_PC4 (R/O), if CCNT&gt;4 </span>
<span id="t1r_732" class="t s9_732">OVF_PC3 (R/O) </span>
<span id="t1s_732" class="t s9_732">OVF_PC2 (R/O) </span>
<span id="t1t_732" class="t s9_732">OVF_PC1 (R/O) </span>
<span id="t1u_732" class="t s9_732">OVF_PC0 (R/O) </span>
<span id="t1v_732" class="t s9_732">RESET Value — 00000000_00000000H </span>
<span id="t1w_732" class="t s9_732">OVF_FC2 (R/O) </span>
<span id="t1x_732" class="t s9_732">OVF_FC1 (R/O) </span>
<span id="t1y_732" class="t s9_732">353433 </span>
<span id="t1z_732" class="t s9_732">OVF_FC0 (R/O) </span>
<span id="t20_732" class="t s9_732">CCNT: CPUID.AH:EAX[15:8] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
