# Reading pref.tcl
# do SpinningDisk_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/SpinningDisk {D:/QUARTUS/SpinningDisk/SpinningDisk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:53 on Nov 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/SpinningDisk" D:/QUARTUS/SpinningDisk/SpinningDisk.v 
# -- Compiling module SpinningDisk
# 
# Top level modules:
# 	SpinningDisk
# End time: 21:29:53 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/SpinningDisk {D:/QUARTUS/SpinningDisk/Counter_3bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:54 on Nov 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/SpinningDisk" D:/QUARTUS/SpinningDisk/Counter_3bit.v 
# -- Compiling module Counter_3bit
# 
# Top level modules:
# 	Counter_3bit
# End time: 21:29:54 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/SpinningDisk {D:/QUARTUS/SpinningDisk/Seven_Seg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:54 on Nov 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/SpinningDisk" D:/QUARTUS/SpinningDisk/Seven_Seg.v 
# -- Compiling module Seven_Seg
# 
# Top level modules:
# 	Seven_Seg
# End time: 21:29:54 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/QUARTUS/SpinningDisk {D:/QUARTUS/SpinningDisk/tb_Spinning_Disk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:54 on Nov 30,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/QUARTUS/SpinningDisk" D:/QUARTUS/SpinningDisk/tb_Spinning_Disk.v 
# -- Compiling module tb_Spinning_Disk
# 
# Top level modules:
# 	tb_Spinning_Disk
# End time: 21:29:54 on Nov 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  tb_Spinning_Disk
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" tb_Spinning_Disk 
# Start time: 21:29:54 on Nov 30,2022
# Loading work.tb_Spinning_Disk
# Loading work.SpinningDisk
# Loading work.Counter_3bit
# Loading work.Seven_Seg
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Starting Simulation at 0 ns...
# nReset = 0 	 Start = 0 	 CLK = 0 	 SSeg = 00000000
# nReset = 0 	 Start = 0 	 CLK = 1 	 SSeg = 00000000
# nReset = 1 	 Start = 0 	 CLK = 0 	 SSeg = 00000000
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 00000000
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 00111010
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 00111010
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 00111100
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 00111100
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 10111000
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 10111000
# nReset = 1 	 Start = 0 	 CLK = 0 	 SSeg = 10111000
# nReset = 1 	 Start = 0 	 CLK = 1 	 SSeg = 00000000
# nReset = 1 	 Start = 0 	 CLK = 0 	 SSeg = 00000000
# nReset = 1 	 Start = 0 	 CLK = 1 	 SSeg = 00000000
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 00000000
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 00000000
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 00111010
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 00111010
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 00111100
# nReset = 1 	 Start = 1 	 CLK = 0 	 SSeg = 00111100
# nReset = 1 	 Start = 1 	 CLK = 1 	 SSeg = 10111000
# Finished Simulation at 88 ns...
# ** Note: $stop    : D:/QUARTUS/SpinningDisk/tb_Spinning_Disk.v(35)
#    Time: 88 ns  Iteration: 0  Instance: /tb_Spinning_Disk
# Break in Module tb_Spinning_Disk at D:/QUARTUS/SpinningDisk/tb_Spinning_Disk.v line 35
# End time: 21:33:49 on Nov 30,2022, Elapsed time: 0:03:55
# Errors: 0, Warnings: 0
