

================================================================
== Vitis HLS Report for 'Crypto_Pipeline_VITIS_LOOP_88_512'
================================================================
* Date:           Tue Mar  4 14:33:23 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  3.254 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2051|     2051|  16.408 us|  16.408 us|  2051|  2051|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_5  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %INTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %NTTTwiddleIn, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %INTTTwiddleIn, void @empty_2, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %NTTTwiddleIn, void @empty_2, i32 0, i32 0, void @empty_28, i32 1, i32 0, void @empty_28, void @empty_28, void @empty_28, i32 0, i32 0, i32 0, i32 0, void @empty_28, void @empty_28, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc120.2"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i12 %j" [Crypto.cpp:90]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%icmp_ln88 = icmp_eq  i12 %j_1, i12 2048" [Crypto.cpp:88]   --->   Operation 14 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.54ns)   --->   "%add_ln88 = add i12 %j_1, i12 1" [Crypto.cpp:88]   --->   Operation 15 'add' 'add_ln88' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc120.2.split, void %sw.epilog.loopexit10.exitStub" [Crypto.cpp:88]   --->   Operation 16 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i12 %j_1" [Crypto.cpp:90]   --->   Operation 17 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_8_cast = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i11, i2 2, i11 %trunc_ln90" [Crypto.cpp:90]   --->   Operation 18 'bitconcatenate' 'tmp_8_cast' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i13 %tmp_8_cast" [Crypto.cpp:90]   --->   Operation 19 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%NTTTwiddleIn_addr = getelementptr i32 %NTTTwiddleIn, i64 0, i64 %zext_ln90" [Crypto.cpp:90]   --->   Operation 20 'getelementptr' 'NTTTwiddleIn_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%INTTTwiddleIn_addr = getelementptr i32 %INTTTwiddleIn, i64 0, i64 %zext_ln90" [Crypto.cpp:91]   --->   Operation 21 'getelementptr' 'INTTTwiddleIn_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i13 %NTTTwiddleIn_addr" [Crypto.cpp:90]   --->   Operation 22 'load' 'NTTTwiddleIn_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6144> <RAM>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i13 %INTTTwiddleIn_addr" [Crypto.cpp:91]   --->   Operation 23 'load' 'INTTTwiddleIn_load' <Predicate = (!icmp_ln88)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6144> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln88 = store i12 %add_ln88, i12 %j" [Crypto.cpp:88]   --->   Operation 24 'store' 'store_ln88' <Predicate = (!icmp_ln88)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%NTTTwiddleIn_load = load i13 %NTTTwiddleIn_addr" [Crypto.cpp:90]   --->   Operation 25 'load' 'NTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%INTTTwiddleIn_load = load i13 %INTTTwiddleIn_addr" [Crypto.cpp:91]   --->   Operation 26 'load' 'INTTTwiddleIn_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6144> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i12 %j_1" [Crypto.cpp:88]   --->   Operation 27 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_28" [Crypto.cpp:89]   --->   Operation 28 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln88 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048" [Crypto.cpp:88]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln88 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [Crypto.cpp:88]   --->   Operation 30 'specloopname' 'specloopname_ln88' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%NTTTWiddleRAM_2_addr = getelementptr i32 %NTTTWiddleRAM_2, i64 0, i64 %zext_ln88" [Crypto.cpp:90]   --->   Operation 31 'getelementptr' 'NTTTWiddleRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln90 = store i32 %NTTTwiddleIn_load, i11 %NTTTWiddleRAM_2_addr" [Crypto.cpp:90]   --->   Operation 32 'store' 'store_ln90' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%INTTTWiddleRAM_2_addr = getelementptr i32 %INTTTWiddleRAM_2, i64 0, i64 %zext_ln88" [Crypto.cpp:91]   --->   Operation 33 'getelementptr' 'INTTTWiddleRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln91 = store i32 %INTTTwiddleIn_load, i11 %INTTTWiddleRAM_2_addr" [Crypto.cpp:91]   --->   Operation 34 'store' 'store_ln91' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln88 = br void %for.inc120.2" [Crypto.cpp:88]   --->   Operation 35 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 2.160ns.

 <State 1>: 3.254ns
The critical path consists of the following:
	'alloca' operation ('j') [5]  (0.000 ns)
	'load' operation ('j', Crypto.cpp:90) on local variable 'j' [13]  (0.000 ns)
	'getelementptr' operation ('NTTTwiddleIn_addr', Crypto.cpp:90) [26]  (0.000 ns)
	'load' operation ('NTTTwiddleIn_load', Crypto.cpp:90) on array 'NTTTwiddleIn' [28]  (3.254 ns)

 <State 2>: 3.254ns
The critical path consists of the following:
	'load' operation ('NTTTwiddleIn_load', Crypto.cpp:90) on array 'NTTTwiddleIn' [28]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('NTTTWiddleRAM_2_addr', Crypto.cpp:90) [22]  (0.000 ns)
	'store' operation ('store_ln90', Crypto.cpp:90) of variable 'NTTTwiddleIn_load', Crypto.cpp:90 on array 'NTTTWiddleRAM_2' [29]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
