{
  "module_name": "nic1_qm1_regs.h",
  "hash_id": "e0757cb3b86a4890fc7ff58b8958cd9e369023387d26e630c2f1cdeb4333c53c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/nic1_qm1_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_NIC1_QM1_REGS_H_\n#define ASIC_REG_NIC1_QM1_REGS_H_\n\n \n\n#define mmNIC1_QM1_GLBL_CFG0                                         0xD22000\n\n#define mmNIC1_QM1_GLBL_CFG1                                         0xD22004\n\n#define mmNIC1_QM1_GLBL_PROT                                         0xD22008\n\n#define mmNIC1_QM1_GLBL_ERR_CFG                                      0xD2200C\n\n#define mmNIC1_QM1_GLBL_SECURE_PROPS_0                               0xD22010\n\n#define mmNIC1_QM1_GLBL_SECURE_PROPS_1                               0xD22014\n\n#define mmNIC1_QM1_GLBL_SECURE_PROPS_2                               0xD22018\n\n#define mmNIC1_QM1_GLBL_SECURE_PROPS_3                               0xD2201C\n\n#define mmNIC1_QM1_GLBL_SECURE_PROPS_4                               0xD22020\n\n#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_0                           0xD22024\n\n#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_1                           0xD22028\n\n#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_2                           0xD2202C\n\n#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_3                           0xD22030\n\n#define mmNIC1_QM1_GLBL_NON_SECURE_PROPS_4                           0xD22034\n\n#define mmNIC1_QM1_GLBL_STS0                                         0xD22038\n\n#define mmNIC1_QM1_GLBL_STS1_0                                       0xD22040\n\n#define mmNIC1_QM1_GLBL_STS1_1                                       0xD22044\n\n#define mmNIC1_QM1_GLBL_STS1_2                                       0xD22048\n\n#define mmNIC1_QM1_GLBL_STS1_3                                       0xD2204C\n\n#define mmNIC1_QM1_GLBL_STS1_4                                       0xD22050\n\n#define mmNIC1_QM1_GLBL_MSG_EN_0                                     0xD22054\n\n#define mmNIC1_QM1_GLBL_MSG_EN_1                                     0xD22058\n\n#define mmNIC1_QM1_GLBL_MSG_EN_2                                     0xD2205C\n\n#define mmNIC1_QM1_GLBL_MSG_EN_3                                     0xD22060\n\n#define mmNIC1_QM1_GLBL_MSG_EN_4                                     0xD22068\n\n#define mmNIC1_QM1_PQ_BASE_LO_0                                      0xD22070\n\n#define mmNIC1_QM1_PQ_BASE_LO_1                                      0xD22074\n\n#define mmNIC1_QM1_PQ_BASE_LO_2                                      0xD22078\n\n#define mmNIC1_QM1_PQ_BASE_LO_3                                      0xD2207C\n\n#define mmNIC1_QM1_PQ_BASE_HI_0                                      0xD22080\n\n#define mmNIC1_QM1_PQ_BASE_HI_1                                      0xD22084\n\n#define mmNIC1_QM1_PQ_BASE_HI_2                                      0xD22088\n\n#define mmNIC1_QM1_PQ_BASE_HI_3                                      0xD2208C\n\n#define mmNIC1_QM1_PQ_SIZE_0                                         0xD22090\n\n#define mmNIC1_QM1_PQ_SIZE_1                                         0xD22094\n\n#define mmNIC1_QM1_PQ_SIZE_2                                         0xD22098\n\n#define mmNIC1_QM1_PQ_SIZE_3                                         0xD2209C\n\n#define mmNIC1_QM1_PQ_PI_0                                           0xD220A0\n\n#define mmNIC1_QM1_PQ_PI_1                                           0xD220A4\n\n#define mmNIC1_QM1_PQ_PI_2                                           0xD220A8\n\n#define mmNIC1_QM1_PQ_PI_3                                           0xD220AC\n\n#define mmNIC1_QM1_PQ_CI_0                                           0xD220B0\n\n#define mmNIC1_QM1_PQ_CI_1                                           0xD220B4\n\n#define mmNIC1_QM1_PQ_CI_2                                           0xD220B8\n\n#define mmNIC1_QM1_PQ_CI_3                                           0xD220BC\n\n#define mmNIC1_QM1_PQ_CFG0_0                                         0xD220C0\n\n#define mmNIC1_QM1_PQ_CFG0_1                                         0xD220C4\n\n#define mmNIC1_QM1_PQ_CFG0_2                                         0xD220C8\n\n#define mmNIC1_QM1_PQ_CFG0_3                                         0xD220CC\n\n#define mmNIC1_QM1_PQ_CFG1_0                                         0xD220D0\n\n#define mmNIC1_QM1_PQ_CFG1_1                                         0xD220D4\n\n#define mmNIC1_QM1_PQ_CFG1_2                                         0xD220D8\n\n#define mmNIC1_QM1_PQ_CFG1_3                                         0xD220DC\n\n#define mmNIC1_QM1_PQ_ARUSER_31_11_0                                 0xD220E0\n\n#define mmNIC1_QM1_PQ_ARUSER_31_11_1                                 0xD220E4\n\n#define mmNIC1_QM1_PQ_ARUSER_31_11_2                                 0xD220E8\n\n#define mmNIC1_QM1_PQ_ARUSER_31_11_3                                 0xD220EC\n\n#define mmNIC1_QM1_PQ_STS0_0                                         0xD220F0\n\n#define mmNIC1_QM1_PQ_STS0_1                                         0xD220F4\n\n#define mmNIC1_QM1_PQ_STS0_2                                         0xD220F8\n\n#define mmNIC1_QM1_PQ_STS0_3                                         0xD220FC\n\n#define mmNIC1_QM1_PQ_STS1_0                                         0xD22100\n\n#define mmNIC1_QM1_PQ_STS1_1                                         0xD22104\n\n#define mmNIC1_QM1_PQ_STS1_2                                         0xD22108\n\n#define mmNIC1_QM1_PQ_STS1_3                                         0xD2210C\n\n#define mmNIC1_QM1_CQ_CFG0_0                                         0xD22110\n\n#define mmNIC1_QM1_CQ_CFG0_1                                         0xD22114\n\n#define mmNIC1_QM1_CQ_CFG0_2                                         0xD22118\n\n#define mmNIC1_QM1_CQ_CFG0_3                                         0xD2211C\n\n#define mmNIC1_QM1_CQ_CFG0_4                                         0xD22120\n\n#define mmNIC1_QM1_CQ_CFG1_0                                         0xD22124\n\n#define mmNIC1_QM1_CQ_CFG1_1                                         0xD22128\n\n#define mmNIC1_QM1_CQ_CFG1_2                                         0xD2212C\n\n#define mmNIC1_QM1_CQ_CFG1_3                                         0xD22130\n\n#define mmNIC1_QM1_CQ_CFG1_4                                         0xD22134\n\n#define mmNIC1_QM1_CQ_ARUSER_31_11_0                                 0xD22138\n\n#define mmNIC1_QM1_CQ_ARUSER_31_11_1                                 0xD2213C\n\n#define mmNIC1_QM1_CQ_ARUSER_31_11_2                                 0xD22140\n\n#define mmNIC1_QM1_CQ_ARUSER_31_11_3                                 0xD22144\n\n#define mmNIC1_QM1_CQ_ARUSER_31_11_4                                 0xD22148\n\n#define mmNIC1_QM1_CQ_STS0_0                                         0xD2214C\n\n#define mmNIC1_QM1_CQ_STS0_1                                         0xD22150\n\n#define mmNIC1_QM1_CQ_STS0_2                                         0xD22154\n\n#define mmNIC1_QM1_CQ_STS0_3                                         0xD22158\n\n#define mmNIC1_QM1_CQ_STS0_4                                         0xD2215C\n\n#define mmNIC1_QM1_CQ_STS1_0                                         0xD22160\n\n#define mmNIC1_QM1_CQ_STS1_1                                         0xD22164\n\n#define mmNIC1_QM1_CQ_STS1_2                                         0xD22168\n\n#define mmNIC1_QM1_CQ_STS1_3                                         0xD2216C\n\n#define mmNIC1_QM1_CQ_STS1_4                                         0xD22170\n\n#define mmNIC1_QM1_CQ_PTR_LO_0                                       0xD22174\n\n#define mmNIC1_QM1_CQ_PTR_HI_0                                       0xD22178\n\n#define mmNIC1_QM1_CQ_TSIZE_0                                        0xD2217C\n\n#define mmNIC1_QM1_CQ_CTL_0                                          0xD22180\n\n#define mmNIC1_QM1_CQ_PTR_LO_1                                       0xD22184\n\n#define mmNIC1_QM1_CQ_PTR_HI_1                                       0xD22188\n\n#define mmNIC1_QM1_CQ_TSIZE_1                                        0xD2218C\n\n#define mmNIC1_QM1_CQ_CTL_1                                          0xD22190\n\n#define mmNIC1_QM1_CQ_PTR_LO_2                                       0xD22194\n\n#define mmNIC1_QM1_CQ_PTR_HI_2                                       0xD22198\n\n#define mmNIC1_QM1_CQ_TSIZE_2                                        0xD2219C\n\n#define mmNIC1_QM1_CQ_CTL_2                                          0xD221A0\n\n#define mmNIC1_QM1_CQ_PTR_LO_3                                       0xD221A4\n\n#define mmNIC1_QM1_CQ_PTR_HI_3                                       0xD221A8\n\n#define mmNIC1_QM1_CQ_TSIZE_3                                        0xD221AC\n\n#define mmNIC1_QM1_CQ_CTL_3                                          0xD221B0\n\n#define mmNIC1_QM1_CQ_PTR_LO_4                                       0xD221B4\n\n#define mmNIC1_QM1_CQ_PTR_HI_4                                       0xD221B8\n\n#define mmNIC1_QM1_CQ_TSIZE_4                                        0xD221BC\n\n#define mmNIC1_QM1_CQ_CTL_4                                          0xD221C0\n\n#define mmNIC1_QM1_CQ_PTR_LO_STS_0                                   0xD221C4\n\n#define mmNIC1_QM1_CQ_PTR_LO_STS_1                                   0xD221C8\n\n#define mmNIC1_QM1_CQ_PTR_LO_STS_2                                   0xD221CC\n\n#define mmNIC1_QM1_CQ_PTR_LO_STS_3                                   0xD221D0\n\n#define mmNIC1_QM1_CQ_PTR_LO_STS_4                                   0xD221D4\n\n#define mmNIC1_QM1_CQ_PTR_HI_STS_0                                   0xD221D8\n\n#define mmNIC1_QM1_CQ_PTR_HI_STS_1                                   0xD221DC\n\n#define mmNIC1_QM1_CQ_PTR_HI_STS_2                                   0xD221E0\n\n#define mmNIC1_QM1_CQ_PTR_HI_STS_3                                   0xD221E4\n\n#define mmNIC1_QM1_CQ_PTR_HI_STS_4                                   0xD221E8\n\n#define mmNIC1_QM1_CQ_TSIZE_STS_0                                    0xD221EC\n\n#define mmNIC1_QM1_CQ_TSIZE_STS_1                                    0xD221F0\n\n#define mmNIC1_QM1_CQ_TSIZE_STS_2                                    0xD221F4\n\n#define mmNIC1_QM1_CQ_TSIZE_STS_3                                    0xD221F8\n\n#define mmNIC1_QM1_CQ_TSIZE_STS_4                                    0xD221FC\n\n#define mmNIC1_QM1_CQ_CTL_STS_0                                      0xD22200\n\n#define mmNIC1_QM1_CQ_CTL_STS_1                                      0xD22204\n\n#define mmNIC1_QM1_CQ_CTL_STS_2                                      0xD22208\n\n#define mmNIC1_QM1_CQ_CTL_STS_3                                      0xD2220C\n\n#define mmNIC1_QM1_CQ_CTL_STS_4                                      0xD22210\n\n#define mmNIC1_QM1_CQ_IFIFO_CNT_0                                    0xD22214\n\n#define mmNIC1_QM1_CQ_IFIFO_CNT_1                                    0xD22218\n\n#define mmNIC1_QM1_CQ_IFIFO_CNT_2                                    0xD2221C\n\n#define mmNIC1_QM1_CQ_IFIFO_CNT_3                                    0xD22220\n\n#define mmNIC1_QM1_CQ_IFIFO_CNT_4                                    0xD22224\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_LO_0                            0xD22228\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_LO_1                            0xD2222C\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_LO_2                            0xD22230\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_LO_3                            0xD22234\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_LO_4                            0xD22238\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_HI_0                            0xD2223C\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_HI_1                            0xD22240\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_HI_2                            0xD22244\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_HI_3                            0xD22248\n\n#define mmNIC1_QM1_CP_MSG_BASE0_ADDR_HI_4                            0xD2224C\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_LO_0                            0xD22250\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_LO_1                            0xD22254\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_LO_2                            0xD22258\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_LO_3                            0xD2225C\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_LO_4                            0xD22260\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_HI_0                            0xD22264\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_HI_1                            0xD22268\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_HI_2                            0xD2226C\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_HI_3                            0xD22270\n\n#define mmNIC1_QM1_CP_MSG_BASE1_ADDR_HI_4                            0xD22274\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_LO_0                            0xD22278\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_LO_1                            0xD2227C\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_LO_2                            0xD22280\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_LO_3                            0xD22284\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_LO_4                            0xD22288\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_HI_0                            0xD2228C\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_HI_1                            0xD22290\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_HI_2                            0xD22294\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_HI_3                            0xD22298\n\n#define mmNIC1_QM1_CP_MSG_BASE2_ADDR_HI_4                            0xD2229C\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_LO_0                            0xD222A0\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_LO_1                            0xD222A4\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_LO_2                            0xD222A8\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_LO_3                            0xD222AC\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_LO_4                            0xD222B0\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_HI_0                            0xD222B4\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_HI_1                            0xD222B8\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_HI_2                            0xD222BC\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_HI_3                            0xD222C0\n\n#define mmNIC1_QM1_CP_MSG_BASE3_ADDR_HI_4                            0xD222C4\n\n#define mmNIC1_QM1_CP_LDMA_TSIZE_OFFSET_0                            0xD222C8\n\n#define mmNIC1_QM1_CP_LDMA_TSIZE_OFFSET_1                            0xD222CC\n\n#define mmNIC1_QM1_CP_LDMA_TSIZE_OFFSET_2                            0xD222D0\n\n#define mmNIC1_QM1_CP_LDMA_TSIZE_OFFSET_3                            0xD222D4\n\n#define mmNIC1_QM1_CP_LDMA_TSIZE_OFFSET_4                            0xD222D8\n\n#define mmNIC1_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_0                      0xD222E0\n\n#define mmNIC1_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_1                      0xD222E4\n\n#define mmNIC1_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_2                      0xD222E8\n\n#define mmNIC1_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_3                      0xD222EC\n\n#define mmNIC1_QM1_CP_LDMA_SRC_BASE_LO_OFFSET_4                      0xD222F0\n\n#define mmNIC1_QM1_CP_LDMA_DST_BASE_LO_OFFSET_0                      0xD222F4\n\n#define mmNIC1_QM1_CP_LDMA_DST_BASE_LO_OFFSET_1                      0xD222F8\n\n#define mmNIC1_QM1_CP_LDMA_DST_BASE_LO_OFFSET_2                      0xD222FC\n\n#define mmNIC1_QM1_CP_LDMA_DST_BASE_LO_OFFSET_3                      0xD22300\n\n#define mmNIC1_QM1_CP_LDMA_DST_BASE_LO_OFFSET_4                      0xD22304\n\n#define mmNIC1_QM1_CP_FENCE0_RDATA_0                                 0xD22308\n\n#define mmNIC1_QM1_CP_FENCE0_RDATA_1                                 0xD2230C\n\n#define mmNIC1_QM1_CP_FENCE0_RDATA_2                                 0xD22310\n\n#define mmNIC1_QM1_CP_FENCE0_RDATA_3                                 0xD22314\n\n#define mmNIC1_QM1_CP_FENCE0_RDATA_4                                 0xD22318\n\n#define mmNIC1_QM1_CP_FENCE1_RDATA_0                                 0xD2231C\n\n#define mmNIC1_QM1_CP_FENCE1_RDATA_1                                 0xD22320\n\n#define mmNIC1_QM1_CP_FENCE1_RDATA_2                                 0xD22324\n\n#define mmNIC1_QM1_CP_FENCE1_RDATA_3                                 0xD22328\n\n#define mmNIC1_QM1_CP_FENCE1_RDATA_4                                 0xD2232C\n\n#define mmNIC1_QM1_CP_FENCE2_RDATA_0                                 0xD22330\n\n#define mmNIC1_QM1_CP_FENCE2_RDATA_1                                 0xD22334\n\n#define mmNIC1_QM1_CP_FENCE2_RDATA_2                                 0xD22338\n\n#define mmNIC1_QM1_CP_FENCE2_RDATA_3                                 0xD2233C\n\n#define mmNIC1_QM1_CP_FENCE2_RDATA_4                                 0xD22340\n\n#define mmNIC1_QM1_CP_FENCE3_RDATA_0                                 0xD22344\n\n#define mmNIC1_QM1_CP_FENCE3_RDATA_1                                 0xD22348\n\n#define mmNIC1_QM1_CP_FENCE3_RDATA_2                                 0xD2234C\n\n#define mmNIC1_QM1_CP_FENCE3_RDATA_3                                 0xD22350\n\n#define mmNIC1_QM1_CP_FENCE3_RDATA_4                                 0xD22354\n\n#define mmNIC1_QM1_CP_FENCE0_CNT_0                                   0xD22358\n\n#define mmNIC1_QM1_CP_FENCE0_CNT_1                                   0xD2235C\n\n#define mmNIC1_QM1_CP_FENCE0_CNT_2                                   0xD22360\n\n#define mmNIC1_QM1_CP_FENCE0_CNT_3                                   0xD22364\n\n#define mmNIC1_QM1_CP_FENCE0_CNT_4                                   0xD22368\n\n#define mmNIC1_QM1_CP_FENCE1_CNT_0                                   0xD2236C\n\n#define mmNIC1_QM1_CP_FENCE1_CNT_1                                   0xD22370\n\n#define mmNIC1_QM1_CP_FENCE1_CNT_2                                   0xD22374\n\n#define mmNIC1_QM1_CP_FENCE1_CNT_3                                   0xD22378\n\n#define mmNIC1_QM1_CP_FENCE1_CNT_4                                   0xD2237C\n\n#define mmNIC1_QM1_CP_FENCE2_CNT_0                                   0xD22380\n\n#define mmNIC1_QM1_CP_FENCE2_CNT_1                                   0xD22384\n\n#define mmNIC1_QM1_CP_FENCE2_CNT_2                                   0xD22388\n\n#define mmNIC1_QM1_CP_FENCE2_CNT_3                                   0xD2238C\n\n#define mmNIC1_QM1_CP_FENCE2_CNT_4                                   0xD22390\n\n#define mmNIC1_QM1_CP_FENCE3_CNT_0                                   0xD22394\n\n#define mmNIC1_QM1_CP_FENCE3_CNT_1                                   0xD22398\n\n#define mmNIC1_QM1_CP_FENCE3_CNT_2                                   0xD2239C\n\n#define mmNIC1_QM1_CP_FENCE3_CNT_3                                   0xD223A0\n\n#define mmNIC1_QM1_CP_FENCE3_CNT_4                                   0xD223A4\n\n#define mmNIC1_QM1_CP_STS_0                                          0xD223A8\n\n#define mmNIC1_QM1_CP_STS_1                                          0xD223AC\n\n#define mmNIC1_QM1_CP_STS_2                                          0xD223B0\n\n#define mmNIC1_QM1_CP_STS_3                                          0xD223B4\n\n#define mmNIC1_QM1_CP_STS_4                                          0xD223B8\n\n#define mmNIC1_QM1_CP_CURRENT_INST_LO_0                              0xD223BC\n\n#define mmNIC1_QM1_CP_CURRENT_INST_LO_1                              0xD223C0\n\n#define mmNIC1_QM1_CP_CURRENT_INST_LO_2                              0xD223C4\n\n#define mmNIC1_QM1_CP_CURRENT_INST_LO_3                              0xD223C8\n\n#define mmNIC1_QM1_CP_CURRENT_INST_LO_4                              0xD223CC\n\n#define mmNIC1_QM1_CP_CURRENT_INST_HI_0                              0xD223D0\n\n#define mmNIC1_QM1_CP_CURRENT_INST_HI_1                              0xD223D4\n\n#define mmNIC1_QM1_CP_CURRENT_INST_HI_2                              0xD223D8\n\n#define mmNIC1_QM1_CP_CURRENT_INST_HI_3                              0xD223DC\n\n#define mmNIC1_QM1_CP_CURRENT_INST_HI_4                              0xD223E0\n\n#define mmNIC1_QM1_CP_BARRIER_CFG_0                                  0xD223F4\n\n#define mmNIC1_QM1_CP_BARRIER_CFG_1                                  0xD223F8\n\n#define mmNIC1_QM1_CP_BARRIER_CFG_2                                  0xD223FC\n\n#define mmNIC1_QM1_CP_BARRIER_CFG_3                                  0xD22400\n\n#define mmNIC1_QM1_CP_BARRIER_CFG_4                                  0xD22404\n\n#define mmNIC1_QM1_CP_DBG_0_0                                        0xD22408\n\n#define mmNIC1_QM1_CP_DBG_0_1                                        0xD2240C\n\n#define mmNIC1_QM1_CP_DBG_0_2                                        0xD22410\n\n#define mmNIC1_QM1_CP_DBG_0_3                                        0xD22414\n\n#define mmNIC1_QM1_CP_DBG_0_4                                        0xD22418\n\n#define mmNIC1_QM1_CP_ARUSER_31_11_0                                 0xD2241C\n\n#define mmNIC1_QM1_CP_ARUSER_31_11_1                                 0xD22420\n\n#define mmNIC1_QM1_CP_ARUSER_31_11_2                                 0xD22424\n\n#define mmNIC1_QM1_CP_ARUSER_31_11_3                                 0xD22428\n\n#define mmNIC1_QM1_CP_ARUSER_31_11_4                                 0xD2242C\n\n#define mmNIC1_QM1_CP_AWUSER_31_11_0                                 0xD22430\n\n#define mmNIC1_QM1_CP_AWUSER_31_11_1                                 0xD22434\n\n#define mmNIC1_QM1_CP_AWUSER_31_11_2                                 0xD22438\n\n#define mmNIC1_QM1_CP_AWUSER_31_11_3                                 0xD2243C\n\n#define mmNIC1_QM1_CP_AWUSER_31_11_4                                 0xD22440\n\n#define mmNIC1_QM1_ARB_CFG_0                                         0xD22A00\n\n#define mmNIC1_QM1_ARB_CHOISE_Q_PUSH                                 0xD22A04\n\n#define mmNIC1_QM1_ARB_WRR_WEIGHT_0                                  0xD22A08\n\n#define mmNIC1_QM1_ARB_WRR_WEIGHT_1                                  0xD22A0C\n\n#define mmNIC1_QM1_ARB_WRR_WEIGHT_2                                  0xD22A10\n\n#define mmNIC1_QM1_ARB_WRR_WEIGHT_3                                  0xD22A14\n\n#define mmNIC1_QM1_ARB_CFG_1                                         0xD22A18\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_0                              0xD22A20\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_1                              0xD22A24\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_2                              0xD22A28\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_3                              0xD22A2C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_4                              0xD22A30\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_5                              0xD22A34\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_6                              0xD22A38\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_7                              0xD22A3C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_8                              0xD22A40\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_9                              0xD22A44\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_10                             0xD22A48\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_11                             0xD22A4C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_12                             0xD22A50\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_13                             0xD22A54\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_14                             0xD22A58\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_15                             0xD22A5C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_16                             0xD22A60\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_17                             0xD22A64\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_18                             0xD22A68\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_19                             0xD22A6C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_20                             0xD22A70\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_21                             0xD22A74\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_22                             0xD22A78\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_23                             0xD22A7C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_24                             0xD22A80\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_25                             0xD22A84\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_26                             0xD22A88\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_27                             0xD22A8C\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_28                             0xD22A90\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_29                             0xD22A94\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_30                             0xD22A98\n\n#define mmNIC1_QM1_ARB_MST_AVAIL_CRED_31                             0xD22A9C\n\n#define mmNIC1_QM1_ARB_MST_CRED_INC                                  0xD22AA0\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_0                        0xD22AA4\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_1                        0xD22AA8\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_2                        0xD22AAC\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_3                        0xD22AB0\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_4                        0xD22AB4\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_5                        0xD22AB8\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_6                        0xD22ABC\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_7                        0xD22AC0\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_8                        0xD22AC4\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_9                        0xD22AC8\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_10                       0xD22ACC\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_11                       0xD22AD0\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_12                       0xD22AD4\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_13                       0xD22AD8\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_14                       0xD22ADC\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_15                       0xD22AE0\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_16                       0xD22AE4\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_17                       0xD22AE8\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_18                       0xD22AEC\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_19                       0xD22AF0\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_20                       0xD22AF4\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_21                       0xD22AF8\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_22                       0xD22AFC\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_23                       0xD22B00\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_24                       0xD22B04\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_25                       0xD22B08\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_26                       0xD22B0C\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_27                       0xD22B10\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_28                       0xD22B14\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_29                       0xD22B18\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_30                       0xD22B1C\n\n#define mmNIC1_QM1_ARB_MST_CHOISE_PUSH_OFST_31                       0xD22B20\n\n#define mmNIC1_QM1_ARB_SLV_MASTER_INC_CRED_OFST                      0xD22B28\n\n#define mmNIC1_QM1_ARB_MST_SLAVE_EN                                  0xD22B2C\n\n#define mmNIC1_QM1_ARB_MST_QUIET_PER                                 0xD22B34\n\n#define mmNIC1_QM1_ARB_SLV_CHOISE_WDT                                0xD22B38\n\n#define mmNIC1_QM1_ARB_SLV_ID                                        0xD22B3C\n\n#define mmNIC1_QM1_ARB_MSG_MAX_INFLIGHT                              0xD22B44\n\n#define mmNIC1_QM1_ARB_MSG_AWUSER_31_11                              0xD22B48\n\n#define mmNIC1_QM1_ARB_MSG_AWUSER_SEC_PROP                           0xD22B4C\n\n#define mmNIC1_QM1_ARB_MSG_AWUSER_NON_SEC_PROP                       0xD22B50\n\n#define mmNIC1_QM1_ARB_BASE_LO                                       0xD22B54\n\n#define mmNIC1_QM1_ARB_BASE_HI                                       0xD22B58\n\n#define mmNIC1_QM1_ARB_STATE_STS                                     0xD22B80\n\n#define mmNIC1_QM1_ARB_CHOISE_FULLNESS_STS                           0xD22B84\n\n#define mmNIC1_QM1_ARB_MSG_STS                                       0xD22B88\n\n#define mmNIC1_QM1_ARB_SLV_CHOISE_Q_HEAD                             0xD22B8C\n\n#define mmNIC1_QM1_ARB_ERR_CAUSE                                     0xD22B9C\n\n#define mmNIC1_QM1_ARB_ERR_MSG_EN                                    0xD22BA0\n\n#define mmNIC1_QM1_ARB_ERR_STS_DRP                                   0xD22BA8\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_0                                0xD22BB0\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_1                                0xD22BB4\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_2                                0xD22BB8\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_3                                0xD22BBC\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_4                                0xD22BC0\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_5                                0xD22BC4\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_6                                0xD22BC8\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_7                                0xD22BCC\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_8                                0xD22BD0\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_9                                0xD22BD4\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_10                               0xD22BD8\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_11                               0xD22BDC\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_12                               0xD22BE0\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_13                               0xD22BE4\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_14                               0xD22BE8\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_15                               0xD22BEC\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_16                               0xD22BF0\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_17                               0xD22BF4\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_18                               0xD22BF8\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_19                               0xD22BFC\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_20                               0xD22C00\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_21                               0xD22C04\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_22                               0xD22C08\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_23                               0xD22C0C\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_24                               0xD22C10\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_25                               0xD22C14\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_26                               0xD22C18\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_27                               0xD22C1C\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_28                               0xD22C20\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_29                               0xD22C24\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_30                               0xD22C28\n\n#define mmNIC1_QM1_ARB_MST_CRED_STS_31                               0xD22C2C\n\n#define mmNIC1_QM1_CGM_CFG                                           0xD22C70\n\n#define mmNIC1_QM1_CGM_STS                                           0xD22C74\n\n#define mmNIC1_QM1_CGM_CFG1                                          0xD22C78\n\n#define mmNIC1_QM1_LOCAL_RANGE_BASE                                  0xD22C80\n\n#define mmNIC1_QM1_LOCAL_RANGE_SIZE                                  0xD22C84\n\n#define mmNIC1_QM1_CSMR_STRICT_PRIO_CFG                              0xD22C90\n\n#define mmNIC1_QM1_HBW_RD_RATE_LIM_CFG_1                             0xD22C94\n\n#define mmNIC1_QM1_LBW_WR_RATE_LIM_CFG_0                             0xD22C98\n\n#define mmNIC1_QM1_LBW_WR_RATE_LIM_CFG_1                             0xD22C9C\n\n#define mmNIC1_QM1_HBW_RD_RATE_LIM_CFG_0                             0xD22CA0\n\n#define mmNIC1_QM1_GLBL_AXCACHE                                      0xD22CA4\n\n#define mmNIC1_QM1_IND_GW_APB_CFG                                    0xD22CB0\n\n#define mmNIC1_QM1_IND_GW_APB_WDATA                                  0xD22CB4\n\n#define mmNIC1_QM1_IND_GW_APB_RDATA                                  0xD22CB8\n\n#define mmNIC1_QM1_IND_GW_APB_STATUS                                 0xD22CBC\n\n#define mmNIC1_QM1_GLBL_ERR_ADDR_LO                                  0xD22CD0\n\n#define mmNIC1_QM1_GLBL_ERR_ADDR_HI                                  0xD22CD4\n\n#define mmNIC1_QM1_GLBL_ERR_WDATA                                    0xD22CD8\n\n#define mmNIC1_QM1_GLBL_MEM_INIT_BUSY                                0xD22D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}