clk50_sim_netlist.v,verilog,xil_defaultlib,../../../../lab.srcs/sources_1/ip/clk50/clk50_sim_netlist.v,incdir="../../../../lab.srcs/sources_1/ip/clk50"
glbl.v,Verilog,xil_defaultlib,glbl.v
