TRACE::2022-11-08.18:02:14::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:14::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:14::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:14::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:14::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:14::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:14::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.18:02:19::SCWPlatform::Opened new HwDB with name int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-11-08.18:02:19::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4"
		}]
}
TRACE::2022-11-08.18:02:19::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-11-08.18:02:19::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.18:02:19::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.18:02:19::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.18:02:19::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:19::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:19::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:19::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:19::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2022-11-08.18:02:19::SCWPlatform::Generating the sources  .
TRACE::2022-11-08.18:02:19::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-08.18:02:19::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:19::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:19::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:19::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:19::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.18:02:19::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::mss does not exists at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::Creating sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::Adding the swdes entry, created swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::updating the scw layer changes to swdes at   /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::Writing mss at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:19::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-11-08.18:02:19::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.18:02:19::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.18:02:19::SCWBDomain::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2022-11-08.18:02:21::SCWPlatform::Generating sources Done.
TRACE::2022-11-08.18:02:21::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.18:02:21::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.18:02:21::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.18:02:21::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.18:02:21::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:21::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:21::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:21::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:21::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2022-11-08.18:02:21::SCWPlatform::Generating the sources  .
TRACE::2022-11-08.18:02:21::SCWBDomain::Generating boot domain sources.
TRACE::2022-11-08.18:02:21::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2022-11-08.18:02:21::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:21::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:21::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:21::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:21::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:21::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.18:02:21::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::mss does not exists at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::Creating sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::Adding the swdes entry, created swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::updating the scw layer changes to swdes at   /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::Writing mss at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:21::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-11-08.18:02:21::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.18:02:21::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.18:02:21::SCWBDomain::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2022-11-08.18:02:23::SCWPlatform::Generating sources Done.
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.18:02:23::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.18:02:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.18:02:23::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:23::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-11-08.18:02:23::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.18:02:23::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:23::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:23::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:23::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:23::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c0900d37941e9ef1f0f244567ada55a5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1672d2c9fd9a0a4eccb2707c5b5b3f67",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.18:02:23::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.18:02:23::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.18:02:23::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:23::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:23::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:23::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:23::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:23::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::mss does not exists at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Creating sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Adding the swdes entry, created swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::updating the scw layer changes to swdes at   /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Writing mss at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:23::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.18:02:23::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.18:02:23::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-11-08.18:02:23::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.18:02:23::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Adding the swdes entry, mss present, able to open swdb /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-11-08.18:02:24::SCWMssOS::Writing the mss file completed /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c0900d37941e9ef1f0f244567ada55a5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1672d2c9fd9a0a4eccb2707c5b5b3f67",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"60f38d26d48477245980be08f98b16d6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2022-11-08.18:02:24::SCWPlatform::Started generating the artifacts platform test_int_plat_v4
TRACE::2022-11-08.18:02:24::SCWPlatform::Sanity checking of platform is completed
LOG::2022-11-08.18:02:24::SCWPlatform::Started generating the artifacts for system configuration test_int_plat_v4
LOG::2022-11-08.18:02:24::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2022-11-08.18:02:24::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2022-11-08.18:02:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.18:02:24::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2022-11-08.18:02:24::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2022-11-08.18:02:24::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2022-11-08.18:02:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-11-08.18:02:24::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2022-11-08.18:02:24::SCWSystem::Checking the domain standalone_domain
LOG::2022-11-08.18:02:24::SCWSystem::Not a boot domain 
LOG::2022-11-08.18:02:24::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-11-08.18:02:24::SCWDomain::Generating domain artifcats
TRACE::2022-11-08.18:02:24::SCWMssOS::Generating standalone artifcats
TRACE::2022-11-08.18:02:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/qemu/
TRACE::2022-11-08.18:02:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/qemu/
TRACE::2022-11-08.18:02:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/standalone_domain/qemu/
TRACE::2022-11-08.18:02:24::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt To /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/export/test_int_plat_v4/sw/test_int_plat_v4/standalone_domain/qemu/
TRACE::2022-11-08.18:02:24::SCWMssOS:: Copying the user libraries. 
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writing the mss file at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp
TRACE::2022-11-08.18:02:24::SCWMssOS::Mss edits present, copying mssfile into export location /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-11-08.18:02:24::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-11-08.18:02:24::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-11-08.18:02:24::SCWMssOS::skipping the bsp build ... 
TRACE::2022-11-08.18:02:24::SCWMssOS::Copying to export directory.
TRACE::2022-11-08.18:02:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-11-08.18:02:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-11-08.18:02:24::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-11-08.18:02:24::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-11-08.18:02:24::SCWSystem::Completed Processing the sysconfig test_int_plat_v4
LOG::2022-11-08.18:02:24::SCWPlatform::Completed generating the artifacts for system configuration test_int_plat_v4
TRACE::2022-11-08.18:02:24::SCWPlatform::Started preparing the platform 
TRACE::2022-11-08.18:02:24::SCWSystem::Writing the bif file for system config test_int_plat_v4
TRACE::2022-11-08.18:02:24::SCWSystem::dir created 
TRACE::2022-11-08.18:02:24::SCWSystem::Writing the bif 
TRACE::2022-11-08.18:02:24::SCWPlatform::Started writing the spfm file 
TRACE::2022-11-08.18:02:24::SCWPlatform::Started writing the xpfm file 
TRACE::2022-11-08.18:02:24::SCWPlatform::Completed generating the platform
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c0900d37941e9ef1f0f244567ada55a5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1672d2c9fd9a0a4eccb2707c5b5b3f67",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"60f38d26d48477245980be08f98b16d6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-11-08.18:02:24::SCWPlatform::updated the xpfm file.
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c0900d37941e9ef1f0f244567ada55a5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1672d2c9fd9a0a4eccb2707c5b5b3f67",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"60f38d26d48477245980be08f98b16d6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c0900d37941e9ef1f0f244567ada55a5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1672d2c9fd9a0a4eccb2707c5b5b3f67",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"60f38d26d48477245980be08f98b16d6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:24::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:24::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Opened existing hwdb int_design_wrapper_0
TRACE::2022-11-08.18:02:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:24::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:24::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWWriter::formatted JSON is {
	"platformName":	"test_int_plat_v4",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"test_int_plat_v4",
	"platHandOff":	"/home/oppy/Repositories/interruptEvaluation/Project/vivado/int_test_platform_v4/int_design_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/int_design_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"test_int_plat_v4",
	"systems":	[{
			"systemName":	"test_int_plat_v4",
			"systemDesc":	"test_int_plat_v4",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"test_int_plat_v4",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"c0900d37941e9ef1f0f244567ada55a5",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.6", "xilsecure:4.6", "xilpm:3.5"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"xilsecure":	{
							"tpm_support":	"true",
							"libOptionNames":	["tpm_support"]
						},
						"libsContainingOptions":	["standalone", "xilffs", "xilsecure"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"1672d2c9fd9a0a4eccb2707c5b5b3f67",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:6.1", "xilsecure:4.6", "xilskey:7.2"],
					"libOptions":	{
						"psu_pmu_0":	{
							"extra_compiler_flags":	"-g -ffunction-sections -fdata-sections -Wall -Wextra -fno-tree-loop-distribute-patterns  -Os -flto -ffat-lto-objects",
							"libOptionNames":	["extra_compiler_flags"]
						},
						"libsContainingOptions":	["psu_pmu_0"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/",
					"pmuQemuArgs":	"/tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.6",
					"mssFile":	"",
					"md5Digest":	"60f38d26d48477245980be08f98b16d6",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-11-08.18:02:24::SCWPlatform::Clearing the existing platform
TRACE::2022-11-08.18:02:24::SCWSystem::Clearing the existing sysconfig
TRACE::2022-11-08.18:02:24::SCWBDomain::clearing the fsbl build
TRACE::2022-11-08.18:02:24::SCWMssOS::Removing the swdes entry for  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWBDomain::clearing the pmufw build
TRACE::2022-11-08.18:02:24::SCWMssOS::Removing the swdes entry for  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWMssOS::Removing the swdes entry for  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:24::SCWSystem::Clearing the domains completed.
TRACE::2022-11-08.18:02:24::SCWPlatform::Clearing the opened hw db.
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform location is /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Removing the HwDB with name /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:24::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:24::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:24::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened new HwDB with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWReader::Active system found as  test_int_plat_v4
TRACE::2022-11-08.18:02:30::SCWReader::Handling sysconfig test_int_plat_v4
TRACE::2022-11-08.18:02:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-11-08.18:02:30::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2022-11-08.18:02:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.18:02:30::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS:: library already available in sw design:  xilffs:4.6
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS:: library already available in sw design:  xilsecure:4.6
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS:: library already available in sw design:  xilpm:3.5
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:30::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.18:02:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWReader::No isolation master present  
TRACE::2022-11-08.18:02:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2022-11-08.18:02:30::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2022-11-08.18:02:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.18:02:30::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS:: library already available in sw design:  xilfpga:6.1
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS:: library already available in sw design:  xilsecure:4.6
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS:: library already available in sw design:  xilskey:7.2
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:30::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.18:02:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWReader::No isolation master present  
TRACE::2022-11-08.18:02:30::SCWDomain::checking for install qemu data   : 
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/qemu_args.txt
TRACE::2022-11-08.18:02:30::SCWDomain:: Using the PMUQEMU args from install at  : /tools/Xilinx/Vitis/2021.2/data/emulation/platforms/zynqmp/sw/a53_standalone/qemu/pmu_args.txt
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::No sw design opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::mss exists loading the mss file  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Opened the sw design from mss  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Adding the swdes entry /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2022-11-08.18:02:30::SCWMssOS::updating the scw layer about changes
TRACE::2022-11-08.18:02:30::SCWMssOS::Opened the sw design.  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Saving the mss changes /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2022-11-08.18:02:30::SCWMssOS::Completed writemss as part of save.
TRACE::2022-11-08.18:02:30::SCWMssOS::Commit changes completed.
TRACE::2022-11-08.18:02:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-11-08.18:02:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to open the hw design at /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA given /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA absoulate path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform::DSA directory /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw
TRACE::2022-11-08.18:02:30::SCWPlatform:: Platform Path /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/hw/int_design_wrapper.xsa
TRACE::2022-11-08.18:02:30::SCWPlatform:: Unique name xilinx:zcu106::0.0
TRACE::2022-11-08.18:02:30::SCWPlatform::Trying to set the existing hwdb with name int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Opened existing hwdb int_design_wrapper_1
TRACE::2022-11-08.18:02:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-11-08.18:02:30::SCWMssOS::Checking the sw design at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWMssOS::DEBUG:  swdes dump  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
/home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2022-11-08.18:02:30::SCWMssOS::Sw design exists and opened at  /home/oppy/Repositories/interruptEvaluation/Project/vitis/provelab/test_int_plat_v4/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2022-11-08.18:02:30::SCWReader::No isolation master present  
