{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602863772382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602863772383 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 16 10:56:12 2020 " "Processing started: Fri Oct 16 10:56:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602863772383 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863772383 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off contAsc -c contAsc " "Command: quartus_map --read_settings_files=on --write_settings_files=off contAsc -c contAsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863772383 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602863772680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602863772680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relojlento-arcrelojlento " "Found design unit 1: relojlento-arcrelojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/relojlento.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863779287 ""} { "Info" "ISGN_ENTITY_NAME" "1 relojlento " "Found entity 1: relojlento" {  } { { "relojlento.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/relojlento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863779287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863779287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont-behaviour " "Found design unit 1: cont-behaviour" {  } { { "cont.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/cont.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863779288 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/cont.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863779288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863779288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contasc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contasc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contAsc-arqcontAsc " "Found design unit 1: contAsc-arqcontAsc" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863779290 ""} { "Info" "ISGN_ENTITY_NAME" "1 contAsc " "Found entity 1: contAsc" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602863779290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863779290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "contAsc " "Elaborating entity \"contAsc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602863779316 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csal contAsc.vhd(22) " "VHDL Signal Declaration warning at contAsc.vhd(22): used implicit default value for signal \"csal\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602863779319 "|contAsc"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ccout contAsc.vhd(23) " "VHDL Signal Declaration warning at contAsc.vhd(23): used implicit default value for signal \"ccout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602863779319 "|contAsc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "relojlento relojlento:u1 A:arcrelojlento " "Elaborating entity \"relojlento\" using architecture \"A:arcrelojlento\" for hierarchy \"relojlento:u1\"" {  } { { "contAsc.vhd" "u1" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602863779333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cont cont:u2 A:behaviour " "Elaborating entity \"cont\" using architecture \"A:behaviour\" for hierarchy \"cont:u2\"" {  } { { "contAsc.vhd" "u2" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602863779334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[0\] GND " "Pin \"sal\[0\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|sal[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[1\] GND " "Pin \"sal\[1\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|sal[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[2\] GND " "Pin \"sal\[2\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|sal[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sal\[3\] GND " "Pin \"sal\[3\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|sal[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[0\] VCC " "Pin \"dsp1\[0\]\" is stuck at VCC" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[1\] GND " "Pin \"dsp1\[1\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[2\] GND " "Pin \"dsp1\[2\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[3\] GND " "Pin \"dsp1\[3\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[4\] GND " "Pin \"dsp1\[4\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[5\] GND " "Pin \"dsp1\[5\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp1\[6\] GND " "Pin \"dsp1\[6\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[0\] VCC " "Pin \"dsp2\[0\]\" is stuck at VCC" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[1\] GND " "Pin \"dsp2\[1\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[2\] GND " "Pin \"dsp2\[2\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[3\] GND " "Pin \"dsp2\[3\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[4\] GND " "Pin \"dsp2\[4\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[5\] GND " "Pin \"dsp2\[5\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dsp2\[6\] GND " "Pin \"dsp2\[6\]\" is stuck at GND" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602863779725 "|contAsc|dsp2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602863779725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602863779774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602863780134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602863780134 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[0\] " "No output dependent on input pin \"s\[0\]\"" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602863780183 "|contAsc|s[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "s\[1\] " "No output dependent on input pin \"s\[1\]\"" {  } { { "contAsc.vhd" "" { Text "C:/Users/alfon/Downloads/CompuGrafica_VLSI/VLSI/Teoría/tareas/contador4_ASC/contAsc.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602863780183 "|contAsc|s[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602863780183 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "78 " "Implemented 78 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602863780183 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602863780183 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602863780183 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602863780183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602863780207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 16 10:56:20 2020 " "Processing ended: Fri Oct 16 10:56:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602863780207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602863780207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602863780207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602863780207 ""}
