// Seed: 3239849781
module module_0 (
    output tri id_0,
    input supply0 id_1,
    output supply1 id_2,
    output wire id_3,
    output wire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input tri id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    output wor id_11,
    input wor id_12,
    input uwire id_13,
    output uwire id_14,
    input tri id_15,
    input wand id_16
);
  always @(posedge 1) begin : LABEL_0
    id_3 = 1'b0 == id_5;
  end
  assign module_1.id_8 = 0;
endmodule
module module_0 (
    input tri id_0,
    output wor id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input wand id_5,
    output supply1 id_6,
    output supply0 id_7,
    input tri1 id_8,
    input tri module_1,
    input wand id_10,
    input supply1 id_11,
    output wand id_12,
    output wire id_13,
    output wand id_14
);
  initial $display(1 == id_10);
  module_0 modCall_1 (
      id_7,
      id_10,
      id_12,
      id_6,
      id_7,
      id_8,
      id_5,
      id_4,
      id_3,
      id_2,
      id_12,
      id_14,
      id_3,
      id_2,
      id_14,
      id_3,
      id_5
  );
endmodule
