Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84080 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83824 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84272 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83696 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84656 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mtridata_data<4 : 0> on block controller
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84336 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mtridata_data<4 : 0> on block controller
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83880 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84072 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mtridata_data<4 : 0> on block controller
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84016 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Mtridata_data<4 : 0> on block controller
   is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83824 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84400 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83760 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84144 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83824 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84272 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84328 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus L_mux0000<7 : 0> on block controller is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83696 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83824 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 83824 kilobytes

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design controller.ngc ...
WARNING:NetListWriters:298 - No output is written to controller.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller.edif ...
ngc2edif: Total memory usage is 84080 kilobytes

