==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: create_clock -period 10.0 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Cannot find source file ../include; skipping it.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] Analyzing design file 'mem_read_top_rfi_C.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.03 seconds. CPU system time: 0.51 seconds. Elapsed time: 3.21 seconds; current allocated memory: 109.953 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'bool readInput<ap_int<16>, 0, 1, 409600, 1>(ap_int<16>*, hls::stream<ap_int<16>, 0>&)' into 'mem_read_top_rfi_C' (mem_read_top_rfi_C.cpp:82:0)
INFO: [HLS 214-178] Inlining function 'bool readInput<ap_int<16>, 1, 1, 409600, 1>(ap_int<16>*, hls::stream<ap_int<16>, 0>&)' into 'mem_read_top_rfi_C' (mem_read_top_rfi_C.cpp:82:0)
INFO: [HLS 214-241] Aggregating maxi variable 'raw_data_im_i_mem' with compact=none mode in 16-bits (mem_read_top_rfi_C.cpp:82:0)
INFO: [HLS 214-241] Aggregating maxi variable 'raw_data_real_i_mem' with compact=none mode in 16-bits (mem_read_top_rfi_C.cpp:82:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ssdm_int<16, true>s' into '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_int<16>s.i16.1' into 'mem_read_top_rfi_C' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.19 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.46 seconds; current allocated memory: 110.395 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.395 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 111.367 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 112.824 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' (mem_read_top_rfi_C.cpp:90) in function 'mem_read_top_rfi_C' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 136.055 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 136.055 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mem_read_top_rfi_C' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mem_read_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [HLS 200-885] The II Violation in module 'mem_read_top_rfi_C' (loop 'Loop 1'): Unable to schedule bus request operation ('gmem_load_1_req', /home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'gmem' (/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'Loop 1'
WARNING: [HLS 200-871] Estimated clock period (7.591ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'mem_read_top_rfi_C' consists of the following:	'load' operation ('current_rate_load', mem_read_top_rfi_C.cpp:56) on static variable 'current_rate' [56]  (0 ns)
	'icmp' operation ('icmp_ln56_2', mem_read_top_rfi_C.cpp:56) [57]  (2.47 ns)
	'and' operation ('and_ln56_1', mem_read_top_rfi_C.cpp:56) [60]  (0.978 ns)
	multiplexor before 'phi' operation ('retval_0_i11') [84]  (1.59 ns)
	blocking operation 2.55 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 136.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 136.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mem_read_top_rfi_C' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_read_top_rfi_C/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_read_top_rfi_C/raw_data_real_i_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_read_top_rfi_C/raw_data_real_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_read_top_rfi_C/raw_data_im_i_mem' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mem_read_top_rfi_C/raw_data_im_i_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mem_read_top_rfi_C' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'current_rate_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_rate' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'current_factor' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'raw_data_real_i_mem', 'raw_data_im_i_mem', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mem_read_top_rfi_C'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 136.055 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 136.055 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 138.695 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mem_read_top_rfi_C.
INFO: [VLOG 209-307] Generating Verilog RTL for mem_read_top_rfi_C.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8.27 seconds. CPU system time: 0.83 seconds. Elapsed time: 7.83 seconds; current allocated memory: -907.305 MB.
INFO: [HLS 200-1510]