#-----------------------------------------------------------
<<<<<<< HEAD
<<<<<<< HEAD
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Aug 16 02:17:05 2018
# Process ID: 7348
# Current directory: C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top.vdi
# Journal file: C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1\vivado.jou
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 18 18:45:18 2018
# Process ID: 2776
# Current directory: C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top.vdi
# Journal file: C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1\vivado.jou
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
#-----------------------------------------------------------
source top.tcl -notrace
Command: link_design -top top -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.srcs/constrs_1/new/top_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.srcs/constrs_1/new/top_cons.xdc]
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sergaljerk/Project2.1/Project2.1.srcs/constrs_1/new/top_cons.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/Project2.1/Project2.1.srcs/constrs_1/new/top_cons.xdc]
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
<<<<<<< HEAD
<<<<<<< HEAD
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 561.863 ; gain = 312.531
=======
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 547.160 ; gain = 311.254
>>>>>>> master
=======
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 547.160 ; gain = 311.254
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

<<<<<<< HEAD
<<<<<<< HEAD
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 564.016 ; gain = 2.152

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d78e253e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1073.156 ; gain = 509.141
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 562.215 ; gain = 15.055
INFO: [Timing 38-35] Done setting XDC timing constraints.
>>>>>>> master
=======
Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.583 . Memory (MB): peak = 562.215 ; gain = 15.055
INFO: [Timing 38-35] Done setting XDC timing constraints.
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
<<<<<<< HEAD
<<<<<<< HEAD
Phase 1 Retarget | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1073.156 ; gain = 0.000
=======
Phase 1 Retarget | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1067.078 ; gain = 0.000
>>>>>>> master
=======
Phase 1 Retarget | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1067.078 ; gain = 0.000
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
<<<<<<< HEAD
<<<<<<< HEAD
Phase 2 Constant propagation | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1073.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1073.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1073.156 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d78e253e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1073.156 ; gain = 511.293
INFO: [Timing 38-480] Writing timing data to binary archive.
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Phase 2 Constant propagation | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1067.078 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1067.078 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 23e43e782

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1067.078 ; gain = 519.918
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1073.156 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top_opt.dcp' has been generated.
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_opt.dcp' has been generated.
>>>>>>> master
=======
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1067.078 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_opt.dcp' has been generated.
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
<<<<<<< HEAD
<<<<<<< HEAD
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1077.047 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10fdb3406

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1077.047 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.047 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10fdb3406

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.378 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15fc2ebba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15fc2ebba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.391 . Memory (MB): peak = 1098.863 ; gain = 21.816
Phase 1 Placer Initialization | Checksum: 15fc2ebba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.392 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15fc2ebba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.403 . Memory (MB): peak = 1098.863 ; gain = 21.816
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 14aa27eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.078 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 157fdda77

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1067.078 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1067.078 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 157fdda77

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.357 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 23b0cddbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.371 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 23b0cddbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.372 . Memory (MB): peak = 1074.805 ; gain = 7.727
Phase 1 Placer Initialization | Checksum: 23b0cddbc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.373 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1c6dfb33b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.688 . Memory (MB): peak = 1074.805 ; gain = 7.727
<<<<<<< HEAD
>>>>>>> master

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
<<<<<<< HEAD
Phase 3.1 Commit Multi Column Macros | Checksum: 14aa27eb5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1c017d3fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15ceac592

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 15ceac592

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1ce1d4fb1

<<<<<<< HEAD
Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
Phase 3 Detail Placement | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
=======
=======
Phase 3.1 Commit Multi Column Macros
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Phase 3.1 Commit Multi Column Macros | Checksum: 1c6dfb33b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.689 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a63affd6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.702 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 220392436

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 220392436

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.707 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.772 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.773 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1074.805 ; gain = 7.727
Phase 3 Detail Placement | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.774 . Memory (MB): peak = 1074.805 ; gain = 7.727
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
<<<<<<< HEAD
<<<<<<< HEAD
Phase 4.1 Post Commit Optimization | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ce1d4fb1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
Ending Placer Task | Checksum: 11e623988

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1098.863 ; gain = 21.816
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Phase 4.1 Post Commit Optimization | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.777 . Memory (MB): peak = 1074.805 ; gain = 7.727

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1074.805 ; gain = 7.727
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f0552cf7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1074.805 ; gain = 7.727
Ending Placer Task | Checksum: a8796c00

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.780 . Memory (MB): peak = 1074.805 ; gain = 7.727
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1104.891 ; gain = 6.027
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1112.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1112.688 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1112.688 ; gain = 0.000
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1074.805 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1078.133 ; gain = 3.328
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1078.133 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1078.133 ; gain = 0.000
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
<<<<<<< HEAD
<<<<<<< HEAD
Checksum: PlaceDB: eead6e26 ConstDB: 0 ShapeSum: 2fb4cb62 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d1590fdd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.738 ; gain = 76.051
Post Restoration Checksum: NetGraph: 2166f6cb NumContArr: aff21912 Constraints: 0 Timing: 0
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Checksum: PlaceDB: 30a1fa2d ConstDB: 0 ShapeSum: 77d771d3 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0582798

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1153.398 ; gain = 74.566
Post Restoration Checksum: NetGraph: 57e4ea5a NumContArr: 58733d3e Constraints: 0 Timing: 0
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
<<<<<<< HEAD
<<<<<<< HEAD
Phase 2.1 Fix Topology Constraints | Checksum: d1590fdd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.734 ; gain = 82.047

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: d1590fdd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1194.734 ; gain = 82.047
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 4e9b1e4c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.262 ; gain = 82.574

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 92157015

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.262 ; gain = 82.574
=======
Phase 2.1 Fix Topology Constraints | Checksum: b0582798
=======
Phase 2.1 Fix Topology Constraints | Checksum: b0582798

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.387 ; gain = 80.555

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b0582798

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.387 ; gain = 80.555
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: ff628517

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.883 ; gain = 81.051

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ed8c6dba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.887 ; gain = 81.055
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.387 ; gain = 80.555

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b0582798

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.387 ; gain = 80.555
 Number of Nodes with overlaps = 0
<<<<<<< HEAD
Phase 2 Router Initialization | Checksum: ff628517
=======
Phase 4.1 Global Iteration 0 | Checksum: 13b8d9832
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.883 ; gain = 81.051

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: ed8c6dba

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.887 ; gain = 81.055
>>>>>>> master

<<<<<<< HEAD
Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
<<<<<<< HEAD
Phase 4.1 Global Iteration 0 | Checksum: eaef28c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.289 ; gain = 82.602
Phase 4 Rip-up And Reroute | Checksum: eaef28c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.289 ; gain = 82.602

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: eaef28c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.289 ; gain = 82.602
=======
Phase 4.1 Global Iteration 0 | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082
Phase 4 Rip-up And Reroute | Checksum: 13b8d9832
=======
Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 13b8d9832
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082
<<<<<<< HEAD
>>>>>>> master

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
<<<<<<< HEAD
Phase 6.1 Hold Fix Iter | Checksum: eaef28c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.289 ; gain = 82.602
Phase 6 Post Hold Fix | Checksum: eaef28c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.289 ; gain = 82.602
=======
Phase 6.1 Hold Fix Iter | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082
Phase 6 Post Hold Fix | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 7 Route finalize

Router Utilization Summary
<<<<<<< HEAD
<<<<<<< HEAD
  Global Vertical Routing Utilization    = 0.018018 %
  Global Horizontal Routing Utilization  = 0.00505515 %
=======
  Global Vertical Routing Utilization    = 0.017455 %
  Global Horizontal Routing Utilization  = 0.00574449 %
>>>>>>> master
=======
  Global Vertical Routing Utilization    = 0.017455 %
  Global Horizontal Routing Utilization  = 0.00574449 %
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

<<<<<<< HEAD
<<<<<<< HEAD
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: eaef28c7

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1195.289 ; gain = 82.602
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 6.30631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1159.914 ; gain = 81.082
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Phase 8 Verifying routed nets

 Verification completed successfully
<<<<<<< HEAD
<<<<<<< HEAD
Phase 8 Verifying routed nets | Checksum: eaef28c7
=======
Phase 8 Verifying routed nets | Checksum: 13b8d9832
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1197.270 ; gain = 84.582

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13a9a3cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1197.270 ; gain = 84.582
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1197.270 ; gain = 84.582

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
<<<<<<< HEAD
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1197.270 ; gain = 84.582
INFO: [Timing 38-480] Writing timing data to binary archive.
=======
Phase 8 Verifying routed nets | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.898 ; gain = 83.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13b8d9832

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.898 ; gain = 83.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1161.898 ; gain = 83.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1161.898 ; gain = 83.766
>>>>>>> master
=======
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1161.898 ; gain = 83.766
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
<<<<<<< HEAD
<<<<<<< HEAD
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1198.391 ; gain = 1.121
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top_drc_routed.rpt.
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 1161.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_drc_routed.rpt.
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/top_methodology_drc_routed.rpt.
=======
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_methodology_drc_routed.rpt.
>>>>>>> master
=======
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top_methodology_drc_routed.rpt.
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
<<<<<<< HEAD
<<<<<<< HEAD
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
64 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 18:46:11 2018...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 18 18:46:28 2018
# Process ID: 1520
# Current directory: C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/top.vdi
# Journal file: C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 227.938 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/.Xil/Vivado-1520-DESKTOP-J2UKM9F/dcp1/top.xdc]
Finished Parsing XDC File [C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/.Xil/Vivado-1520-DESKTOP-J2UKM9F/dcp1/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 546.430 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 546.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 546.434 ; gain = 320.297
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
<<<<<<< HEAD
<<<<<<< HEAD
=======
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
>>>>>>> master
=======
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
<<<<<<< HEAD
<<<<<<< HEAD
=======
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
>>>>>>> master
=======
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
<<<<<<< HEAD
<<<<<<< HEAD
INFO: [Common 17-186] 'C:/Users/Sergaljerk/WSU-CPTE/Project2.1/Project2.1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Aug 16 02:18:13 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1653.270 ; gain = 419.438
INFO: [Common 17-206] Exiting Vivado at Thu Aug 16 02:18:13 2018...
=======
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
INFO: [Common 17-186] 'C:/Users/Sergaljerk/Project2.1/Project2.1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Jul 18 18:46:58 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 995.184 ; gain = 448.750
INFO: [Common 17-206] Exiting Vivado at Wed Jul 18 18:46:58 2018...
<<<<<<< HEAD
>>>>>>> master
=======
>>>>>>> 5ec567faa533c067fd38e29ea17d6632d7cd74e8
