/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* A */
#define A__0__DM__MASK 0xE00000u
#define A__0__DM__SHIFT 21u
#define A__0__DR CYREG_PRT0_DR
#define A__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define A__0__HSIOM_MASK 0xF0000000u
#define A__0__HSIOM_SHIFT 28u
#define A__0__INTCFG CYREG_PRT0_INTCFG
#define A__0__INTSTAT CYREG_PRT0_INTSTAT
#define A__0__MASK 0x80u
#define A__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define A__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define A__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define A__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define A__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define A__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define A__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define A__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define A__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define A__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define A__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define A__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define A__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define A__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define A__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define A__0__PC CYREG_PRT0_PC
#define A__0__PC2 CYREG_PRT0_PC2
#define A__0__PORT 0u
#define A__0__PS CYREG_PRT0_PS
#define A__0__SHIFT 7u
#define A__DR CYREG_PRT0_DR
#define A__INTCFG CYREG_PRT0_INTCFG
#define A__INTSTAT CYREG_PRT0_INTSTAT
#define A__MASK 0x80u
#define A__PA__CFG0 CYREG_UDB_PA0_CFG0
#define A__PA__CFG1 CYREG_UDB_PA0_CFG1
#define A__PA__CFG10 CYREG_UDB_PA0_CFG10
#define A__PA__CFG11 CYREG_UDB_PA0_CFG11
#define A__PA__CFG12 CYREG_UDB_PA0_CFG12
#define A__PA__CFG13 CYREG_UDB_PA0_CFG13
#define A__PA__CFG14 CYREG_UDB_PA0_CFG14
#define A__PA__CFG2 CYREG_UDB_PA0_CFG2
#define A__PA__CFG3 CYREG_UDB_PA0_CFG3
#define A__PA__CFG4 CYREG_UDB_PA0_CFG4
#define A__PA__CFG5 CYREG_UDB_PA0_CFG5
#define A__PA__CFG6 CYREG_UDB_PA0_CFG6
#define A__PA__CFG7 CYREG_UDB_PA0_CFG7
#define A__PA__CFG8 CYREG_UDB_PA0_CFG8
#define A__PA__CFG9 CYREG_UDB_PA0_CFG9
#define A__PC CYREG_PRT0_PC
#define A__PC2 CYREG_PRT0_PC2
#define A__PORT 0u
#define A__PS CYREG_PRT0_PS
#define A__SHIFT 7u

/* B */
#define B__0__DM__MASK 0xE00000u
#define B__0__DM__SHIFT 21u
#define B__0__DR CYREG_PRT3_DR
#define B__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define B__0__HSIOM_MASK 0xF0000000u
#define B__0__HSIOM_SHIFT 28u
#define B__0__INTCFG CYREG_PRT3_INTCFG
#define B__0__INTSTAT CYREG_PRT3_INTSTAT
#define B__0__MASK 0x80u
#define B__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define B__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define B__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define B__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define B__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define B__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define B__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define B__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define B__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define B__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define B__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define B__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define B__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define B__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define B__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define B__0__PC CYREG_PRT3_PC
#define B__0__PC2 CYREG_PRT3_PC2
#define B__0__PORT 3u
#define B__0__PS CYREG_PRT3_PS
#define B__0__SHIFT 7u
#define B__DR CYREG_PRT3_DR
#define B__INTCFG CYREG_PRT3_INTCFG
#define B__INTSTAT CYREG_PRT3_INTSTAT
#define B__MASK 0x80u
#define B__PA__CFG0 CYREG_UDB_PA3_CFG0
#define B__PA__CFG1 CYREG_UDB_PA3_CFG1
#define B__PA__CFG10 CYREG_UDB_PA3_CFG10
#define B__PA__CFG11 CYREG_UDB_PA3_CFG11
#define B__PA__CFG12 CYREG_UDB_PA3_CFG12
#define B__PA__CFG13 CYREG_UDB_PA3_CFG13
#define B__PA__CFG14 CYREG_UDB_PA3_CFG14
#define B__PA__CFG2 CYREG_UDB_PA3_CFG2
#define B__PA__CFG3 CYREG_UDB_PA3_CFG3
#define B__PA__CFG4 CYREG_UDB_PA3_CFG4
#define B__PA__CFG5 CYREG_UDB_PA3_CFG5
#define B__PA__CFG6 CYREG_UDB_PA3_CFG6
#define B__PA__CFG7 CYREG_UDB_PA3_CFG7
#define B__PA__CFG8 CYREG_UDB_PA3_CFG8
#define B__PA__CFG9 CYREG_UDB_PA3_CFG9
#define B__PC CYREG_PRT3_PC
#define B__PC2 CYREG_PRT3_PC2
#define B__PORT 3u
#define B__PS CYREG_PRT3_PS
#define B__SHIFT 7u

/* C */
#define C__0__DM__MASK 0x07u
#define C__0__DM__SHIFT 0u
#define C__0__DR CYREG_PRT0_DR
#define C__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define C__0__HSIOM_MASK 0x0000000Fu
#define C__0__HSIOM_SHIFT 0u
#define C__0__INTCFG CYREG_PRT0_INTCFG
#define C__0__INTSTAT CYREG_PRT0_INTSTAT
#define C__0__MASK 0x01u
#define C__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define C__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define C__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define C__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define C__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define C__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define C__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define C__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define C__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define C__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define C__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define C__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define C__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define C__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define C__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define C__0__PC CYREG_PRT0_PC
#define C__0__PC2 CYREG_PRT0_PC2
#define C__0__PORT 0u
#define C__0__PS CYREG_PRT0_PS
#define C__0__SHIFT 0u
#define C__DR CYREG_PRT0_DR
#define C__INTCFG CYREG_PRT0_INTCFG
#define C__INTSTAT CYREG_PRT0_INTSTAT
#define C__MASK 0x01u
#define C__PA__CFG0 CYREG_UDB_PA0_CFG0
#define C__PA__CFG1 CYREG_UDB_PA0_CFG1
#define C__PA__CFG10 CYREG_UDB_PA0_CFG10
#define C__PA__CFG11 CYREG_UDB_PA0_CFG11
#define C__PA__CFG12 CYREG_UDB_PA0_CFG12
#define C__PA__CFG13 CYREG_UDB_PA0_CFG13
#define C__PA__CFG14 CYREG_UDB_PA0_CFG14
#define C__PA__CFG2 CYREG_UDB_PA0_CFG2
#define C__PA__CFG3 CYREG_UDB_PA0_CFG3
#define C__PA__CFG4 CYREG_UDB_PA0_CFG4
#define C__PA__CFG5 CYREG_UDB_PA0_CFG5
#define C__PA__CFG6 CYREG_UDB_PA0_CFG6
#define C__PA__CFG7 CYREG_UDB_PA0_CFG7
#define C__PA__CFG8 CYREG_UDB_PA0_CFG8
#define C__PA__CFG9 CYREG_UDB_PA0_CFG9
#define C__PC CYREG_PRT0_PC
#define C__PC2 CYREG_PRT0_PC2
#define C__PORT 0u
#define C__PS CYREG_PRT0_PS
#define C__SHIFT 0u

/* D */
#define D__0__DM__MASK 0x38000u
#define D__0__DM__SHIFT 15u
#define D__0__DR CYREG_PRT3_DR
#define D__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define D__0__HSIOM_MASK 0x00F00000u
#define D__0__HSIOM_SHIFT 20u
#define D__0__INTCFG CYREG_PRT3_INTCFG
#define D__0__INTSTAT CYREG_PRT3_INTSTAT
#define D__0__MASK 0x20u
#define D__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D__0__PC CYREG_PRT3_PC
#define D__0__PC2 CYREG_PRT3_PC2
#define D__0__PORT 3u
#define D__0__PS CYREG_PRT3_PS
#define D__0__SHIFT 5u
#define D__DR CYREG_PRT3_DR
#define D__INTCFG CYREG_PRT3_INTCFG
#define D__INTSTAT CYREG_PRT3_INTSTAT
#define D__MASK 0x20u
#define D__PA__CFG0 CYREG_UDB_PA3_CFG0
#define D__PA__CFG1 CYREG_UDB_PA3_CFG1
#define D__PA__CFG10 CYREG_UDB_PA3_CFG10
#define D__PA__CFG11 CYREG_UDB_PA3_CFG11
#define D__PA__CFG12 CYREG_UDB_PA3_CFG12
#define D__PA__CFG13 CYREG_UDB_PA3_CFG13
#define D__PA__CFG14 CYREG_UDB_PA3_CFG14
#define D__PA__CFG2 CYREG_UDB_PA3_CFG2
#define D__PA__CFG3 CYREG_UDB_PA3_CFG3
#define D__PA__CFG4 CYREG_UDB_PA3_CFG4
#define D__PA__CFG5 CYREG_UDB_PA3_CFG5
#define D__PA__CFG6 CYREG_UDB_PA3_CFG6
#define D__PA__CFG7 CYREG_UDB_PA3_CFG7
#define D__PA__CFG8 CYREG_UDB_PA3_CFG8
#define D__PA__CFG9 CYREG_UDB_PA3_CFG9
#define D__PC CYREG_PRT3_PC
#define D__PC2 CYREG_PRT3_PC2
#define D__PORT 3u
#define D__PS CYREG_PRT3_PS
#define D__SHIFT 5u

/* GLCD */
#define GLCD_MOSI__0__DM__MASK 0x7000u
#define GLCD_MOSI__0__DM__SHIFT 12u
#define GLCD_MOSI__0__DR CYREG_PRT3_DR
#define GLCD_MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_MOSI__0__HSIOM_MASK 0x000F0000u
#define GLCD_MOSI__0__HSIOM_SHIFT 16u
#define GLCD_MOSI__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_MOSI__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_MOSI__0__MASK 0x10u
#define GLCD_MOSI__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GLCD_MOSI__0__OUT_SEL_SHIFT 8u
#define GLCD_MOSI__0__OUT_SEL_VAL 0u
#define GLCD_MOSI__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_MOSI__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_MOSI__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_MOSI__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_MOSI__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_MOSI__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_MOSI__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_MOSI__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_MOSI__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_MOSI__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_MOSI__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_MOSI__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_MOSI__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_MOSI__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_MOSI__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_MOSI__0__PC CYREG_PRT3_PC
#define GLCD_MOSI__0__PC2 CYREG_PRT3_PC2
#define GLCD_MOSI__0__PORT 3u
#define GLCD_MOSI__0__PS CYREG_PRT3_PS
#define GLCD_MOSI__0__SHIFT 4u
#define GLCD_MOSI__DR CYREG_PRT3_DR
#define GLCD_MOSI__INTCFG CYREG_PRT3_INTCFG
#define GLCD_MOSI__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_MOSI__MASK 0x10u
#define GLCD_MOSI__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_MOSI__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_MOSI__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_MOSI__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_MOSI__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_MOSI__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_MOSI__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_MOSI__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_MOSI__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_MOSI__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_MOSI__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_MOSI__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_MOSI__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_MOSI__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_MOSI__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_MOSI__PC CYREG_PRT3_PC
#define GLCD_MOSI__PC2 CYREG_PRT3_PC2
#define GLCD_MOSI__PORT 3u
#define GLCD_MOSI__PS CYREG_PRT3_PS
#define GLCD_MOSI__SHIFT 4u
#define GLCD_Reset__0__DM__MASK 0x38u
#define GLCD_Reset__0__DM__SHIFT 3u
#define GLCD_Reset__0__DR CYREG_PRT3_DR
#define GLCD_Reset__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_Reset__0__HSIOM_MASK 0x000000F0u
#define GLCD_Reset__0__HSIOM_SHIFT 4u
#define GLCD_Reset__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_Reset__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_Reset__0__MASK 0x02u
#define GLCD_Reset__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_Reset__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_Reset__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_Reset__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_Reset__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_Reset__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_Reset__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_Reset__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_Reset__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_Reset__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_Reset__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_Reset__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_Reset__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_Reset__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_Reset__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_Reset__0__PC CYREG_PRT3_PC
#define GLCD_Reset__0__PC2 CYREG_PRT3_PC2
#define GLCD_Reset__0__PORT 3u
#define GLCD_Reset__0__PS CYREG_PRT3_PS
#define GLCD_Reset__0__SHIFT 1u
#define GLCD_Reset__DR CYREG_PRT3_DR
#define GLCD_Reset__INTCFG CYREG_PRT3_INTCFG
#define GLCD_Reset__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_Reset__MASK 0x02u
#define GLCD_Reset__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_Reset__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_Reset__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_Reset__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_Reset__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_Reset__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_Reset__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_Reset__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_Reset__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_Reset__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_Reset__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_Reset__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_Reset__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_Reset__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_Reset__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_Reset__PC CYREG_PRT3_PC
#define GLCD_Reset__PC2 CYREG_PRT3_PC2
#define GLCD_Reset__PORT 3u
#define GLCD_Reset__PS CYREG_PRT3_PS
#define GLCD_Reset__SHIFT 1u
#define GLCD_SCLK__0__DM__MASK 0x1C0000u
#define GLCD_SCLK__0__DM__SHIFT 18u
#define GLCD_SCLK__0__DR CYREG_PRT3_DR
#define GLCD_SCLK__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define GLCD_SCLK__0__HSIOM_MASK 0x0F000000u
#define GLCD_SCLK__0__HSIOM_SHIFT 24u
#define GLCD_SCLK__0__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SCLK__0__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SCLK__0__MASK 0x40u
#define GLCD_SCLK__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define GLCD_SCLK__0__OUT_SEL_SHIFT 12u
#define GLCD_SCLK__0__OUT_SEL_VAL 1u
#define GLCD_SCLK__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SCLK__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SCLK__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SCLK__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SCLK__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SCLK__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SCLK__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SCLK__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SCLK__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SCLK__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SCLK__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SCLK__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SCLK__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SCLK__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SCLK__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SCLK__0__PC CYREG_PRT3_PC
#define GLCD_SCLK__0__PC2 CYREG_PRT3_PC2
#define GLCD_SCLK__0__PORT 3u
#define GLCD_SCLK__0__PS CYREG_PRT3_PS
#define GLCD_SCLK__0__SHIFT 6u
#define GLCD_SCLK__DR CYREG_PRT3_DR
#define GLCD_SCLK__INTCFG CYREG_PRT3_INTCFG
#define GLCD_SCLK__INTSTAT CYREG_PRT3_INTSTAT
#define GLCD_SCLK__MASK 0x40u
#define GLCD_SCLK__PA__CFG0 CYREG_UDB_PA3_CFG0
#define GLCD_SCLK__PA__CFG1 CYREG_UDB_PA3_CFG1
#define GLCD_SCLK__PA__CFG10 CYREG_UDB_PA3_CFG10
#define GLCD_SCLK__PA__CFG11 CYREG_UDB_PA3_CFG11
#define GLCD_SCLK__PA__CFG12 CYREG_UDB_PA3_CFG12
#define GLCD_SCLK__PA__CFG13 CYREG_UDB_PA3_CFG13
#define GLCD_SCLK__PA__CFG14 CYREG_UDB_PA3_CFG14
#define GLCD_SCLK__PA__CFG2 CYREG_UDB_PA3_CFG2
#define GLCD_SCLK__PA__CFG3 CYREG_UDB_PA3_CFG3
#define GLCD_SCLK__PA__CFG4 CYREG_UDB_PA3_CFG4
#define GLCD_SCLK__PA__CFG5 CYREG_UDB_PA3_CFG5
#define GLCD_SCLK__PA__CFG6 CYREG_UDB_PA3_CFG6
#define GLCD_SCLK__PA__CFG7 CYREG_UDB_PA3_CFG7
#define GLCD_SCLK__PA__CFG8 CYREG_UDB_PA3_CFG8
#define GLCD_SCLK__PA__CFG9 CYREG_UDB_PA3_CFG9
#define GLCD_SCLK__PC CYREG_PRT3_PC
#define GLCD_SCLK__PC2 CYREG_PRT3_PC2
#define GLCD_SCLK__PORT 3u
#define GLCD_SCLK__PS CYREG_PRT3_PS
#define GLCD_SCLK__SHIFT 6u
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG CYREG_UDB_W8_CTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG CYREG_UDB_W8_CTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG CYREG_UDB_W8_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG CYREG_UDB_W8_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST_01
#define GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG CYREG_UDB_W8_ST_01
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_MASK_REG CYREG_UDB_W32_MSK_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__32BIT_STATUS_REG CYREG_UDB_W32_ST_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK 0x10u
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__4__POS 4
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK 0x20u
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__5__POS 5
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK 0x40u
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__6__POS 6
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK 0x70u
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG CYREG_UDB_W8_MSK_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_00
#define GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG CYREG_UDB_W8_ST_00
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG CYREG_UDB_W16_A0_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG CYREG_UDB_W16_A1_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG CYREG_UDB_W16_D0_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG CYREG_UDB_W16_D1_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG CYREG_UDB_W16_F0_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG CYREG_UDB_W16_F1_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG CYREG_UDB_CAT16_A_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG CYREG_UDB_W8_A0_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG CYREG_UDB_W8_A1_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG CYREG_UDB_CAT16_D_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG CYREG_UDB_W8_D0_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG CYREG_UDB_W8_D1_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG CYREG_UDB_CAT16_F_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG CYREG_UDB_W8_F0_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG CYREG_UDB_W8_F1_02
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG CYREG_UDB_CAT16_A_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG CYREG_UDB_W8_A0_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG CYREG_UDB_W8_A1_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG CYREG_UDB_CAT16_D_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG CYREG_UDB_W8_D0_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG CYREG_UDB_W8_D1_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG CYREG_UDB_CAT16_F_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG CYREG_UDB_W8_F0_03
#define GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG CYREG_UDB_W8_F1_03
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK 0x01u
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__0__POS 0
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK 0x02u
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__1__POS 1
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK 0x04u
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__2__POS 2
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK 0x08u
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__3__POS 3
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK 0x10u
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__4__POS 4
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK 0x1Fu
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG CYREG_UDB_W8_MSK_02
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG CYREG_UDB_W8_ST_02
#define GLCD_SPIM_UDB_IntClock__DIVIDER_MASK 0x0000FFFFu
#define GLCD_SPIM_UDB_IntClock__ENABLE CYREG_CLK_DIVIDER_A00
#define GLCD_SPIM_UDB_IntClock__ENABLE_MASK 0x80000000u
#define GLCD_SPIM_UDB_IntClock__MASK 0x80000000u
#define GLCD_SPIM_UDB_IntClock__REGISTER CYREG_CLK_DIVIDER_A00
#define GLCD_SS__0__DM__MASK 0x1C0000u
#define GLCD_SS__0__DM__SHIFT 18u
#define GLCD_SS__0__DR CYREG_PRT0_DR
#define GLCD_SS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define GLCD_SS__0__HSIOM_MASK 0x0F000000u
#define GLCD_SS__0__HSIOM_SHIFT 24u
#define GLCD_SS__0__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SS__0__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SS__0__MASK 0x40u
#define GLCD_SS__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define GLCD_SS__0__OUT_SEL_SHIFT 12u
#define GLCD_SS__0__OUT_SEL_VAL 2u
#define GLCD_SS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SS__0__PC CYREG_PRT0_PC
#define GLCD_SS__0__PC2 CYREG_PRT0_PC2
#define GLCD_SS__0__PORT 0u
#define GLCD_SS__0__PS CYREG_PRT0_PS
#define GLCD_SS__0__SHIFT 6u
#define GLCD_SS__DR CYREG_PRT0_DR
#define GLCD_SS__INTCFG CYREG_PRT0_INTCFG
#define GLCD_SS__INTSTAT CYREG_PRT0_INTSTAT
#define GLCD_SS__MASK 0x40u
#define GLCD_SS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define GLCD_SS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define GLCD_SS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define GLCD_SS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define GLCD_SS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define GLCD_SS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define GLCD_SS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define GLCD_SS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define GLCD_SS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define GLCD_SS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define GLCD_SS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define GLCD_SS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define GLCD_SS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define GLCD_SS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define GLCD_SS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define GLCD_SS__PC CYREG_PRT0_PC
#define GLCD_SS__PC2 CYREG_PRT0_PC2
#define GLCD_SS__PORT 0u
#define GLCD_SS__PS CYREG_PRT0_PS
#define GLCD_SS__SHIFT 6u

/* LED_Red */
#define LED_Red__0__DM__MASK 0x1C0000u
#define LED_Red__0__DM__SHIFT 18u
#define LED_Red__0__DR CYREG_PRT1_DR
#define LED_Red__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED_Red__0__HSIOM_MASK 0x0F000000u
#define LED_Red__0__HSIOM_SHIFT 24u
#define LED_Red__0__INTCFG CYREG_PRT1_INTCFG
#define LED_Red__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED_Red__0__MASK 0x40u
#define LED_Red__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_Red__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_Red__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_Red__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_Red__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_Red__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_Red__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_Red__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_Red__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_Red__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_Red__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_Red__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_Red__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_Red__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_Red__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_Red__0__PC CYREG_PRT1_PC
#define LED_Red__0__PC2 CYREG_PRT1_PC2
#define LED_Red__0__PORT 1u
#define LED_Red__0__PS CYREG_PRT1_PS
#define LED_Red__0__SHIFT 6u
#define LED_Red__DR CYREG_PRT1_DR
#define LED_Red__INTCFG CYREG_PRT1_INTCFG
#define LED_Red__INTSTAT CYREG_PRT1_INTSTAT
#define LED_Red__MASK 0x40u
#define LED_Red__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED_Red__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED_Red__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED_Red__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED_Red__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED_Red__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED_Red__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED_Red__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED_Red__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED_Red__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED_Red__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED_Red__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED_Red__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED_Red__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED_Red__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED_Red__PC CYREG_PRT1_PC
#define LED_Red__PC2 CYREG_PRT1_PC2
#define LED_Red__PORT 1u
#define LED_Red__PS CYREG_PRT1_PS
#define LED_Red__SHIFT 6u

/* LED_Blue */
#define LED_Blue__0__DM__MASK 0xE00u
#define LED_Blue__0__DM__SHIFT 9u
#define LED_Blue__0__DR CYREG_PRT0_DR
#define LED_Blue__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_Blue__0__HSIOM_MASK 0x0000F000u
#define LED_Blue__0__HSIOM_SHIFT 12u
#define LED_Blue__0__INTCFG CYREG_PRT0_INTCFG
#define LED_Blue__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_Blue__0__MASK 0x08u
#define LED_Blue__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_Blue__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_Blue__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_Blue__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_Blue__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_Blue__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_Blue__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_Blue__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_Blue__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_Blue__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_Blue__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_Blue__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_Blue__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_Blue__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_Blue__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_Blue__0__PC CYREG_PRT0_PC
#define LED_Blue__0__PC2 CYREG_PRT0_PC2
#define LED_Blue__0__PORT 0u
#define LED_Blue__0__PS CYREG_PRT0_PS
#define LED_Blue__0__SHIFT 3u
#define LED_Blue__DR CYREG_PRT0_DR
#define LED_Blue__INTCFG CYREG_PRT0_INTCFG
#define LED_Blue__INTSTAT CYREG_PRT0_INTSTAT
#define LED_Blue__MASK 0x08u
#define LED_Blue__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_Blue__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_Blue__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_Blue__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_Blue__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_Blue__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_Blue__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_Blue__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_Blue__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_Blue__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_Blue__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_Blue__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_Blue__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_Blue__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_Blue__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_Blue__PC CYREG_PRT0_PC
#define LED_Blue__PC2 CYREG_PRT0_PC2
#define LED_Blue__PORT 0u
#define LED_Blue__PS CYREG_PRT0_PS
#define LED_Blue__SHIFT 3u

/* Backlight */
#define Backlight__0__DM__MASK 0x07u
#define Backlight__0__DM__SHIFT 0u
#define Backlight__0__DR CYREG_PRT3_DR
#define Backlight__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define Backlight__0__HSIOM_MASK 0x0000000Fu
#define Backlight__0__HSIOM_SHIFT 0u
#define Backlight__0__INTCFG CYREG_PRT3_INTCFG
#define Backlight__0__INTSTAT CYREG_PRT3_INTSTAT
#define Backlight__0__MASK 0x01u
#define Backlight__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Backlight__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Backlight__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Backlight__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Backlight__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Backlight__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Backlight__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Backlight__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Backlight__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Backlight__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Backlight__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Backlight__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Backlight__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Backlight__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Backlight__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Backlight__0__PC CYREG_PRT3_PC
#define Backlight__0__PC2 CYREG_PRT3_PC2
#define Backlight__0__PORT 3u
#define Backlight__0__PS CYREG_PRT3_PS
#define Backlight__0__SHIFT 0u
#define Backlight__DR CYREG_PRT3_DR
#define Backlight__INTCFG CYREG_PRT3_INTCFG
#define Backlight__INTSTAT CYREG_PRT3_INTSTAT
#define Backlight__MASK 0x01u
#define Backlight__PA__CFG0 CYREG_UDB_PA3_CFG0
#define Backlight__PA__CFG1 CYREG_UDB_PA3_CFG1
#define Backlight__PA__CFG10 CYREG_UDB_PA3_CFG10
#define Backlight__PA__CFG11 CYREG_UDB_PA3_CFG11
#define Backlight__PA__CFG12 CYREG_UDB_PA3_CFG12
#define Backlight__PA__CFG13 CYREG_UDB_PA3_CFG13
#define Backlight__PA__CFG14 CYREG_UDB_PA3_CFG14
#define Backlight__PA__CFG2 CYREG_UDB_PA3_CFG2
#define Backlight__PA__CFG3 CYREG_UDB_PA3_CFG3
#define Backlight__PA__CFG4 CYREG_UDB_PA3_CFG4
#define Backlight__PA__CFG5 CYREG_UDB_PA3_CFG5
#define Backlight__PA__CFG6 CYREG_UDB_PA3_CFG6
#define Backlight__PA__CFG7 CYREG_UDB_PA3_CFG7
#define Backlight__PA__CFG8 CYREG_UDB_PA3_CFG8
#define Backlight__PA__CFG9 CYREG_UDB_PA3_CFG9
#define Backlight__PC CYREG_PRT3_PC
#define Backlight__PC2 CYREG_PRT3_PC2
#define Backlight__PORT 3u
#define Backlight__PS CYREG_PRT3_PS
#define Backlight__SHIFT 0u

/* LED_Green */
#define LED_Green__0__DM__MASK 0x1C0u
#define LED_Green__0__DM__SHIFT 6u
#define LED_Green__0__DR CYREG_PRT0_DR
#define LED_Green__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define LED_Green__0__HSIOM_MASK 0x00000F00u
#define LED_Green__0__HSIOM_SHIFT 8u
#define LED_Green__0__INTCFG CYREG_PRT0_INTCFG
#define LED_Green__0__INTSTAT CYREG_PRT0_INTSTAT
#define LED_Green__0__MASK 0x04u
#define LED_Green__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_Green__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_Green__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_Green__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_Green__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_Green__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_Green__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_Green__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_Green__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_Green__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_Green__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_Green__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_Green__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_Green__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_Green__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_Green__0__PC CYREG_PRT0_PC
#define LED_Green__0__PC2 CYREG_PRT0_PC2
#define LED_Green__0__PORT 0u
#define LED_Green__0__PS CYREG_PRT0_PS
#define LED_Green__0__SHIFT 2u
#define LED_Green__DR CYREG_PRT0_DR
#define LED_Green__INTCFG CYREG_PRT0_INTCFG
#define LED_Green__INTSTAT CYREG_PRT0_INTSTAT
#define LED_Green__MASK 0x04u
#define LED_Green__PA__CFG0 CYREG_UDB_PA0_CFG0
#define LED_Green__PA__CFG1 CYREG_UDB_PA0_CFG1
#define LED_Green__PA__CFG10 CYREG_UDB_PA0_CFG10
#define LED_Green__PA__CFG11 CYREG_UDB_PA0_CFG11
#define LED_Green__PA__CFG12 CYREG_UDB_PA0_CFG12
#define LED_Green__PA__CFG13 CYREG_UDB_PA0_CFG13
#define LED_Green__PA__CFG14 CYREG_UDB_PA0_CFG14
#define LED_Green__PA__CFG2 CYREG_UDB_PA0_CFG2
#define LED_Green__PA__CFG3 CYREG_UDB_PA0_CFG3
#define LED_Green__PA__CFG4 CYREG_UDB_PA0_CFG4
#define LED_Green__PA__CFG5 CYREG_UDB_PA0_CFG5
#define LED_Green__PA__CFG6 CYREG_UDB_PA0_CFG6
#define LED_Green__PA__CFG7 CYREG_UDB_PA0_CFG7
#define LED_Green__PA__CFG8 CYREG_UDB_PA0_CFG8
#define LED_Green__PA__CFG9 CYREG_UDB_PA0_CFG9
#define LED_Green__PC CYREG_PRT0_PC
#define LED_Green__PC2 CYREG_PRT0_PC2
#define LED_Green__PORT 0u
#define LED_Green__PS CYREG_PRT0_PS
#define LED_Green__SHIFT 2u

/* Joy_Center */
#define Joy_Center__0__DM__MASK 0x1C0000u
#define Joy_Center__0__DM__SHIFT 18u
#define Joy_Center__0__DR CYREG_PRT2_DR
#define Joy_Center__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define Joy_Center__0__HSIOM_MASK 0x0F000000u
#define Joy_Center__0__HSIOM_SHIFT 24u
#define Joy_Center__0__INTCFG CYREG_PRT2_INTCFG
#define Joy_Center__0__INTSTAT CYREG_PRT2_INTSTAT
#define Joy_Center__0__MASK 0x40u
#define Joy_Center__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Joy_Center__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Joy_Center__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Joy_Center__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Joy_Center__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Joy_Center__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Joy_Center__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Joy_Center__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Joy_Center__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Joy_Center__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Joy_Center__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Joy_Center__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Joy_Center__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Joy_Center__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Joy_Center__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Joy_Center__0__PC CYREG_PRT2_PC
#define Joy_Center__0__PC2 CYREG_PRT2_PC2
#define Joy_Center__0__PORT 2u
#define Joy_Center__0__PS CYREG_PRT2_PS
#define Joy_Center__0__SHIFT 6u
#define Joy_Center__DR CYREG_PRT2_DR
#define Joy_Center__INTCFG CYREG_PRT2_INTCFG
#define Joy_Center__INTSTAT CYREG_PRT2_INTSTAT
#define Joy_Center__MASK 0x40u
#define Joy_Center__PA__CFG0 CYREG_UDB_PA2_CFG0
#define Joy_Center__PA__CFG1 CYREG_UDB_PA2_CFG1
#define Joy_Center__PA__CFG10 CYREG_UDB_PA2_CFG10
#define Joy_Center__PA__CFG11 CYREG_UDB_PA2_CFG11
#define Joy_Center__PA__CFG12 CYREG_UDB_PA2_CFG12
#define Joy_Center__PA__CFG13 CYREG_UDB_PA2_CFG13
#define Joy_Center__PA__CFG14 CYREG_UDB_PA2_CFG14
#define Joy_Center__PA__CFG2 CYREG_UDB_PA2_CFG2
#define Joy_Center__PA__CFG3 CYREG_UDB_PA2_CFG3
#define Joy_Center__PA__CFG4 CYREG_UDB_PA2_CFG4
#define Joy_Center__PA__CFG5 CYREG_UDB_PA2_CFG5
#define Joy_Center__PA__CFG6 CYREG_UDB_PA2_CFG6
#define Joy_Center__PA__CFG7 CYREG_UDB_PA2_CFG7
#define Joy_Center__PA__CFG8 CYREG_UDB_PA2_CFG8
#define Joy_Center__PA__CFG9 CYREG_UDB_PA2_CFG9
#define Joy_Center__PC CYREG_PRT2_PC
#define Joy_Center__PC2 CYREG_PRT2_PC2
#define Joy_Center__PORT 2u
#define Joy_Center__PS CYREG_PRT2_PS
#define Joy_Center__SHIFT 6u

/* Miscellaneous */
#define CY_PROJECT_NAME "StarBlaster"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 24000000U
#define CYDEV_BCLK__HFCLK__KHZ 24000U
#define CYDEV_BCLK__HFCLK__MHZ 24U
#define CYDEV_BCLK__SYSCLK__HZ 24000000U
#define CYDEV_BCLK__SYSCLK__KHZ 24000U
#define CYDEV_BCLK__SYSCLK__MHZ 24U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
