-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity denoise_top is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    fft_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    fft_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    fft_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    fft_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    clean_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    clean_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    clean_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
    clean_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    fft_in_TVALID : IN STD_LOGIC;
    fft_in_TREADY : OUT STD_LOGIC;
    clean_out_TVALID : OUT STD_LOGIC;
    clean_out_TREADY : IN STD_LOGIC );
end;


architecture behav of denoise_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "denoise_top_denoise_top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=2933,HLS_SYN_TPT=2933,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=4953,HLS_SYN_LUT=4297,HLS_VERSION=2024_2}";
    constant C_S_AXI_DATA_WIDTH : INTEGER := 32;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_rst_n_inv : STD_LOGIC;
    signal alpha : STD_LOGIC_VECTOR (23 downto 0);
    signal beta : STD_LOGIC_VECTOR (23 downto 0);
    signal enable : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_noise : STD_LOGIC_VECTOR (0 downto 0);
    signal noise_frame_count : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_start : STD_LOGIC;
    signal entry_proc_U0_ap_done : STD_LOGIC;
    signal entry_proc_U0_ap_continue : STD_LOGIC;
    signal entry_proc_U0_ap_idle : STD_LOGIC;
    signal entry_proc_U0_ap_ready : STD_LOGIC;
    signal entry_proc_U0_start_out : STD_LOGIC;
    signal entry_proc_U0_start_write : STD_LOGIC;
    signal entry_proc_U0_alpha_c_din : STD_LOGIC_VECTOR (23 downto 0);
    signal entry_proc_U0_alpha_c_write : STD_LOGIC;
    signal entry_proc_U0_beta_c_din : STD_LOGIC_VECTOR (23 downto 0);
    signal entry_proc_U0_beta_c_write : STD_LOGIC;
    signal entry_proc_U0_reset_noise_c_din : STD_LOGIC_VECTOR (0 downto 0);
    signal entry_proc_U0_reset_noise_c_write : STD_LOGIC;
    signal entry_proc_U0_noise_frame_count_c_din : STD_LOGIC_VECTOR (3 downto 0);
    signal entry_proc_U0_noise_frame_count_c_write : STD_LOGIC;
    signal axi_to_internal_U0_ap_start : STD_LOGIC;
    signal axi_to_internal_U0_ap_done : STD_LOGIC;
    signal axi_to_internal_U0_ap_continue : STD_LOGIC;
    signal axi_to_internal_U0_ap_idle : STD_LOGIC;
    signal axi_to_internal_U0_ap_ready : STD_LOGIC;
    signal axi_to_internal_U0_stream1_din : STD_LOGIC_VECTOR (64 downto 0);
    signal axi_to_internal_U0_stream1_write : STD_LOGIC;
    signal axi_to_internal_U0_start_out : STD_LOGIC;
    signal axi_to_internal_U0_start_write : STD_LOGIC;
    signal axi_to_internal_U0_fft_in_TREADY : STD_LOGIC;
    signal compute_magnitude_square_U0_ap_start : STD_LOGIC;
    signal compute_magnitude_square_U0_ap_done : STD_LOGIC;
    signal compute_magnitude_square_U0_ap_continue : STD_LOGIC;
    signal compute_magnitude_square_U0_ap_idle : STD_LOGIC;
    signal compute_magnitude_square_U0_ap_ready : STD_LOGIC;
    signal compute_magnitude_square_U0_stream3_din : STD_LOGIC_VECTOR (23 downto 0);
    signal compute_magnitude_square_U0_stream3_write : STD_LOGIC;
    signal compute_magnitude_square_U0_start_out : STD_LOGIC;
    signal compute_magnitude_square_U0_start_write : STD_LOGIC;
    signal compute_magnitude_square_U0_stream1_read : STD_LOGIC;
    signal compute_magnitude_square_U0_stream2_din : STD_LOGIC_VECTOR (64 downto 0);
    signal compute_magnitude_square_U0_stream2_write : STD_LOGIC;
    signal Block_entry_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_proc_U0_cmp_i97_out_din : STD_LOGIC_VECTOR (0 downto 0);
    signal Block_entry_proc_U0_cmp_i97_out_write : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_ap_start : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_ap_done : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_ap_continue : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_ap_idle : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_ap_ready : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_reset_noise_read : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_noise_frame_count_read : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_stream3_read : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_stream5_din : STD_LOGIC_VECTOR (23 downto 0);
    signal Block_entry_frame_counter_wr_proc_U0_stream5_write : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_stream5_num_data_valid : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_frame_counter_wr_proc_U0_stream5_fifo_cap : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_entry_frame_counter_wr_proc_U0_alpha_read : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_beta_read : STD_LOGIC;
    signal Block_entry_frame_counter_wr_proc_U0_cmp_i97_loc_read : STD_LOGIC;
    signal reconstruct_signal_U0_ap_start : STD_LOGIC;
    signal reconstruct_signal_U0_ap_done : STD_LOGIC;
    signal reconstruct_signal_U0_ap_continue : STD_LOGIC;
    signal reconstruct_signal_U0_ap_idle : STD_LOGIC;
    signal reconstruct_signal_U0_ap_ready : STD_LOGIC;
    signal reconstruct_signal_U0_stream5_read : STD_LOGIC;
    signal reconstruct_signal_U0_start_out : STD_LOGIC;
    signal reconstruct_signal_U0_start_write : STD_LOGIC;
    signal reconstruct_signal_U0_stream2_read : STD_LOGIC;
    signal reconstruct_signal_U0_stream6_din : STD_LOGIC_VECTOR (64 downto 0);
    signal reconstruct_signal_U0_stream6_write : STD_LOGIC;
    signal internal_to_axi_U0_ap_start : STD_LOGIC;
    signal internal_to_axi_U0_ap_done : STD_LOGIC;
    signal internal_to_axi_U0_ap_continue : STD_LOGIC;
    signal internal_to_axi_U0_ap_idle : STD_LOGIC;
    signal internal_to_axi_U0_ap_ready : STD_LOGIC;
    signal internal_to_axi_U0_stream6_read : STD_LOGIC;
    signal internal_to_axi_U0_clean_out_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal internal_to_axi_U0_clean_out_TVALID : STD_LOGIC;
    signal internal_to_axi_U0_clean_out_TKEEP : STD_LOGIC_VECTOR (7 downto 0);
    signal internal_to_axi_U0_clean_out_TSTRB : STD_LOGIC_VECTOR (7 downto 0);
    signal internal_to_axi_U0_clean_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal alpha_c_full_n : STD_LOGIC;
    signal alpha_c_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal alpha_c_empty_n : STD_LOGIC;
    signal alpha_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal alpha_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal beta_c_full_n : STD_LOGIC;
    signal beta_c_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal beta_c_empty_n : STD_LOGIC;
    signal beta_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal beta_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal reset_noise_c_full_n : STD_LOGIC;
    signal reset_noise_c_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal reset_noise_c_empty_n : STD_LOGIC;
    signal reset_noise_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal reset_noise_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal noise_frame_count_c_full_n : STD_LOGIC;
    signal noise_frame_count_c_dout : STD_LOGIC_VECTOR (3 downto 0);
    signal noise_frame_count_c_empty_n : STD_LOGIC;
    signal noise_frame_count_c_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal noise_frame_count_c_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal stream1_full_n : STD_LOGIC;
    signal stream1_dout : STD_LOGIC_VECTOR (64 downto 0);
    signal stream1_empty_n : STD_LOGIC;
    signal stream1_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream1_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream2_full_n : STD_LOGIC;
    signal stream2_dout : STD_LOGIC_VECTOR (64 downto 0);
    signal stream2_empty_n : STD_LOGIC;
    signal stream2_num_data_valid : STD_LOGIC_VECTOR (11 downto 0);
    signal stream2_fifo_cap : STD_LOGIC_VECTOR (11 downto 0);
    signal stream3_full_n : STD_LOGIC;
    signal stream3_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal stream3_empty_n : STD_LOGIC;
    signal stream3_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream3_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal cmp_i97_loc_full_n : STD_LOGIC;
    signal cmp_i97_loc_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i97_loc_empty_n : STD_LOGIC;
    signal cmp_i97_loc_num_data_valid : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp_i97_loc_fifo_cap : STD_LOGIC_VECTOR (3 downto 0);
    signal stream5_full_n : STD_LOGIC;
    signal stream5_dout : STD_LOGIC_VECTOR (23 downto 0);
    signal stream5_empty_n : STD_LOGIC;
    signal stream5_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream5_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal stream6_full_n : STD_LOGIC;
    signal stream6_dout : STD_LOGIC_VECTOR (64 downto 0);
    signal stream6_empty_n : STD_LOGIC;
    signal stream6_num_data_valid : STD_LOGIC_VECTOR (4 downto 0);
    signal stream6_fifo_cap : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_entry_proc_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_axi_to_internal_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_axi_to_internal_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_Block_entry_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_entry_proc_U0_ap_ready : STD_LOGIC;
    signal start_for_Block_entry_frame_counter_wr_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_entry_frame_counter_wr_proc_U0_full_n : STD_LOGIC;
    signal start_for_Block_entry_frame_counter_wr_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_entry_frame_counter_wr_proc_U0_empty_n : STD_LOGIC;
    signal start_for_compute_magnitude_square_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_compute_magnitude_square_U0_full_n : STD_LOGIC;
    signal start_for_compute_magnitude_square_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_compute_magnitude_square_U0_empty_n : STD_LOGIC;
    signal start_for_reconstruct_signal_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_reconstruct_signal_U0_full_n : STD_LOGIC;
    signal start_for_reconstruct_signal_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_reconstruct_signal_U0_empty_n : STD_LOGIC;
    signal start_for_internal_to_axi_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_internal_to_axi_U0_full_n : STD_LOGIC;
    signal start_for_internal_to_axi_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_internal_to_axi_U0_empty_n : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component denoise_top_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        alpha : IN STD_LOGIC_VECTOR (23 downto 0);
        alpha_c_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        alpha_c_full_n : IN STD_LOGIC;
        alpha_c_write : OUT STD_LOGIC;
        alpha_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        alpha_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        beta : IN STD_LOGIC_VECTOR (23 downto 0);
        beta_c_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        beta_c_full_n : IN STD_LOGIC;
        beta_c_write : OUT STD_LOGIC;
        beta_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        beta_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        reset_noise : IN STD_LOGIC_VECTOR (0 downto 0);
        reset_noise_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        reset_noise_c_full_n : IN STD_LOGIC;
        reset_noise_c_write : OUT STD_LOGIC;
        reset_noise_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        reset_noise_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count : IN STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count_c_din : OUT STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count_c_full_n : IN STD_LOGIC;
        noise_frame_count_c_write : OUT STD_LOGIC;
        noise_frame_count_c_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count_c_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component denoise_top_axi_to_internal IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_in_TVALID : IN STD_LOGIC;
        stream1_din : OUT STD_LOGIC_VECTOR (64 downto 0);
        stream1_full_n : IN STD_LOGIC;
        stream1_write : OUT STD_LOGIC;
        stream1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        fft_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        fft_in_TREADY : OUT STD_LOGIC;
        fft_in_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
        fft_in_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
        fft_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component denoise_top_compute_magnitude_square IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream3_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream3_full_n : IN STD_LOGIC;
        stream3_write : OUT STD_LOGIC;
        stream3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream1_dout : IN STD_LOGIC_VECTOR (64 downto 0);
        stream1_empty_n : IN STD_LOGIC;
        stream1_read : OUT STD_LOGIC;
        stream1_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream1_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream2_din : OUT STD_LOGIC_VECTOR (64 downto 0);
        stream2_full_n : IN STD_LOGIC;
        stream2_write : OUT STD_LOGIC;
        stream2_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        stream2_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component denoise_top_Block_entry_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        enable : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i97_out_din : OUT STD_LOGIC_VECTOR (0 downto 0);
        cmp_i97_out_full_n : IN STD_LOGIC;
        cmp_i97_out_write : OUT STD_LOGIC;
        cmp_i97_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        cmp_i97_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component denoise_top_Block_entry_frame_counter_wr_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reset_noise_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        reset_noise_empty_n : IN STD_LOGIC;
        reset_noise_read : OUT STD_LOGIC;
        reset_noise_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        reset_noise_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count_dout : IN STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count_empty_n : IN STD_LOGIC;
        noise_frame_count_read : OUT STD_LOGIC;
        noise_frame_count_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        noise_frame_count_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        stream3_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream3_empty_n : IN STD_LOGIC;
        stream3_read : OUT STD_LOGIC;
        stream3_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream3_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        stream5_din : OUT STD_LOGIC_VECTOR (23 downto 0);
        stream5_full_n : IN STD_LOGIC;
        stream5_write : OUT STD_LOGIC;
        stream5_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
        stream5_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
        alpha_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        alpha_empty_n : IN STD_LOGIC;
        alpha_read : OUT STD_LOGIC;
        alpha_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        alpha_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        beta_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        beta_empty_n : IN STD_LOGIC;
        beta_read : OUT STD_LOGIC;
        beta_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        beta_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        cmp_i97_loc_dout : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i97_loc_empty_n : IN STD_LOGIC;
        cmp_i97_loc_read : OUT STD_LOGIC;
        cmp_i97_loc_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        cmp_i97_loc_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component denoise_top_reconstruct_signal IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream5_dout : IN STD_LOGIC_VECTOR (23 downto 0);
        stream5_empty_n : IN STD_LOGIC;
        stream5_read : OUT STD_LOGIC;
        stream5_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream5_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        stream2_dout : IN STD_LOGIC_VECTOR (64 downto 0);
        stream2_empty_n : IN STD_LOGIC;
        stream2_read : OUT STD_LOGIC;
        stream2_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        stream2_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        stream6_din : OUT STD_LOGIC_VECTOR (64 downto 0);
        stream6_full_n : IN STD_LOGIC;
        stream6_write : OUT STD_LOGIC;
        stream6_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream6_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component denoise_top_internal_to_axi IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream6_dout : IN STD_LOGIC_VECTOR (64 downto 0);
        stream6_empty_n : IN STD_LOGIC;
        stream6_read : OUT STD_LOGIC;
        stream6_num_data_valid : IN STD_LOGIC_VECTOR (4 downto 0);
        stream6_fifo_cap : IN STD_LOGIC_VECTOR (4 downto 0);
        clean_out_TREADY : IN STD_LOGIC;
        clean_out_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        clean_out_TVALID : OUT STD_LOGIC;
        clean_out_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
        clean_out_TSTRB : OUT STD_LOGIC_VECTOR (7 downto 0);
        clean_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component denoise_top_fifo_w24_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component denoise_top_fifo_w1_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component denoise_top_fifo_w4_d8_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (3 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (3 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (3 downto 0) );
    end component;


    component denoise_top_fifo_w65_d16_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (64 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (64 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component denoise_top_fifo_w65_d2048_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (64 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (64 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (11 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component denoise_top_fifo_w24_d16_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (23 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (23 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC;
        if_num_data_valid : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component denoise_top_start_for_compute_magnitude_square_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component denoise_top_start_for_reconstruct_signal_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component denoise_top_start_for_internal_to_axi_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component denoise_top_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        alpha : OUT STD_LOGIC_VECTOR (23 downto 0);
        beta : OUT STD_LOGIC_VECTOR (23 downto 0);
        enable : OUT STD_LOGIC_VECTOR (0 downto 0);
        reset_noise : OUT STD_LOGIC_VECTOR (0 downto 0);
        noise_frame_count : OUT STD_LOGIC_VECTOR (3 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    control_s_axi_U : component denoise_top_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        alpha => alpha,
        beta => beta,
        enable => enable,
        reset_noise => reset_noise,
        noise_frame_count => noise_frame_count,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    entry_proc_U0 : component denoise_top_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => entry_proc_U0_ap_start,
        start_full_n => start_for_Block_entry_frame_counter_wr_proc_U0_full_n,
        ap_done => entry_proc_U0_ap_done,
        ap_continue => entry_proc_U0_ap_continue,
        ap_idle => entry_proc_U0_ap_idle,
        ap_ready => entry_proc_U0_ap_ready,
        start_out => entry_proc_U0_start_out,
        start_write => entry_proc_U0_start_write,
        alpha => alpha,
        alpha_c_din => entry_proc_U0_alpha_c_din,
        alpha_c_full_n => alpha_c_full_n,
        alpha_c_write => entry_proc_U0_alpha_c_write,
        alpha_c_num_data_valid => alpha_c_num_data_valid,
        alpha_c_fifo_cap => alpha_c_fifo_cap,
        beta => beta,
        beta_c_din => entry_proc_U0_beta_c_din,
        beta_c_full_n => beta_c_full_n,
        beta_c_write => entry_proc_U0_beta_c_write,
        beta_c_num_data_valid => beta_c_num_data_valid,
        beta_c_fifo_cap => beta_c_fifo_cap,
        reset_noise => reset_noise,
        reset_noise_c_din => entry_proc_U0_reset_noise_c_din,
        reset_noise_c_full_n => reset_noise_c_full_n,
        reset_noise_c_write => entry_proc_U0_reset_noise_c_write,
        reset_noise_c_num_data_valid => reset_noise_c_num_data_valid,
        reset_noise_c_fifo_cap => reset_noise_c_fifo_cap,
        noise_frame_count => noise_frame_count,
        noise_frame_count_c_din => entry_proc_U0_noise_frame_count_c_din,
        noise_frame_count_c_full_n => noise_frame_count_c_full_n,
        noise_frame_count_c_write => entry_proc_U0_noise_frame_count_c_write,
        noise_frame_count_c_num_data_valid => noise_frame_count_c_num_data_valid,
        noise_frame_count_c_fifo_cap => noise_frame_count_c_fifo_cap);

    axi_to_internal_U0 : component denoise_top_axi_to_internal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => axi_to_internal_U0_ap_start,
        start_full_n => start_for_compute_magnitude_square_U0_full_n,
        ap_done => axi_to_internal_U0_ap_done,
        ap_continue => axi_to_internal_U0_ap_continue,
        ap_idle => axi_to_internal_U0_ap_idle,
        ap_ready => axi_to_internal_U0_ap_ready,
        fft_in_TVALID => fft_in_TVALID,
        stream1_din => axi_to_internal_U0_stream1_din,
        stream1_full_n => stream1_full_n,
        stream1_write => axi_to_internal_U0_stream1_write,
        stream1_num_data_valid => stream1_num_data_valid,
        stream1_fifo_cap => stream1_fifo_cap,
        start_out => axi_to_internal_U0_start_out,
        start_write => axi_to_internal_U0_start_write,
        fft_in_TDATA => fft_in_TDATA,
        fft_in_TREADY => axi_to_internal_U0_fft_in_TREADY,
        fft_in_TKEEP => fft_in_TKEEP,
        fft_in_TSTRB => fft_in_TSTRB,
        fft_in_TLAST => fft_in_TLAST);

    compute_magnitude_square_U0 : component denoise_top_compute_magnitude_square
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => compute_magnitude_square_U0_ap_start,
        start_full_n => start_for_reconstruct_signal_U0_full_n,
        ap_done => compute_magnitude_square_U0_ap_done,
        ap_continue => compute_magnitude_square_U0_ap_continue,
        ap_idle => compute_magnitude_square_U0_ap_idle,
        ap_ready => compute_magnitude_square_U0_ap_ready,
        stream3_din => compute_magnitude_square_U0_stream3_din,
        stream3_full_n => stream3_full_n,
        stream3_write => compute_magnitude_square_U0_stream3_write,
        stream3_num_data_valid => stream3_num_data_valid,
        stream3_fifo_cap => stream3_fifo_cap,
        start_out => compute_magnitude_square_U0_start_out,
        start_write => compute_magnitude_square_U0_start_write,
        stream1_dout => stream1_dout,
        stream1_empty_n => stream1_empty_n,
        stream1_read => compute_magnitude_square_U0_stream1_read,
        stream1_num_data_valid => stream1_num_data_valid,
        stream1_fifo_cap => stream1_fifo_cap,
        stream2_din => compute_magnitude_square_U0_stream2_din,
        stream2_full_n => stream2_full_n,
        stream2_write => compute_magnitude_square_U0_stream2_write,
        stream2_num_data_valid => stream2_num_data_valid,
        stream2_fifo_cap => stream2_fifo_cap);

    Block_entry_proc_U0 : component denoise_top_Block_entry_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_proc_U0_ap_start,
        ap_done => Block_entry_proc_U0_ap_done,
        ap_continue => Block_entry_proc_U0_ap_continue,
        ap_idle => Block_entry_proc_U0_ap_idle,
        ap_ready => Block_entry_proc_U0_ap_ready,
        enable => enable,
        cmp_i97_out_din => Block_entry_proc_U0_cmp_i97_out_din,
        cmp_i97_out_full_n => cmp_i97_loc_full_n,
        cmp_i97_out_write => Block_entry_proc_U0_cmp_i97_out_write,
        cmp_i97_out_num_data_valid => cmp_i97_loc_num_data_valid,
        cmp_i97_out_fifo_cap => cmp_i97_loc_fifo_cap);

    Block_entry_frame_counter_wr_proc_U0 : component denoise_top_Block_entry_frame_counter_wr_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_entry_frame_counter_wr_proc_U0_ap_start,
        ap_done => Block_entry_frame_counter_wr_proc_U0_ap_done,
        ap_continue => Block_entry_frame_counter_wr_proc_U0_ap_continue,
        ap_idle => Block_entry_frame_counter_wr_proc_U0_ap_idle,
        ap_ready => Block_entry_frame_counter_wr_proc_U0_ap_ready,
        reset_noise_dout => reset_noise_c_dout,
        reset_noise_empty_n => reset_noise_c_empty_n,
        reset_noise_read => Block_entry_frame_counter_wr_proc_U0_reset_noise_read,
        reset_noise_num_data_valid => reset_noise_c_num_data_valid,
        reset_noise_fifo_cap => reset_noise_c_fifo_cap,
        noise_frame_count_dout => noise_frame_count_c_dout,
        noise_frame_count_empty_n => noise_frame_count_c_empty_n,
        noise_frame_count_read => Block_entry_frame_counter_wr_proc_U0_noise_frame_count_read,
        noise_frame_count_num_data_valid => noise_frame_count_c_num_data_valid,
        noise_frame_count_fifo_cap => noise_frame_count_c_fifo_cap,
        stream3_dout => stream3_dout,
        stream3_empty_n => stream3_empty_n,
        stream3_read => Block_entry_frame_counter_wr_proc_U0_stream3_read,
        stream3_num_data_valid => stream3_num_data_valid,
        stream3_fifo_cap => stream3_fifo_cap,
        stream5_din => Block_entry_frame_counter_wr_proc_U0_stream5_din,
        stream5_full_n => stream5_full_n,
        stream5_write => Block_entry_frame_counter_wr_proc_U0_stream5_write,
        stream5_num_data_valid => Block_entry_frame_counter_wr_proc_U0_stream5_num_data_valid,
        stream5_fifo_cap => Block_entry_frame_counter_wr_proc_U0_stream5_fifo_cap,
        alpha_dout => alpha_c_dout,
        alpha_empty_n => alpha_c_empty_n,
        alpha_read => Block_entry_frame_counter_wr_proc_U0_alpha_read,
        alpha_num_data_valid => alpha_c_num_data_valid,
        alpha_fifo_cap => alpha_c_fifo_cap,
        beta_dout => beta_c_dout,
        beta_empty_n => beta_c_empty_n,
        beta_read => Block_entry_frame_counter_wr_proc_U0_beta_read,
        beta_num_data_valid => beta_c_num_data_valid,
        beta_fifo_cap => beta_c_fifo_cap,
        cmp_i97_loc_dout => cmp_i97_loc_dout,
        cmp_i97_loc_empty_n => cmp_i97_loc_empty_n,
        cmp_i97_loc_read => Block_entry_frame_counter_wr_proc_U0_cmp_i97_loc_read,
        cmp_i97_loc_num_data_valid => cmp_i97_loc_num_data_valid,
        cmp_i97_loc_fifo_cap => cmp_i97_loc_fifo_cap);

    reconstruct_signal_U0 : component denoise_top_reconstruct_signal
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => reconstruct_signal_U0_ap_start,
        start_full_n => start_for_internal_to_axi_U0_full_n,
        ap_done => reconstruct_signal_U0_ap_done,
        ap_continue => reconstruct_signal_U0_ap_continue,
        ap_idle => reconstruct_signal_U0_ap_idle,
        ap_ready => reconstruct_signal_U0_ap_ready,
        stream5_dout => stream5_dout,
        stream5_empty_n => stream5_empty_n,
        stream5_read => reconstruct_signal_U0_stream5_read,
        stream5_num_data_valid => stream5_num_data_valid,
        stream5_fifo_cap => stream5_fifo_cap,
        start_out => reconstruct_signal_U0_start_out,
        start_write => reconstruct_signal_U0_start_write,
        stream2_dout => stream2_dout,
        stream2_empty_n => stream2_empty_n,
        stream2_read => reconstruct_signal_U0_stream2_read,
        stream2_num_data_valid => stream2_num_data_valid,
        stream2_fifo_cap => stream2_fifo_cap,
        stream6_din => reconstruct_signal_U0_stream6_din,
        stream6_full_n => stream6_full_n,
        stream6_write => reconstruct_signal_U0_stream6_write,
        stream6_num_data_valid => stream6_num_data_valid,
        stream6_fifo_cap => stream6_fifo_cap);

    internal_to_axi_U0 : component denoise_top_internal_to_axi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => internal_to_axi_U0_ap_start,
        ap_done => internal_to_axi_U0_ap_done,
        ap_continue => internal_to_axi_U0_ap_continue,
        ap_idle => internal_to_axi_U0_ap_idle,
        ap_ready => internal_to_axi_U0_ap_ready,
        stream6_dout => stream6_dout,
        stream6_empty_n => stream6_empty_n,
        stream6_read => internal_to_axi_U0_stream6_read,
        stream6_num_data_valid => stream6_num_data_valid,
        stream6_fifo_cap => stream6_fifo_cap,
        clean_out_TREADY => clean_out_TREADY,
        clean_out_TDATA => internal_to_axi_U0_clean_out_TDATA,
        clean_out_TVALID => internal_to_axi_U0_clean_out_TVALID,
        clean_out_TKEEP => internal_to_axi_U0_clean_out_TKEEP,
        clean_out_TSTRB => internal_to_axi_U0_clean_out_TSTRB,
        clean_out_TLAST => internal_to_axi_U0_clean_out_TLAST);

    alpha_c_U : component denoise_top_fifo_w24_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_alpha_c_din,
        if_full_n => alpha_c_full_n,
        if_write => entry_proc_U0_alpha_c_write,
        if_dout => alpha_c_dout,
        if_empty_n => alpha_c_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_alpha_read,
        if_num_data_valid => alpha_c_num_data_valid,
        if_fifo_cap => alpha_c_fifo_cap);

    beta_c_U : component denoise_top_fifo_w24_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_beta_c_din,
        if_full_n => beta_c_full_n,
        if_write => entry_proc_U0_beta_c_write,
        if_dout => beta_c_dout,
        if_empty_n => beta_c_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_beta_read,
        if_num_data_valid => beta_c_num_data_valid,
        if_fifo_cap => beta_c_fifo_cap);

    reset_noise_c_U : component denoise_top_fifo_w1_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_reset_noise_c_din,
        if_full_n => reset_noise_c_full_n,
        if_write => entry_proc_U0_reset_noise_c_write,
        if_dout => reset_noise_c_dout,
        if_empty_n => reset_noise_c_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_reset_noise_read,
        if_num_data_valid => reset_noise_c_num_data_valid,
        if_fifo_cap => reset_noise_c_fifo_cap);

    noise_frame_count_c_U : component denoise_top_fifo_w4_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => entry_proc_U0_noise_frame_count_c_din,
        if_full_n => noise_frame_count_c_full_n,
        if_write => entry_proc_U0_noise_frame_count_c_write,
        if_dout => noise_frame_count_c_dout,
        if_empty_n => noise_frame_count_c_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_noise_frame_count_read,
        if_num_data_valid => noise_frame_count_c_num_data_valid,
        if_fifo_cap => noise_frame_count_c_fifo_cap);

    stream1_U : component denoise_top_fifo_w65_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => axi_to_internal_U0_stream1_din,
        if_full_n => stream1_full_n,
        if_write => axi_to_internal_U0_stream1_write,
        if_dout => stream1_dout,
        if_empty_n => stream1_empty_n,
        if_read => compute_magnitude_square_U0_stream1_read,
        if_num_data_valid => stream1_num_data_valid,
        if_fifo_cap => stream1_fifo_cap);

    stream2_U : component denoise_top_fifo_w65_d2048_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => compute_magnitude_square_U0_stream2_din,
        if_full_n => stream2_full_n,
        if_write => compute_magnitude_square_U0_stream2_write,
        if_dout => stream2_dout,
        if_empty_n => stream2_empty_n,
        if_read => reconstruct_signal_U0_stream2_read,
        if_num_data_valid => stream2_num_data_valid,
        if_fifo_cap => stream2_fifo_cap);

    stream3_U : component denoise_top_fifo_w24_d16_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => compute_magnitude_square_U0_stream3_din,
        if_full_n => stream3_full_n,
        if_write => compute_magnitude_square_U0_stream3_write,
        if_dout => stream3_dout,
        if_empty_n => stream3_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_stream3_read,
        if_num_data_valid => stream3_num_data_valid,
        if_fifo_cap => stream3_fifo_cap);

    cmp_i97_loc_U : component denoise_top_fifo_w1_d8_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_proc_U0_cmp_i97_out_din,
        if_full_n => cmp_i97_loc_full_n,
        if_write => Block_entry_proc_U0_cmp_i97_out_write,
        if_dout => cmp_i97_loc_dout,
        if_empty_n => cmp_i97_loc_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_cmp_i97_loc_read,
        if_num_data_valid => cmp_i97_loc_num_data_valid,
        if_fifo_cap => cmp_i97_loc_fifo_cap);

    stream5_U : component denoise_top_fifo_w24_d16_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_entry_frame_counter_wr_proc_U0_stream5_din,
        if_full_n => stream5_full_n,
        if_write => Block_entry_frame_counter_wr_proc_U0_stream5_write,
        if_dout => stream5_dout,
        if_empty_n => stream5_empty_n,
        if_read => reconstruct_signal_U0_stream5_read,
        if_num_data_valid => stream5_num_data_valid,
        if_fifo_cap => stream5_fifo_cap);

    stream6_U : component denoise_top_fifo_w65_d16_A
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => reconstruct_signal_U0_stream6_din,
        if_full_n => stream6_full_n,
        if_write => reconstruct_signal_U0_stream6_write,
        if_dout => stream6_dout,
        if_empty_n => stream6_empty_n,
        if_read => internal_to_axi_U0_stream6_read,
        if_num_data_valid => stream6_num_data_valid,
        if_fifo_cap => stream6_fifo_cap);

    start_for_Block_entry_frame_counter_wr_proc_U0_U : component denoise_top_start_for_Block_entry_frame_counter_wr_proc_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Block_entry_frame_counter_wr_proc_U0_din,
        if_full_n => start_for_Block_entry_frame_counter_wr_proc_U0_full_n,
        if_write => entry_proc_U0_start_write,
        if_dout => start_for_Block_entry_frame_counter_wr_proc_U0_dout,
        if_empty_n => start_for_Block_entry_frame_counter_wr_proc_U0_empty_n,
        if_read => Block_entry_frame_counter_wr_proc_U0_ap_ready);

    start_for_compute_magnitude_square_U0_U : component denoise_top_start_for_compute_magnitude_square_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_compute_magnitude_square_U0_din,
        if_full_n => start_for_compute_magnitude_square_U0_full_n,
        if_write => axi_to_internal_U0_start_write,
        if_dout => start_for_compute_magnitude_square_U0_dout,
        if_empty_n => start_for_compute_magnitude_square_U0_empty_n,
        if_read => compute_magnitude_square_U0_ap_ready);

    start_for_reconstruct_signal_U0_U : component denoise_top_start_for_reconstruct_signal_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_reconstruct_signal_U0_din,
        if_full_n => start_for_reconstruct_signal_U0_full_n,
        if_write => compute_magnitude_square_U0_start_write,
        if_dout => start_for_reconstruct_signal_U0_dout,
        if_empty_n => start_for_reconstruct_signal_U0_empty_n,
        if_read => reconstruct_signal_U0_ap_ready);

    start_for_internal_to_axi_U0_U : component denoise_top_start_for_internal_to_axi_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_internal_to_axi_U0_din,
        if_full_n => start_for_internal_to_axi_U0_full_n,
        if_write => reconstruct_signal_U0_start_write,
        if_dout => start_for_internal_to_axi_U0_dout,
        if_empty_n => start_for_internal_to_axi_U0_empty_n,
        if_read => internal_to_axi_U0_ap_ready);





    ap_sync_reg_Block_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_entry_proc_U0_ap_ready <= ap_sync_Block_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_axi_to_internal_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_axi_to_internal_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_axi_to_internal_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_axi_to_internal_U0_ap_ready <= ap_sync_axi_to_internal_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_entry_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    Block_entry_frame_counter_wr_proc_U0_ap_continue <= ap_const_logic_1;
    Block_entry_frame_counter_wr_proc_U0_ap_start <= start_for_Block_entry_frame_counter_wr_proc_U0_empty_n;
    Block_entry_frame_counter_wr_proc_U0_stream5_fifo_cap <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(stream5_fifo_cap),5))),32));
    Block_entry_frame_counter_wr_proc_U0_stream5_num_data_valid <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(IEEE.numeric_std.resize(unsigned(stream5_num_data_valid),5))),32));
    Block_entry_proc_U0_ap_continue <= ap_const_logic_1;
    Block_entry_proc_U0_ap_start <= ((ap_sync_reg_Block_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    ap_done <= internal_to_axi_U0_ap_done;
    ap_idle <= (reconstruct_signal_U0_ap_idle and internal_to_axi_U0_ap_idle and entry_proc_U0_ap_idle and compute_magnitude_square_U0_ap_idle and axi_to_internal_U0_ap_idle and Block_entry_proc_U0_ap_idle and Block_entry_frame_counter_wr_proc_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Block_entry_proc_U0_ap_ready <= (ap_sync_reg_Block_entry_proc_U0_ap_ready or Block_entry_proc_U0_ap_ready);
    ap_sync_axi_to_internal_U0_ap_ready <= (axi_to_internal_U0_ap_ready or ap_sync_reg_axi_to_internal_U0_ap_ready);
    ap_sync_entry_proc_U0_ap_ready <= (entry_proc_U0_ap_ready or ap_sync_reg_entry_proc_U0_ap_ready);
    ap_sync_ready <= (ap_sync_entry_proc_U0_ap_ready and ap_sync_axi_to_internal_U0_ap_ready and ap_sync_Block_entry_proc_U0_ap_ready);
    axi_to_internal_U0_ap_continue <= ap_const_logic_1;
    axi_to_internal_U0_ap_start <= ((ap_sync_reg_axi_to_internal_U0_ap_ready xor ap_const_logic_1) and ap_start);
    clean_out_TDATA <= internal_to_axi_U0_clean_out_TDATA;
    clean_out_TKEEP <= internal_to_axi_U0_clean_out_TKEEP;
    clean_out_TLAST <= internal_to_axi_U0_clean_out_TLAST;
    clean_out_TSTRB <= internal_to_axi_U0_clean_out_TSTRB;
    clean_out_TVALID <= internal_to_axi_U0_clean_out_TVALID;
    compute_magnitude_square_U0_ap_continue <= ap_const_logic_1;
    compute_magnitude_square_U0_ap_start <= start_for_compute_magnitude_square_U0_empty_n;
    entry_proc_U0_ap_continue <= ap_const_logic_1;
    entry_proc_U0_ap_start <= ((ap_sync_reg_entry_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    fft_in_TREADY <= axi_to_internal_U0_fft_in_TREADY;
    internal_to_axi_U0_ap_continue <= ap_const_logic_1;
    internal_to_axi_U0_ap_start <= start_for_internal_to_axi_U0_empty_n;
    reconstruct_signal_U0_ap_continue <= ap_const_logic_1;
    reconstruct_signal_U0_ap_start <= start_for_reconstruct_signal_U0_empty_n;
    start_for_Block_entry_frame_counter_wr_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_compute_magnitude_square_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_internal_to_axi_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_reconstruct_signal_U0_din <= (0=>ap_const_logic_1, others=>'-');
end behav;
