// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Full Version"

// DATE "04/13/2018 09:40:04"

module 	MaterialTowerCPLD (
	nRD,
	nWR,
	nCS,
	nADV,
	nWAIT,
	ENC_1_A,
	Clk,
	ENC_1_B,
	ENC_1_N,
	ENC_2_A,
	ENC_2_B,
	ENC_2_N,
	PWM_LED,
	CC_CAN1_TXD,
	CC_CAN2_TXD,
	CAN1_RXD,
	CAN2_RXD,
	EN_EDIF_CAN,
	FAN_PULSE,
	SDCLKO,
	CPLD_INT,
	A,
	AD,
	DIP_SWITCH,
	IO_Input13,
	IO_Input12,
	IO_Input11,
	IO_Input10,
	IO_Input9,
	IO_Input8,
	IO_Input23,
	IO_Input22,
	IO_Input21,
	IO_Input20,
	IO_Input19,
	IO_Input18,
	IO_Input17,
	IO_Input16,
	IO_Input2,
	IO_Input1,
	IO_Input0,
	ENC_1_PS,
	ENC_1_DIR,
	ENC_1_INX,
	ENC_2_PS,
	ENC_2_DIR,
	ENC_2_INX,
	CAN1_TXD,
	CAN2_TXD,
	CC_CAN1_RXD,
	CC_CAN2_RXD,
	FPGA_OK,
	FAN_PWM,
	LED_PWM,
	PIZZA_CALIBRATION,
	ENC_ERR,
	RST,
	IO_Output,
	Seg_LED);
input 	nRD;
input 	nWR;
input 	nCS;
input 	nADV;
input 	nWAIT;
input 	ENC_1_A;
input 	Clk;
input 	ENC_1_B;
input 	ENC_1_N;
input 	ENC_2_A;
input 	ENC_2_B;
input 	ENC_2_N;
input 	PWM_LED;
input 	CC_CAN1_TXD;
input 	CC_CAN2_TXD;
input 	CAN1_RXD;
input 	CAN2_RXD;
input 	EN_EDIF_CAN;
input 	FAN_PULSE;
input 	SDCLKO;
input 	CPLD_INT;
input 	[6:0] A;
output 	[7:0] AD;
input 	[3:0] DIP_SWITCH;
input 	IO_Input13;
input 	IO_Input12;
input 	IO_Input11;
input 	IO_Input10;
input 	IO_Input9;
input 	IO_Input8;
input 	IO_Input23;
input 	IO_Input22;
input 	IO_Input21;
input 	IO_Input20;
input 	IO_Input19;
input 	IO_Input18;
input 	IO_Input17;
input 	IO_Input16;
input 	IO_Input2;
input 	IO_Input1;
input 	IO_Input0;
output 	ENC_1_PS;
output 	ENC_1_DIR;
output 	ENC_1_INX;
output 	ENC_2_PS;
output 	ENC_2_DIR;
output 	ENC_2_INX;
output 	CAN1_TXD;
output 	CAN2_TXD;
output 	CC_CAN1_RXD;
output 	CC_CAN2_RXD;
output 	FPGA_OK;
output 	FAN_PWM;
output 	LED_PWM;
output 	PIZZA_CALIBRATION;
output 	ENC_ERR;
output 	RST;
output 	[16:0] IO_Output;
output 	[7:0] Seg_LED;
wire \QuadDecToDIRPulse:qemod2|WrPrev ;
wire \QuadDecToDIRPulse:qemod1|WrPrev ;
wire \AD[0]~0 ;
wire \AD[1]~1 ;
wire \AD[2]~2 ;
wire \AD[3]~3 ;
wire \AD[4]~4 ;
wire \AD[5]~5 ;
wire \AD[6]~6 ;
wire \AD[7]~7 ;
wire \QuadDecToDIRPulse:qemod1|Br[0] ;
wire \QuadDecToDIRPulse:qemod1|Ar[0] ;
wire \QuadDecToDIRPulse:qemod1|Ar[1] ;
wire \QuadDecToDIRPulse:qemod1|sDir~0 ;
wire \QuadDecToDIRPulse:qemod1|sDir ;
wire \QuadDecToDIRPulse:qemod1|Br[1] ;
wire \QuadDecToDIRPulse:qemod1|P ;
wire \QuadDecToDIRPulse:qemod1|PS ;
wire \QuadDecToDIRPulse:qemod2|Ar[0] ;
wire \QuadDecToDIRPulse:qemod2|Br[0] ;
wire \QuadDecToDIRPulse:qemod2|Ar[1] ;
wire \QuadDecToDIRPulse:qemod2|sDir~0 ;
wire \QuadDecToDIRPulse:qemod2|sDir ;
wire \QuadDecToDIRPulse:qemod2|Br[1] ;
wire \QuadDecToDIRPulse:qemod2|P ;
wire \QuadDecToDIRPulse:qemod2|PS ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[5] ;
wire \SRAM_IO:sramIOmod|IO_ADDR[1] ;
wire \SRAM_IO:sramIOmod|IO_ADDR[4] ;
wire \SRAM_IO:sramIOmod|IO_RDY_WR~0 ;
wire \SRAM_IO:sramIOmod|IO_ADDR[7] ;
wire \IO_SPACE:iospacemod|Mux159~2 ;
wire \SRAM_IO:sramIOmod|IO_ADDR[6] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[16]~0 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[16]~2 ;
wire \SRAM_IO:sramIOmod|IO_ADDR[5] ;
wire \IO_SPACE:iospacemod|soPin15_8[0]~0 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[6] ;
wire \IO_SPACE:iospacemod|soPin15_8[6] ;
wire \SRAM_IO:sramIOmod|IO_ADDR[0] ;
wire \SRAM_IO:sramIOmod|IO_ADDR[2] ;
wire \IO_SPACE:iospacemod|soPin7_0[0]~4 ;
wire \SRAM_IO:sramIOmod|IO_ADDR[3] ;
wire \IO_SPACE:iospacemod|sWr_PWM~0 ;
wire \IO_SPACE:iospacemod|Mux221~0 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[8]~0 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[13] ;
wire \IO_SPACE:iospacemod|PWM_Duty[13] ;
wire \PWM_Module:pwm_mod|Add0~66 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[0] ;
wire \IO_SPACE:iospacemod|sH_timer[0]~2 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[0]~5 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[0] ;
wire \IO_SPACE:iospacemod|PWM_Frq[0] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ;
wire \IO_SPACE:iospacemod|sWr_PWM~1 ;
wire \IO_SPACE:iospacemod|sWr_PWM~2 ;
wire \PWM_Module:pwm_mod|WrPrev ;
wire \PWM_Module:pwm_mod|PWM_G~0 ;
wire \PWM_Module:pwm_mod|FrqVal[0] ;
wire \PWM_Module:pwm_mod|T_Frq[13]~10 ;
wire \PWM_Module:pwm_mod|T_Frq[0] ;
wire \PWM_Module:pwm_mod|Add0~68 ;
wire \PWM_Module:pwm_mod|Add0~68COUT1_96 ;
wire \PWM_Module:pwm_mod|Add0~78 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[1] ;
wire \IO_SPACE:iospacemod|sPWM_Frq[1] ;
wire \IO_SPACE:iospacemod|PWM_Frq[1] ;
wire \PWM_Module:pwm_mod|FrqVal[1] ;
wire \PWM_Module:pwm_mod|T_Frq[1] ;
wire \PWM_Module:pwm_mod|Add0~80 ;
wire \PWM_Module:pwm_mod|Add0~72 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[2] ;
wire \IO_SPACE:iospacemod|sPWM_Frq[2] ;
wire \IO_SPACE:iospacemod|PWM_Frq[2] ;
wire \PWM_Module:pwm_mod|FrqVal[2] ;
wire \PWM_Module:pwm_mod|T_Frq[2] ;
wire \PWM_Module:pwm_mod|Add0~74 ;
wire \PWM_Module:pwm_mod|Add0~74COUT1_98 ;
wire \PWM_Module:pwm_mod|Add0~60 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[3] ;
wire \IO_SPACE:iospacemod|sPWM_Frq[3] ;
wire \IO_SPACE:iospacemod|PWM_Frq[3] ;
wire \PWM_Module:pwm_mod|FrqVal[3] ;
wire \PWM_Module:pwm_mod|T_Frq[3] ;
wire \PWM_Module:pwm_mod|Add0~62 ;
wire \PWM_Module:pwm_mod|Add0~62COUT1_100 ;
wire \PWM_Module:pwm_mod|Add0~54 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[4] ;
wire \IO_SPACE:iospacemod|sPWM_Frq[4] ;
wire \IO_SPACE:iospacemod|PWM_Frq[4] ;
wire \PWM_Module:pwm_mod|FrqVal[4] ;
wire \PWM_Module:pwm_mod|T_Frq[4] ;
wire \PWM_Module:pwm_mod|Add0~56 ;
wire \PWM_Module:pwm_mod|Add0~56COUT1_102 ;
wire \PWM_Module:pwm_mod|Add0~48 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[5] ;
wire \IO_SPACE:iospacemod|PWM_Frq[5] ;
wire \PWM_Module:pwm_mod|FrqVal[5] ;
wire \PWM_Module:pwm_mod|T_Frq[5] ;
wire \PWM_Module:pwm_mod|Add0~50 ;
wire \PWM_Module:pwm_mod|Add0~50COUT1_104 ;
wire \PWM_Module:pwm_mod|Add0~42 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[6] ;
wire \IO_SPACE:iospacemod|PWM_Frq[6] ;
wire \PWM_Module:pwm_mod|FrqVal[6] ;
wire \PWM_Module:pwm_mod|T_Frq[6] ;
wire \PWM_Module:pwm_mod|Add0~44 ;
wire \PWM_Module:pwm_mod|Add0~36 ;
wire \SRAM_IO:sramIOmod|IO_DAT_WR[7] ;
wire \IO_SPACE:iospacemod|sPWM_Frq[7] ;
wire \IO_SPACE:iospacemod|PWM_Frq[7] ;
wire \PWM_Module:pwm_mod|FrqVal[7] ;
wire \PWM_Module:pwm_mod|T_Frq[7]~11 ;
wire \PWM_Module:pwm_mod|T_Frq[7]~12 ;
wire \PWM_Module:pwm_mod|T_Frq[7] ;
wire \PWM_Module:pwm_mod|Add0~38 ;
wire \PWM_Module:pwm_mod|Add0~38COUT1_106 ;
wire \PWM_Module:pwm_mod|Add0~30 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[8]~4 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[8] ;
wire \IO_SPACE:iospacemod|PWM_Frq[8] ;
wire \PWM_Module:pwm_mod|FrqVal[8] ;
wire \PWM_Module:pwm_mod|T_Frq[8] ;
wire \PWM_Module:pwm_mod|Add0~32 ;
wire \PWM_Module:pwm_mod|Add0~32COUT1_108 ;
wire \PWM_Module:pwm_mod|Add0~24 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[9] ;
wire \IO_SPACE:iospacemod|PWM_Frq[9] ;
wire \PWM_Module:pwm_mod|FrqVal[9] ;
wire \PWM_Module:pwm_mod|T_Frq[9]~8 ;
wire \PWM_Module:pwm_mod|T_Frq[9]~9 ;
wire \PWM_Module:pwm_mod|T_Frq[9] ;
wire \PWM_Module:pwm_mod|Add0~26 ;
wire \PWM_Module:pwm_mod|Add0~26COUT1_110 ;
wire \PWM_Module:pwm_mod|Add0~18 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[10] ;
wire \IO_SPACE:iospacemod|PWM_Frq[10] ;
wire \PWM_Module:pwm_mod|FrqVal[10] ;
wire \PWM_Module:pwm_mod|T_Frq[10]~6 ;
wire \PWM_Module:pwm_mod|T_Frq[10]~7 ;
wire \PWM_Module:pwm_mod|T_Frq[10] ;
wire \PWM_Module:pwm_mod|Add0~20 ;
wire \PWM_Module:pwm_mod|Add0~20COUT1_112 ;
wire \PWM_Module:pwm_mod|Add0~12 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[11] ;
wire \IO_SPACE:iospacemod|PWM_Frq[11] ;
wire \PWM_Module:pwm_mod|FrqVal[11] ;
wire \PWM_Module:pwm_mod|T_Frq[11]~4 ;
wire \PWM_Module:pwm_mod|T_Frq[11]~5 ;
wire \PWM_Module:pwm_mod|T_Frq[11] ;
wire \PWM_Module:pwm_mod|Add0~14 ;
wire \PWM_Module:pwm_mod|Add0~6 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[12] ;
wire \IO_SPACE:iospacemod|PWM_Frq[12] ;
wire \PWM_Module:pwm_mod|FrqVal[12] ;
wire \PWM_Module:pwm_mod|T_Frq[12]~2 ;
wire \PWM_Module:pwm_mod|T_Frq[12]~3 ;
wire \PWM_Module:pwm_mod|T_Frq[12] ;
wire \PWM_Module:pwm_mod|Add0~8 ;
wire \PWM_Module:pwm_mod|Add0~8COUT1_114 ;
wire \PWM_Module:pwm_mod|Add0~0 ;
wire \IO_SPACE:iospacemod|sPWM_Frq[13] ;
wire \IO_SPACE:iospacemod|PWM_Frq[13] ;
wire \PWM_Module:pwm_mod|FrqVal[13] ;
wire \PWM_Module:pwm_mod|T_Frq[13]~0 ;
wire \PWM_Module:pwm_mod|T_Frq[13]~1 ;
wire \PWM_Module:pwm_mod|T_Frq[13] ;
wire \PWM_Module:pwm_mod|LessThan0~2 ;
wire \PWM_Module:pwm_mod|LessThan0~3 ;
wire \PWM_Module:pwm_mod|LessThan0~1 ;
wire \PWM_Module:pwm_mod|LessThan0~0 ;
wire \PWM_Module:pwm_mod|LessThan0~4 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[0]~1 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[0] ;
wire \IO_SPACE:iospacemod|PWM_Duty[0] ;
wire \PWM_Module:pwm_mod|Add1~65 ;
wire \PWM_Module:pwm_mod|DutyVal[0] ;
wire \PWM_Module:pwm_mod|T_Duty~26 ;
wire \PWM_Module:pwm_mod|T_Duty[0] ;
wire \IO_SPACE:iospacemod|sPWM_Duty[1] ;
wire \IO_SPACE:iospacemod|PWM_Duty[1] ;
wire \PWM_Module:pwm_mod|Add1~67 ;
wire \PWM_Module:pwm_mod|Add1~67COUT1_82 ;
wire \PWM_Module:pwm_mod|Add1~60 ;
wire \PWM_Module:pwm_mod|DutyVal[1] ;
wire \PWM_Module:pwm_mod|T_Duty~25 ;
wire \PWM_Module:pwm_mod|T_Duty[1] ;
wire \PWM_Module:pwm_mod|Add1~62 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[5] ;
wire \IO_SPACE:iospacemod|PWM_Duty[5] ;
wire \IO_SPACE:iospacemod|sPWM_Duty[4] ;
wire \IO_SPACE:iospacemod|PWM_Duty[4] ;
wire \IO_SPACE:iospacemod|sPWM_Duty[3] ;
wire \IO_SPACE:iospacemod|PWM_Duty[3] ;
wire \IO_SPACE:iospacemod|sPWM_Duty[2] ;
wire \IO_SPACE:iospacemod|PWM_Duty[2] ;
wire \PWM_Module:pwm_mod|Add1~55 ;
wire \PWM_Module:pwm_mod|DutyVal[2] ;
wire \PWM_Module:pwm_mod|T_Duty~24 ;
wire \PWM_Module:pwm_mod|T_Duty[2] ;
wire \PWM_Module:pwm_mod|Add1~57 ;
wire \PWM_Module:pwm_mod|Add1~57COUT1_84 ;
wire \PWM_Module:pwm_mod|Add1~50 ;
wire \PWM_Module:pwm_mod|DutyVal[3] ;
wire \PWM_Module:pwm_mod|T_Duty~23 ;
wire \PWM_Module:pwm_mod|T_Duty[3] ;
wire \PWM_Module:pwm_mod|Add1~52 ;
wire \PWM_Module:pwm_mod|Add1~52COUT1_86 ;
wire \PWM_Module:pwm_mod|Add1~45 ;
wire \PWM_Module:pwm_mod|DutyVal[4] ;
wire \PWM_Module:pwm_mod|T_Duty~22 ;
wire \PWM_Module:pwm_mod|T_Duty[4] ;
wire \PWM_Module:pwm_mod|Add1~47 ;
wire \PWM_Module:pwm_mod|Add1~47COUT1_88 ;
wire \PWM_Module:pwm_mod|Add1~40 ;
wire \PWM_Module:pwm_mod|DutyVal[5] ;
wire \PWM_Module:pwm_mod|T_Duty~21 ;
wire \PWM_Module:pwm_mod|T_Duty[5] ;
wire \PWM_Module:pwm_mod|Add1~42 ;
wire \PWM_Module:pwm_mod|Add1~42COUT1_90 ;
wire \PWM_Module:pwm_mod|Add1~35 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[6] ;
wire \IO_SPACE:iospacemod|PWM_Duty[6] ;
wire \PWM_Module:pwm_mod|DutyVal[6] ;
wire \PWM_Module:pwm_mod|T_Duty~18 ;
wire \PWM_Module:pwm_mod|T_Duty[6]~19 ;
wire \PWM_Module:pwm_mod|T_Duty[6]~20 ;
wire \PWM_Module:pwm_mod|T_Duty[6] ;
wire \IO_SPACE:iospacemod|sPWM_Duty[7] ;
wire \IO_SPACE:iospacemod|PWM_Duty[7] ;
wire \PWM_Module:pwm_mod|Add1~37 ;
wire \PWM_Module:pwm_mod|Add1~30 ;
wire \PWM_Module:pwm_mod|DutyVal[7] ;
wire \PWM_Module:pwm_mod|T_Duty~17 ;
wire \PWM_Module:pwm_mod|T_Duty[7] ;
wire \PWM_Module:pwm_mod|Add1~32 ;
wire \PWM_Module:pwm_mod|Add1~32COUT1_92 ;
wire \PWM_Module:pwm_mod|Add1~25 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[8] ;
wire \IO_SPACE:iospacemod|PWM_Duty[8] ;
wire \PWM_Module:pwm_mod|DutyVal[8] ;
wire \PWM_Module:pwm_mod|T_Duty~14 ;
wire \PWM_Module:pwm_mod|T_Duty[8]~15 ;
wire \PWM_Module:pwm_mod|T_Duty[8]~16 ;
wire \PWM_Module:pwm_mod|T_Duty[8] ;
wire \PWM_Module:pwm_mod|LessThan1~1 ;
wire \PWM_Module:pwm_mod|Add1~27 ;
wire \PWM_Module:pwm_mod|Add1~27COUT1_94 ;
wire \PWM_Module:pwm_mod|Add1~20 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[9] ;
wire \IO_SPACE:iospacemod|PWM_Duty[9] ;
wire \PWM_Module:pwm_mod|DutyVal[9] ;
wire \PWM_Module:pwm_mod|T_Duty~11 ;
wire \PWM_Module:pwm_mod|T_Duty[9]~12 ;
wire \PWM_Module:pwm_mod|T_Duty[9]~13 ;
wire \PWM_Module:pwm_mod|T_Duty[9] ;
wire \PWM_Module:pwm_mod|Add1~22 ;
wire \PWM_Module:pwm_mod|Add1~22COUT1_96 ;
wire \PWM_Module:pwm_mod|Add1~15 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[10] ;
wire \IO_SPACE:iospacemod|PWM_Duty[10] ;
wire \PWM_Module:pwm_mod|DutyVal[10] ;
wire \PWM_Module:pwm_mod|T_Duty~8 ;
wire \PWM_Module:pwm_mod|T_Duty[10]~9 ;
wire \PWM_Module:pwm_mod|T_Duty[10]~10 ;
wire \PWM_Module:pwm_mod|T_Duty[10] ;
wire \PWM_Module:pwm_mod|Add1~17 ;
wire \PWM_Module:pwm_mod|Add1~17COUT1_98 ;
wire \PWM_Module:pwm_mod|Add1~10 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[11] ;
wire \IO_SPACE:iospacemod|PWM_Duty[11] ;
wire \PWM_Module:pwm_mod|DutyVal[11] ;
wire \PWM_Module:pwm_mod|T_Duty~5 ;
wire \PWM_Module:pwm_mod|T_Duty[11]~6 ;
wire \PWM_Module:pwm_mod|T_Duty[11]~7 ;
wire \PWM_Module:pwm_mod|T_Duty[11] ;
wire \PWM_Module:pwm_mod|Add1~12 ;
wire \PWM_Module:pwm_mod|Add1~5 ;
wire \IO_SPACE:iospacemod|sPWM_Duty[12] ;
wire \IO_SPACE:iospacemod|PWM_Duty[12] ;
wire \PWM_Module:pwm_mod|DutyVal[12] ;
wire \PWM_Module:pwm_mod|T_Duty~2 ;
wire \PWM_Module:pwm_mod|T_Duty[12]~3 ;
wire \PWM_Module:pwm_mod|T_Duty[12]~4 ;
wire \PWM_Module:pwm_mod|T_Duty[12] ;
wire \PWM_Module:pwm_mod|LessThan1~0 ;
wire \PWM_Module:pwm_mod|LessThan1~2 ;
wire \PWM_Module:pwm_mod|LessThan1~3 ;
wire \PWM_Module:pwm_mod|P~0 ;
wire \PWM_Module:pwm_mod|T_Duty~0 ;
wire \PWM_Module:pwm_mod|Add1~7 ;
wire \PWM_Module:pwm_mod|Add1~7COUT1_100 ;
wire \PWM_Module:pwm_mod|Add1~0 ;
wire \PWM_Module:pwm_mod|DutyVal[13] ;
wire \PWM_Module:pwm_mod|T_Duty~1 ;
wire \PWM_Module:pwm_mod|T_Duty[13] ;
wire \PWM_Module:pwm_mod|P ;
wire \IO_SPACE:iospacemod|sPWM_ONOFF ;
wire \IO_SPACE:iospacemod|PWM_ONOFF ;
wire \PWM_Module:pwm_mod|PWM ;
wire \IO_SPACE:iospacemod|Pizza_Cali ;
wire \IO_SPACE:iospacemod|sWr_timer~0 ;
wire \System_reset:reset_mod|WrPrev ;
wire \System_reset:reset_mod|TR~0 ;
wire \IO_SPACE:iospacemod|soPin23_16~0 ;
wire \IO_SPACE:iospacemod|sTrigger_Reset~0 ;
wire \System_reset:reset_mod|triggerPrev ;
wire \System_reset:reset_mod|reset~1 ;
wire \System_reset:reset_mod|TR ;
wire \System_reset:reset_mod|Add0~138 ;
wire \System_reset:reset_mod|reset~0 ;
wire \System_reset:reset_mod|HW_Reset~1 ;
wire \System_reset:reset_mod|CNTVal[0] ;
wire \System_reset:reset_mod|Add0~140 ;
wire \System_reset:reset_mod|Add0~140COUT1_164 ;
wire \System_reset:reset_mod|Add0~132 ;
wire \System_reset:reset_mod|CNTVal[1] ;
wire \System_reset:reset_mod|Add0~134 ;
wire \System_reset:reset_mod|Add0~126 ;
wire \System_reset:reset_mod|CNTVal[2] ;
wire \System_reset:reset_mod|Add0~128 ;
wire \System_reset:reset_mod|Add0~128COUT1_166 ;
wire \System_reset:reset_mod|Add0~120 ;
wire \System_reset:reset_mod|CNTVal[3] ;
wire \System_reset:reset_mod|Add0~122 ;
wire \System_reset:reset_mod|Add0~122COUT1_168 ;
wire \System_reset:reset_mod|Add0~114 ;
wire \System_reset:reset_mod|CNTVal[4] ;
wire \System_reset:reset_mod|Add0~116 ;
wire \System_reset:reset_mod|Add0~116COUT1_170 ;
wire \System_reset:reset_mod|Add0~108 ;
wire \System_reset:reset_mod|CNTVal[5] ;
wire \System_reset:reset_mod|Add0~110 ;
wire \System_reset:reset_mod|Add0~110COUT1_172 ;
wire \System_reset:reset_mod|Add0~102 ;
wire \System_reset:reset_mod|CNTVal[6] ;
wire \System_reset:reset_mod|Add0~104 ;
wire \System_reset:reset_mod|Add0~96 ;
wire \System_reset:reset_mod|CNTVal[7] ;
wire \System_reset:reset_mod|Add0~98 ;
wire \System_reset:reset_mod|Add0~98COUT1_174 ;
wire \System_reset:reset_mod|Add0~90 ;
wire \System_reset:reset_mod|CNTVal[8] ;
wire \System_reset:reset_mod|Add0~92 ;
wire \System_reset:reset_mod|Add0~92COUT1_176 ;
wire \System_reset:reset_mod|Add0~84 ;
wire \System_reset:reset_mod|CNTVal[9] ;
wire \System_reset:reset_mod|Add0~86 ;
wire \System_reset:reset_mod|Add0~86COUT1_178 ;
wire \System_reset:reset_mod|Add0~78 ;
wire \System_reset:reset_mod|CNTVal[10] ;
wire \System_reset:reset_mod|Add0~80 ;
wire \System_reset:reset_mod|Add0~80COUT1_180 ;
wire \System_reset:reset_mod|Add0~72 ;
wire \System_reset:reset_mod|CNTVal[11] ;
wire \System_reset:reset_mod|Add0~74 ;
wire \System_reset:reset_mod|Add0~66 ;
wire \System_reset:reset_mod|CNTVal[12] ;
wire \System_reset:reset_mod|Add0~68 ;
wire \System_reset:reset_mod|Add0~68COUT1_182 ;
wire \System_reset:reset_mod|Add0~60 ;
wire \System_reset:reset_mod|CNTVal[13] ;
wire \System_reset:reset_mod|Add0~62 ;
wire \System_reset:reset_mod|Add0~62COUT1_184 ;
wire \System_reset:reset_mod|Add0~54 ;
wire \IO_SPACE:iospacemod|sH_timer[0]~3 ;
wire \IO_SPACE:iospacemod|sH_timer[0] ;
wire \IO_SPACE:iospacemod|H_timer[0] ;
wire \System_reset:reset_mod|sR_timer[0] ;
wire \System_reset:reset_mod|CNTVal[14]~8 ;
wire \System_reset:reset_mod|CNTVal[21]~1 ;
wire \System_reset:reset_mod|CNTVal[14] ;
wire \System_reset:reset_mod|Add0~56 ;
wire \System_reset:reset_mod|Add0~56COUT1_186 ;
wire \System_reset:reset_mod|Add0~48 ;
wire \IO_SPACE:iospacemod|sH_timer[1] ;
wire \IO_SPACE:iospacemod|H_timer[1] ;
wire \System_reset:reset_mod|sR_timer[1] ;
wire \System_reset:reset_mod|CNTVal[15]~7 ;
wire \System_reset:reset_mod|CNTVal[15] ;
wire \System_reset:reset_mod|Add0~50 ;
wire \System_reset:reset_mod|Add0~50COUT1_188 ;
wire \System_reset:reset_mod|Add0~42 ;
wire \IO_SPACE:iospacemod|sH_timer[2] ;
wire \IO_SPACE:iospacemod|H_timer[2] ;
wire \System_reset:reset_mod|sR_timer[2] ;
wire \System_reset:reset_mod|CNTVal[16]~6 ;
wire \System_reset:reset_mod|CNTVal[16] ;
wire \System_reset:reset_mod|Add0~44 ;
wire \IO_SPACE:iospacemod|sH_timer[4] ;
wire \IO_SPACE:iospacemod|H_timer[4] ;
wire \System_reset:reset_mod|sR_timer[4] ;
wire \System_reset:reset_mod|CNTVal[18]~4 ;
wire \System_reset:reset_mod|Add0~36 ;
wire \IO_SPACE:iospacemod|sH_timer[3] ;
wire \IO_SPACE:iospacemod|H_timer[3] ;
wire \System_reset:reset_mod|sR_timer[3] ;
wire \System_reset:reset_mod|CNTVal[17]~5 ;
wire \System_reset:reset_mod|CNTVal[17] ;
wire \System_reset:reset_mod|Add0~38 ;
wire \System_reset:reset_mod|Add0~38COUT1_190 ;
wire \System_reset:reset_mod|Add0~30 ;
wire \System_reset:reset_mod|CNTVal[18] ;
wire \System_reset:reset_mod|Add0~32 ;
wire \System_reset:reset_mod|Add0~32COUT1_192 ;
wire \System_reset:reset_mod|Add0~24 ;
wire \IO_SPACE:iospacemod|sH_timer[5] ;
wire \IO_SPACE:iospacemod|H_timer[5] ;
wire \System_reset:reset_mod|sR_timer[5] ;
wire \System_reset:reset_mod|CNTVal[19]~3 ;
wire \System_reset:reset_mod|CNTVal[19] ;
wire \System_reset:reset_mod|Add0~26 ;
wire \System_reset:reset_mod|Add0~26COUT1_194 ;
wire \System_reset:reset_mod|Add0~18 ;
wire \IO_SPACE:iospacemod|sH_timer[6] ;
wire \IO_SPACE:iospacemod|H_timer[6] ;
wire \System_reset:reset_mod|sR_timer[6] ;
wire \System_reset:reset_mod|CNTVal[20]~2 ;
wire \System_reset:reset_mod|CNTVal[20] ;
wire \System_reset:reset_mod|Add0~20 ;
wire \System_reset:reset_mod|Add0~20COUT1_196 ;
wire \System_reset:reset_mod|Add0~12 ;
wire \IO_SPACE:iospacemod|sH_timer[7] ;
wire \IO_SPACE:iospacemod|H_timer[7] ;
wire \System_reset:reset_mod|sR_timer[7] ;
wire \System_reset:reset_mod|CNTVal[21]~0 ;
wire \System_reset:reset_mod|CNTVal[21] ;
wire \System_reset:reset_mod|Add0~14 ;
wire \System_reset:reset_mod|Add0~6 ;
wire \System_reset:reset_mod|CNTVal[22] ;
wire \System_reset:reset_mod|Add0~8 ;
wire \System_reset:reset_mod|Add0~8COUT1_198 ;
wire \System_reset:reset_mod|Add0~0 ;
wire \System_reset:reset_mod|CNTVal[23] ;
wire \System_reset:reset_mod|LessThan0~3 ;
wire \System_reset:reset_mod|LessThan0~1 ;
wire \System_reset:reset_mod|LessThan0~2 ;
wire \System_reset:reset_mod|LessThan0~0 ;
wire \System_reset:reset_mod|LessThan0~4 ;
wire \System_reset:reset_mod|LessThan0~5 ;
wire \System_reset:reset_mod|LessThan0~6 ;
wire \System_reset:reset_mod|HW_Reset~0 ;
wire \System_reset:reset_mod|HW_Reset ;
wire \IO_SPACE:iospacemod|sSeg_LED[0]~0 ;
wire \IO_SPACE:iospacemod|soPin7_0[0]~5 ;
wire \IO_SPACE:iospacemod|soPin7_0[0] ;
wire \IO_SPACE:iospacemod|oPin7_0[0] ;
wire \IO_SPACE:iospacemod|soPin7_0[1] ;
wire \IO_SPACE:iospacemod|oPin7_0[1] ;
wire \IO_SPACE:iospacemod|soPin7_0[2] ;
wire \IO_SPACE:iospacemod|oPin7_0[2] ;
wire \IO_SPACE:iospacemod|soPin7_0[3] ;
wire \IO_SPACE:iospacemod|oPin7_0[3] ;
wire \IO_SPACE:iospacemod|soPin7_0[4] ;
wire \IO_SPACE:iospacemod|oPin7_0[4] ;
wire \IO_SPACE:iospacemod|soPin7_0[5] ;
wire \IO_SPACE:iospacemod|oPin7_0[5] ;
wire \IO_SPACE:iospacemod|soPin7_0[6] ;
wire \IO_SPACE:iospacemod|oPin7_0[6] ;
wire \IO_SPACE:iospacemod|soPin7_0[7] ;
wire \IO_SPACE:iospacemod|oPin7_0[7] ;
wire \IO_SPACE:iospacemod|soPin15_8[0] ;
wire \IO_SPACE:iospacemod|oPin15_8[0] ;
wire \IO_SPACE:iospacemod|soPin15_8[1] ;
wire \IO_SPACE:iospacemod|oPin15_8[1] ;
wire \IO_SPACE:iospacemod|soPin15_8[2] ;
wire \IO_SPACE:iospacemod|oPin15_8[2] ;
wire \IO_SPACE:iospacemod|soPin15_8[3] ;
wire \IO_SPACE:iospacemod|oPin15_8[3] ;
wire \IO_SPACE:iospacemod|soPin15_8[4] ;
wire \IO_SPACE:iospacemod|oPin15_8[4] ;
wire \IO_SPACE:iospacemod|soPin15_8[5] ;
wire \IO_SPACE:iospacemod|oPin15_8[5] ;
wire \IO_SPACE:iospacemod|oPin15_8[6] ;
wire \IO_SPACE:iospacemod|soPin15_8[7] ;
wire \IO_SPACE:iospacemod|oPin15_8[7] ;
wire \IO_SPACE:iospacemod|soPin23_16~1 ;
wire \IO_SPACE:iospacemod|soPin23_16 ;
wire \IO_SPACE:iospacemod|oPin23_16 ;
wire \IO_SPACE:iospacemod|sSeg_LED[0]~1 ;
wire \IO_SPACE:iospacemod|sSeg_LED[0] ;
wire \IO_SPACE:iospacemod|Seg_LED[0] ;
wire \IO_SPACE:iospacemod|sSeg_LED[1] ;
wire \IO_SPACE:iospacemod|Seg_LED[1] ;
wire \IO_SPACE:iospacemod|sSeg_LED[2] ;
wire \IO_SPACE:iospacemod|Seg_LED[2] ;
wire \IO_SPACE:iospacemod|sSeg_LED[3] ;
wire \IO_SPACE:iospacemod|Seg_LED[3] ;
wire \IO_SPACE:iospacemod|sSeg_LED[4] ;
wire \IO_SPACE:iospacemod|Seg_LED[4] ;
wire \IO_SPACE:iospacemod|sSeg_LED[5] ;
wire \IO_SPACE:iospacemod|Seg_LED[5] ;
wire \IO_SPACE:iospacemod|sSeg_LED[6] ;
wire \IO_SPACE:iospacemod|Seg_LED[6] ;
wire \IO_SPACE:iospacemod|sSeg_LED[7] ;
wire \IO_SPACE:iospacemod|Seg_LED[7] ;
wire \IO_SPACE:iospacemod|Mux221~1 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[1]~0 ;
wire \IO_SPACE:iospacemod|Mux164~0 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ;
wire \IO_SPACE:iospacemod|Mux156~17 ;
wire \IO_SPACE:iospacemod|Mux156~2 ;
wire \IO_SPACE:iospacemod|Mux156~3 ;
wire \IO_SPACE:iospacemod|Mux156~4 ;
wire \IO_SPACE:iospacemod|Mux156~6 ;
wire \IO_SPACE:iospacemod|Mux220~0 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[1]~1 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[8]~3 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[8] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[8] ;
wire \IO_SPACE:iospacemod|sWr_MT2~0 ;
wire \QuadDecToDIRPulse:qemod2|enc_count~0 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[5] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[5] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[0] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[0] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[0] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[0]~3 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[4] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[4] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[3] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[3] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[2] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[2] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[1] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[1] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[1] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[1]~15 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[1]~15COUT1_90 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[2] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[2]~23 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[2]~23COUT1_92 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[3] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[3]~25 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[3]~25COUT1_94 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[4] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[4]~39 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[4]~39COUT1_96 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[5] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[5]~47 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[7] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[7] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[6] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[6] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[6] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[6]~49 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[6]~49COUT1_98 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[7] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[7]~57 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[7]~57COUT1_100 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[8] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[8] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[0] ;
wire \IO_SPACE:iospacemod|Mux156~5 ;
wire \IO_SPACE:iospacemod|Mux156~7 ;
wire \IO_SPACE:iospacemod|Mux156~8 ;
wire \IO_SPACE:iospacemod|Mux156~9 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[16] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[16] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[15] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[15] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[10] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[10] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[9] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[9] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[8]~1 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[8]~1COUT1_102 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[9] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[9]~13 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[9]~13COUT1_104 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[10] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[10]~21 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[14] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[14] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[13] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[13] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[12] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[12] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[11] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[11] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[11] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[11]~27 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[11]~27COUT1_106 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[12] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[12]~33 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[12]~33COUT1_108 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[13] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[13]~41 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[13]~41COUT1_110 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[14] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[14]~51 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[14]~51COUT1_112 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[15] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[15]~59 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[16] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[16] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[24]~1 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[24] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[24] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[20] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[20] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[19] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[19] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[18] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[18] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[17] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[17] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[16]~7 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[16]~7COUT1_114 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[17] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[17]~11 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[17]~11COUT1_116 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[18] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[18]~19 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[18]~19COUT1_118 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[19] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[19]~31 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[19]~31COUT1_120 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[20] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[20]~37 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[23] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[23] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[22] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[22] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[21] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[21] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[21] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[21]~45 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[21]~45COUT1_122 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[22] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[22]~55 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[22]~55COUT1_124 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[23] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[23]~63 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[23]~63COUT1_126 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[24] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[24] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[0]~0 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[8] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[8] ;
wire \IO_SPACE:iospacemod|Mux221~2 ;
wire \IO_SPACE:iospacemod|sWr_MT1~0 ;
wire \QuadDecToDIRPulse:qemod1|enc_count~0 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[5] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[5] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[0] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[0] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[0] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[0]~1 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[4] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[4] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[3] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[3] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[2] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[2] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[1] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[1] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[1] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[1]~9 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[1]~9COUT1_90 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[2] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[2]~19 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[2]~19COUT1_92 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[3] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[3]~29 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[3]~29COUT1_94 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[4] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[4]~33 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[4]~33COUT1_96 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[5] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[5]~43 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[7] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[7] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[6] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[6] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[6] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[6]~53 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[6]~53COUT1_98 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[7] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[7]~61 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[7]~61COUT1_100 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[8] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[8] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[16] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[16] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[15] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[15] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[10] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[10] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[9] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[9] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[8]~5 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[8]~5COUT1_102 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[9] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[9]~15 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[9]~15COUT1_104 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[10] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[10]~23 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[14] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[14] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[13] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[13] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[12] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[12] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[11] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[11] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[11] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[11]~25 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[11]~25COUT1_106 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[12] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[12]~39 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[12]~39COUT1_108 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[13] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[13]~47 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[13]~47COUT1_110 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[14] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[14]~51 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[14]~51COUT1_112 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[15] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[15]~59 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[16] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[16] ;
wire \IO_SPACE:iospacemod|Mux156~13 ;
wire \IO_SPACE:iospacemod|Mux156~14 ;
wire \IO_SPACE:iospacemod|Mux156~11 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[24] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[24] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[20] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[20] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[19] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[19] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[18] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[18] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[17] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[17] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[16]~7 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[16]~7COUT1_114 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[17] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[17]~13 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[17]~13COUT1_116 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[18] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[18]~17 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[18]~17COUT1_118 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[19] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[19]~27 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[19]~27COUT1_120 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[20] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[20]~37 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[23] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[23] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[22] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[22] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[21] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[21] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[21] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[21]~41 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[21]~41COUT1_122 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[22] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[22]~49 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[22]~49COUT1_124 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[23] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[23]~57 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[23]~57COUT1_126 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[24] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[24] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[0] ;
wire \IO_SPACE:iospacemod|Mux156~10 ;
wire \IO_SPACE:iospacemod|Mux156~12 ;
wire \IO_SPACE:iospacemod|Mux156~15 ;
wire \IO_SPACE:iospacemod|Mux156~16 ;
wire \IO_SPACE:iospacemod|Mux156~18 ;
wire \IO_SPACE:iospacemod|Mux156~19 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[0] ;
wire \SRAM_IO:sramIOmod|iDATA[0] ;
wire \IO_SPACE:iospacemod|Mux157~31 ;
wire \IO_SPACE:iospacemod|Mux157~0 ;
wire \IO_SPACE:iospacemod|Mux157~14 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[9] ;
wire \IO_SPACE:iospacemod|Mux157~5 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[1] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[17] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[25] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[25] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[24]~3 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[24]~3COUT1_128 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[25] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[25] ;
wire \IO_SPACE:iospacemod|Mux157~2 ;
wire \IO_SPACE:iospacemod|Mux157~1 ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[25] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[25] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[24]~5 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[24]~5COUT1_128 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[25] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[25] ;
wire \IO_SPACE:iospacemod|Mux157~3 ;
wire \IO_SPACE:iospacemod|Mux157~4 ;
wire \IO_SPACE:iospacemod|Mux157~6 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[17] ;
wire \IO_SPACE:iospacemod|Mux157~8 ;
wire \IO_SPACE:iospacemod|Mux157~9 ;
wire \IO_SPACE:iospacemod|Mux157~7 ;
wire \IO_SPACE:iospacemod|Mux157~10 ;
wire \IO_SPACE:iospacemod|Mux157~11 ;
wire \IO_SPACE:iospacemod|Mux157~12 ;
wire \IO_SPACE:iospacemod|Mux157~13 ;
wire \IO_SPACE:iospacemod|Mux157~28 ;
wire \IO_SPACE:iospacemod|Mux157~26 ;
wire \IO_SPACE:iospacemod|Mux157~27 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[1] ;
wire \IO_SPACE:iospacemod|Mux157~15 ;
wire \IO_SPACE:iospacemod|Mux157~16 ;
wire \IO_SPACE:iospacemod|Mux157~17 ;
wire \IO_SPACE:iospacemod|Mux157~18 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[9] ;
wire \IO_SPACE:iospacemod|Mux157~19 ;
wire \IO_SPACE:iospacemod|Mux157~22 ;
wire \IO_SPACE:iospacemod|Mux157~21 ;
wire \IO_SPACE:iospacemod|Mux157~20 ;
wire \IO_SPACE:iospacemod|Mux157~23 ;
wire \IO_SPACE:iospacemod|Mux157~24 ;
wire \IO_SPACE:iospacemod|Mux157~25 ;
wire \IO_SPACE:iospacemod|Mux157~29 ;
wire \IO_SPACE:iospacemod|Mux157~30 ;
wire \IO_SPACE:iospacemod|Mux157~32 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[1] ;
wire \SRAM_IO:sramIOmod|iDATA[1] ;
wire \IO_SPACE:iospacemod|Mux158~0 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[18] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[10] ;
wire \IO_SPACE:iospacemod|Mux158~3 ;
wire \IO_SPACE:iospacemod|Mux158~4 ;
wire \IO_SPACE:iospacemod|Mux158~5 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[18] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[2] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[26] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[26] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[25]~9 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[26] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[26] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[26] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[26] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[25]~11 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[26] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[26] ;
wire \IO_SPACE:iospacemod|Mux158~1 ;
wire \IO_SPACE:iospacemod|Mux158~2 ;
wire \IO_SPACE:iospacemod|Mux158~6 ;
wire \IO_SPACE:iospacemod|Mux158~7 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[10] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[2] ;
wire \IO_SPACE:iospacemod|Mux158~8 ;
wire \IO_SPACE:iospacemod|Mux158~9 ;
wire \IO_SPACE:iospacemod|Mux158~10 ;
wire \IO_SPACE:iospacemod|Mux158~11 ;
wire \IO_SPACE:iospacemod|Mux158~12 ;
wire \IO_SPACE:iospacemod|Mux158~13 ;
wire \IO_SPACE:iospacemod|Mux158~14 ;
wire \IO_SPACE:iospacemod|Mux158~15 ;
wire \IO_SPACE:iospacemod|Mux158~16 ;
wire \IO_SPACE:iospacemod|Mux158~17 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[2] ;
wire \SRAM_IO:sramIOmod|iDATA[2] ;
wire \IO_SPACE:iospacemod|Mux159~18 ;
wire \IO_SPACE:iospacemod|Mux159~3 ;
wire \IO_SPACE:iospacemod|Mux159~4 ;
wire \IO_SPACE:iospacemod|Mux159~5 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[19] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[11] ;
wire \IO_SPACE:iospacemod|Mux159~9 ;
wire \IO_SPACE:iospacemod|Mux159~10 ;
wire \IO_SPACE:iospacemod|Mux159~14 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[19] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[27] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[27] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[26]~17 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[26]~17COUT1_130 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[27] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[27] ;
wire \IO_SPACE:iospacemod|Mux159~15 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[3] ;
wire \IO_SPACE:iospacemod|Mux159~11 ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[27] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[27] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[26]~21 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[26]~21COUT1_130 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[27] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[27] ;
wire \IO_SPACE:iospacemod|Mux159~12 ;
wire \IO_SPACE:iospacemod|Mux159~13 ;
wire \IO_SPACE:iospacemod|Mux159~16 ;
wire \IO_SPACE:iospacemod|Mux159~6 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[11] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[3] ;
wire \IO_SPACE:iospacemod|Mux159~7 ;
wire \IO_SPACE:iospacemod|Mux159~8 ;
wire \IO_SPACE:iospacemod|Mux159~17 ;
wire \IO_SPACE:iospacemod|Mux159~19 ;
wire \IO_SPACE:iospacemod|Mux159~20 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[3] ;
wire \SRAM_IO:sramIOmod|iDATA[3] ;
wire \IO_SPACE:iospacemod|Mux161~1 ;
wire \IO_SPACE:iospacemod|Mux160~6 ;
wire \IO_SPACE:iospacemod|Mux160~7 ;
wire \IO_SPACE:iospacemod|Mux160~17 ;
wire \IO_SPACE:iospacemod|Mux157~33 ;
wire \IO_SPACE:iospacemod|Mux160~4 ;
wire \IO_SPACE:iospacemod|Mux160~0 ;
wire \IO_SPACE:iospacemod|Mux160~1 ;
wire \IO_SPACE:iospacemod|Mux160~2 ;
wire \IO_SPACE:iospacemod|Mux160~3 ;
wire \IO_SPACE:iospacemod|Mux160~5 ;
wire \IO_SPACE:iospacemod|Mux161~0 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[4] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[12] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[12] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[20] ;
wire \IO_SPACE:iospacemod|Mux160~10 ;
wire \IO_SPACE:iospacemod|Mux160~11 ;
wire \IO_SPACE:iospacemod|Mux160~12 ;
wire \IO_SPACE:iospacemod|Mux160~13 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[4] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[20] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[28] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[28] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[27]~31 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[27]~31COUT1_132 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[28] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[28] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[28] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[28] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[27]~29 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[27]~29COUT1_132 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[28] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[28] ;
wire \IO_SPACE:iospacemod|Mux160~8 ;
wire \IO_SPACE:iospacemod|Mux160~9 ;
wire \IO_SPACE:iospacemod|Mux160~14 ;
wire \IO_SPACE:iospacemod|Mux160~15 ;
wire \IO_SPACE:iospacemod|Mux160~16 ;
wire \IO_SPACE:iospacemod|Mux160~18 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[4] ;
wire \SRAM_IO:sramIOmod|iDATA[4] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[5] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[13] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[21] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[13] ;
wire \IO_SPACE:iospacemod|Mux161~9 ;
wire \IO_SPACE:iospacemod|Mux161~10 ;
wire \IO_SPACE:iospacemod|Mux161~11 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[5] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[21] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[29] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[29] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[28]~35 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[28]~35COUT1_134 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[29] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[29] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[29] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[29] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[28]~35 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[28]~35COUT1_134 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[29] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[29] ;
wire \IO_SPACE:iospacemod|Mux161~7 ;
wire \IO_SPACE:iospacemod|Mux161~8 ;
wire \IO_SPACE:iospacemod|Mux161~12 ;
wire \IO_SPACE:iospacemod|Mux161~13 ;
wire \IO_SPACE:iospacemod|Mux161~14 ;
wire \IO_SPACE:iospacemod|Mux161~15 ;
wire \IO_SPACE:iospacemod|Mux161~2 ;
wire \IO_SPACE:iospacemod|Mux161~3 ;
wire \IO_SPACE:iospacemod|Mux161~4 ;
wire \IO_SPACE:iospacemod|Mux161~5 ;
wire \IO_SPACE:iospacemod|Mux161~6 ;
wire \IO_SPACE:iospacemod|Mux161~16 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[5] ;
wire \SRAM_IO:sramIOmod|iDATA[5] ;
wire \IO_SPACE:iospacemod|Mux163~0 ;
wire \IO_SPACE:iospacemod|sEnc_MT2[14] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[6] ;
wire \IO_SPACE:iospacemod|Mux162~0 ;
wire \IO_SPACE:iospacemod|Mux162~1 ;
wire \IO_SPACE:iospacemod|Mux162~2 ;
wire \IO_SPACE:iospacemod|Mux163~1 ;
wire \IO_SPACE:iospacemod|Mux163~2 ;
wire \IO_SPACE:iospacemod|Mux163~3 ;
wire \IO_SPACE:iospacemod|Mux162~10 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[14] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[22] ;
wire \IO_SPACE:iospacemod|Mux163~5 ;
wire \IO_SPACE:iospacemod|Mux162~4 ;
wire \IO_SPACE:iospacemod|Mux162~3 ;
wire \IO_SPACE:iospacemod|Mux163~4 ;
wire \IO_SPACE:iospacemod|Mux162~5 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[6] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[22] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[30] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[30] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[29]~45 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[29]~45COUT1_136 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[30] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[30] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[30] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[30] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[29]~43 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[29]~43COUT1_136 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[30] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[30] ;
wire \IO_SPACE:iospacemod|Mux162~6 ;
wire \IO_SPACE:iospacemod|Mux162~7 ;
wire \IO_SPACE:iospacemod|Mux162~8 ;
wire \IO_SPACE:iospacemod|Mux162~9 ;
wire \IO_SPACE:iospacemod|Mux162~11 ;
wire \IO_SPACE:iospacemod|Mux162~12 ;
wire \IO_SPACE:iospacemod|Mux162~13 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[6] ;
wire \SRAM_IO:sramIOmod|iDATA[6] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[15] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[7] ;
wire \IO_SPACE:iospacemod|Mux163~6 ;
wire \IO_SPACE:iospacemod|Mux163~7 ;
wire \IO_SPACE:iospacemod|Mux163~8 ;
wire \IO_SPACE:iospacemod|Mux163~16 ;
wire \IO_SPACE:iospacemod|sEnc_MT1[23] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[15] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[23] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[7] ;
wire \IO_SPACE:iospacemod|sWrVal_MT1[31] ;
wire \IO_SPACE:iospacemod|WrVal_MT1[31] ;
wire \QuadDecToDIRPulse:qemod1|EncVal[30]~55 ;
wire \QuadDecToDIRPulse:qemod1|EncVal[31] ;
wire \IO_SPACE:iospacemod|sEnc_MT1[31] ;
wire \IO_SPACE:iospacemod|sWrVal_MT2[31] ;
wire \IO_SPACE:iospacemod|WrVal_MT2[31] ;
wire \QuadDecToDIRPulse:qemod2|EncVal[30]~53 ;
wire \QuadDecToDIRPulse:qemod2|EncVal[31] ;
wire \IO_SPACE:iospacemod|sEnc_MT2[31] ;
wire \IO_SPACE:iospacemod|Mux163~12 ;
wire \IO_SPACE:iospacemod|Mux163~13 ;
wire \IO_SPACE:iospacemod|Mux163~9 ;
wire \IO_SPACE:iospacemod|Mux163~10 ;
wire \IO_SPACE:iospacemod|Mux163~11 ;
wire \IO_SPACE:iospacemod|Mux163~14 ;
wire \IO_SPACE:iospacemod|Mux163~15 ;
wire \IO_SPACE:iospacemod|Mux163~17 ;
wire \IO_SPACE:iospacemod|Mux163~18 ;
wire \IO_SPACE:iospacemod|Mux163~19 ;
wire \IO_SPACE:iospacemod|IO_DAT_RD[7] ;
wire \SRAM_IO:sramIOmod|iDATA[7] ;
wire [13:0] \PWM_Module:pwm_mod|T_Duty ;
wire [7:0] \IO_SPACE:iospacemod|oPin7_0 ;
wire [1:0] \QuadDecToDIRPulse:qemod2|Ar ;
wire [7:0] \IO_SPACE:iospacemod|oPin15_8 ;
wire [13:0] \PWM_Module:pwm_mod|T_Frq ;
wire [7:0] \SRAM_IO:sramIOmod|iDATA ;
wire [7:0] \IO_SPACE:iospacemod|Seg_LED ;
wire [1:0] \QuadDecToDIRPulse:qemod1|Br ;
wire [1:0] \QuadDecToDIRPulse:qemod1|Ar ;
wire [1:0] \QuadDecToDIRPulse:qemod2|Br ;
wire [31:0] \IO_SPACE:iospacemod|sEnc_MT2 ;
wire [23:0] \System_reset:reset_mod|CNTVal ;
wire [7:0] \SRAM_IO:sramIOmod|IO_DAT_WR ;
wire [13:0] \IO_SPACE:iospacemod|PWM_Duty ;
wire [7:0] \SRAM_IO:sramIOmod|IO_ADDR ;
wire [31:0] \QuadDecToDIRPulse:qemod2|EncVal ;
wire [13:0] \IO_SPACE:iospacemod|PWM_Frq ;
wire [7:0] \IO_SPACE:iospacemod|H_timer ;
wire [31:0] \QuadDecToDIRPulse:qemod1|EncVal ;
wire [31:0] \IO_SPACE:iospacemod|WrVal_MT2 ;
wire [31:0] \IO_SPACE:iospacemod|WrVal_MT1 ;
wire [7:0] \IO_SPACE:iospacemod|soPin7_0 ;
wire [7:0] \IO_SPACE:iospacemod|soPin15_8 ;
wire [7:0] \IO_SPACE:iospacemod|sSeg_LED ;
wire [13:0] \PWM_Module:pwm_mod|FrqVal ;
wire [13:0] \PWM_Module:pwm_mod|DutyVal ;
wire [13:0] \IO_SPACE:iospacemod|sPWM_Frq ;
wire [7:0] \System_reset:reset_mod|sR_timer ;
wire [13:0] \IO_SPACE:iospacemod|sPWM_Duty ;
wire [7:0] \IO_SPACE:iospacemod|sH_timer ;
wire [7:0] \IO_SPACE:iospacemod|IO_DAT_RD ;
wire [31:0] \IO_SPACE:iospacemod|sEnc_MT1 ;
wire [31:0] \IO_SPACE:iospacemod|sWrVal_MT2 ;
wire [31:0] \IO_SPACE:iospacemod|sWrVal_MT1 ;

wire __ALT_INV__nRD;
wire __ALT_INV__nADV;
wire __ALT_INV__nCS;
wire __ALT_INV__nWR;
wire __ALT_INV__CPLD_INT;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign __ALT_INV__nRD = ~ nRD;
assign __ALT_INV__nADV = ~ nADV;
assign __ALT_INV__nCS = ~ nCS;
assign __ALT_INV__nWR = ~ nWR;
assign __ALT_INV__CPLD_INT = ~ CPLD_INT;

maxv_io \AD[0]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[0] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[0]~0 ),
	.padio(AD[0]));
defparam \AD[0]~I .operation_mode = "bidir";

maxv_io \AD[1]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[1] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[1]~1 ),
	.padio(AD[1]));
defparam \AD[1]~I .operation_mode = "bidir";

maxv_io \AD[2]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[2] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[2]~2 ),
	.padio(AD[2]));
defparam \AD[2]~I .operation_mode = "bidir";

maxv_io \AD[3]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[3] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[3]~3 ),
	.padio(AD[3]));
defparam \AD[3]~I .operation_mode = "bidir";

maxv_io \AD[4]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[4] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[4]~4 ),
	.padio(AD[4]));
defparam \AD[4]~I .operation_mode = "bidir";

maxv_io \AD[5]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[5] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[5]~5 ),
	.padio(AD[5]));
defparam \AD[5]~I .operation_mode = "bidir";

maxv_io \AD[6]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[6] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[6]~6 ),
	.padio(AD[6]));
defparam \AD[6]~I .operation_mode = "bidir";

maxv_io \AD[7]~I (
	.datain(\SRAM_IO:sramIOmod|iDATA[7] ),
	.oe(__ALT_INV__nCS),
	.combout(\AD[7]~7 ),
	.padio(AD[7]));
defparam \AD[7]~I .operation_mode = "bidir";

maxv_lcell \QuadDecToDIRPulse:qemod1|Br[0]~I (
	.clk(Clk),
	.datab(ENC_1_B),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod1|Br[0] ));
defparam \QuadDecToDIRPulse:qemod1|Br[0]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|Br[0]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|Br[0]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|Br[0]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|Br[0]~I .lut_mask = "CCCC";
defparam \QuadDecToDIRPulse:qemod1|Br[0]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|Ar[0]~I (
	.clk(Clk),
	.datad(ENC_1_A),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod1|Ar[0] ));
defparam \QuadDecToDIRPulse:qemod1|Ar[0]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|Ar[0]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|Ar[0]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|Ar[0]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|Ar[0]~I .lut_mask = "FF00";
defparam \QuadDecToDIRPulse:qemod1|Ar[0]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|Ar[1]~I (
	.clk(Clk),
	.datac(\QuadDecToDIRPulse:qemod1|Ar[0] ),
	.aclr(gnd),
	.sload(vcc),
	.regout(\QuadDecToDIRPulse:qemod1|Ar[1] ));
defparam \QuadDecToDIRPulse:qemod1|Ar[1]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|Ar[1]~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod1|Ar[1]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|Ar[1]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|Ar[1]~I .lut_mask = "0000";
defparam \QuadDecToDIRPulse:qemod1|Ar[1]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|Br[1]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(ENC_1_A),
	.datac(\QuadDecToDIRPulse:qemod1|Br[0] ),
	.datad(\QuadDecToDIRPulse:qemod1|Br[0] ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\QuadDecToDIRPulse:qemod1|sDir~0 ),
	.regout(\QuadDecToDIRPulse:qemod1|Br[1] ));
defparam \QuadDecToDIRPulse:qemod1|Br[1]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|Br[1]~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod1|Br[1]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|Br[1]~I .sum_lutc_input = "qfbk";
defparam \QuadDecToDIRPulse:qemod1|Br[1]~I .lut_mask = "A3CA";
defparam \QuadDecToDIRPulse:qemod1|Br[1]~I .output_mode = "reg_and_comb";

maxv_lcell \QuadDecToDIRPulse:qemod1|sDir~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|Ar[1] ),
	.datab(\QuadDecToDIRPulse:qemod1|Ar[0] ),
	.datac(ENC_1_B),
	.datad(\QuadDecToDIRPulse:qemod1|sDir~0 ),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod1|sDir ));
defparam \QuadDecToDIRPulse:qemod1|sDir~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|sDir~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|sDir~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|sDir~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|sDir~I .lut_mask = "DB42";
defparam \QuadDecToDIRPulse:qemod1|sDir~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|P~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|Br[0] ),
	.datab(\QuadDecToDIRPulse:qemod1|Ar[1] ),
	.datac(\QuadDecToDIRPulse:qemod1|Ar[0] ),
	.datad(\QuadDecToDIRPulse:qemod1|Br[1] ),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod1|P ));
defparam \QuadDecToDIRPulse:qemod1|P~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|P~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|P~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|P~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|P~I .lut_mask = "7DBE";
defparam \QuadDecToDIRPulse:qemod1|P~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|PS~I (
	.clk(Clk),
	.datac(\QuadDecToDIRPulse:qemod1|P ),
	.aclr(gnd),
	.sload(vcc),
	.regout(\QuadDecToDIRPulse:qemod1|PS ));
defparam \QuadDecToDIRPulse:qemod1|PS~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|PS~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod1|PS~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|PS~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|PS~I .lut_mask = "0000";
defparam \QuadDecToDIRPulse:qemod1|PS~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|Ar[0]~I (
	.clk(Clk),
	.datad(ENC_2_A),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod2|Ar[0] ));
defparam \QuadDecToDIRPulse:qemod2|Ar[0]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|Ar[0]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|Ar[0]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|Ar[0]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|Ar[0]~I .lut_mask = "FF00";
defparam \QuadDecToDIRPulse:qemod2|Ar[0]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|Br[0]~I (
	.clk(Clk),
	.datac(ENC_2_B),
	.aclr(gnd),
	.sload(vcc),
	.regout(\QuadDecToDIRPulse:qemod2|Br[0] ));
defparam \QuadDecToDIRPulse:qemod2|Br[0]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|Br[0]~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod2|Br[0]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|Br[0]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|Br[0]~I .lut_mask = "0000";
defparam \QuadDecToDIRPulse:qemod2|Br[0]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|Ar[1]~I (
	.clk(Clk),
	.datac(\QuadDecToDIRPulse:qemod2|Ar[0] ),
	.aclr(gnd),
	.sload(vcc),
	.regout(\QuadDecToDIRPulse:qemod2|Ar[1] ));
defparam \QuadDecToDIRPulse:qemod2|Ar[1]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|Ar[1]~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod2|Ar[1]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|Ar[1]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|Ar[1]~I .lut_mask = "0000";
defparam \QuadDecToDIRPulse:qemod2|Ar[1]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|Br[1]~I (
	.clk(Clk),
	.dataa(ENC_2_A),
	.datab(\QuadDecToDIRPulse:qemod2|Br[0] ),
	.datac(\QuadDecToDIRPulse:qemod2|Br[0] ),
	.datad(\QuadDecToDIRPulse:qemod2|sDir ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\QuadDecToDIRPulse:qemod2|sDir~0 ),
	.regout(\QuadDecToDIRPulse:qemod2|Br[1] ));
defparam \QuadDecToDIRPulse:qemod2|Br[1]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|Br[1]~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod2|Br[1]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|Br[1]~I .sum_lutc_input = "qfbk";
defparam \QuadDecToDIRPulse:qemod2|Br[1]~I .lut_mask = "E724";
defparam \QuadDecToDIRPulse:qemod2|Br[1]~I .output_mode = "reg_and_comb";

maxv_lcell \QuadDecToDIRPulse:qemod2|sDir~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|Ar[1] ),
	.datab(ENC_2_B),
	.datac(\QuadDecToDIRPulse:qemod2|Ar[0] ),
	.datad(\QuadDecToDIRPulse:qemod2|sDir~0 ),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod2|sDir ));
defparam \QuadDecToDIRPulse:qemod2|sDir~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|sDir~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|sDir~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|sDir~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|sDir~I .lut_mask = "E742";
defparam \QuadDecToDIRPulse:qemod2|sDir~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|P~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|Ar[0] ),
	.datab(\QuadDecToDIRPulse:qemod2|Br[0] ),
	.datac(\QuadDecToDIRPulse:qemod2|Ar[1] ),
	.datad(\QuadDecToDIRPulse:qemod2|Br[1] ),
	.aclr(gnd),
	.regout(\QuadDecToDIRPulse:qemod2|P ));
defparam \QuadDecToDIRPulse:qemod2|P~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|P~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|P~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|P~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|P~I .lut_mask = "7BDE";
defparam \QuadDecToDIRPulse:qemod2|P~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|PS~I (
	.clk(Clk),
	.datac(\QuadDecToDIRPulse:qemod2|P ),
	.aclr(gnd),
	.sload(vcc),
	.regout(\QuadDecToDIRPulse:qemod2|PS ));
defparam \QuadDecToDIRPulse:qemod2|PS~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|PS~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod2|PS~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|PS~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|PS~I .lut_mask = "0000";
defparam \QuadDecToDIRPulse:qemod2|PS~I .output_mode = "reg_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I (
	.clk(__ALT_INV__nWR),
	.datac(\AD[5]~5 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I .lut_mask = "0000";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[5]~I .output_mode = "reg_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[1]~I (
	.clk(__ALT_INV__nADV),
	.datac(\AD[1]~1 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|Mux157~2 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[1] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[1]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[1]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[1]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[1]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[1]~I .lut_mask = "F000";
defparam \SRAM_IO:sramIOmod|IO_ADDR[1]~I .output_mode = "reg_and_comb";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[4]~I (
	.clk(__ALT_INV__nADV),
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[7] ),
	.datac(\AD[4]~4 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|Mux159~2 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[4] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[4]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[4]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[4]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[4]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[4]~I .lut_mask = "0505";
defparam \SRAM_IO:sramIOmod|IO_ADDR[4]~I .output_mode = "reg_and_comb";

maxv_lcell \SRAM_IO:sramIOmod|IO_RDY_WR~0_I (
	.datab(nWR),
	.datad(nCS),
	.combout(\SRAM_IO:sramIOmod|IO_RDY_WR~0 ));
defparam \SRAM_IO:sramIOmod|IO_RDY_WR~0_I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_RDY_WR~0_I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_RDY_WR~0_I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_RDY_WR~0_I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_RDY_WR~0_I .lut_mask = "CC00";
defparam \SRAM_IO:sramIOmod|IO_RDY_WR~0_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[7]~I (
	.clk(__ALT_INV__nADV),
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[4] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\AD[7]~7 ),
	.datad(\SRAM_IO:sramIOmod|IO_RDY_WR~0 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[16]~0 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[7] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[7]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[7]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[7]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[7]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[7]~I .lut_mask = "0100";
defparam \SRAM_IO:sramIOmod|IO_ADDR[7]~I .output_mode = "reg_and_comb";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[6]~I (
	.clk(__ALT_INV__nADV),
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\IO_SPACE:iospacemod|Mux159~2 ),
	.datac(\AD[6]~6 ),
	.datad(\SRAM_IO:sramIOmod|IO_RDY_WR~0 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|sWr_PWM~0 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[6] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[6]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[6]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[6]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[6]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[6]~I .lut_mask = "8000";
defparam \SRAM_IO:sramIOmod|IO_ADDR[6]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[16]~0 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[16]~2 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I .lut_mask = "0C00";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~2_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[5]~I (
	.clk(__ALT_INV__nADV),
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[4] ),
	.datac(\AD[5]~5 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[7] ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|Mux221~1 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[5] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[5]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[5]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[5]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[5]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[5]~I .lut_mask = "0010";
defparam \SRAM_IO:sramIOmod|IO_ADDR[5]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[0]~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[16]~2 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[0]~0 ));
defparam \IO_SPACE:iospacemod|soPin15_8[0]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~0_I .lut_mask = "0400";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~0_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I (
	.clk(__ALT_INV__nWR),
	.datac(\AD[6]~6 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I .lut_mask = "0000";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[6]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[6]~I (
	.dataa(\IO_SPACE:iospacemod|soPin15_8[6] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[6] ));
defparam \IO_SPACE:iospacemod|soPin15_8[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[6]~I .lut_mask = "C808";
defparam \IO_SPACE:iospacemod|soPin15_8[6]~I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[0]~I (
	.clk(__ALT_INV__nADV),
	.datab(\IO_SPACE:iospacemod|soPin15_8[6] ),
	.datac(\AD[0]~0 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|Mux162~3 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[0] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[0]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[0]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[0]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[0]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[0]~I .lut_mask = "C0C0";
defparam \SRAM_IO:sramIOmod|IO_ADDR[0]~I .output_mode = "reg_and_comb";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[2]~I (
	.clk(__ALT_INV__nADV),
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\AD[2]~2 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|Mux157~1 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[2] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[2]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[2]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[2]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[2]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[2]~I .lut_mask = "F050";
defparam \SRAM_IO:sramIOmod|IO_ADDR[2]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[0]~4_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[0]~4 ));
defparam \IO_SPACE:iospacemod|soPin7_0[0]~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~4_I .lut_mask = "0033";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~4_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_ADDR[3]~I (
	.clk(__ALT_INV__nADV),
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\IO_SPACE:iospacemod|soPin7_0[0]~4 ),
	.datac(\AD[3]~3 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|Mux161~0 ),
	.regout(\SRAM_IO:sramIOmod|IO_ADDR[3] ));
defparam \SRAM_IO:sramIOmod|IO_ADDR[3]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_ADDR[3]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_ADDR[3]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_ADDR[3]~I .sum_lutc_input = "qfbk";
defparam \SRAM_IO:sramIOmod|IO_ADDR[3]~I .lut_mask = "F008";
defparam \SRAM_IO:sramIOmod|IO_ADDR[3]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|Mux221~0_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux221~0 ));
defparam \IO_SPACE:iospacemod|Mux221~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux221~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux221~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux221~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux221~0_I .lut_mask = "0003";
defparam \IO_SPACE:iospacemod|Mux221~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWr_PWM~0 ),
	.datac(\IO_SPACE:iospacemod|Mux221~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I .lut_mask = "0080";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[13]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[13] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[13] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[13]~I .lut_mask = "AAF0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[13]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[13]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[13] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[13] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[13]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Duty[13]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~66_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[0] ),
	.combout(\PWM_Module:pwm_mod|Add0~66 ),
	.cout(\PWM_Module:pwm_mod|Add0~68 ));
defparam \PWM_Module:pwm_mod|Add0~66_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~66_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~66_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~66_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|Add0~66_I .lut_mask = "33CC";
defparam \PWM_Module:pwm_mod|Add0~66_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I (
	.clk(__ALT_INV__nWR),
	.datac(\AD[0]~0 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I .lut_mask = "0000";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[0]~2_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[16]~0 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[0]~2 ));
defparam \IO_SPACE:iospacemod|sH_timer[0]~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[0]~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[0]~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[0]~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[0]~2_I .lut_mask = "0800";
defparam \IO_SPACE:iospacemod|sH_timer[0]~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\IO_SPACE:iospacemod|sH_timer[0]~2 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I .lut_mask = "0080";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[0]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[0] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~I .lut_mask = "CACA";
defparam \IO_SPACE:iospacemod|sPWM_Frq[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[0]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[0] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[0] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[0]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Frq[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I .lut_mask = "0F00";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWr_PWM~1_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~0 ),
	.combout(\IO_SPACE:iospacemod|sWr_PWM~1 ));
defparam \IO_SPACE:iospacemod|sWr_PWM~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWr_PWM~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWr_PWM~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWr_PWM~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWr_PWM~1_I .lut_mask = "0400";
defparam \IO_SPACE:iospacemod|sWr_PWM~1_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|WrPrev~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWr_PWM~1 ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.aclr(gnd),
	.combout(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.regout(\PWM_Module:pwm_mod|WrPrev ));
defparam \PWM_Module:pwm_mod|WrPrev~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|WrPrev~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|WrPrev~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|WrPrev~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|WrPrev~I .lut_mask = "3FC0";
defparam \PWM_Module:pwm_mod|WrPrev~I .output_mode = "reg_and_comb";

maxv_lcell \PWM_Module:pwm_mod|PWM_G~0_I (
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|PWM_G~0 ));
defparam \PWM_Module:pwm_mod|PWM_G~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|PWM_G~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|PWM_G~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|PWM_G~0_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|PWM_G~0_I .lut_mask = "0FF0";
defparam \PWM_Module:pwm_mod|PWM_G~0_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[0]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[0] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[0] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[0] ));
defparam \PWM_Module:pwm_mod|FrqVal[0]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[0]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[0]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[0]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[0]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|FrqVal[0]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[13]~10_I (
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[13]~10 ));
defparam \PWM_Module:pwm_mod|T_Frq[13]~10_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[13]~10_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~10_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~10_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[13]~10_I .lut_mask = "0CC0";
defparam \PWM_Module:pwm_mod|T_Frq[13]~10_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[0]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|Add0~66 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[0] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[0] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[0] ));
defparam \PWM_Module:pwm_mod|T_Frq[0]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[0]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[0]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[0]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[0]~I .lut_mask = "EE44";
defparam \PWM_Module:pwm_mod|T_Frq[0]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~78_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[1] ),
	.cin(\PWM_Module:pwm_mod|Add0~68 ),
	.combout(\PWM_Module:pwm_mod|Add0~78 ),
	.cout(\PWM_Module:pwm_mod|Add0~80 ));
defparam \PWM_Module:pwm_mod|Add0~78_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~78_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~78_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~78_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~78_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add0~78_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I (
	.clk(__ALT_INV__nWR),
	.datac(\AD[1]~1 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I .lut_mask = "0000";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[1]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[1]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[1] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[1] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[1]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[1]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[1] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[1]~I .lut_mask = "C0C0";
defparam \IO_SPACE:iospacemod|PWM_Frq[1]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[1]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[1] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[1] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[1] ));
defparam \PWM_Module:pwm_mod|FrqVal[1]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[1]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[1]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[1]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[1]~I .lut_mask = "8A80";
defparam \PWM_Module:pwm_mod|FrqVal[1]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[1]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~78 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[1] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[1] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[1] ));
defparam \PWM_Module:pwm_mod|T_Frq[1]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[1]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[1]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[1]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[1]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[1]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~72_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[2] ),
	.cin(\PWM_Module:pwm_mod|Add0~80 ),
	.combout(\PWM_Module:pwm_mod|Add0~72 ),
	.cout(\PWM_Module:pwm_mod|Add0~74 ));
defparam \PWM_Module:pwm_mod|Add0~72_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~72_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~72_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~72_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~72_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add0~72_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I (
	.clk(__ALT_INV__nWR),
	.datac(\AD[2]~2 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I .lut_mask = "0000";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[2]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[2]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datab(\IO_SPACE:iospacemod|sPWM_Frq[2] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[2] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[2]~I .lut_mask = "ACAC";
defparam \IO_SPACE:iospacemod|sPWM_Frq[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[2]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[2] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[2]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Frq[2]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[2]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[2] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[2] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[2] ));
defparam \PWM_Module:pwm_mod|FrqVal[2]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[2]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[2]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[2]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[2]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|FrqVal[2]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[2]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~72 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[2] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[2] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[2] ));
defparam \PWM_Module:pwm_mod|T_Frq[2]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[2]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[2]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[2]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[2]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[2]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~60_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[3] ),
	.cin(\PWM_Module:pwm_mod|Add0~74 ),
	.combout(\PWM_Module:pwm_mod|Add0~60 ),
	.cout(\PWM_Module:pwm_mod|Add0~62 ));
defparam \PWM_Module:pwm_mod|Add0~60_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~60_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~60_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~60_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~60_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add0~60_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I (
	.clk(__ALT_INV__nWR),
	.datac(\AD[3]~3 ),
	.aclr(__ALT_INV__CPLD_INT),
	.sload(vcc),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I .synch_mode = "on";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I .lut_mask = "0000";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[3]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[3] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[3] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[3]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[3]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[3] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[3]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Frq[3]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[3]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[3] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[3] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[3] ));
defparam \PWM_Module:pwm_mod|FrqVal[3]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[3]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[3]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[3]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[3]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|FrqVal[3]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[3]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~60 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[3] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[3] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[3] ));
defparam \PWM_Module:pwm_mod|T_Frq[3]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[3]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[3]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[3]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[3]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[3]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~54_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[4] ),
	.cin(\PWM_Module:pwm_mod|Add0~62 ),
	.combout(\PWM_Module:pwm_mod|Add0~54 ),
	.cout(\PWM_Module:pwm_mod|Add0~56 ));
defparam \PWM_Module:pwm_mod|Add0~54_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~54_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~54_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~54_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~54_I .lut_mask = "5AAF";
defparam \PWM_Module:pwm_mod|Add0~54_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I (
	.clk(__ALT_INV__nWR),
	.datad(\AD[4]~4 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I .lut_mask = "FF00";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[4]~I (
	.datab(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[4] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[4] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[4]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[4]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[4] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[4]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Frq[4]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[4]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[4] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[4] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[4] ));
defparam \PWM_Module:pwm_mod|FrqVal[4]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[4]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[4]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[4]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[4]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|FrqVal[4]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[4]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|Add0~54 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[4] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[4] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[4] ));
defparam \PWM_Module:pwm_mod|T_Frq[4]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[4]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[4]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[4]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[4]~I .lut_mask = "EE44";
defparam \PWM_Module:pwm_mod|T_Frq[4]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~48_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[5] ),
	.cin(\PWM_Module:pwm_mod|Add0~56 ),
	.combout(\PWM_Module:pwm_mod|Add0~48 ),
	.cout(\PWM_Module:pwm_mod|Add0~50 ));
defparam \PWM_Module:pwm_mod|Add0~48_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~48_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~48_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~48_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~48_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add0~48_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[5]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[5] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[5] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[5]~I .lut_mask = "CACA";
defparam \IO_SPACE:iospacemod|sPWM_Frq[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[5]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[5] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[5]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|PWM_Frq[5]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[5]~I (
	.dataa(\PWM_Module:pwm_mod|FrqVal[5] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\IO_SPACE:iospacemod|PWM_Frq[5] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[5] ));
defparam \PWM_Module:pwm_mod|FrqVal[5]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[5]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[5]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[5]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[5]~I .lut_mask = "C808";
defparam \PWM_Module:pwm_mod|FrqVal[5]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[5]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~48 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[5] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[5] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[5] ));
defparam \PWM_Module:pwm_mod|T_Frq[5]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[5]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[5]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[5]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[5]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[5]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~42_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[6] ),
	.cin(\PWM_Module:pwm_mod|Add0~50 ),
	.combout(\PWM_Module:pwm_mod|Add0~42 ),
	.cout(\PWM_Module:pwm_mod|Add0~44 ));
defparam \PWM_Module:pwm_mod|Add0~42_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~42_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~42_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~42_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~42_I .lut_mask = "5AAF";
defparam \PWM_Module:pwm_mod|Add0~42_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[6]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[6] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[6] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[6]~I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[6]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[6] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[6] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[6]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Frq[6]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[6]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[6] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[6] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[6] ));
defparam \PWM_Module:pwm_mod|FrqVal[6]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[6]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[6]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[6]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[6]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|FrqVal[6]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[6]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|Add0~42 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[6] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[6] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[6] ));
defparam \PWM_Module:pwm_mod|T_Frq[6]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[6]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[6]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[6]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[6]~I .lut_mask = "EE44";
defparam \PWM_Module:pwm_mod|T_Frq[6]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~36_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[7] ),
	.cin(\PWM_Module:pwm_mod|Add0~44 ),
	.combout(\PWM_Module:pwm_mod|Add0~36 ),
	.cout(\PWM_Module:pwm_mod|Add0~38 ));
defparam \PWM_Module:pwm_mod|Add0~36_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~36_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~36_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~36_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~36_I .lut_mask = "A505";
defparam \PWM_Module:pwm_mod|Add0~36_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I (
	.clk(__ALT_INV__nWR),
	.datad(\AD[7]~7 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.regout(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ));
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I .lut_mask = "FF00";
defparam \SRAM_IO:sramIOmod|IO_DAT_WR[7]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[7]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[0]~5 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[7] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[7] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[7]~I .lut_mask = "AFA0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[7]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[7] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[7] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[7]~I .lut_mask = "F3F3";
defparam \IO_SPACE:iospacemod|PWM_Frq[7]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[7]~I (
	.dataa(\PWM_Module:pwm_mod|FrqVal[7] ),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[7] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|FrqVal[7] ));
defparam \PWM_Module:pwm_mod|FrqVal[7]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[7]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[7]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[7]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[7]~I .lut_mask = "CAFF";
defparam \PWM_Module:pwm_mod|FrqVal[7]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[7]~11_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[7] ),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[7]~11 ));
defparam \PWM_Module:pwm_mod|T_Frq[7]~11_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[7]~11_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[7]~11_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[7]~11_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[7]~11_I .lut_mask = "0220";
defparam \PWM_Module:pwm_mod|T_Frq[7]~11_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[7]~12_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[7] ),
	.datac(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datad(\PWM_Module:pwm_mod|WrPrev ),
	.combout(\PWM_Module:pwm_mod|T_Frq[7]~12 ));
defparam \PWM_Module:pwm_mod|T_Frq[7]~12_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[7]~12_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[7]~12_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[7]~12_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[7]~12_I .lut_mask = "5DD5";
defparam \PWM_Module:pwm_mod|T_Frq[7]~12_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[7]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~36 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|FrqVal[7] ),
	.aclr(\PWM_Module:pwm_mod|T_Frq[7]~11 ),
	.aload(\PWM_Module:pwm_mod|T_Frq[7]~12 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[7] ));
defparam \PWM_Module:pwm_mod|T_Frq[7]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[7]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[7]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[7]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[7]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[7]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~30_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[8] ),
	.cin(\PWM_Module:pwm_mod|Add0~38 ),
	.combout(\PWM_Module:pwm_mod|Add0~30 ),
	.cout(\PWM_Module:pwm_mod|Add0~32 ));
defparam \PWM_Module:pwm_mod|Add0~30_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~30_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~30_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~30_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~30_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add0~30_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~2 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I .lut_mask = "4000";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[8]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[8] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[8] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~I .lut_mask = "F0AA";
defparam \IO_SPACE:iospacemod|sPWM_Frq[8]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[8]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[8] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[8] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[8]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|PWM_Frq[8]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[8]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[8] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[8] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[8] ));
defparam \PWM_Module:pwm_mod|FrqVal[8]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[8]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[8]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[8]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[8]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|FrqVal[8]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[8]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~30 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[8] ),
	.datad(\PWM_Module:pwm_mod|FrqVal[8] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[8] ));
defparam \PWM_Module:pwm_mod|T_Frq[8]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[8]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[8]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[8]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[8]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[8]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~24_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[9] ),
	.cin(\PWM_Module:pwm_mod|Add0~32 ),
	.combout(\PWM_Module:pwm_mod|Add0~24 ),
	.cout(\PWM_Module:pwm_mod|Add0~26 ));
defparam \PWM_Module:pwm_mod|Add0~24_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~24_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~24_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~24_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~24_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add0~24_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[9]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datab(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[9] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[9] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[9]~I .lut_mask = "BB88";
defparam \IO_SPACE:iospacemod|sPWM_Frq[9]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[9]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[9] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[9] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[9]~I .lut_mask = "FF33";
defparam \IO_SPACE:iospacemod|PWM_Frq[9]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[9]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[9] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[9] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[9] ));
defparam \PWM_Module:pwm_mod|FrqVal[9]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[9]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[9]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[9]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[9]~I .lut_mask = "DFD5";
defparam \PWM_Module:pwm_mod|FrqVal[9]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[9]~8_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[9] ),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[9]~8 ));
defparam \PWM_Module:pwm_mod|T_Frq[9]~8_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[9]~8_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[9]~8_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[9]~8_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[9]~8_I .lut_mask = "1040";
defparam \PWM_Module:pwm_mod|T_Frq[9]~8_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[9]~9_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[9] ),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[9]~9 ));
defparam \PWM_Module:pwm_mod|T_Frq[9]~9_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[9]~9_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[9]~9_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[9]~9_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[9]~9_I .lut_mask = "2F8F";
defparam \PWM_Module:pwm_mod|T_Frq[9]~9_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[9]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~24 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|FrqVal[9] ),
	.aclr(\PWM_Module:pwm_mod|T_Frq[9]~8 ),
	.aload(\PWM_Module:pwm_mod|T_Frq[9]~9 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[9] ));
defparam \PWM_Module:pwm_mod|T_Frq[9]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[9]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[9]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[9]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[9]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[9]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~18_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[10] ),
	.cin(\PWM_Module:pwm_mod|Add0~26 ),
	.combout(\PWM_Module:pwm_mod|Add0~18 ),
	.cout(\PWM_Module:pwm_mod|Add0~20 ));
defparam \PWM_Module:pwm_mod|Add0~18_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~18_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~18_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~18_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~18_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add0~18_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[10]~I (
	.datab(\IO_SPACE:iospacemod|sPWM_Frq[10] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[10] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[10]~I .lut_mask = "F0CC";
defparam \IO_SPACE:iospacemod|sPWM_Frq[10]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[10]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[10] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[10] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[10]~I .lut_mask = "FF55";
defparam \IO_SPACE:iospacemod|PWM_Frq[10]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[10]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[10] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[10] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[10] ));
defparam \PWM_Module:pwm_mod|FrqVal[10]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[10]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[10]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[10]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[10]~I .lut_mask = "DFD5";
defparam \PWM_Module:pwm_mod|FrqVal[10]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[10]~6_I (
	.dataa(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[10] ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|T_Frq[10]~6 ));
defparam \PWM_Module:pwm_mod|T_Frq[10]~6_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[10]~6_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[10]~6_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[10]~6_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[10]~6_I .lut_mask = "0600";
defparam \PWM_Module:pwm_mod|T_Frq[10]~6_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[10]~7_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[10] ),
	.datac(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datad(\PWM_Module:pwm_mod|WrPrev ),
	.combout(\PWM_Module:pwm_mod|T_Frq[10]~7 ));
defparam \PWM_Module:pwm_mod|T_Frq[10]~7_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[10]~7_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[10]~7_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[10]~7_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[10]~7_I .lut_mask = "5DD5";
defparam \PWM_Module:pwm_mod|T_Frq[10]~7_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[10]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~18 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|FrqVal[10] ),
	.aclr(\PWM_Module:pwm_mod|T_Frq[10]~6 ),
	.aload(\PWM_Module:pwm_mod|T_Frq[10]~7 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[10] ));
defparam \PWM_Module:pwm_mod|T_Frq[10]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[10]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[10]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[10]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[10]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[10]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~12_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[11] ),
	.cin(\PWM_Module:pwm_mod|Add0~20 ),
	.combout(\PWM_Module:pwm_mod|Add0~12 ),
	.cout(\PWM_Module:pwm_mod|Add0~14 ));
defparam \PWM_Module:pwm_mod|Add0~12_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~12_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~12_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~12_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~12_I .lut_mask = "A505";
defparam \PWM_Module:pwm_mod|Add0~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[11]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[11] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[11] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[11]~I .lut_mask = "CCAA";
defparam \IO_SPACE:iospacemod|sPWM_Frq[11]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[11]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[11] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[11] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[11]~I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|PWM_Frq[11]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[11]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[11] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[11] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[11] ));
defparam \PWM_Module:pwm_mod|FrqVal[11]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[11]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[11]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[11]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[11]~I .lut_mask = "BFB3";
defparam \PWM_Module:pwm_mod|FrqVal[11]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[11]~4_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[11] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[11]~4 ));
defparam \PWM_Module:pwm_mod|T_Frq[11]~4_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[11]~4_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[11]~4_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[11]~4_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[11]~4_I .lut_mask = "0440";
defparam \PWM_Module:pwm_mod|T_Frq[11]~4_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[11]~5_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[11] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[11]~5 ));
defparam \PWM_Module:pwm_mod|T_Frq[11]~5_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[11]~5_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[11]~5_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[11]~5_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[11]~5_I .lut_mask = "3BB3";
defparam \PWM_Module:pwm_mod|T_Frq[11]~5_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[11]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~12 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|FrqVal[11] ),
	.aclr(\PWM_Module:pwm_mod|T_Frq[11]~4 ),
	.aload(\PWM_Module:pwm_mod|T_Frq[11]~5 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[11] ));
defparam \PWM_Module:pwm_mod|T_Frq[11]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[11]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[11]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[11]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[11]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[11]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~6_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[12] ),
	.cin(\PWM_Module:pwm_mod|Add0~14 ),
	.combout(\PWM_Module:pwm_mod|Add0~6 ),
	.cout(\PWM_Module:pwm_mod|Add0~8 ));
defparam \PWM_Module:pwm_mod|Add0~6_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add0~6_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~6_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~6_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~6_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add0~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[12]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[12] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[12] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[12]~I .lut_mask = "AAF0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[12]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[12]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[12] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[12] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[12]~I .lut_mask = "F5F5";
defparam \IO_SPACE:iospacemod|PWM_Frq[12]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[12]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Frq[12] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[12] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[12] ));
defparam \PWM_Module:pwm_mod|FrqVal[12]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[12]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[12]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[12]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[12]~I .lut_mask = "BFB3";
defparam \PWM_Module:pwm_mod|FrqVal[12]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[12]~2_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[12] ),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[12]~2 ));
defparam \PWM_Module:pwm_mod|T_Frq[12]~2_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[12]~2_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[12]~2_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[12]~2_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[12]~2_I .lut_mask = "0220";
defparam \PWM_Module:pwm_mod|T_Frq[12]~2_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[12]~3_I (
	.dataa(CPLD_INT),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[12] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[12]~3 ));
defparam \PWM_Module:pwm_mod|T_Frq[12]~3_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[12]~3_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[12]~3_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[12]~3_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[12]~3_I .lut_mask = "75D5";
defparam \PWM_Module:pwm_mod|T_Frq[12]~3_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[12]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|Add0~6 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|FrqVal[12] ),
	.aclr(\PWM_Module:pwm_mod|T_Frq[12]~2 ),
	.aload(\PWM_Module:pwm_mod|T_Frq[12]~3 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[12] ));
defparam \PWM_Module:pwm_mod|T_Frq[12]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[12]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[12]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[12]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[12]~I .lut_mask = "EE22";
defparam \PWM_Module:pwm_mod|T_Frq[12]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add0~0_I (
	.datad(\PWM_Module:pwm_mod|T_Frq[13] ),
	.cin(\PWM_Module:pwm_mod|Add0~8 ),
	.combout(\PWM_Module:pwm_mod|Add0~0 ));
defparam \PWM_Module:pwm_mod|Add0~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|Add0~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add0~0_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add0~0_I .lut_mask = "F00F";
defparam \PWM_Module:pwm_mod|Add0~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Frq[13]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[8]~4 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[13] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Frq[13] ));
defparam \IO_SPACE:iospacemod|sPWM_Frq[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Frq[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Frq[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Frq[13]~I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|sPWM_Frq[13]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Frq[13]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[13] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Frq[13] ));
defparam \IO_SPACE:iospacemod|PWM_Frq[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Frq[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Frq[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Frq[13]~I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|PWM_Frq[13]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|FrqVal[13]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[13] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|FrqVal[13] ),
	.combout(\PWM_Module:pwm_mod|FrqVal[13] ));
defparam \PWM_Module:pwm_mod|FrqVal[13]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|FrqVal[13]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[13]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|FrqVal[13]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|FrqVal[13]~I .lut_mask = "DFD5";
defparam \PWM_Module:pwm_mod|FrqVal[13]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[13]~0_I (
	.dataa(\PWM_Module:pwm_mod|WrPrev ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|PWM_Frq[13] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[13]~0 ));
defparam \PWM_Module:pwm_mod|T_Frq[13]~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[13]~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~0_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[13]~0_I .lut_mask = "0408";
defparam \PWM_Module:pwm_mod|T_Frq[13]~0_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[13]~1_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Frq[13] ),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Frq[13]~1 ));
defparam \PWM_Module:pwm_mod|T_Frq[13]~1_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[13]~1_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~1_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~1_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[13]~1_I .lut_mask = "5DD5";
defparam \PWM_Module:pwm_mod|T_Frq[13]~1_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Frq[13]~I (
	.clk(Clk),
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|Add0~0 ),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|FrqVal[13] ),
	.aclr(\PWM_Module:pwm_mod|T_Frq[13]~0 ),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~1 ),
	.regout(\PWM_Module:pwm_mod|T_Frq[13] ));
defparam \PWM_Module:pwm_mod|T_Frq[13]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Frq[13]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Frq[13]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Frq[13]~I .lut_mask = "EE44";
defparam \PWM_Module:pwm_mod|T_Frq[13]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan0~2_I (
	.datab(\PWM_Module:pwm_mod|T_Frq[3] ),
	.datac(\PWM_Module:pwm_mod|T_Frq[4] ),
	.combout(\PWM_Module:pwm_mod|LessThan0~2 ));
defparam \PWM_Module:pwm_mod|LessThan0~2_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan0~2_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~2_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~2_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan0~2_I .lut_mask = "0303";
defparam \PWM_Module:pwm_mod|LessThan0~2_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan0~3_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[2] ),
	.datab(\PWM_Module:pwm_mod|T_Frq[1] ),
	.datac(\PWM_Module:pwm_mod|T_Frq[0] ),
	.datad(\PWM_Module:pwm_mod|LessThan0~2 ),
	.combout(\PWM_Module:pwm_mod|LessThan0~3 ));
defparam \PWM_Module:pwm_mod|LessThan0~3_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan0~3_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~3_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~3_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan0~3_I .lut_mask = "0100";
defparam \PWM_Module:pwm_mod|LessThan0~3_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan0~1_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[5] ),
	.datab(\PWM_Module:pwm_mod|T_Frq[8] ),
	.datac(\PWM_Module:pwm_mod|T_Frq[6] ),
	.datad(\PWM_Module:pwm_mod|T_Frq[7] ),
	.combout(\PWM_Module:pwm_mod|LessThan0~1 ));
defparam \PWM_Module:pwm_mod|LessThan0~1_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan0~1_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~1_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~1_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan0~1_I .lut_mask = "0001";
defparam \PWM_Module:pwm_mod|LessThan0~1_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan0~0_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[12] ),
	.datab(\PWM_Module:pwm_mod|T_Frq[9] ),
	.datac(\PWM_Module:pwm_mod|T_Frq[10] ),
	.datad(\PWM_Module:pwm_mod|T_Frq[11] ),
	.combout(\PWM_Module:pwm_mod|LessThan0~0 ));
defparam \PWM_Module:pwm_mod|LessThan0~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan0~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~0_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan0~0_I .lut_mask = "0001";
defparam \PWM_Module:pwm_mod|LessThan0~0_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan0~4_I (
	.dataa(\PWM_Module:pwm_mod|T_Frq[13] ),
	.datab(\PWM_Module:pwm_mod|LessThan0~3 ),
	.datac(\PWM_Module:pwm_mod|LessThan0~1 ),
	.datad(\PWM_Module:pwm_mod|LessThan0~0 ),
	.combout(\PWM_Module:pwm_mod|LessThan0~4 ));
defparam \PWM_Module:pwm_mod|LessThan0~4_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan0~4_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~4_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan0~4_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan0~4_I .lut_mask = "EAAA";
defparam \PWM_Module:pwm_mod|LessThan0~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~2 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I .lut_mask = "8000";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[0]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[0] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[0]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[0] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[0]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|PWM_Duty[0]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~65_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[0] ),
	.combout(\PWM_Module:pwm_mod|Add1~65 ),
	.cout(\PWM_Module:pwm_mod|Add1~67 ));
defparam \PWM_Module:pwm_mod|Add1~65_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~65_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~65_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~65_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|Add1~65_I .lut_mask = "33CC";
defparam \PWM_Module:pwm_mod|Add1~65_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[0]~I (
	.dataa(\PWM_Module:pwm_mod|DutyVal[0] ),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[0] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|DutyVal[0] ));
defparam \PWM_Module:pwm_mod|DutyVal[0]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[0]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[0]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[0]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[0]~I .lut_mask = "CA00";
defparam \PWM_Module:pwm_mod|DutyVal[0]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~26_I (
	.dataa(\PWM_Module:pwm_mod|Add1~65 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[0] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~26 ));
defparam \PWM_Module:pwm_mod|T_Duty~26_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~26_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~26_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~26_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~26_I .lut_mask = "ECA0";
defparam \PWM_Module:pwm_mod|T_Duty~26_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[0]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[0] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~26 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[0] ));
defparam \PWM_Module:pwm_mod|T_Duty[0]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[0]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[0]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[0]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[0]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[1]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[1] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[1] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[1]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[1]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[1] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[1]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Duty[1]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~60_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[1] ),
	.cin(\PWM_Module:pwm_mod|Add1~67 ),
	.combout(\PWM_Module:pwm_mod|Add1~60 ),
	.cout(\PWM_Module:pwm_mod|Add1~62 ));
defparam \PWM_Module:pwm_mod|Add1~60_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~60_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~60_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~60_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~60_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add1~60_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[1]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[1] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[1] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[1] ));
defparam \PWM_Module:pwm_mod|DutyVal[1]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[1]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[1]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[1]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[1]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|DutyVal[1]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~25_I (
	.dataa(\PWM_Module:pwm_mod|Add1~60 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[1] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~25 ));
defparam \PWM_Module:pwm_mod|T_Duty~25_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~25_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~25_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~25_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~25_I .lut_mask = "F888";
defparam \PWM_Module:pwm_mod|T_Duty~25_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[1]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[1] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~25 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[1] ));
defparam \PWM_Module:pwm_mod|T_Duty[1]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[1]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[1]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[1]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[1]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[1]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[5]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Duty[5] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[5] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[5]~I .lut_mask = "CCAA";
defparam \IO_SPACE:iospacemod|sPWM_Duty[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[5]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[5] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[5]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Duty[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[4]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[4] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[4] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[4]~I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[4]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[4] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[4]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|PWM_Duty[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[3]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[3] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[3] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[3]~I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[3]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[3] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[3]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|PWM_Duty[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[2]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[2] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[2] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[2]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[2]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[2] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[2]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Duty[2]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~55_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[2] ),
	.cin(\PWM_Module:pwm_mod|Add1~62 ),
	.combout(\PWM_Module:pwm_mod|Add1~55 ),
	.cout(\PWM_Module:pwm_mod|Add1~57 ));
defparam \PWM_Module:pwm_mod|Add1~55_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~55_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~55_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~55_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~55_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add1~55_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[2]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[2] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[2] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[2] ));
defparam \PWM_Module:pwm_mod|DutyVal[2]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[2]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[2]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[2]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[2]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|DutyVal[2]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~24_I (
	.dataa(\PWM_Module:pwm_mod|Add1~55 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[2] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~24 ));
defparam \PWM_Module:pwm_mod|T_Duty~24_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~24_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~24_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~24_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~24_I .lut_mask = "ECA0";
defparam \PWM_Module:pwm_mod|T_Duty~24_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[2]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[2] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~24 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[2] ));
defparam \PWM_Module:pwm_mod|T_Duty[2]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[2]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[2]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[2]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[2]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[2]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~50_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[3] ),
	.cin(\PWM_Module:pwm_mod|Add1~57 ),
	.combout(\PWM_Module:pwm_mod|Add1~50 ),
	.cout(\PWM_Module:pwm_mod|Add1~52 ));
defparam \PWM_Module:pwm_mod|Add1~50_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~50_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~50_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~50_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~50_I .lut_mask = "A505";
defparam \PWM_Module:pwm_mod|Add1~50_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[3]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[3] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[3] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[3] ));
defparam \PWM_Module:pwm_mod|DutyVal[3]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[3]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[3]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[3]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[3]~I .lut_mask = "8C80";
defparam \PWM_Module:pwm_mod|DutyVal[3]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~23_I (
	.dataa(\PWM_Module:pwm_mod|Add1~50 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[3] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~23 ));
defparam \PWM_Module:pwm_mod|T_Duty~23_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~23_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~23_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~23_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~23_I .lut_mask = "F888";
defparam \PWM_Module:pwm_mod|T_Duty~23_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[3]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[3] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~23 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[3] ));
defparam \PWM_Module:pwm_mod|T_Duty[3]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[3]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[3]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[3]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[3]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[3]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~45_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[4] ),
	.cin(\PWM_Module:pwm_mod|Add1~52 ),
	.combout(\PWM_Module:pwm_mod|Add1~45 ),
	.cout(\PWM_Module:pwm_mod|Add1~47 ));
defparam \PWM_Module:pwm_mod|Add1~45_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~45_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~45_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~45_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~45_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add1~45_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[4]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[4] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[4] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[4] ));
defparam \PWM_Module:pwm_mod|DutyVal[4]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[4]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[4]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[4]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[4]~I .lut_mask = "8A80";
defparam \PWM_Module:pwm_mod|DutyVal[4]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~22_I (
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|Add1~45 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[4] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~22 ));
defparam \PWM_Module:pwm_mod|T_Duty~22_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~22_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~22_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~22_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~22_I .lut_mask = "EAC0";
defparam \PWM_Module:pwm_mod|T_Duty~22_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[4]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[4] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~22 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[4] ));
defparam \PWM_Module:pwm_mod|T_Duty[4]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[4]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[4]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[4]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[4]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[4]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~40_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[5] ),
	.cin(\PWM_Module:pwm_mod|Add1~47 ),
	.combout(\PWM_Module:pwm_mod|Add1~40 ),
	.cout(\PWM_Module:pwm_mod|Add1~42 ));
defparam \PWM_Module:pwm_mod|Add1~40_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~40_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~40_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~40_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~40_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add1~40_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[5]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[5] ),
	.datab(\PWM_Module:pwm_mod|DutyVal[5] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|DutyVal[5] ));
defparam \PWM_Module:pwm_mod|DutyVal[5]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[5]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[5]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[5]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[5]~I .lut_mask = "AC00";
defparam \PWM_Module:pwm_mod|DutyVal[5]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~21_I (
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|Add1~40 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[5] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~21 ));
defparam \PWM_Module:pwm_mod|T_Duty~21_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~21_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~21_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~21_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~21_I .lut_mask = "EAC0";
defparam \PWM_Module:pwm_mod|T_Duty~21_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[5]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[5] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~21 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[5] ));
defparam \PWM_Module:pwm_mod|T_Duty[5]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[5]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[5]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[5]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[5]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[5]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~35_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[6] ),
	.cin(\PWM_Module:pwm_mod|Add1~42 ),
	.combout(\PWM_Module:pwm_mod|Add1~35 ),
	.cout(\PWM_Module:pwm_mod|Add1~37 ));
defparam \PWM_Module:pwm_mod|Add1~35_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~35_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~35_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~35_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~35_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add1~35_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[6]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[6] ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[6] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[6]~I .lut_mask = "AFA0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[6]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[6] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[6] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[6]~I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|PWM_Duty[6]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[6]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[6] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[6] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[6] ));
defparam \PWM_Module:pwm_mod|DutyVal[6]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[6]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[6]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[6]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[6]~I .lut_mask = "BFB3";
defparam \PWM_Module:pwm_mod|DutyVal[6]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~18_I (
	.dataa(\PWM_Module:pwm_mod|Add1~35 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[6] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~18 ));
defparam \PWM_Module:pwm_mod|T_Duty~18_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~18_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~18_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~18_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~18_I .lut_mask = "F888";
defparam \PWM_Module:pwm_mod|T_Duty~18_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[6]~19_I (
	.dataa(\PWM_Module:pwm_mod|WrPrev ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[6] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[6]~19 ));
defparam \PWM_Module:pwm_mod|T_Duty[6]~19_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[6]~19_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[6]~19_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[6]~19_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[6]~19_I .lut_mask = "0408";
defparam \PWM_Module:pwm_mod|T_Duty[6]~19_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[6]~20_I (
	.dataa(\PWM_Module:pwm_mod|WrPrev ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[6] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[6]~20 ));
defparam \PWM_Module:pwm_mod|T_Duty[6]~20_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[6]~20_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[6]~20_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[6]~20_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[6]~20_I .lut_mask = "73B3";
defparam \PWM_Module:pwm_mod|T_Duty[6]~20_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[6]~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|T_Duty~18 ),
	.aclr(\PWM_Module:pwm_mod|T_Duty[6]~19 ),
	.aload(\PWM_Module:pwm_mod|T_Duty[6]~20 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[6] ));
defparam \PWM_Module:pwm_mod|T_Duty[6]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[6]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[6]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[6]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[6]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[6]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[7]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[7] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[7] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[7]~I .lut_mask = "AAF0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[7]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[7] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[7] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[7]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_Duty[7]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~30_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[7] ),
	.cin(\PWM_Module:pwm_mod|Add1~37 ),
	.combout(\PWM_Module:pwm_mod|Add1~30 ),
	.cout(\PWM_Module:pwm_mod|Add1~32 ));
defparam \PWM_Module:pwm_mod|Add1~30_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~30_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~30_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~30_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~30_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add1~30_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[7]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[7] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[7] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[7] ));
defparam \PWM_Module:pwm_mod|DutyVal[7]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[7]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[7]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[7]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[7]~I .lut_mask = "8A80";
defparam \PWM_Module:pwm_mod|DutyVal[7]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~17_I (
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|Add1~30 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[7] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~17 ));
defparam \PWM_Module:pwm_mod|T_Duty~17_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~17_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~17_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~17_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~17_I .lut_mask = "EAC0";
defparam \PWM_Module:pwm_mod|T_Duty~17_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[7]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[7] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~17 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[7] ));
defparam \PWM_Module:pwm_mod|T_Duty[7]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[7]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[7]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[7]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[7]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[7]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~25_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[8] ),
	.cin(\PWM_Module:pwm_mod|Add1~32 ),
	.combout(\PWM_Module:pwm_mod|Add1~25 ),
	.cout(\PWM_Module:pwm_mod|Add1~27 ));
defparam \PWM_Module:pwm_mod|Add1~25_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~25_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~25_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~25_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~25_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add1~25_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[8]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[8] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[8] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[8]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[8]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[8] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[8]~I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|PWM_Duty[8]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[8]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[8] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[8] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[8] ));
defparam \PWM_Module:pwm_mod|DutyVal[8]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[8]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[8]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[8]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[8]~I .lut_mask = "BFB3";
defparam \PWM_Module:pwm_mod|DutyVal[8]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~14_I (
	.dataa(\PWM_Module:pwm_mod|Add1~25 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[8] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~14 ));
defparam \PWM_Module:pwm_mod|T_Duty~14_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~14_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~14_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~14_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~14_I .lut_mask = "ECA0";
defparam \PWM_Module:pwm_mod|T_Duty~14_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[8]~15_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[8] ),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[8]~15 ));
defparam \PWM_Module:pwm_mod|T_Duty[8]~15_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[8]~15_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[8]~15_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[8]~15_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[8]~15_I .lut_mask = "1040";
defparam \PWM_Module:pwm_mod|T_Duty[8]~15_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[8]~16_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[8] ),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[8]~16 ));
defparam \PWM_Module:pwm_mod|T_Duty[8]~16_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[8]~16_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[8]~16_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[8]~16_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[8]~16_I .lut_mask = "2F8F";
defparam \PWM_Module:pwm_mod|T_Duty[8]~16_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[8]~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|T_Duty~14 ),
	.aclr(\PWM_Module:pwm_mod|T_Duty[8]~15 ),
	.aload(\PWM_Module:pwm_mod|T_Duty[8]~16 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[8] ));
defparam \PWM_Module:pwm_mod|T_Duty[8]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[8]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[8]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[8]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[8]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[8]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan1~1_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[6] ),
	.datab(\PWM_Module:pwm_mod|T_Duty[7] ),
	.datac(\PWM_Module:pwm_mod|T_Duty[8] ),
	.datad(\PWM_Module:pwm_mod|T_Duty[5] ),
	.combout(\PWM_Module:pwm_mod|LessThan1~1 ));
defparam \PWM_Module:pwm_mod|LessThan1~1_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan1~1_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~1_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~1_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan1~1_I .lut_mask = "0001";
defparam \PWM_Module:pwm_mod|LessThan1~1_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~20_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[9] ),
	.cin(\PWM_Module:pwm_mod|Add1~27 ),
	.combout(\PWM_Module:pwm_mod|Add1~20 ),
	.cout(\PWM_Module:pwm_mod|Add1~22 ));
defparam \PWM_Module:pwm_mod|Add1~20_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~20_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~20_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~20_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~20_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add1~20_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[9]~I (
	.datab(\IO_SPACE:iospacemod|sPWM_Duty[9] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[9] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[9]~I .lut_mask = "F0CC";
defparam \IO_SPACE:iospacemod|sPWM_Duty[9]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[9]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[9] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[9] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[9]~I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|PWM_Duty[9]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[9]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[9] ),
	.datab(\PWM_Module:pwm_mod|DutyVal[9] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|DutyVal[9] ));
defparam \PWM_Module:pwm_mod|DutyVal[9]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[9]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[9]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[9]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[9]~I .lut_mask = "ACFF";
defparam \PWM_Module:pwm_mod|DutyVal[9]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~11_I (
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|Add1~20 ),
	.datac(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[9] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~11 ));
defparam \PWM_Module:pwm_mod|T_Duty~11_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~11_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~11_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~11_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~11_I .lut_mask = "EAC0";
defparam \PWM_Module:pwm_mod|T_Duty~11_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[9]~12_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[9] ),
	.datad(\PWM_Module:pwm_mod|WrPrev ),
	.combout(\PWM_Module:pwm_mod|T_Duty[9]~12 ));
defparam \PWM_Module:pwm_mod|T_Duty[9]~12_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[9]~12_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[9]~12_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[9]~12_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[9]~12_I .lut_mask = "0208";
defparam \PWM_Module:pwm_mod|T_Duty[9]~12_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[9]~13_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|PWM_Duty[9] ),
	.combout(\PWM_Module:pwm_mod|T_Duty[9]~13 ));
defparam \PWM_Module:pwm_mod|T_Duty[9]~13_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[9]~13_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[9]~13_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[9]~13_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[9]~13_I .lut_mask = "7D55";
defparam \PWM_Module:pwm_mod|T_Duty[9]~13_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[9]~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|T_Duty~11 ),
	.aclr(\PWM_Module:pwm_mod|T_Duty[9]~12 ),
	.aload(\PWM_Module:pwm_mod|T_Duty[9]~13 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[9] ));
defparam \PWM_Module:pwm_mod|T_Duty[9]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[9]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[9]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[9]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[9]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[9]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~15_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[10] ),
	.cin(\PWM_Module:pwm_mod|Add1~22 ),
	.combout(\PWM_Module:pwm_mod|Add1~15 ),
	.cout(\PWM_Module:pwm_mod|Add1~17 ));
defparam \PWM_Module:pwm_mod|Add1~15_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~15_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~15_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~15_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~15_I .lut_mask = "3CCF";
defparam \PWM_Module:pwm_mod|Add1~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[10]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[10] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[10] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[10]~I .lut_mask = "AAF0";
defparam \IO_SPACE:iospacemod|sPWM_Duty[10]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[10]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[10] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[10] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[10]~I .lut_mask = "FF55";
defparam \IO_SPACE:iospacemod|PWM_Duty[10]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[10]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[10] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[10] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[10] ));
defparam \PWM_Module:pwm_mod|DutyVal[10]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[10]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[10]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[10]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[10]~I .lut_mask = "DFD5";
defparam \PWM_Module:pwm_mod|DutyVal[10]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~8_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\PWM_Module:pwm_mod|Add1~15 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[10] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~8 ));
defparam \PWM_Module:pwm_mod|T_Duty~8_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~8_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~8_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~8_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~8_I .lut_mask = "ECA0";
defparam \PWM_Module:pwm_mod|T_Duty~8_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[10]~9_I (
	.dataa(\PWM_Module:pwm_mod|WrPrev ),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[10] ),
	.datac(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|T_Duty[10]~9 ));
defparam \PWM_Module:pwm_mod|T_Duty[10]~9_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[10]~9_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[10]~9_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[10]~9_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[10]~9_I .lut_mask = "1200";
defparam \PWM_Module:pwm_mod|T_Duty[10]~9_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[10]~10_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[10] ),
	.datac(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.datad(\PWM_Module:pwm_mod|WrPrev ),
	.combout(\PWM_Module:pwm_mod|T_Duty[10]~10 ));
defparam \PWM_Module:pwm_mod|T_Duty[10]~10_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[10]~10_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[10]~10_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[10]~10_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[10]~10_I .lut_mask = "5DD5";
defparam \PWM_Module:pwm_mod|T_Duty[10]~10_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[10]~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|T_Duty~8 ),
	.aclr(\PWM_Module:pwm_mod|T_Duty[10]~9 ),
	.aload(\PWM_Module:pwm_mod|T_Duty[10]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[10] ));
defparam \PWM_Module:pwm_mod|T_Duty[10]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[10]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[10]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[10]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[10]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[10]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~10_I (
	.datab(\PWM_Module:pwm_mod|T_Duty[11] ),
	.cin(\PWM_Module:pwm_mod|Add1~17 ),
	.combout(\PWM_Module:pwm_mod|Add1~10 ),
	.cout(\PWM_Module:pwm_mod|Add1~12 ));
defparam \PWM_Module:pwm_mod|Add1~10_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~10_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~10_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~10_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~10_I .lut_mask = "C303";
defparam \PWM_Module:pwm_mod|Add1~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[11]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Duty[11] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[11] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[11]~I .lut_mask = "CCAA";
defparam \IO_SPACE:iospacemod|sPWM_Duty[11]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[11]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[11] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[11] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[11]~I .lut_mask = "FF33";
defparam \IO_SPACE:iospacemod|PWM_Duty[11]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[11]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|PWM_Duty[11] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[11] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[11] ));
defparam \PWM_Module:pwm_mod|DutyVal[11]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[11]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[11]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[11]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[11]~I .lut_mask = "DFD5";
defparam \PWM_Module:pwm_mod|DutyVal[11]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~5_I (
	.dataa(\PWM_Module:pwm_mod|Add1~10 ),
	.datab(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datac(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[11] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~5 ));
defparam \PWM_Module:pwm_mod|T_Duty~5_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~5_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~5_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~5_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~5_I .lut_mask = "ECA0";
defparam \PWM_Module:pwm_mod|T_Duty~5_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[11]~6_I (
	.dataa(CPLD_INT),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[11] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[11]~6 ));
defparam \PWM_Module:pwm_mod|T_Duty[11]~6_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[11]~6_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[11]~6_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[11]~6_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[11]~6_I .lut_mask = "0208";
defparam \PWM_Module:pwm_mod|T_Duty[11]~6_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[11]~7_I (
	.dataa(CPLD_INT),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[11] ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[11]~7 ));
defparam \PWM_Module:pwm_mod|T_Duty[11]~7_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[11]~7_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[11]~7_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[11]~7_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[11]~7_I .lut_mask = "75D5";
defparam \PWM_Module:pwm_mod|T_Duty[11]~7_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[11]~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|T_Duty~5 ),
	.aclr(\PWM_Module:pwm_mod|T_Duty[11]~6 ),
	.aload(\PWM_Module:pwm_mod|T_Duty[11]~7 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[11] ));
defparam \PWM_Module:pwm_mod|T_Duty[11]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[11]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[11]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[11]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[11]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[11]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|Add1~5_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[12] ),
	.cin(\PWM_Module:pwm_mod|Add1~12 ),
	.combout(\PWM_Module:pwm_mod|Add1~5 ),
	.cout(\PWM_Module:pwm_mod|Add1~7 ));
defparam \PWM_Module:pwm_mod|Add1~5_I .operation_mode = "arithmetic";
defparam \PWM_Module:pwm_mod|Add1~5_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~5_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~5_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~5_I .lut_mask = "5AAF";
defparam \PWM_Module:pwm_mod|Add1~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_Duty[12]~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Duty[12] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[8]~0 ),
	.combout(\IO_SPACE:iospacemod|sPWM_Duty[12] ));
defparam \IO_SPACE:iospacemod|sPWM_Duty[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_Duty[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_Duty[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_Duty[12]~I .lut_mask = "F0AA";
defparam \IO_SPACE:iospacemod|sPWM_Duty[12]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_Duty[12]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[12] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_Duty[12] ));
defparam \IO_SPACE:iospacemod|PWM_Duty[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_Duty[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_Duty[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_Duty[12]~I .lut_mask = "FF33";
defparam \IO_SPACE:iospacemod|PWM_Duty[12]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[12]~I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[12] ),
	.datab(\PWM_Module:pwm_mod|DutyVal[12] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(CPLD_INT),
	.combout(\PWM_Module:pwm_mod|DutyVal[12] ));
defparam \PWM_Module:pwm_mod|DutyVal[12]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[12]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[12]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[12]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[12]~I .lut_mask = "ACFF";
defparam \PWM_Module:pwm_mod|DutyVal[12]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~2_I (
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|Add1~5 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[12] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~2 ));
defparam \PWM_Module:pwm_mod|T_Duty~2_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~2_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~2_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~2_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~2_I .lut_mask = "EAC0";
defparam \PWM_Module:pwm_mod|T_Duty~2_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[12]~3_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[12] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[12]~3 ));
defparam \PWM_Module:pwm_mod|T_Duty[12]~3_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[12]~3_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[12]~3_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[12]~3_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[12]~3_I .lut_mask = "0440";
defparam \PWM_Module:pwm_mod|T_Duty[12]~3_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[12]~4_I (
	.dataa(\IO_SPACE:iospacemod|PWM_Duty[12] ),
	.datab(CPLD_INT),
	.datac(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|T_Duty[12]~4 ));
defparam \PWM_Module:pwm_mod|T_Duty[12]~4_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[12]~4_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[12]~4_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[12]~4_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[12]~4_I .lut_mask = "3BB3";
defparam \PWM_Module:pwm_mod|T_Duty[12]~4_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[12]~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\PWM_Module:pwm_mod|T_Duty~2 ),
	.aclr(\PWM_Module:pwm_mod|T_Duty[12]~3 ),
	.aload(\PWM_Module:pwm_mod|T_Duty[12]~4 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[12] ));
defparam \PWM_Module:pwm_mod|T_Duty[12]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[12]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[12]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[12]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[12]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[12]~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan1~0_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[11] ),
	.datab(\PWM_Module:pwm_mod|T_Duty[10] ),
	.datac(\PWM_Module:pwm_mod|T_Duty[12] ),
	.datad(\PWM_Module:pwm_mod|T_Duty[9] ),
	.combout(\PWM_Module:pwm_mod|LessThan1~0 ));
defparam \PWM_Module:pwm_mod|LessThan1~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan1~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~0_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan1~0_I .lut_mask = "0001";
defparam \PWM_Module:pwm_mod|LessThan1~0_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan1~2_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[2] ),
	.datab(\PWM_Module:pwm_mod|T_Duty[1] ),
	.datac(\PWM_Module:pwm_mod|T_Duty[3] ),
	.datad(\PWM_Module:pwm_mod|T_Duty[4] ),
	.combout(\PWM_Module:pwm_mod|LessThan1~2 ));
defparam \PWM_Module:pwm_mod|LessThan1~2_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan1~2_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~2_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~2_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan1~2_I .lut_mask = "0001";
defparam \PWM_Module:pwm_mod|LessThan1~2_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|LessThan1~3_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[0] ),
	.datab(\PWM_Module:pwm_mod|LessThan1~1 ),
	.datac(\PWM_Module:pwm_mod|LessThan1~0 ),
	.datad(\PWM_Module:pwm_mod|LessThan1~2 ),
	.combout(\PWM_Module:pwm_mod|LessThan1~3 ));
defparam \PWM_Module:pwm_mod|LessThan1~3_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|LessThan1~3_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~3_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|LessThan1~3_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|LessThan1~3_I .lut_mask = "4000";
defparam \PWM_Module:pwm_mod|LessThan1~3_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|P~0_I (
	.dataa(CPLD_INT),
	.datab(\PWM_Module:pwm_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_PWM~2 ),
	.combout(\PWM_Module:pwm_mod|P~0 ));
defparam \PWM_Module:pwm_mod|P~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|P~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|P~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|P~0_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|P~0_I .lut_mask = "77DD";
defparam \PWM_Module:pwm_mod|P~0_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|P~I (
	.clk(Clk),
	.datab(\PWM_Module:pwm_mod|T_Duty[13] ),
	.datac(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datad(\PWM_Module:pwm_mod|LessThan1~3 ),
	.aclr(\PWM_Module:pwm_mod|P~0 ),
	.combout(\PWM_Module:pwm_mod|T_Duty~0 ),
	.regout(\PWM_Module:pwm_mod|P ));
defparam \PWM_Module:pwm_mod|P~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|P~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|P~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|P~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|P~I .lut_mask = "0003";
defparam \PWM_Module:pwm_mod|P~I .output_mode = "reg_and_comb";

maxv_lcell \PWM_Module:pwm_mod|Add1~0_I (
	.dataa(\PWM_Module:pwm_mod|T_Duty[13] ),
	.cin(\PWM_Module:pwm_mod|Add1~7 ),
	.combout(\PWM_Module:pwm_mod|Add1~0 ));
defparam \PWM_Module:pwm_mod|Add1~0_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|Add1~0_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~0_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|Add1~0_I .sum_lutc_input = "cin";
defparam \PWM_Module:pwm_mod|Add1~0_I .lut_mask = "A5A5";
defparam \PWM_Module:pwm_mod|Add1~0_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|DutyVal[13]~I (
	.dataa(CPLD_INT),
	.datab(\PWM_Module:pwm_mod|DutyVal[13] ),
	.datac(\PWM_Module:pwm_mod|PWM_G~0 ),
	.datad(\IO_SPACE:iospacemod|PWM_Duty[13] ),
	.combout(\PWM_Module:pwm_mod|DutyVal[13] ));
defparam \PWM_Module:pwm_mod|DutyVal[13]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|DutyVal[13]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[13]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|DutyVal[13]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|DutyVal[13]~I .lut_mask = "A808";
defparam \PWM_Module:pwm_mod|DutyVal[13]~I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty~1_I (
	.dataa(\PWM_Module:pwm_mod|LessThan0~4 ),
	.datab(\PWM_Module:pwm_mod|T_Duty~0 ),
	.datac(\PWM_Module:pwm_mod|Add1~0 ),
	.datad(\PWM_Module:pwm_mod|DutyVal[13] ),
	.combout(\PWM_Module:pwm_mod|T_Duty~1 ));
defparam \PWM_Module:pwm_mod|T_Duty~1_I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty~1_I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~1_I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty~1_I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty~1_I .lut_mask = "EAC0";
defparam \PWM_Module:pwm_mod|T_Duty~1_I .output_mode = "comb_only";

maxv_lcell \PWM_Module:pwm_mod|T_Duty[13]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|PWM_Duty[13] ),
	.datad(\PWM_Module:pwm_mod|T_Duty~1 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\PWM_Module:pwm_mod|T_Frq[13]~10 ),
	.regout(\PWM_Module:pwm_mod|T_Duty[13] ));
defparam \PWM_Module:pwm_mod|T_Duty[13]~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|T_Duty[13]~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[13]~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|T_Duty[13]~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|T_Duty[13]~I .lut_mask = "FF00";
defparam \PWM_Module:pwm_mod|T_Duty[13]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sPWM_ONOFF~I (
	.dataa(\IO_SPACE:iospacemod|sPWM_ONOFF ),
	.datab(\IO_SPACE:iospacemod|sWr_PWM~1 ),
	.datac(CPLD_INT),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.combout(\IO_SPACE:iospacemod|sPWM_ONOFF ));
defparam \IO_SPACE:iospacemod|sPWM_ONOFF~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sPWM_ONOFF~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_ONOFF~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sPWM_ONOFF~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sPWM_ONOFF~I .lut_mask = "E020";
defparam \IO_SPACE:iospacemod|sPWM_ONOFF~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|PWM_ONOFF~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sPWM_ONOFF ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|PWM_ONOFF ));
defparam \IO_SPACE:iospacemod|PWM_ONOFF~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|PWM_ONOFF~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_ONOFF~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|PWM_ONOFF~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|PWM_ONOFF~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|PWM_ONOFF~I .output_mode = "reg_only";

maxv_lcell \PWM_Module:pwm_mod|PWM~I (
	.dataa(\PWM_Module:pwm_mod|P ),
	.datac(\IO_SPACE:iospacemod|PWM_ONOFF ),
	.combout(\PWM_Module:pwm_mod|PWM ));
defparam \PWM_Module:pwm_mod|PWM~I .operation_mode = "normal";
defparam \PWM_Module:pwm_mod|PWM~I .synch_mode = "off";
defparam \PWM_Module:pwm_mod|PWM~I .register_cascade_mode = "off";
defparam \PWM_Module:pwm_mod|PWM~I .sum_lutc_input = "datac";
defparam \PWM_Module:pwm_mod|PWM~I .lut_mask = "A0A0";
defparam \PWM_Module:pwm_mod|PWM~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Pizza_Cali~I (
	.clk(Clk),
	.dataa(IO_Input16),
	.datab(DIP_SWITCH[1]),
	.datad(IO_Input8),
	.aclr(gnd),
	.sclr(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Pizza_Cali ));
defparam \IO_SPACE:iospacemod|Pizza_Cali~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Pizza_Cali~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Pizza_Cali~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Pizza_Cali~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Pizza_Cali~I .lut_mask = "44CC";
defparam \IO_SPACE:iospacemod|Pizza_Cali~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|WrPrev~I (
	.clk(Clk),
	.dataa(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datab(\IO_SPACE:iospacemod|sH_timer[0]~2 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ),
	.aclr(gnd),
	.ena(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.regout(\System_reset:reset_mod|WrPrev ));
defparam \System_reset:reset_mod|WrPrev~I .operation_mode = "normal";
defparam \System_reset:reset_mod|WrPrev~I .synch_mode = "off";
defparam \System_reset:reset_mod|WrPrev~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|WrPrev~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|WrPrev~I .lut_mask = "A6AA";
defparam \System_reset:reset_mod|WrPrev~I .output_mode = "reg_and_comb";

maxv_lcell \System_reset:reset_mod|TR~0_I (
	.dataa(CPLD_INT),
	.datac(\System_reset:reset_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.combout(\System_reset:reset_mod|TR~0 ));
defparam \System_reset:reset_mod|TR~0_I .operation_mode = "normal";
defparam \System_reset:reset_mod|TR~0_I .synch_mode = "off";
defparam \System_reset:reset_mod|TR~0_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|TR~0_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|TR~0_I .lut_mask = "5FF5";
defparam \System_reset:reset_mod|TR~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|soPin23_16~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|soPin23_16~0 ));
defparam \IO_SPACE:iospacemod|soPin23_16~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin23_16~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin23_16~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin23_16~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin23_16~0_I .lut_mask = "0055";
defparam \IO_SPACE:iospacemod|soPin23_16~0_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|triggerPrev~I (
	.clk(Clk),
	.dataa(\IO_SPACE:iospacemod|soPin23_16~0 ),
	.datab(\IO_SPACE:iospacemod|sTrigger_Reset~0 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~2 ),
	.aclr(gnd),
	.ena(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sTrigger_Reset~0 ),
	.regout(\System_reset:reset_mod|triggerPrev ));
defparam \System_reset:reset_mod|triggerPrev~I .operation_mode = "normal";
defparam \System_reset:reset_mod|triggerPrev~I .synch_mode = "off";
defparam \System_reset:reset_mod|triggerPrev~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|triggerPrev~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|triggerPrev~I .lut_mask = "6CCC";
defparam \System_reset:reset_mod|triggerPrev~I .output_mode = "reg_and_comb";

maxv_lcell \System_reset:reset_mod|reset~1_I (
	.datac(\System_reset:reset_mod|triggerPrev ),
	.datad(\IO_SPACE:iospacemod|sTrigger_Reset~0 ),
	.combout(\System_reset:reset_mod|reset~1 ));
defparam \System_reset:reset_mod|reset~1_I .operation_mode = "normal";
defparam \System_reset:reset_mod|reset~1_I .synch_mode = "off";
defparam \System_reset:reset_mod|reset~1_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|reset~1_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|reset~1_I .lut_mask = "0FF0";
defparam \System_reset:reset_mod|reset~1_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|TR~I (
	.clk(Clk),
	.datac(vcc),
	.datad(\System_reset:reset_mod|HW_Reset~0 ),
	.aclr(\System_reset:reset_mod|TR~0 ),
	.aload(\System_reset:reset_mod|reset~1 ),
	.regout(\System_reset:reset_mod|TR ));
defparam \System_reset:reset_mod|TR~I .operation_mode = "normal";
defparam \System_reset:reset_mod|TR~I .synch_mode = "off";
defparam \System_reset:reset_mod|TR~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|TR~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|TR~I .lut_mask = "00FF";
defparam \System_reset:reset_mod|TR~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~138_I (
	.datab(\System_reset:reset_mod|CNTVal[0] ),
	.combout(\System_reset:reset_mod|Add0~138 ),
	.cout(\System_reset:reset_mod|Add0~140 ));
defparam \System_reset:reset_mod|Add0~138_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~138_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~138_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~138_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|Add0~138_I .lut_mask = "33CC";
defparam \System_reset:reset_mod|Add0~138_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|reset~0_I (
	.datac(\System_reset:reset_mod|WrPrev ),
	.datad(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.combout(\System_reset:reset_mod|reset~0 ));
defparam \System_reset:reset_mod|reset~0_I .operation_mode = "normal";
defparam \System_reset:reset_mod|reset~0_I .synch_mode = "off";
defparam \System_reset:reset_mod|reset~0_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|reset~0_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|reset~0_I .lut_mask = "0FF0";
defparam \System_reset:reset_mod|reset~0_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|HW_Reset~1_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sTrigger_Reset~0 ),
	.datac(\System_reset:reset_mod|triggerPrev ),
	.datad(\System_reset:reset_mod|reset~0 ),
	.combout(\System_reset:reset_mod|HW_Reset~1 ));
defparam \System_reset:reset_mod|HW_Reset~1_I .operation_mode = "normal";
defparam \System_reset:reset_mod|HW_Reset~1_I .synch_mode = "off";
defparam \System_reset:reset_mod|HW_Reset~1_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|HW_Reset~1_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|HW_Reset~1_I .lut_mask = "FF7D";
defparam \System_reset:reset_mod|HW_Reset~1_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[0]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|HW_Reset~0 ),
	.datad(\System_reset:reset_mod|Add0~138 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[0] ));
defparam \System_reset:reset_mod|CNTVal[0]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[0]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[0]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[0]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[0]~I .lut_mask = "0F00";
defparam \System_reset:reset_mod|CNTVal[0]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~132_I (
	.datab(\System_reset:reset_mod|CNTVal[1] ),
	.cin(\System_reset:reset_mod|Add0~140 ),
	.combout(\System_reset:reset_mod|Add0~132 ),
	.cout(\System_reset:reset_mod|Add0~134 ));
defparam \System_reset:reset_mod|Add0~132_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~132_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~132_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~132_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~132_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~132_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[1]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|Add0~132 ),
	.datad(\System_reset:reset_mod|HW_Reset~0 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[1] ));
defparam \System_reset:reset_mod|CNTVal[1]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[1]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[1]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[1]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[1]~I .lut_mask = "00F0";
defparam \System_reset:reset_mod|CNTVal[1]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~126_I (
	.datab(\System_reset:reset_mod|CNTVal[2] ),
	.cin(\System_reset:reset_mod|Add0~134 ),
	.combout(\System_reset:reset_mod|Add0~126 ),
	.cout(\System_reset:reset_mod|Add0~128 ));
defparam \System_reset:reset_mod|Add0~126_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~126_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~126_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~126_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~126_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~126_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[2]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|Add0~126 ),
	.datad(\System_reset:reset_mod|HW_Reset~0 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[2] ));
defparam \System_reset:reset_mod|CNTVal[2]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[2]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[2]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[2]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[2]~I .lut_mask = "00F0";
defparam \System_reset:reset_mod|CNTVal[2]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~120_I (
	.datab(\System_reset:reset_mod|CNTVal[3] ),
	.cin(\System_reset:reset_mod|Add0~128 ),
	.combout(\System_reset:reset_mod|Add0~120 ),
	.cout(\System_reset:reset_mod|Add0~122 ));
defparam \System_reset:reset_mod|Add0~120_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~120_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~120_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~120_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~120_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~120_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[3]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|HW_Reset~0 ),
	.datad(\System_reset:reset_mod|Add0~120 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[3] ));
defparam \System_reset:reset_mod|CNTVal[3]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[3]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[3]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[3]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[3]~I .lut_mask = "0F00";
defparam \System_reset:reset_mod|CNTVal[3]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~114_I (
	.datab(\System_reset:reset_mod|CNTVal[4] ),
	.cin(\System_reset:reset_mod|Add0~122 ),
	.combout(\System_reset:reset_mod|Add0~114 ),
	.cout(\System_reset:reset_mod|Add0~116 ));
defparam \System_reset:reset_mod|Add0~114_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~114_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~114_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~114_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~114_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~114_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[4]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|Add0~114 ),
	.datad(\System_reset:reset_mod|HW_Reset~0 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[4] ));
defparam \System_reset:reset_mod|CNTVal[4]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[4]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[4]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[4]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[4]~I .lut_mask = "00F0";
defparam \System_reset:reset_mod|CNTVal[4]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~108_I (
	.datab(\System_reset:reset_mod|CNTVal[5] ),
	.cin(\System_reset:reset_mod|Add0~116 ),
	.combout(\System_reset:reset_mod|Add0~108 ),
	.cout(\System_reset:reset_mod|Add0~110 ));
defparam \System_reset:reset_mod|Add0~108_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~108_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~108_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~108_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~108_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~108_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[5]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|HW_Reset~0 ),
	.datad(\System_reset:reset_mod|Add0~108 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[5] ));
defparam \System_reset:reset_mod|CNTVal[5]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[5]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[5]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[5]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[5]~I .lut_mask = "0F00";
defparam \System_reset:reset_mod|CNTVal[5]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~102_I (
	.datab(\System_reset:reset_mod|CNTVal[6] ),
	.cin(\System_reset:reset_mod|Add0~110 ),
	.combout(\System_reset:reset_mod|Add0~102 ),
	.cout(\System_reset:reset_mod|Add0~104 ));
defparam \System_reset:reset_mod|Add0~102_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~102_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~102_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~102_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~102_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~102_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[6]~I (
	.clk(Clk),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(\System_reset:reset_mod|Add0~102 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[6] ));
defparam \System_reset:reset_mod|CNTVal[6]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[6]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[6]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[6]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[6]~I .lut_mask = "3030";
defparam \System_reset:reset_mod|CNTVal[6]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~96_I (
	.datab(\System_reset:reset_mod|CNTVal[7] ),
	.cin(\System_reset:reset_mod|Add0~104 ),
	.combout(\System_reset:reset_mod|Add0~96 ),
	.cout(\System_reset:reset_mod|Add0~98 ));
defparam \System_reset:reset_mod|Add0~96_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~96_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~96_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~96_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~96_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~96_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[7]~I (
	.clk(Clk),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(vcc),
	.datad(\System_reset:reset_mod|Add0~96 ),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[7] ));
defparam \System_reset:reset_mod|CNTVal[7]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[7]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[7]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[7]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[7]~I .lut_mask = "FFCC";
defparam \System_reset:reset_mod|CNTVal[7]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~90_I (
	.datab(\System_reset:reset_mod|CNTVal[8] ),
	.cin(\System_reset:reset_mod|Add0~98 ),
	.combout(\System_reset:reset_mod|Add0~90 ),
	.cout(\System_reset:reset_mod|Add0~92 ));
defparam \System_reset:reset_mod|Add0~90_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~90_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~90_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~90_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~90_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~90_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[8]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|HW_Reset~0 ),
	.datad(\System_reset:reset_mod|Add0~90 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[8] ));
defparam \System_reset:reset_mod|CNTVal[8]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[8]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[8]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[8]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[8]~I .lut_mask = "0F00";
defparam \System_reset:reset_mod|CNTVal[8]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~84_I (
	.datab(\System_reset:reset_mod|CNTVal[9] ),
	.cin(\System_reset:reset_mod|Add0~92 ),
	.combout(\System_reset:reset_mod|Add0~84 ),
	.cout(\System_reset:reset_mod|Add0~86 ));
defparam \System_reset:reset_mod|Add0~84_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~84_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~84_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~84_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~84_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~84_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[9]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|Add0~84 ),
	.datac(vcc),
	.datad(\System_reset:reset_mod|HW_Reset~0 ),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[9] ));
defparam \System_reset:reset_mod|CNTVal[9]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[9]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[9]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[9]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[9]~I .lut_mask = "FFAA";
defparam \System_reset:reset_mod|CNTVal[9]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~78_I (
	.dataa(\System_reset:reset_mod|CNTVal[10] ),
	.cin(\System_reset:reset_mod|Add0~86 ),
	.combout(\System_reset:reset_mod|Add0~78 ),
	.cout(\System_reset:reset_mod|Add0~80 ));
defparam \System_reset:reset_mod|Add0~78_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~78_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~78_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~78_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~78_I .lut_mask = "5AAF";
defparam \System_reset:reset_mod|Add0~78_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[10]~I (
	.clk(Clk),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(vcc),
	.datad(\System_reset:reset_mod|Add0~78 ),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[10] ));
defparam \System_reset:reset_mod|CNTVal[10]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[10]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[10]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[10]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[10]~I .lut_mask = "FFCC";
defparam \System_reset:reset_mod|CNTVal[10]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~72_I (
	.dataa(\System_reset:reset_mod|CNTVal[11] ),
	.cin(\System_reset:reset_mod|Add0~80 ),
	.combout(\System_reset:reset_mod|Add0~72 ),
	.cout(\System_reset:reset_mod|Add0~74 ));
defparam \System_reset:reset_mod|Add0~72_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~72_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~72_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~72_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~72_I .lut_mask = "A505";
defparam \System_reset:reset_mod|Add0~72_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[11]~I (
	.clk(Clk),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(vcc),
	.datad(\System_reset:reset_mod|Add0~72 ),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[11] ));
defparam \System_reset:reset_mod|CNTVal[11]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[11]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[11]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[11]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[11]~I .lut_mask = "FFCC";
defparam \System_reset:reset_mod|CNTVal[11]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~66_I (
	.datab(\System_reset:reset_mod|CNTVal[12] ),
	.cin(\System_reset:reset_mod|Add0~74 ),
	.combout(\System_reset:reset_mod|Add0~66 ),
	.cout(\System_reset:reset_mod|Add0~68 ));
defparam \System_reset:reset_mod|Add0~66_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~66_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~66_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~66_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~66_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~66_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[12]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|Add0~66 ),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(vcc),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[12] ));
defparam \System_reset:reset_mod|CNTVal[12]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[12]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[12]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[12]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[12]~I .lut_mask = "EEEE";
defparam \System_reset:reset_mod|CNTVal[12]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~60_I (
	.dataa(\System_reset:reset_mod|CNTVal[13] ),
	.cin(\System_reset:reset_mod|Add0~68 ),
	.combout(\System_reset:reset_mod|Add0~60 ),
	.cout(\System_reset:reset_mod|Add0~62 ));
defparam \System_reset:reset_mod|Add0~60_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~60_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~60_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~60_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~60_I .lut_mask = "A505";
defparam \System_reset:reset_mod|Add0~60_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[13]~I (
	.clk(Clk),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(vcc),
	.datad(\System_reset:reset_mod|Add0~60 ),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[13] ));
defparam \System_reset:reset_mod|CNTVal[13]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[13]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[13]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[13]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[13]~I .lut_mask = "FFCC";
defparam \System_reset:reset_mod|CNTVal[13]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~54_I (
	.datab(\System_reset:reset_mod|CNTVal[14] ),
	.cin(\System_reset:reset_mod|Add0~62 ),
	.combout(\System_reset:reset_mod|Add0~54 ),
	.cout(\System_reset:reset_mod|Add0~56 ));
defparam \System_reset:reset_mod|Add0~54_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~54_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~54_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~54_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~54_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~54_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[0]~3_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~2 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[0]~3 ));
defparam \IO_SPACE:iospacemod|sH_timer[0]~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[0]~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[0]~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[0]~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[0]~3_I .lut_mask = "0100";
defparam \IO_SPACE:iospacemod|sH_timer[0]~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[0]~I (
	.dataa(\IO_SPACE:iospacemod|sH_timer[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[0] ));
defparam \IO_SPACE:iospacemod|sH_timer[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[0]~I .lut_mask = "CCAA";
defparam \IO_SPACE:iospacemod|sH_timer[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[0]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[0] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[0] ));
defparam \IO_SPACE:iospacemod|H_timer[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[0]~I .lut_mask = "FF55";
defparam \IO_SPACE:iospacemod|H_timer[0]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[0]~I (
	.dataa(CPLD_INT),
	.datab(\System_reset:reset_mod|sR_timer[0] ),
	.datac(\System_reset:reset_mod|reset~0 ),
	.datad(\IO_SPACE:iospacemod|H_timer[0] ),
	.combout(\System_reset:reset_mod|sR_timer[0] ));
defparam \System_reset:reset_mod|sR_timer[0]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[0]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[0]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[0]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[0]~I .lut_mask = "A808";
defparam \System_reset:reset_mod|sR_timer[0]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[14]~8_I (
	.dataa(\System_reset:reset_mod|WrPrev ),
	.datab(\IO_SPACE:iospacemod|H_timer[0] ),
	.datac(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datad(\System_reset:reset_mod|sR_timer[0] ),
	.combout(\System_reset:reset_mod|CNTVal[14]~8 ));
defparam \System_reset:reset_mod|CNTVal[14]~8_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[14]~8_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[14]~8_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[14]~8_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[14]~8_I .lut_mask = "ED48";
defparam \System_reset:reset_mod|CNTVal[14]~8_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[21]~1_I (
	.dataa(\System_reset:reset_mod|triggerPrev ),
	.datab(CPLD_INT),
	.datac(\System_reset:reset_mod|reset~0 ),
	.datad(\IO_SPACE:iospacemod|sTrigger_Reset~0 ),
	.combout(\System_reset:reset_mod|CNTVal[21]~1 ));
defparam \System_reset:reset_mod|CNTVal[21]~1_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[21]~1_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[21]~1_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[21]~1_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[21]~1_I .lut_mask = "C4C8";
defparam \System_reset:reset_mod|CNTVal[21]~1_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[14]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|Add0~54 ),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(\System_reset:reset_mod|CNTVal[14]~8 ),
	.datad(\System_reset:reset_mod|sR_timer[0] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[14] ));
defparam \System_reset:reset_mod|CNTVal[14]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[14]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[14]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[14]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[14]~I .lut_mask = "EE22";
defparam \System_reset:reset_mod|CNTVal[14]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~48_I (
	.datab(\System_reset:reset_mod|CNTVal[15] ),
	.cin(\System_reset:reset_mod|Add0~56 ),
	.combout(\System_reset:reset_mod|Add0~48 ),
	.cout(\System_reset:reset_mod|Add0~50 ));
defparam \System_reset:reset_mod|Add0~48_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~48_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~48_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~48_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~48_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~48_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[1]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datac(\IO_SPACE:iospacemod|sH_timer[1] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[1] ));
defparam \IO_SPACE:iospacemod|sH_timer[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[1]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sH_timer[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[1]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[1] ));
defparam \IO_SPACE:iospacemod|H_timer[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[1]~I .lut_mask = "FF55";
defparam \IO_SPACE:iospacemod|H_timer[1]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[1]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|H_timer[1] ),
	.datac(\System_reset:reset_mod|reset~0 ),
	.datad(\System_reset:reset_mod|sR_timer[1] ),
	.combout(\System_reset:reset_mod|sR_timer[1] ));
defparam \System_reset:reset_mod|sR_timer[1]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[1]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[1]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[1]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[1]~I .lut_mask = "DFD5";
defparam \System_reset:reset_mod|sR_timer[1]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[15]~7_I (
	.dataa(\System_reset:reset_mod|WrPrev ),
	.datab(\IO_SPACE:iospacemod|H_timer[1] ),
	.datac(\System_reset:reset_mod|sR_timer[1] ),
	.datad(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.combout(\System_reset:reset_mod|CNTVal[15]~7 ));
defparam \System_reset:reset_mod|CNTVal[15]~7_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[15]~7_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[15]~7_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[15]~7_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[15]~7_I .lut_mask = "E4D8";
defparam \System_reset:reset_mod|CNTVal[15]~7_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[15]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|Add0~48 ),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(\System_reset:reset_mod|CNTVal[15]~7 ),
	.datad(\System_reset:reset_mod|sR_timer[1] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[15] ));
defparam \System_reset:reset_mod|CNTVal[15]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[15]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[15]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[15]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[15]~I .lut_mask = "EE22";
defparam \System_reset:reset_mod|CNTVal[15]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~42_I (
	.datab(\System_reset:reset_mod|CNTVal[16] ),
	.cin(\System_reset:reset_mod|Add0~50 ),
	.combout(\System_reset:reset_mod|Add0~42 ),
	.cout(\System_reset:reset_mod|Add0~44 ));
defparam \System_reset:reset_mod|Add0~42_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~42_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~42_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~42_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~42_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~42_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[2]~I (
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.datad(\IO_SPACE:iospacemod|sH_timer[2] ),
	.combout(\IO_SPACE:iospacemod|sH_timer[2] ));
defparam \IO_SPACE:iospacemod|sH_timer[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[2]~I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|sH_timer[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[2]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[2] ));
defparam \IO_SPACE:iospacemod|H_timer[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[2]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|H_timer[2]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[2]~I (
	.dataa(CPLD_INT),
	.datab(\System_reset:reset_mod|reset~0 ),
	.datac(\IO_SPACE:iospacemod|H_timer[2] ),
	.datad(\System_reset:reset_mod|sR_timer[2] ),
	.combout(\System_reset:reset_mod|sR_timer[2] ));
defparam \System_reset:reset_mod|sR_timer[2]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[2]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[2]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[2]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[2]~I .lut_mask = "A280";
defparam \System_reset:reset_mod|sR_timer[2]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[16]~6_I (
	.dataa(\System_reset:reset_mod|WrPrev ),
	.datab(\IO_SPACE:iospacemod|H_timer[2] ),
	.datac(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datad(\System_reset:reset_mod|sR_timer[2] ),
	.combout(\System_reset:reset_mod|CNTVal[16]~6 ));
defparam \System_reset:reset_mod|CNTVal[16]~6_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[16]~6_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[16]~6_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[16]~6_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[16]~6_I .lut_mask = "ED48";
defparam \System_reset:reset_mod|CNTVal[16]~6_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[16]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|HW_Reset~0 ),
	.datab(\System_reset:reset_mod|Add0~42 ),
	.datac(\System_reset:reset_mod|CNTVal[16]~6 ),
	.datad(\System_reset:reset_mod|sR_timer[2] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[16] ));
defparam \System_reset:reset_mod|CNTVal[16]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[16]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[16]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[16]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[16]~I .lut_mask = "EE44";
defparam \System_reset:reset_mod|CNTVal[16]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[4]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datab(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.datad(\IO_SPACE:iospacemod|sH_timer[4] ),
	.combout(\IO_SPACE:iospacemod|sH_timer[4] ));
defparam \IO_SPACE:iospacemod|sH_timer[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[4]~I .lut_mask = "BB88";
defparam \IO_SPACE:iospacemod|sH_timer[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[4]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[4] ));
defparam \IO_SPACE:iospacemod|H_timer[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[4]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|H_timer[4]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[4]~I (
	.dataa(\IO_SPACE:iospacemod|H_timer[4] ),
	.datab(CPLD_INT),
	.datac(\System_reset:reset_mod|sR_timer[4] ),
	.datad(\System_reset:reset_mod|reset~0 ),
	.combout(\System_reset:reset_mod|sR_timer[4] ));
defparam \System_reset:reset_mod|sR_timer[4]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[4]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[4]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[4]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[4]~I .lut_mask = "88C0";
defparam \System_reset:reset_mod|sR_timer[4]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[18]~4_I (
	.dataa(\IO_SPACE:iospacemod|H_timer[4] ),
	.datab(\System_reset:reset_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datad(\System_reset:reset_mod|sR_timer[4] ),
	.combout(\System_reset:reset_mod|CNTVal[18]~4 ));
defparam \System_reset:reset_mod|CNTVal[18]~4_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[18]~4_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[18]~4_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[18]~4_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[18]~4_I .lut_mask = "EB28";
defparam \System_reset:reset_mod|CNTVal[18]~4_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|Add0~36_I (
	.datab(\System_reset:reset_mod|CNTVal[17] ),
	.cin(\System_reset:reset_mod|Add0~44 ),
	.combout(\System_reset:reset_mod|Add0~36 ),
	.cout(\System_reset:reset_mod|Add0~38 ));
defparam \System_reset:reset_mod|Add0~36_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~36_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~36_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~36_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~36_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~36_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[3]~I (
	.datab(\IO_SPACE:iospacemod|sH_timer[3] ),
	.datac(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.combout(\IO_SPACE:iospacemod|sH_timer[3] ));
defparam \IO_SPACE:iospacemod|sH_timer[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[3]~I .lut_mask = "FC0C";
defparam \IO_SPACE:iospacemod|sH_timer[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[3]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[3] ));
defparam \IO_SPACE:iospacemod|H_timer[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[3]~I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|H_timer[3]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[3]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|H_timer[3] ),
	.datac(\System_reset:reset_mod|sR_timer[3] ),
	.datad(\System_reset:reset_mod|reset~0 ),
	.combout(\System_reset:reset_mod|sR_timer[3] ));
defparam \System_reset:reset_mod|sR_timer[3]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[3]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[3]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[3]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[3]~I .lut_mask = "DDF5";
defparam \System_reset:reset_mod|sR_timer[3]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[17]~5_I (
	.dataa(\System_reset:reset_mod|WrPrev ),
	.datab(\IO_SPACE:iospacemod|H_timer[3] ),
	.datac(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datad(\System_reset:reset_mod|sR_timer[3] ),
	.combout(\System_reset:reset_mod|CNTVal[17]~5 ));
defparam \System_reset:reset_mod|CNTVal[17]~5_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[17]~5_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[17]~5_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[17]~5_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[17]~5_I .lut_mask = "ED48";
defparam \System_reset:reset_mod|CNTVal[17]~5_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[17]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|HW_Reset~0 ),
	.datab(\System_reset:reset_mod|Add0~36 ),
	.datac(\System_reset:reset_mod|CNTVal[17]~5 ),
	.datad(\System_reset:reset_mod|sR_timer[3] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[17] ));
defparam \System_reset:reset_mod|CNTVal[17]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[17]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[17]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[17]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[17]~I .lut_mask = "EE44";
defparam \System_reset:reset_mod|CNTVal[17]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~30_I (
	.datab(\System_reset:reset_mod|CNTVal[18] ),
	.cin(\System_reset:reset_mod|Add0~38 ),
	.combout(\System_reset:reset_mod|Add0~30 ),
	.cout(\System_reset:reset_mod|Add0~32 ));
defparam \System_reset:reset_mod|Add0~30_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~30_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~30_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~30_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~30_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~30_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[18]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|sR_timer[4] ),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(\System_reset:reset_mod|CNTVal[18]~4 ),
	.datad(\System_reset:reset_mod|Add0~30 ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[18] ));
defparam \System_reset:reset_mod|CNTVal[18]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[18]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[18]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[18]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[18]~I .lut_mask = "BB88";
defparam \System_reset:reset_mod|CNTVal[18]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~24_I (
	.dataa(\System_reset:reset_mod|CNTVal[19] ),
	.cin(\System_reset:reset_mod|Add0~32 ),
	.combout(\System_reset:reset_mod|Add0~24 ),
	.cout(\System_reset:reset_mod|Add0~26 ));
defparam \System_reset:reset_mod|Add0~24_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~24_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~24_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~24_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~24_I .lut_mask = "A505";
defparam \System_reset:reset_mod|Add0~24_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[5]~I (
	.dataa(\IO_SPACE:iospacemod|sH_timer[5] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[5] ));
defparam \IO_SPACE:iospacemod|sH_timer[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[5]~I .lut_mask = "F0AA";
defparam \IO_SPACE:iospacemod|sH_timer[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[5]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[5] ));
defparam \IO_SPACE:iospacemod|H_timer[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[5]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|H_timer[5]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[5]~I (
	.dataa(CPLD_INT),
	.datab(\System_reset:reset_mod|reset~0 ),
	.datac(\System_reset:reset_mod|sR_timer[5] ),
	.datad(\IO_SPACE:iospacemod|H_timer[5] ),
	.combout(\System_reset:reset_mod|sR_timer[5] ));
defparam \System_reset:reset_mod|sR_timer[5]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[5]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[5]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[5]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[5]~I .lut_mask = "A820";
defparam \System_reset:reset_mod|sR_timer[5]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[19]~3_I (
	.dataa(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datab(\IO_SPACE:iospacemod|H_timer[5] ),
	.datac(\System_reset:reset_mod|WrPrev ),
	.datad(\System_reset:reset_mod|sR_timer[5] ),
	.combout(\System_reset:reset_mod|CNTVal[19]~3 ));
defparam \System_reset:reset_mod|CNTVal[19]~3_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[19]~3_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[19]~3_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[19]~3_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[19]~3_I .lut_mask = "ED48";
defparam \System_reset:reset_mod|CNTVal[19]~3_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[19]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|HW_Reset~0 ),
	.datab(\System_reset:reset_mod|Add0~24 ),
	.datac(\System_reset:reset_mod|CNTVal[19]~3 ),
	.datad(\System_reset:reset_mod|sR_timer[5] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[19] ));
defparam \System_reset:reset_mod|CNTVal[19]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[19]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[19]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[19]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[19]~I .lut_mask = "EE44";
defparam \System_reset:reset_mod|CNTVal[19]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~18_I (
	.datab(\System_reset:reset_mod|CNTVal[20] ),
	.cin(\System_reset:reset_mod|Add0~26 ),
	.combout(\System_reset:reset_mod|Add0~18 ),
	.cout(\System_reset:reset_mod|Add0~20 ));
defparam \System_reset:reset_mod|Add0~18_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~18_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~18_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~18_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~18_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~18_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[6]~I (
	.datab(\IO_SPACE:iospacemod|sH_timer[6] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[6] ));
defparam \IO_SPACE:iospacemod|sH_timer[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[6]~I .lut_mask = "F0CC";
defparam \IO_SPACE:iospacemod|sH_timer[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[6]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[6] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[6] ));
defparam \IO_SPACE:iospacemod|H_timer[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[6]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|H_timer[6]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[6]~I (
	.dataa(CPLD_INT),
	.datab(\System_reset:reset_mod|reset~0 ),
	.datac(\System_reset:reset_mod|sR_timer[6] ),
	.datad(\IO_SPACE:iospacemod|H_timer[6] ),
	.combout(\System_reset:reset_mod|sR_timer[6] ));
defparam \System_reset:reset_mod|sR_timer[6]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[6]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[6]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[6]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[6]~I .lut_mask = "A820";
defparam \System_reset:reset_mod|sR_timer[6]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[20]~2_I (
	.dataa(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datab(\System_reset:reset_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|H_timer[6] ),
	.datad(\System_reset:reset_mod|sR_timer[6] ),
	.combout(\System_reset:reset_mod|CNTVal[20]~2 ));
defparam \System_reset:reset_mod|CNTVal[20]~2_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[20]~2_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[20]~2_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[20]~2_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[20]~2_I .lut_mask = "F960";
defparam \System_reset:reset_mod|CNTVal[20]~2_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[20]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|HW_Reset~0 ),
	.datab(\System_reset:reset_mod|Add0~18 ),
	.datac(\System_reset:reset_mod|CNTVal[20]~2 ),
	.datad(\System_reset:reset_mod|sR_timer[6] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[20] ));
defparam \System_reset:reset_mod|CNTVal[20]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[20]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[20]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[20]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[20]~I .lut_mask = "EE44";
defparam \System_reset:reset_mod|CNTVal[20]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~12_I (
	.datab(\System_reset:reset_mod|CNTVal[21] ),
	.cin(\System_reset:reset_mod|Add0~20 ),
	.combout(\System_reset:reset_mod|Add0~12 ),
	.cout(\System_reset:reset_mod|Add0~14 ));
defparam \System_reset:reset_mod|Add0~12_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~12_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~12_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~12_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~12_I .lut_mask = "C303";
defparam \System_reset:reset_mod|Add0~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sH_timer[7]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sH_timer[7] ),
	.datad(\IO_SPACE:iospacemod|sH_timer[0]~3 ),
	.combout(\IO_SPACE:iospacemod|sH_timer[7] ));
defparam \IO_SPACE:iospacemod|sH_timer[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sH_timer[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sH_timer[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sH_timer[7]~I .lut_mask = "AAF0";
defparam \IO_SPACE:iospacemod|sH_timer[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|H_timer[7]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sH_timer[7] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|H_timer[7] ));
defparam \IO_SPACE:iospacemod|H_timer[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|H_timer[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|H_timer[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|H_timer[7]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|H_timer[7]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|sR_timer[7]~I (
	.dataa(CPLD_INT),
	.datab(\System_reset:reset_mod|sR_timer[7] ),
	.datac(\IO_SPACE:iospacemod|H_timer[7] ),
	.datad(\System_reset:reset_mod|reset~0 ),
	.combout(\System_reset:reset_mod|sR_timer[7] ));
defparam \System_reset:reset_mod|sR_timer[7]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|sR_timer[7]~I .synch_mode = "off";
defparam \System_reset:reset_mod|sR_timer[7]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|sR_timer[7]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|sR_timer[7]~I .lut_mask = "A088";
defparam \System_reset:reset_mod|sR_timer[7]~I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[21]~0_I (
	.dataa(\IO_SPACE:iospacemod|sWr_timer~0 ),
	.datab(\System_reset:reset_mod|WrPrev ),
	.datac(\IO_SPACE:iospacemod|H_timer[7] ),
	.datad(\System_reset:reset_mod|sR_timer[7] ),
	.combout(\System_reset:reset_mod|CNTVal[21]~0 ));
defparam \System_reset:reset_mod|CNTVal[21]~0_I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[21]~0_I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[21]~0_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[21]~0_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[21]~0_I .lut_mask = "F960";
defparam \System_reset:reset_mod|CNTVal[21]~0_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[21]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|HW_Reset~0 ),
	.datab(\System_reset:reset_mod|Add0~12 ),
	.datac(\System_reset:reset_mod|CNTVal[21]~0 ),
	.datad(\System_reset:reset_mod|sR_timer[7] ),
	.aclr(__ALT_INV__CPLD_INT),
	.aload(\System_reset:reset_mod|CNTVal[21]~1 ),
	.regout(\System_reset:reset_mod|CNTVal[21] ));
defparam \System_reset:reset_mod|CNTVal[21]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[21]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[21]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[21]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[21]~I .lut_mask = "EE44";
defparam \System_reset:reset_mod|CNTVal[21]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~6_I (
	.datab(\System_reset:reset_mod|CNTVal[22] ),
	.cin(\System_reset:reset_mod|Add0~14 ),
	.combout(\System_reset:reset_mod|Add0~6 ),
	.cout(\System_reset:reset_mod|Add0~8 ));
defparam \System_reset:reset_mod|Add0~6_I .operation_mode = "arithmetic";
defparam \System_reset:reset_mod|Add0~6_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~6_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~6_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~6_I .lut_mask = "3CCF";
defparam \System_reset:reset_mod|Add0~6_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[22]~I (
	.clk(Clk),
	.dataa(\System_reset:reset_mod|Add0~6 ),
	.datac(\System_reset:reset_mod|HW_Reset~0 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[22] ));
defparam \System_reset:reset_mod|CNTVal[22]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[22]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[22]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[22]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[22]~I .lut_mask = "0A0A";
defparam \System_reset:reset_mod|CNTVal[22]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|Add0~0_I (
	.datab(\System_reset:reset_mod|CNTVal[23] ),
	.cin(\System_reset:reset_mod|Add0~8 ),
	.combout(\System_reset:reset_mod|Add0~0 ));
defparam \System_reset:reset_mod|Add0~0_I .operation_mode = "normal";
defparam \System_reset:reset_mod|Add0~0_I .synch_mode = "off";
defparam \System_reset:reset_mod|Add0~0_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|Add0~0_I .sum_lutc_input = "cin";
defparam \System_reset:reset_mod|Add0~0_I .lut_mask = "C3C3";
defparam \System_reset:reset_mod|Add0~0_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|CNTVal[23]~I (
	.clk(Clk),
	.datac(\System_reset:reset_mod|HW_Reset~0 ),
	.datad(\System_reset:reset_mod|Add0~0 ),
	.aclr(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|CNTVal[23] ));
defparam \System_reset:reset_mod|CNTVal[23]~I .operation_mode = "normal";
defparam \System_reset:reset_mod|CNTVal[23]~I .synch_mode = "off";
defparam \System_reset:reset_mod|CNTVal[23]~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|CNTVal[23]~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|CNTVal[23]~I .lut_mask = "0F00";
defparam \System_reset:reset_mod|CNTVal[23]~I .output_mode = "reg_only";

maxv_lcell \System_reset:reset_mod|LessThan0~3_I (
	.dataa(\System_reset:reset_mod|CNTVal[8] ),
	.datab(\System_reset:reset_mod|CNTVal[9] ),
	.datac(\System_reset:reset_mod|CNTVal[10] ),
	.datad(\System_reset:reset_mod|CNTVal[7] ),
	.combout(\System_reset:reset_mod|LessThan0~3 ));
defparam \System_reset:reset_mod|LessThan0~3_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~3_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~3_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~3_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~3_I .lut_mask = "0001";
defparam \System_reset:reset_mod|LessThan0~3_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|LessThan0~1_I (
	.dataa(\System_reset:reset_mod|CNTVal[17] ),
	.datab(\System_reset:reset_mod|CNTVal[15] ),
	.datac(\System_reset:reset_mod|CNTVal[18] ),
	.datad(\System_reset:reset_mod|CNTVal[16] ),
	.combout(\System_reset:reset_mod|LessThan0~1 ));
defparam \System_reset:reset_mod|LessThan0~1_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~1_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~1_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~1_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~1_I .lut_mask = "0001";
defparam \System_reset:reset_mod|LessThan0~1_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|LessThan0~2_I (
	.dataa(\System_reset:reset_mod|CNTVal[13] ),
	.datab(\System_reset:reset_mod|CNTVal[11] ),
	.datac(\System_reset:reset_mod|CNTVal[12] ),
	.datad(\System_reset:reset_mod|CNTVal[14] ),
	.combout(\System_reset:reset_mod|LessThan0~2 ));
defparam \System_reset:reset_mod|LessThan0~2_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~2_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~2_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~2_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~2_I .lut_mask = "0001";
defparam \System_reset:reset_mod|LessThan0~2_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|LessThan0~0_I (
	.dataa(\System_reset:reset_mod|CNTVal[19] ),
	.datab(\System_reset:reset_mod|CNTVal[21] ),
	.datac(\System_reset:reset_mod|CNTVal[22] ),
	.datad(\System_reset:reset_mod|CNTVal[20] ),
	.combout(\System_reset:reset_mod|LessThan0~0 ));
defparam \System_reset:reset_mod|LessThan0~0_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~0_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~0_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~0_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~0_I .lut_mask = "0001";
defparam \System_reset:reset_mod|LessThan0~0_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|LessThan0~4_I (
	.dataa(\System_reset:reset_mod|LessThan0~3 ),
	.datab(\System_reset:reset_mod|LessThan0~1 ),
	.datac(\System_reset:reset_mod|LessThan0~2 ),
	.datad(\System_reset:reset_mod|LessThan0~0 ),
	.combout(\System_reset:reset_mod|LessThan0~4 ));
defparam \System_reset:reset_mod|LessThan0~4_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~4_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~4_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~4_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~4_I .lut_mask = "8000";
defparam \System_reset:reset_mod|LessThan0~4_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|LessThan0~5_I (
	.dataa(\System_reset:reset_mod|CNTVal[6] ),
	.datab(\System_reset:reset_mod|CNTVal[5] ),
	.datac(\System_reset:reset_mod|CNTVal[3] ),
	.datad(\System_reset:reset_mod|CNTVal[4] ),
	.combout(\System_reset:reset_mod|LessThan0~5 ));
defparam \System_reset:reset_mod|LessThan0~5_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~5_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~5_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~5_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~5_I .lut_mask = "0001";
defparam \System_reset:reset_mod|LessThan0~5_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|LessThan0~6_I (
	.dataa(\System_reset:reset_mod|CNTVal[1] ),
	.datab(\System_reset:reset_mod|CNTVal[0] ),
	.datac(\System_reset:reset_mod|LessThan0~5 ),
	.datad(\System_reset:reset_mod|CNTVal[2] ),
	.combout(\System_reset:reset_mod|LessThan0~6 ));
defparam \System_reset:reset_mod|LessThan0~6_I .operation_mode = "normal";
defparam \System_reset:reset_mod|LessThan0~6_I .synch_mode = "off";
defparam \System_reset:reset_mod|LessThan0~6_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|LessThan0~6_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|LessThan0~6_I .lut_mask = "0010";
defparam \System_reset:reset_mod|LessThan0~6_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|HW_Reset~0_I (
	.dataa(\System_reset:reset_mod|TR ),
	.datab(\System_reset:reset_mod|CNTVal[23] ),
	.datac(\System_reset:reset_mod|LessThan0~4 ),
	.datad(\System_reset:reset_mod|LessThan0~6 ),
	.combout(\System_reset:reset_mod|HW_Reset~0 ));
defparam \System_reset:reset_mod|HW_Reset~0_I .operation_mode = "normal";
defparam \System_reset:reset_mod|HW_Reset~0_I .synch_mode = "off";
defparam \System_reset:reset_mod|HW_Reset~0_I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|HW_Reset~0_I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|HW_Reset~0_I .lut_mask = "FDDD";
defparam \System_reset:reset_mod|HW_Reset~0_I .output_mode = "comb_only";

maxv_lcell \System_reset:reset_mod|HW_Reset~I (
	.clk(Clk),
	.datab(\System_reset:reset_mod|HW_Reset~0 ),
	.datac(vcc),
	.aclr(gnd),
	.aload(\System_reset:reset_mod|HW_Reset~1 ),
	.regout(\System_reset:reset_mod|HW_Reset ));
defparam \System_reset:reset_mod|HW_Reset~I .operation_mode = "normal";
defparam \System_reset:reset_mod|HW_Reset~I .synch_mode = "off";
defparam \System_reset:reset_mod|HW_Reset~I .register_cascade_mode = "off";
defparam \System_reset:reset_mod|HW_Reset~I .sum_lutc_input = "datac";
defparam \System_reset:reset_mod|HW_Reset~I .lut_mask = "CCCC";
defparam \System_reset:reset_mod|HW_Reset~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[0]~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_RDY_WR~0 ),
	.datab(\IO_SPACE:iospacemod|Mux159~2 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ));
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~0_I .lut_mask = "0008";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[0]~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~4 ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[0]~5 ));
defparam \IO_SPACE:iospacemod|soPin7_0[0]~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~5_I .lut_mask = "2000";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[0]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|soPin7_0[0] ),
	.datac(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[0] ));
defparam \IO_SPACE:iospacemod|soPin7_0[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|soPin7_0[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[0]~I (
	.clk(Clk),
	.datab(\IO_SPACE:iospacemod|soPin7_0[0] ),
	.datac(CPLD_INT),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[0] ));
defparam \IO_SPACE:iospacemod|oPin7_0[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[0]~I .lut_mask = "C0C0";
defparam \IO_SPACE:iospacemod|oPin7_0[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[1]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[1] ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[1] ));
defparam \IO_SPACE:iospacemod|soPin7_0[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[1]~I .lut_mask = "8C80";
defparam \IO_SPACE:iospacemod|soPin7_0[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[1]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[1] ));
defparam \IO_SPACE:iospacemod|oPin7_0[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[1]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin7_0[1]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[2]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|soPin7_0[2] ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[2] ));
defparam \IO_SPACE:iospacemod|soPin7_0[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[2]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|soPin7_0[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[2]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|soPin7_0[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[2] ));
defparam \IO_SPACE:iospacemod|oPin7_0[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[2]~I .lut_mask = "A0A0";
defparam \IO_SPACE:iospacemod|oPin7_0[2]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[3]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|soPin7_0[3] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[3] ));
defparam \IO_SPACE:iospacemod|soPin7_0[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[3]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|soPin7_0[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[3]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[3] ));
defparam \IO_SPACE:iospacemod|oPin7_0[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[3]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|oPin7_0[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[4]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datac(\IO_SPACE:iospacemod|soPin7_0[4] ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[4] ));
defparam \IO_SPACE:iospacemod|soPin7_0[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[4]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|soPin7_0[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[4]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[4] ));
defparam \IO_SPACE:iospacemod|oPin7_0[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[4]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin7_0[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[5]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|soPin7_0[5] ),
	.datac(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[5] ));
defparam \IO_SPACE:iospacemod|soPin7_0[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[5]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|soPin7_0[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[5]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[5] ));
defparam \IO_SPACE:iospacemod|oPin7_0[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[5]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin7_0[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[6]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|soPin7_0[6] ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[6] ));
defparam \IO_SPACE:iospacemod|soPin7_0[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[6]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|soPin7_0[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[6]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[6] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[6] ));
defparam \IO_SPACE:iospacemod|oPin7_0[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[6]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|oPin7_0[6]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin7_0[7]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datab(\IO_SPACE:iospacemod|soPin7_0[7] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~5 ),
	.combout(\IO_SPACE:iospacemod|soPin7_0[7] ));
defparam \IO_SPACE:iospacemod|soPin7_0[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin7_0[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin7_0[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin7_0[7]~I .lut_mask = "A0C0";
defparam \IO_SPACE:iospacemod|soPin7_0[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin7_0[7]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin7_0[7] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin7_0[7] ));
defparam \IO_SPACE:iospacemod|oPin7_0[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin7_0[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin7_0[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin7_0[7]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|oPin7_0[7]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[0]~I (
	.dataa(\IO_SPACE:iospacemod|soPin15_8[0] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[0] ));
defparam \IO_SPACE:iospacemod|soPin15_8[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~I .lut_mask = "C808";
defparam \IO_SPACE:iospacemod|soPin15_8[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[0]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[0] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[0] ));
defparam \IO_SPACE:iospacemod|oPin15_8[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[0]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|oPin15_8[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[1]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datab(\IO_SPACE:iospacemod|soPin15_8[1] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[1] ));
defparam \IO_SPACE:iospacemod|soPin15_8[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[1]~I .lut_mask = "A0C0";
defparam \IO_SPACE:iospacemod|soPin15_8[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[1]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[1] ));
defparam \IO_SPACE:iospacemod|oPin15_8[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[1]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|oPin15_8[1]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[2]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|soPin15_8[2] ),
	.datac(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[2] ));
defparam \IO_SPACE:iospacemod|soPin15_8[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[2]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|soPin15_8[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[2]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[2] ));
defparam \IO_SPACE:iospacemod|oPin15_8[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[2]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin15_8[2]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[3]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|soPin15_8[3] ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[3] ));
defparam \IO_SPACE:iospacemod|soPin15_8[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[3]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|soPin15_8[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[3]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[3] ));
defparam \IO_SPACE:iospacemod|oPin15_8[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[3]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin15_8[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[4]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datac(\IO_SPACE:iospacemod|soPin15_8[4] ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[4] ));
defparam \IO_SPACE:iospacemod|soPin15_8[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[4]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|soPin15_8[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[4]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[4] ));
defparam \IO_SPACE:iospacemod|oPin15_8[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[4]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|oPin15_8[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[5]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[5] ),
	.combout(\IO_SPACE:iospacemod|soPin15_8[5] ));
defparam \IO_SPACE:iospacemod|soPin15_8[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[5]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|soPin15_8[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[5]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin15_8[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[5] ));
defparam \IO_SPACE:iospacemod|oPin15_8[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[5]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin15_8[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[6]~I (
	.clk(Clk),
	.datad(CPLD_INT),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[6] ));
defparam \IO_SPACE:iospacemod|oPin15_8[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[6]~I .lut_mask = "FF00";
defparam \IO_SPACE:iospacemod|oPin15_8[6]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin15_8[7]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datab(\IO_SPACE:iospacemod|soPin15_8[7] ),
	.datac(\IO_SPACE:iospacemod|soPin15_8[0]~0 ),
	.datad(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|soPin15_8[7] ));
defparam \IO_SPACE:iospacemod|soPin15_8[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin15_8[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin15_8[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin15_8[7]~I .lut_mask = "AC00";
defparam \IO_SPACE:iospacemod|soPin15_8[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin15_8[7]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|soPin15_8[7] ),
	.datad(CPLD_INT),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin15_8[7] ));
defparam \IO_SPACE:iospacemod|oPin15_8[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin15_8[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin15_8[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin15_8[7]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|oPin15_8[7]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|soPin23_16~1_I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|soPin23_16~0 ),
	.combout(\IO_SPACE:iospacemod|soPin23_16~1 ));
defparam \IO_SPACE:iospacemod|soPin23_16~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin23_16~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin23_16~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin23_16~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin23_16~1_I .lut_mask = "2000";
defparam \IO_SPACE:iospacemod|soPin23_16~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|soPin23_16~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datac(\IO_SPACE:iospacemod|soPin23_16 ),
	.datad(\IO_SPACE:iospacemod|soPin23_16~1 ),
	.combout(\IO_SPACE:iospacemod|soPin23_16 ));
defparam \IO_SPACE:iospacemod|soPin23_16~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|soPin23_16~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|soPin23_16~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|soPin23_16~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|soPin23_16~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|soPin23_16~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|oPin23_16~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|soPin23_16 ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|oPin23_16 ));
defparam \IO_SPACE:iospacemod|oPin23_16~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|oPin23_16~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|oPin23_16~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|oPin23_16~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|oPin23_16~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|oPin23_16~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[0]~1_I (
	.datab(\IO_SPACE:iospacemod|Mux221~0 ),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ));
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~1_I .lut_mask = "00C0";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[0]~I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.datad(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[0] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~I .lut_mask = "CA00";
defparam \IO_SPACE:iospacemod|sSeg_LED[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[0]~I (
	.clk(Clk),
	.datab(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[0] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[0] ));
defparam \IO_SPACE:iospacemod|Seg_LED[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[0]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[0]~I .lut_mask = "FFCC";
defparam \IO_SPACE:iospacemod|Seg_LED[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[1]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[1] ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[1] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[1]~I .lut_mask = "8C80";
defparam \IO_SPACE:iospacemod|sSeg_LED[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[1]~I (
	.clk(Clk),
	.dataa(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[1] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[1] ));
defparam \IO_SPACE:iospacemod|Seg_LED[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[1]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[1]~I .lut_mask = "FFAA";
defparam \IO_SPACE:iospacemod|Seg_LED[1]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[2]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[2] ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[2] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[2]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sSeg_LED[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[2]~I (
	.clk(Clk),
	.datab(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[2] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[2] ));
defparam \IO_SPACE:iospacemod|Seg_LED[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[2]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[2]~I .lut_mask = "FFCC";
defparam \IO_SPACE:iospacemod|Seg_LED[2]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[3]~I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[3] ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[3] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[3]~I .lut_mask = "C088";
defparam \IO_SPACE:iospacemod|sSeg_LED[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[3]~I (
	.clk(Clk),
	.datab(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[3] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[3] ));
defparam \IO_SPACE:iospacemod|Seg_LED[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[3]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[3]~I .lut_mask = "FFCC";
defparam \IO_SPACE:iospacemod|Seg_LED[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[4]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[4] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[4] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[4]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sSeg_LED[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[4]~I (
	.clk(Clk),
	.datab(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[4] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[4] ));
defparam \IO_SPACE:iospacemod|Seg_LED[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[4]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[4]~I .lut_mask = "FFCC";
defparam \IO_SPACE:iospacemod|Seg_LED[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[5]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[5] ),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[5] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[5]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sSeg_LED[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[5]~I (
	.clk(Clk),
	.datab(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[5] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[5] ));
defparam \IO_SPACE:iospacemod|Seg_LED[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[5]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[5]~I .lut_mask = "FFCC";
defparam \IO_SPACE:iospacemod|Seg_LED[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[6]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[6] ),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.datad(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[6] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[6]~I .lut_mask = "AC00";
defparam \IO_SPACE:iospacemod|sSeg_LED[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[6]~I (
	.clk(Clk),
	.dataa(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[6] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[6] ));
defparam \IO_SPACE:iospacemod|Seg_LED[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[6]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[6]~I .lut_mask = "FFAA";
defparam \IO_SPACE:iospacemod|Seg_LED[6]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sSeg_LED[7]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[7] ),
	.datac(\IO_SPACE:iospacemod|sSeg_LED[0]~1 ),
	.datad(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sSeg_LED[7] ));
defparam \IO_SPACE:iospacemod|sSeg_LED[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sSeg_LED[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sSeg_LED[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sSeg_LED[7]~I .lut_mask = "AC00";
defparam \IO_SPACE:iospacemod|sSeg_LED[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Seg_LED[7]~I (
	.clk(Clk),
	.dataa(PWM_LED),
	.datac(vcc),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[7] ),
	.aclr(gnd),
	.sload(__ALT_INV__CPLD_INT),
	.regout(\IO_SPACE:iospacemod|Seg_LED[7] ));
defparam \IO_SPACE:iospacemod|Seg_LED[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Seg_LED[7]~I .synch_mode = "on";
defparam \IO_SPACE:iospacemod|Seg_LED[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Seg_LED[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Seg_LED[7]~I .lut_mask = "FFAA";
defparam \IO_SPACE:iospacemod|Seg_LED[7]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I (
	.dataa(nRD),
	.datab(nWR),
	.datac(nCS),
	.datad(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[1]~0 ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I .lut_mask = "2000";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux164~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux164~0 ));
defparam \IO_SPACE:iospacemod|Mux164~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux164~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux164~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux164~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux164~0_I .lut_mask = "EFFE";
defparam \IO_SPACE:iospacemod|Mux164~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I (
	.dataa(\IO_SPACE:iospacemod|Mux221~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[1]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux164~0 ),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ));
defparam \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I .lut_mask = "F050";
defparam \IO_SPACE:iospacemod|IO_DAT_RD[7]~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~17_I (
	.dataa(\IO_SPACE:iospacemod|Mux221~0 ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[8] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|Mux156~17 ));
defparam \IO_SPACE:iospacemod|Mux156~17_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~17_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~17_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~17_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~17_I .lut_mask = "FFF5";
defparam \IO_SPACE:iospacemod|Mux156~17_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~2_I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[8] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[0] ),
	.combout(\IO_SPACE:iospacemod|Mux156~2 ));
defparam \IO_SPACE:iospacemod|Mux156~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~2_I .lut_mask = "EC2C";
defparam \IO_SPACE:iospacemod|Mux156~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~3_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[0] ),
	.datad(\IO_SPACE:iospacemod|Mux156~2 ),
	.combout(\IO_SPACE:iospacemod|Mux156~3 ));
defparam \IO_SPACE:iospacemod|Mux156~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~3_I .lut_mask = "37AA";
defparam \IO_SPACE:iospacemod|Mux156~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~4_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\System_reset:reset_mod|sR_timer[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|Mux156~3 ),
	.combout(\IO_SPACE:iospacemod|Mux156~4 ));
defparam \IO_SPACE:iospacemod|Mux156~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~4_I .lut_mask = "AFFE";
defparam \IO_SPACE:iospacemod|Mux156~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~6_I (
	.dataa(IO_Input0),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(DIP_SWITCH[0]),
	.combout(\IO_SPACE:iospacemod|Mux156~6 ));
defparam \IO_SPACE:iospacemod|Mux156~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~6_I .lut_mask = "F2C2";
defparam \IO_SPACE:iospacemod|Mux156~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux220~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|Mux221~1 ),
	.combout(\IO_SPACE:iospacemod|Mux220~0 ));
defparam \IO_SPACE:iospacemod|Mux220~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux220~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux220~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux220~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux220~0_I .lut_mask = "4000";
defparam \IO_SPACE:iospacemod|Mux220~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I (
	.datab(\IO_SPACE:iospacemod|Mux220~0 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[1]~0 ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I (
	.datab(nWR),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datad(nCS),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[8]~3 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I .lut_mask = "C000";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I (
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[8]~3 ),
	.datac(\IO_SPACE:iospacemod|Mux221~1 ),
	.datad(\IO_SPACE:iospacemod|Mux221~0 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I .lut_mask = "C000";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[8]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[8] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[8] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[8]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[8]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[8] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[8] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[8]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[8]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWr_MT2~0_I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWr_MT2~0 ),
	.datac(\IO_SPACE:iospacemod|Mux220~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_RDY_WR~0 ),
	.combout(\IO_SPACE:iospacemod|sWr_MT2~0 ));
defparam \IO_SPACE:iospacemod|sWr_MT2~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWr_MT2~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWr_MT2~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWr_MT2~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWr_MT2~0_I .lut_mask = "2888";
defparam \IO_SPACE:iospacemod|sWr_MT2~0_I .output_mode = "comb_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|WrPrev~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|sWr_MT2~0 ),
	.datad(\IO_SPACE:iospacemod|sWr_MT2~0 ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.regout(\QuadDecToDIRPulse:qemod2|WrPrev ));
defparam \QuadDecToDIRPulse:qemod2|WrPrev~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|WrPrev~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod2|WrPrev~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|WrPrev~I .sum_lutc_input = "qfbk";
defparam \QuadDecToDIRPulse:qemod2|WrPrev~I .lut_mask = "0FF0";
defparam \QuadDecToDIRPulse:qemod2|WrPrev~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT2[8]~3 ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|Mux221~1 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I .lut_mask = "0800";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[5]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[5] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[5] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[5]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[5]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[5] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[5]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[0]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[0] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[0]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[0] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[0] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[0]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[0]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[0]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[0] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[0] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[0] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[0]~3 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[0]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[0]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[0]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[0]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod2|EncVal[0]~I .lut_mask = "55AA";
defparam \QuadDecToDIRPulse:qemod2|EncVal[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[4]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[4] ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[4] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[4]~I .lut_mask = "A820";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[4]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[4] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[4]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[3]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[3] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[3] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[3]~I .lut_mask = "A280";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[3]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[3] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[3]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[2]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[2] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[2] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[2]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[2]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[2] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[2]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[2]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[1]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[1] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[1] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[1]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[1]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[1] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[1]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[1]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[1]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[1] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[1] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[0]~3 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[1] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[1]~15 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[1]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[1]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[1]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[1]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[1]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[1]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[2]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[2] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[2] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[1]~15 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[2] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[2]~23 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[2]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[2]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[2]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[2]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[2]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[2]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[3]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[3] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[3] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[2]~23 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[3] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[3]~25 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[3]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[3]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[3]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[3]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[3]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[3]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[4]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[4] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[4] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[3]~25 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[4] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[4]~39 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[4]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[4]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[4]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[4]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[4]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[4]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[5]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[5] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[5] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[4]~39 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[5] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[5]~47 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[5]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[5]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[5]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[5]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[5]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[7]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[7] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[7] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[7]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[7]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[7] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[7] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[7]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[7]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[6]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT2[6] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[0]~5 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[6] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[6]~I .lut_mask = "C0A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[6]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[6] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[6] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[6]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[6]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[6]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[6] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[6] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[5]~47 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[6] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[6]~49 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[6]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[6]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[6]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[6]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[6]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[6]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[7]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[7] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[7] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[6]~49 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[7] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[7]~57 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[7]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[7]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[7]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[7]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[7]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[7]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[8]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[8] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[8] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[7]~57 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[8] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[8]~1 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[8]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[8]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[8]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[8]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[8]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[8]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[8]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[8] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[8] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[8] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[8]~I .lut_mask = "E2E2";
defparam \IO_SPACE:iospacemod|sEnc_MT2[8]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[0]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[0] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[0] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[0] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[0]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[8] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[0] ),
	.combout(\IO_SPACE:iospacemod|Mux156~5 ));
defparam \IO_SPACE:iospacemod|Mux156~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~5_I .lut_mask = "EC64";
defparam \IO_SPACE:iospacemod|Mux156~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~7_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\IO_SPACE:iospacemod|Mux156~6 ),
	.datad(\IO_SPACE:iospacemod|Mux156~5 ),
	.combout(\IO_SPACE:iospacemod|Mux156~7 ));
defparam \IO_SPACE:iospacemod|Mux156~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~7_I .lut_mask = "FBFE";
defparam \IO_SPACE:iospacemod|Mux156~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~8_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\IO_SPACE:iospacemod|soPin23_16 ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[0] ),
	.combout(\IO_SPACE:iospacemod|Mux156~8 ));
defparam \IO_SPACE:iospacemod|Mux156~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~8_I .lut_mask = "BA98";
defparam \IO_SPACE:iospacemod|Mux156~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~9_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(IO_Input8),
	.datac(IO_Input16),
	.datad(\IO_SPACE:iospacemod|Mux156~8 ),
	.combout(\IO_SPACE:iospacemod|Mux156~9 ));
defparam \IO_SPACE:iospacemod|Mux156~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~9_I .lut_mask = "DDA0";
defparam \IO_SPACE:iospacemod|Mux156~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~2 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I .lut_mask = "8000";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[16]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[16] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[16] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[16]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[16]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[16] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[16] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[16]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[16]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[16]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[16]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[16]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[16]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[15]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[15] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[15] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[15]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[15]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[15]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[15]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[15]~I .lut_mask = "8C80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[15]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[15]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[15] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[15] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[15]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[15]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[15]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[15]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[15]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[15]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[10]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[10] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[10] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[10]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[10]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[10]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[10] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[10] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[10]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[10]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[9]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[9] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[9] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[9]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[9]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[9]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[9] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[9] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[9]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[9]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[9]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[9] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[9] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[8]~1 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[9] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[9]~13 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[9]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[9]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[9]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[9]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[9]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[9]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[10]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[10] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[10] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[9]~13 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[10] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[10]~21 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[10]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[10]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[10]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[10]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[10]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[10]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[14]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[14] ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[14] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[14]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[14]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[14]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[14]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[14]~I .lut_mask = "A820";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[14]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[14]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[14] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[14] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[14]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[14]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[14]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[14]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[14]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[14]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[13]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[13] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[13] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[13]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[13]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[13]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[13] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[13] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[13]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[13]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[12]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[12] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[12] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[12]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[12]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[12]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[12] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[12] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[12]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[12]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[11]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[8]~4 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[11] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[11] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[11]~I .lut_mask = "8C80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[11]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[11]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[11] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[11] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[11]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[11]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[11]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[11] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[11] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[10]~21 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[11] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[11]~27 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[11]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[11]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[11]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[11]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[11]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[11]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[12]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[12] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[12] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[11]~27 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[12] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[12]~33 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[12]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[12]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[12]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[12]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[12]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[12]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[13]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[13] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[13] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[12]~33 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[13] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[13]~41 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[13]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[13]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[13]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[13]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[13]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[13]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[14]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[14] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[14] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[13]~41 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[14] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[14]~51 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[14]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[14]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[14]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[14]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[14]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[14]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[15]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[15] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[15] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[14]~51 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[15] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[15]~59 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[15]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[15]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[15]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[15]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[15]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[15]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[16]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[16] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[16] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[15]~59 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[16] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[16]~7 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[16]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[16]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[16]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[16]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[16]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[16]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[16]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[16] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[16] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[16] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[16]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[16]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[16]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[16]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[16]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[16]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[24]~1 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I .lut_mask = "0F00";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~1 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I .lut_mask = "8000";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[24]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[24] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[24] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[24]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[24]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[24] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[24]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[24]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[24]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[24]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[24]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[24]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[20]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[20] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[20] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[20]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[20]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[20]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[20]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[20]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[20]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[20]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[20] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[20] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[20]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[20]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[20]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[20]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[20]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[20]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[19]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[19] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[19] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[19]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[19]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[19]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[19]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[19]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[19]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[19]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[19] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[19] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[19]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[19]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[19]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[19]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[19]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[19]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[18]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[18] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[18] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[18]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[18]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[18]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[18]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[18]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[18]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[18]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[18] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[18] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[18]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[18]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[18]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[18]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[18]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[18]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[17]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[17] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[17] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[17]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[17]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[17]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[17]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[17]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[17]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[17]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[17] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[17] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[17]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[17]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[17]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[17]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[17]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[17]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[17]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[17] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[17] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[16]~7 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[17] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[17]~11 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[17]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[17]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[17]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[17]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[17]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[17]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[18]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[18] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[18] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[17]~11 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[18] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[18]~19 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[18]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[18]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[18]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[18]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[18]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[18]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[19]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[19] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[19] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[18]~19 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[19] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[19]~31 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[19]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[19]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[19]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[19]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[19]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[19]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[20]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[20] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[20] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[19]~31 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[20] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[20]~37 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[20]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[20]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[20]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[20]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[20]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[20]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[23]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[23] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[23] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[23]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[23]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[23]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[23]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[23]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[23]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[23]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[23] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[23] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[23]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[23]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[23]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[23]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[23]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[23]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[22]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[22] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[22] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[22]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[22]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[22]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[22]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[22]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[22]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[22]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[22] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[22] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[22]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[22]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[22]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[22]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[22]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[22]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[21]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~7 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[21] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[21] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[21]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[21]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[21]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[21]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[21]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[21]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[21]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[21] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[21] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[21]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[21]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[21]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[21]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[21]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT2[21]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[21]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[21] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[21] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[20]~37 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[21] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[21]~45 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[21]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[21]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[21]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[21]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[21]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[21]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[22]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[22] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[22] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[21]~45 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[22] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[22]~55 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[22]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[22]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[22]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[22]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[22]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[22]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[23]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[23] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[23] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[22]~55 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[23] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[23]~63 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[23]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[23]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[23]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[23]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[23]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[23]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[24]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[24] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[24] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[23]~63 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[24] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[24]~5 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[24]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[24]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[24]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[24]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[24]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[24]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[24]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[24] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[24] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[24] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[24]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[24]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[24]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[24]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[24]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[24]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I (
	.dataa(\IO_SPACE:iospacemod|Mux221~0 ),
	.datab(\IO_SPACE:iospacemod|Mux221~1 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[1]~0 ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I .lut_mask = "0800";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[16]~2 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I .lut_mask = "0800";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[8]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[8] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[8] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[8]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[8]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[8] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[8] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[8]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[8]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|Mux221~2_I (
	.datab(\IO_SPACE:iospacemod|Mux221~0 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datad(\IO_SPACE:iospacemod|Mux221~1 ),
	.combout(\IO_SPACE:iospacemod|Mux221~2 ));
defparam \IO_SPACE:iospacemod|Mux221~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux221~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux221~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux221~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux221~2_I .lut_mask = "0C00";
defparam \IO_SPACE:iospacemod|Mux221~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWr_MT1~0_I (
	.dataa(\IO_SPACE:iospacemod|sWr_MT1~0 ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_RDY_WR~0 ),
	.datad(\IO_SPACE:iospacemod|Mux221~2 ),
	.combout(\IO_SPACE:iospacemod|sWr_MT1~0 ));
defparam \IO_SPACE:iospacemod|sWr_MT1~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWr_MT1~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWr_MT1~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWr_MT1~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWr_MT1~0_I .lut_mask = "4888";
defparam \IO_SPACE:iospacemod|sWr_MT1~0_I .output_mode = "comb_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|WrPrev~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|sWr_MT1~0 ),
	.datad(\IO_SPACE:iospacemod|sWr_MT1~0 ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.regout(\QuadDecToDIRPulse:qemod1|WrPrev ));
defparam \QuadDecToDIRPulse:qemod1|WrPrev~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|WrPrev~I .synch_mode = "on";
defparam \QuadDecToDIRPulse:qemod1|WrPrev~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|WrPrev~I .sum_lutc_input = "qfbk";
defparam \QuadDecToDIRPulse:qemod1|WrPrev~I .lut_mask = "0FF0";
defparam \QuadDecToDIRPulse:qemod1|WrPrev~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[24]~1 ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I .lut_mask = "4000";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[5]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[5] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[5] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[5]~I .lut_mask = "A0C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[5]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[5] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[5] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[5]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[0]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[0] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[0] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~I .lut_mask = "A0C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[0]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[0] ),
	.datad(CPLD_INT),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[0] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[0]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[0]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[0]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[0] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[0] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[0] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[0]~1 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[0]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[0]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[0]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[0]~I .sum_lutc_input = "datac";
defparam \QuadDecToDIRPulse:qemod1|EncVal[0]~I .lut_mask = "55AA";
defparam \QuadDecToDIRPulse:qemod1|EncVal[0]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[4]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[4] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[4] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[4]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[4]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[4] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[4] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[4]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[4]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[3]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[3] ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[3] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[3]~I .lut_mask = "C840";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[3]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[3] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[3] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[3]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[3]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[2]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[2] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[2] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[2]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[2]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[2] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[2] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[2]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[2]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[1]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[1] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.datac(CPLD_INT),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[1] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[1]~I .lut_mask = "E020";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[1]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[1] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[1] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[1]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[1]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[1]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[1] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[1] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[0]~1 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[1] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[1]~9 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[1]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[1]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[1]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[1]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[1]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[1]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[2]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[2] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[2] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[1]~9 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[2] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[2]~19 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[2]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[2]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[2]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[2]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[2]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[2]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[3]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[3] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[3] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[2]~19 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[3] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[3]~29 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[3]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[3]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[3]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[3]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[3]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[3]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[4]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[4] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[4] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[3]~29 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[4] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[4]~33 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[4]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[4]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[4]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[4]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[4]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[4]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[5]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[5] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[5] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[4]~33 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[5] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[5]~43 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[5]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[5]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[5]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[5]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[5]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[5]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[7]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[7] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[7] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[7]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[7]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[7] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[7] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[7]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[7]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[6]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[6] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[0]~1 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[6] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[6]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[6]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[6] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[6] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[6]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[6]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[6]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[6] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[6] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[5]~43 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[6] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[6]~53 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[6]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[6]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[6]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[6]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[6]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[6]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[7]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[7] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[7] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[6]~53 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[7] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[7]~61 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[7]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[7]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[7]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[7]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[7]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[7]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[8]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[8] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[8] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[7]~61 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[8] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[8]~5 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[8]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[8]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[8]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[8]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[8]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[8]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[8]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[8] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[8] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[8] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[8]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[8]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[8]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[8]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[8]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[8]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[16]~2 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I .lut_mask = "0020";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[16]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[16] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[16] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~I .lut_mask = "C808";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[16]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[16]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[16] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[16] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[16]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[16]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[16]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[16]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[16]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[16]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[15]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[15] ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[15] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[15]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[15]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[15]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[15]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[15]~I .lut_mask = "C840";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[15]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[15]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[15] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[15] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[15]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[15]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[15]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[15]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[15]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[15]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[10]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[10] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[10] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[10]~I .lut_mask = "A0C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[10]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[10]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[10] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[10] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[10]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[10]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[9]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[9] ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[9] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[9]~I .lut_mask = "C088";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[9]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[9]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[9] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[9] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[9]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[9]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[9]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[9] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[9] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[8]~5 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[9] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[9]~15 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[9]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[9]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[9]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[9]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[9]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[9]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[10]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[10] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[10] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[9]~15 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[10] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[10]~23 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[10]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[10]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[10]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[10]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[10]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[10]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[14]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[14] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[14] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[14]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[14]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[14]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[14]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[14]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[14]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[14]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[14] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[14] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[14]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[14]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[14]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[14]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[14]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[14]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[13]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[13] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[13] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[13]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[13]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[13]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[13] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[13] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[13]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[13]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[12]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[12] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[12] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[12]~I .lut_mask = "C0A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[12]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[12]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[12] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[12] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[12]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[12]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[11]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[8]~3 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[11] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[11] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[11]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[11]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[11]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[11] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[11] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[11]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[11]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[11]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[11] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[11] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[10]~23 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[11] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[11]~25 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[11]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[11]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[11]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[11]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[11]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[11]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[12]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[12] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[12] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[11]~25 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[12] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[12]~39 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[12]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[12]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[12]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[12]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[12]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[12]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[13]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[13] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[13] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[12]~39 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[13] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[13]~47 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[13]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[13]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[13]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[13]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[13]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[13]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[14]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[14] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[14] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[13]~47 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[14] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[14]~51 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[14]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[14]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[14]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[14]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[14]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[14]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[15]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[15] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[15] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[14]~51 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[15] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[15]~59 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[15]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[15]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[15]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[15]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[15]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[15]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[16]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[16] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[16] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[15]~59 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[16] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[16]~7 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[16]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[16]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[16]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[16]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[16]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[16]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[16]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[16] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[16] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[16] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[16]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[16]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[16]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[16]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[16]~I .lut_mask = "EE22";
defparam \IO_SPACE:iospacemod|sEnc_MT1[16]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~13_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[8] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[16] ),
	.combout(\IO_SPACE:iospacemod|Mux156~13 ));
defparam \IO_SPACE:iospacemod|Mux156~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~13_I .lut_mask = "B9A8";
defparam \IO_SPACE:iospacemod|Mux156~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~14_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[16] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[24] ),
	.datad(\IO_SPACE:iospacemod|Mux156~13 ),
	.combout(\IO_SPACE:iospacemod|Mux156~14 ));
defparam \IO_SPACE:iospacemod|Mux156~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~14_I .lut_mask = "DDA0";
defparam \IO_SPACE:iospacemod|Mux156~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~11_I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0] ),
	.combout(\IO_SPACE:iospacemod|Mux156~11 ));
defparam \IO_SPACE:iospacemod|Mux156~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~11_I .lut_mask = "FEF2";
defparam \IO_SPACE:iospacemod|Mux156~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[24]~0 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I .lut_mask = "4000";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[24]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[24] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[0] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[24] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[24]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[24]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[24] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[24]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[24]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[24]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[24]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[24]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[24]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[20]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[20] ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[20] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[20]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[20]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[20]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[20]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[20]~I .lut_mask = "C088";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[20]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[20]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[20] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[20] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[20]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[20]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[20]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[20]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[20]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[20]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[19]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[19] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[19] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[19]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[19]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[19]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[19]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[19]~I .lut_mask = "A808";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[19]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[19]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[19] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[19] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[19]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[19]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[19]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[19]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[19]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[19]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[18]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[18] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[18] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[18]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[18]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[18]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[18]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[18]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[18]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[18]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[18] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[18] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[18]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[18]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[18]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[18]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[18]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[18]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[17]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[17] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[17] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[17]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[17]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[17]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[17]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[17]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[17]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[17]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[17] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[17] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[17]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[17]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[17]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[17]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[17]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[17]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[17]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[17] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[17] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[16]~7 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[17] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[17]~13 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[17]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[17]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[17]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[17]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[17]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[17]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[18]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[18] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[18] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[17]~13 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[18] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[18]~17 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[18]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[18]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[18]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[18]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[18]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[18]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[19]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[19] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[19] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[18]~17 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[19] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[19]~27 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[19]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[19]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[19]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[19]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[19]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[19]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[20]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[20] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[20] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[19]~27 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[20] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[20]~37 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[20]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[20]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[20]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[20]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[20]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[20]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[23]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[23] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[23] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[23]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[23]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[23]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[23]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[23]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[23]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[23]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[23] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[23] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[23]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[23]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[23]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[23]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[23]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[23]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[22]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[22] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[22] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[22]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[22]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[22]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[22]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[22]~I .lut_mask = "8A80";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[22]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[22]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[22] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[22] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[22]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[22]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[22]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[22]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[22]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[22]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[21]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[21] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[16]~4 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[21] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[21]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[21]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[21]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[21]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[21]~I .lut_mask = "C0A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[21]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[21]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[21] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[21] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[21]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[21]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[21]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[21]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[21]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[21]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[21]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[21] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[21] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[20]~37 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[21] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[21]~41 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[21]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[21]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[21]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[21]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[21]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[21]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[22]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[22] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[22] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[21]~41 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[22] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[22]~49 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[22]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[22]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[22]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[22]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[22]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[22]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[23]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[23] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[23] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[22]~49 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[23] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[23]~57 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[23]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[23]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[23]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[23]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[23]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[23]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[24]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[24] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[24] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[23]~57 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[24] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[24]~3 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[24]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[24]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[24]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[24]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[24]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[24]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[24]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[24] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[24] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[24] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[24]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[24]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[24]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[24]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[24]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[24]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[0]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[0] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[0] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[0] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[0]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~10_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[24] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[0] ),
	.combout(\IO_SPACE:iospacemod|Mux156~10 ));
defparam \IO_SPACE:iospacemod|Mux156~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~10_I .lut_mask = "6420";
defparam \IO_SPACE:iospacemod|Mux156~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~12_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\IO_SPACE:iospacemod|Mux156~11 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|Mux156~10 ),
	.combout(\IO_SPACE:iospacemod|Mux156~12 ));
defparam \IO_SPACE:iospacemod|Mux156~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~12_I .lut_mask = "AEA4";
defparam \IO_SPACE:iospacemod|Mux156~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~15_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\IO_SPACE:iospacemod|Mux156~9 ),
	.datac(\IO_SPACE:iospacemod|Mux156~14 ),
	.datad(\IO_SPACE:iospacemod|Mux156~12 ),
	.combout(\IO_SPACE:iospacemod|Mux156~15 ));
defparam \IO_SPACE:iospacemod|Mux156~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~15_I .lut_mask = "F588";
defparam \IO_SPACE:iospacemod|Mux156~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~16_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\IO_SPACE:iospacemod|Mux156~7 ),
	.datad(\IO_SPACE:iospacemod|Mux156~15 ),
	.combout(\IO_SPACE:iospacemod|Mux156~16 ));
defparam \IO_SPACE:iospacemod|Mux156~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~16_I .lut_mask = "B9A8";
defparam \IO_SPACE:iospacemod|Mux156~16_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~18_I (
	.dataa(\IO_SPACE:iospacemod|Mux156~17 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\IO_SPACE:iospacemod|Mux156~4 ),
	.datad(\IO_SPACE:iospacemod|Mux156~16 ),
	.combout(\IO_SPACE:iospacemod|Mux156~18 ));
defparam \IO_SPACE:iospacemod|Mux156~18_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~18_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~18_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~18_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~18_I .lut_mask = "BBC0";
defparam \IO_SPACE:iospacemod|Mux156~18_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux156~19_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[7] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[4] ),
	.datad(\IO_SPACE:iospacemod|Mux156~18 ),
	.combout(\IO_SPACE:iospacemod|Mux156~19 ));
defparam \IO_SPACE:iospacemod|Mux156~19_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux156~19_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~19_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux156~19_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux156~19_I .lut_mask = "FFFC";
defparam \IO_SPACE:iospacemod|Mux156~19_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[0]~I (
	.clk(__ALT_INV__nRD),
	.dataa(\IO_SPACE:iospacemod|IO_DAT_RD[0] ),
	.datac(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux156~19 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[0] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[0] ));
defparam \SRAM_IO:sramIOmod|iDATA[0]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[0]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[0]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[0]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[0]~I .lut_mask = "FA0A";
defparam \SRAM_IO:sramIOmod|iDATA[0]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|Mux157~31_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|Mux157~31 ));
defparam \IO_SPACE:iospacemod|Mux157~31_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~31_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~31_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~31_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~31_I .lut_mask = "00C0";
defparam \IO_SPACE:iospacemod|Mux157~31_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[9] ),
	.combout(\IO_SPACE:iospacemod|Mux157~0 ));
defparam \IO_SPACE:iospacemod|Mux157~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~0_I .lut_mask = "FFFE";
defparam \IO_SPACE:iospacemod|Mux157~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~14_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.combout(\IO_SPACE:iospacemod|Mux157~14 ));
defparam \IO_SPACE:iospacemod|Mux157~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~14_I .lut_mask = "FFF0";
defparam \IO_SPACE:iospacemod|Mux157~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[9]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[9] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[9] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[9] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[9]~I .lut_mask = "E2E2";
defparam \IO_SPACE:iospacemod|sEnc_MT1[9]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux157~5 ));
defparam \IO_SPACE:iospacemod|Mux157~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~5_I .lut_mask = "AAA2";
defparam \IO_SPACE:iospacemod|Mux157~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[1]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[1] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[1] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[1] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[1]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[17]~I (
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[17] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[17] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[17] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[17]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[17]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[17]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[17]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[17]~I .lut_mask = "ACAC";
defparam \IO_SPACE:iospacemod|sEnc_MT2[17]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[25]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[25] ),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[25] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[25]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[25]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[25]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[25]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[25]~I .lut_mask = "C0A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[25]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[25]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[25] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[25] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[25]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[25]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[25]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[25]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[25]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[25]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[25]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[25] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[25] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[24]~3 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[25] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[25]~11 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[25]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[25]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[25]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[25]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[25]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[25]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[25]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[25] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[25] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[25] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[25]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[25]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[25]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[25]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[25]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[25]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[25]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[1] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[25] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[25] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[25]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[25]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[25]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[25]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[25]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[25]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[25]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[25] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[25] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[25]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[25]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[25]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[25]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[25]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[25]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[25]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|sDir ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[25] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[25] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[24]~5 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[25] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[25]~9 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[25]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[25]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[25]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[25]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[25]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[25]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[25]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[25] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[25] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[25] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[25]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[25]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[25]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[25]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[25]~I .lut_mask = "EE44";
defparam \IO_SPACE:iospacemod|sEnc_MT2[25]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~3_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[25] ),
	.datab(\IO_SPACE:iospacemod|Mux157~2 ),
	.datac(\IO_SPACE:iospacemod|Mux157~1 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[25] ),
	.combout(\IO_SPACE:iospacemod|Mux157~3 ));
defparam \IO_SPACE:iospacemod|Mux157~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~3_I .lut_mask = "CEC2";
defparam \IO_SPACE:iospacemod|Mux157~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~4_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[1] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[17] ),
	.datac(\IO_SPACE:iospacemod|Mux157~3 ),
	.datad(\IO_SPACE:iospacemod|Mux157~1 ),
	.combout(\IO_SPACE:iospacemod|Mux157~4 ));
defparam \IO_SPACE:iospacemod|Mux157~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~4_I .lut_mask = "CAF0";
defparam \IO_SPACE:iospacemod|Mux157~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~6_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux157~6 ));
defparam \IO_SPACE:iospacemod|Mux157~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~6_I .lut_mask = "00A0";
defparam \IO_SPACE:iospacemod|Mux157~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[17]~I (
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[17] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[17] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[17] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[17]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[17]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[17]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[17]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[17]~I .lut_mask = "B8B8";
defparam \IO_SPACE:iospacemod|sEnc_MT1[17]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~8_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux157~8 ));
defparam \IO_SPACE:iospacemod|Mux157~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~8_I .lut_mask = "303F";
defparam \IO_SPACE:iospacemod|Mux157~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~9_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux157~9 ));
defparam \IO_SPACE:iospacemod|Mux157~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~9_I .lut_mask = "F030";
defparam \IO_SPACE:iospacemod|Mux157~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~7_I (
	.datac(\IO_SPACE:iospacemod|soPin15_8[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux157~7 ));
defparam \IO_SPACE:iospacemod|Mux157~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~7_I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|Mux157~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~10_I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[1] ),
	.datab(\IO_SPACE:iospacemod|Mux157~8 ),
	.datac(\IO_SPACE:iospacemod|Mux157~9 ),
	.datad(\IO_SPACE:iospacemod|Mux157~7 ),
	.combout(\IO_SPACE:iospacemod|Mux157~10 ));
defparam \IO_SPACE:iospacemod|Mux157~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~10_I .lut_mask = "CB0B";
defparam \IO_SPACE:iospacemod|Mux157~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~11_I (
	.dataa(IO_Input9),
	.datab(IO_Input17),
	.datac(\IO_SPACE:iospacemod|Mux157~2 ),
	.datad(\IO_SPACE:iospacemod|Mux157~10 ),
	.combout(\IO_SPACE:iospacemod|Mux157~11 ));
defparam \IO_SPACE:iospacemod|Mux157~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~11_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux157~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~12_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~6 ),
	.datab(\IO_SPACE:iospacemod|Mux157~5 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[17] ),
	.datad(\IO_SPACE:iospacemod|Mux157~11 ),
	.combout(\IO_SPACE:iospacemod|Mux157~12 ));
defparam \IO_SPACE:iospacemod|Mux157~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~12_I .lut_mask = "B9A8";
defparam \IO_SPACE:iospacemod|Mux157~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~13_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[9] ),
	.datab(\IO_SPACE:iospacemod|Mux157~5 ),
	.datac(\IO_SPACE:iospacemod|Mux157~4 ),
	.datad(\IO_SPACE:iospacemod|Mux157~12 ),
	.combout(\IO_SPACE:iospacemod|Mux157~13 ));
defparam \IO_SPACE:iospacemod|Mux157~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~13_I .lut_mask = "BBC0";
defparam \IO_SPACE:iospacemod|Mux157~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~28_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[24]~1 ),
	.datad(\IO_SPACE:iospacemod|soPin7_0[0]~4 ),
	.combout(\IO_SPACE:iospacemod|Mux157~28 ));
defparam \IO_SPACE:iospacemod|Mux157~28_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~28_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~28_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~28_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~28_I .lut_mask = "BAAA";
defparam \IO_SPACE:iospacemod|Mux157~28_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~26_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|Mux157~26 ));
defparam \IO_SPACE:iospacemod|Mux157~26_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~26_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~26_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~26_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~26_I .lut_mask = "0FFF";
defparam \IO_SPACE:iospacemod|Mux157~26_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~27_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\IO_SPACE:iospacemod|Mux157~26 ),
	.combout(\IO_SPACE:iospacemod|Mux157~27 ));
defparam \IO_SPACE:iospacemod|Mux157~27_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~27_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~27_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~27_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~27_I .lut_mask = "F2F0";
defparam \IO_SPACE:iospacemod|Mux157~27_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[1]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[1] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[1] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~I .lut_mask = "EE44";
defparam \IO_SPACE:iospacemod|sEnc_MT2[1]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~15_I (
	.datab(DIP_SWITCH[1]),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux157~15 ));
defparam \IO_SPACE:iospacemod|Mux157~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~15_I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|Mux157~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~16_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|Mux157~16 ));
defparam \IO_SPACE:iospacemod|Mux157~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~16_I .lut_mask = "0F03";
defparam \IO_SPACE:iospacemod|Mux157~16_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~17_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|Mux157~17 ));
defparam \IO_SPACE:iospacemod|Mux157~17_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~17_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~17_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~17_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~17_I .lut_mask = "CFC0";
defparam \IO_SPACE:iospacemod|Mux157~17_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~18_I (
	.dataa(IO_Input1),
	.datab(\IO_SPACE:iospacemod|Mux157~15 ),
	.datac(\IO_SPACE:iospacemod|Mux157~16 ),
	.datad(\IO_SPACE:iospacemod|Mux157~17 ),
	.combout(\IO_SPACE:iospacemod|Mux157~18 ));
defparam \IO_SPACE:iospacemod|Mux157~18_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~18_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~18_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~18_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~18_I .lut_mask = "C0AF";
defparam \IO_SPACE:iospacemod|Mux157~18_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[9]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[9] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[9] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[9] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[9]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[9]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[9]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[9]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[9]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[9]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~19_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1] ),
	.datac(\IO_SPACE:iospacemod|Mux157~18 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[9] ),
	.combout(\IO_SPACE:iospacemod|Mux157~19 ));
defparam \IO_SPACE:iospacemod|Mux157~19_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~19_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~19_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~19_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~19_I .lut_mask = "F858";
defparam \IO_SPACE:iospacemod|Mux157~19_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~22_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|Mux157~22 ));
defparam \IO_SPACE:iospacemod|Mux157~22_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~22_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~22_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~22_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~22_I .lut_mask = "F0AA";
defparam \IO_SPACE:iospacemod|Mux157~22_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~21_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux157~21 ));
defparam \IO_SPACE:iospacemod|Mux157~21_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~21_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~21_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~21_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~21_I .lut_mask = "0F03";
defparam \IO_SPACE:iospacemod|Mux157~21_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~20_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[1] ),
	.combout(\IO_SPACE:iospacemod|Mux157~20 ));
defparam \IO_SPACE:iospacemod|Mux157~20_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~20_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~20_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~20_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~20_I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|Mux157~20_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~23_I (
	.dataa(\System_reset:reset_mod|sR_timer[1] ),
	.datab(\IO_SPACE:iospacemod|Mux157~22 ),
	.datac(\IO_SPACE:iospacemod|Mux157~21 ),
	.datad(\IO_SPACE:iospacemod|Mux157~20 ),
	.combout(\IO_SPACE:iospacemod|Mux157~23 ));
defparam \IO_SPACE:iospacemod|Mux157~23_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~23_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~23_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~23_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~23_I .lut_mask = "E323";
defparam \IO_SPACE:iospacemod|Mux157~23_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~24_I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Duty[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Frq[9] ),
	.datad(\IO_SPACE:iospacemod|Mux157~23 ),
	.combout(\IO_SPACE:iospacemod|Mux157~24 ));
defparam \IO_SPACE:iospacemod|Mux157~24_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~24_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~24_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~24_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~24_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux157~24_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~25_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\IO_SPACE:iospacemod|Mux157~24 ),
	.combout(\IO_SPACE:iospacemod|Mux157~25 ));
defparam \IO_SPACE:iospacemod|Mux157~25_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~25_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~25_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~25_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~25_I .lut_mask = "FFF2";
defparam \IO_SPACE:iospacemod|Mux157~25_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~29_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~28 ),
	.datab(\IO_SPACE:iospacemod|Mux157~27 ),
	.datac(\IO_SPACE:iospacemod|Mux157~19 ),
	.datad(\IO_SPACE:iospacemod|Mux157~25 ),
	.combout(\IO_SPACE:iospacemod|Mux157~29 ));
defparam \IO_SPACE:iospacemod|Mux157~29_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~29_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~29_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~29_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~29_I .lut_mask = "D951";
defparam \IO_SPACE:iospacemod|Mux157~29_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~30_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~14 ),
	.datab(\IO_SPACE:iospacemod|soPin7_0[1] ),
	.datac(\IO_SPACE:iospacemod|Mux157~13 ),
	.datad(\IO_SPACE:iospacemod|Mux157~29 ),
	.combout(\IO_SPACE:iospacemod|Mux157~30 ));
defparam \IO_SPACE:iospacemod|Mux157~30_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~30_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~30_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~30_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~30_I .lut_mask = "FA44";
defparam \IO_SPACE:iospacemod|Mux157~30_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~32_I (
	.dataa(\IO_SPACE:iospacemod|Mux159~2 ),
	.datab(\IO_SPACE:iospacemod|Mux157~31 ),
	.datac(\IO_SPACE:iospacemod|Mux157~0 ),
	.datad(\IO_SPACE:iospacemod|Mux157~30 ),
	.combout(\IO_SPACE:iospacemod|Mux157~32 ));
defparam \IO_SPACE:iospacemod|Mux157~32_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~32_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~32_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~32_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~32_I .lut_mask = "F7D5";
defparam \IO_SPACE:iospacemod|Mux157~32_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[1]~I (
	.clk(__ALT_INV__nRD),
	.datab(\IO_SPACE:iospacemod|IO_DAT_RD[1] ),
	.datac(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux157~32 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[1] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[1] ));
defparam \SRAM_IO:sramIOmod|iDATA[1]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[1]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[1]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[1]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[1]~I .lut_mask = "FC0C";
defparam \SRAM_IO:sramIOmod|iDATA[1]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|Mux158~0_I (
	.datab(\IO_SPACE:iospacemod|sPWM_Duty[10] ),
	.datac(\IO_SPACE:iospacemod|Mux157~31 ),
	.datad(\IO_SPACE:iospacemod|Mux221~0 ),
	.combout(\IO_SPACE:iospacemod|Mux158~0 ));
defparam \IO_SPACE:iospacemod|Mux158~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~0_I .lut_mask = "C000";
defparam \IO_SPACE:iospacemod|Mux158~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[18]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[18] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[18] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[18] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[18]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[18]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[18]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[18]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[18]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[18]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[10]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[10] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[10] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[10] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[10]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[10]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~3_I (
	.datac(\IO_SPACE:iospacemod|soPin15_8[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux158~3 ));
defparam \IO_SPACE:iospacemod|Mux158~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~3_I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|Mux158~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~4_I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[2] ),
	.datab(\IO_SPACE:iospacemod|Mux157~9 ),
	.datac(\IO_SPACE:iospacemod|Mux158~3 ),
	.datad(\IO_SPACE:iospacemod|Mux157~8 ),
	.combout(\IO_SPACE:iospacemod|Mux158~4 ));
defparam \IO_SPACE:iospacemod|Mux158~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~4_I .lut_mask = "E2CC";
defparam \IO_SPACE:iospacemod|Mux158~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~5_I (
	.dataa(IO_Input18),
	.datab(IO_Input10),
	.datac(\IO_SPACE:iospacemod|Mux157~2 ),
	.datad(\IO_SPACE:iospacemod|Mux158~4 ),
	.combout(\IO_SPACE:iospacemod|Mux158~5 ));
defparam \IO_SPACE:iospacemod|Mux158~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~5_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux158~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[18]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[18] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[18] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[18] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[18]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[18]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[18]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[18]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[18]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[18]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[2]~I (
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[2] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[2] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[2] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[2]~I .lut_mask = "B8B8";
defparam \IO_SPACE:iospacemod|sEnc_MT1[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[26]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[26] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[26] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[26]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[26]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[26]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[26]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[26]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[26]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[26]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[26] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[26] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[26]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[26]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[26]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[26]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[26]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[26]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[26]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[26] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[26] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[25]~9 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[26] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[26]~17 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[26]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[26]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[26]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[26]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[26]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[26]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[26]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[26] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[26] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[26] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[26]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[26]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[26]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[26]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[26]~I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[26]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[26]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[2] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[26] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[26] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[26]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[26]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[26]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[26]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[26]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[26]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[26]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[26] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[26] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[26]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[26]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[26]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[26]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[26]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[26]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[26]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[26] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[26] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[25]~11 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[26] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[26]~21 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[26]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[26]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[26]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[26]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[26]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[26]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[26]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[26] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[26] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[26] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[26]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[26]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[26]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[26]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[26]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[26]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~1_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[26] ),
	.datab(\IO_SPACE:iospacemod|Mux157~1 ),
	.datac(\IO_SPACE:iospacemod|Mux157~2 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[26] ),
	.combout(\IO_SPACE:iospacemod|Mux158~1 ));
defparam \IO_SPACE:iospacemod|Mux158~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~1_I .lut_mask = "E3E0";
defparam \IO_SPACE:iospacemod|Mux158~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~2_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[18] ),
	.datab(\IO_SPACE:iospacemod|Mux157~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[2] ),
	.datad(\IO_SPACE:iospacemod|Mux158~1 ),
	.combout(\IO_SPACE:iospacemod|Mux158~2 ));
defparam \IO_SPACE:iospacemod|Mux158~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~2_I .lut_mask = "BBC0";
defparam \IO_SPACE:iospacemod|Mux158~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~6_I (
	.dataa(\IO_SPACE:iospacemod|Mux158~5 ),
	.datab(\IO_SPACE:iospacemod|Mux157~5 ),
	.datac(\IO_SPACE:iospacemod|Mux157~6 ),
	.datad(\IO_SPACE:iospacemod|Mux158~2 ),
	.combout(\IO_SPACE:iospacemod|Mux158~6 ));
defparam \IO_SPACE:iospacemod|Mux158~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~6_I .lut_mask = "CEC2";
defparam \IO_SPACE:iospacemod|Mux158~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~7_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~6 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[18] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[10] ),
	.datad(\IO_SPACE:iospacemod|Mux158~6 ),
	.combout(\IO_SPACE:iospacemod|Mux158~7 ));
defparam \IO_SPACE:iospacemod|Mux158~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~7_I .lut_mask = "F588";
defparam \IO_SPACE:iospacemod|Mux158~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[10]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[10] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[10] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[10] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[10]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[10]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[10]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[10]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[10]~I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[10]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[2]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[2] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[2] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[2] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[2]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[2]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[2]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[2]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[2]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[2]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~8_I (
	.datab(DIP_SWITCH[2]),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux158~8 ));
defparam \IO_SPACE:iospacemod|Mux158~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~8_I .lut_mask = "CCFF";
defparam \IO_SPACE:iospacemod|Mux158~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~9_I (
	.dataa(IO_Input2),
	.datab(\IO_SPACE:iospacemod|Mux157~16 ),
	.datac(\IO_SPACE:iospacemod|Mux158~8 ),
	.datad(\IO_SPACE:iospacemod|Mux157~17 ),
	.combout(\IO_SPACE:iospacemod|Mux158~9 ));
defparam \IO_SPACE:iospacemod|Mux158~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~9_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux158~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~10_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[10] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[2] ),
	.datad(\IO_SPACE:iospacemod|Mux158~9 ),
	.combout(\IO_SPACE:iospacemod|Mux158~10 ));
defparam \IO_SPACE:iospacemod|Mux158~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~10_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux158~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~11_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[2] ),
	.combout(\IO_SPACE:iospacemod|Mux158~11 ));
defparam \IO_SPACE:iospacemod|Mux158~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~11_I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|Mux158~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~12_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~21 ),
	.datab(\IO_SPACE:iospacemod|Mux157~22 ),
	.datac(\System_reset:reset_mod|sR_timer[2] ),
	.datad(\IO_SPACE:iospacemod|Mux158~11 ),
	.combout(\IO_SPACE:iospacemod|Mux158~12 ));
defparam \IO_SPACE:iospacemod|Mux158~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~12_I .lut_mask = "EC64";
defparam \IO_SPACE:iospacemod|Mux158~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~13_I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[10] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[2] ),
	.datad(\IO_SPACE:iospacemod|Mux158~12 ),
	.combout(\IO_SPACE:iospacemod|Mux158~13 ));
defparam \IO_SPACE:iospacemod|Mux158~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~13_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux158~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~14_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\IO_SPACE:iospacemod|Mux158~13 ),
	.combout(\IO_SPACE:iospacemod|Mux158~14 ));
defparam \IO_SPACE:iospacemod|Mux158~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~14_I .lut_mask = "0D00";
defparam \IO_SPACE:iospacemod|Mux158~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~15_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~28 ),
	.datab(\IO_SPACE:iospacemod|Mux157~27 ),
	.datac(\IO_SPACE:iospacemod|Mux158~10 ),
	.datad(\IO_SPACE:iospacemod|Mux158~14 ),
	.combout(\IO_SPACE:iospacemod|Mux158~15 ));
defparam \IO_SPACE:iospacemod|Mux158~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~15_I .lut_mask = "EA62";
defparam \IO_SPACE:iospacemod|Mux158~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~16_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~14 ),
	.datab(\IO_SPACE:iospacemod|soPin7_0[2] ),
	.datac(\IO_SPACE:iospacemod|Mux158~7 ),
	.datad(\IO_SPACE:iospacemod|Mux158~15 ),
	.combout(\IO_SPACE:iospacemod|Mux158~16 ));
defparam \IO_SPACE:iospacemod|Mux158~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~16_I .lut_mask = "EE50";
defparam \IO_SPACE:iospacemod|Mux158~16_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux158~17_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~31 ),
	.datab(\IO_SPACE:iospacemod|Mux159~2 ),
	.datac(\IO_SPACE:iospacemod|Mux158~0 ),
	.datad(\IO_SPACE:iospacemod|Mux158~16 ),
	.combout(\IO_SPACE:iospacemod|Mux158~17 ));
defparam \IO_SPACE:iospacemod|Mux158~17_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux158~17_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~17_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux158~17_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux158~17_I .lut_mask = "C4C0";
defparam \IO_SPACE:iospacemod|Mux158~17_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[2]~I (
	.clk(__ALT_INV__nRD),
	.datab(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datac(\IO_SPACE:iospacemod|IO_DAT_RD[2] ),
	.datad(\IO_SPACE:iospacemod|Mux158~17 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[2] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[2] ));
defparam \SRAM_IO:sramIOmod|iDATA[2]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[2]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[2]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[2]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[2]~I .lut_mask = "FC30";
defparam \SRAM_IO:sramIOmod|iDATA[2]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|Mux159~18_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|Mux221~0 ),
	.datad(\IO_SPACE:iospacemod|sPWM_Duty[11] ),
	.combout(\IO_SPACE:iospacemod|Mux159~18 ));
defparam \IO_SPACE:iospacemod|Mux159~18_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~18_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~18_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~18_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~18_I .lut_mask = "3000";
defparam \IO_SPACE:iospacemod|Mux159~18_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~3_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[3] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[3] ),
	.combout(\IO_SPACE:iospacemod|Mux159~3 ));
defparam \IO_SPACE:iospacemod|Mux159~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~3_I .lut_mask = "E6C4";
defparam \IO_SPACE:iospacemod|Mux159~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~4_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\IO_SPACE:iospacemod|sPWM_Frq[11] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|Mux159~3 ),
	.combout(\IO_SPACE:iospacemod|Mux159~4 ));
defparam \IO_SPACE:iospacemod|Mux159~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~4_I .lut_mask = "A800";
defparam \IO_SPACE:iospacemod|Mux159~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\System_reset:reset_mod|sR_timer[3] ),
	.datac(\IO_SPACE:iospacemod|Mux221~0 ),
	.datad(\IO_SPACE:iospacemod|Mux159~4 ),
	.combout(\IO_SPACE:iospacemod|Mux159~5 ));
defparam \IO_SPACE:iospacemod|Mux159~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~5_I .lut_mask = "5540";
defparam \IO_SPACE:iospacemod|Mux159~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[19]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[19] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[19] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[19] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[19]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[19]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[19]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[19]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[19]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[19]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[11]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[11] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[11] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[11] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[11]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[11]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~9_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[11] ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[3] ),
	.combout(\IO_SPACE:iospacemod|Mux159~9 ));
defparam \IO_SPACE:iospacemod|Mux159~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~9_I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|Mux159~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~10_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[19] ),
	.datac(\IO_SPACE:iospacemod|Mux159~9 ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux159~10 ));
defparam \IO_SPACE:iospacemod|Mux159~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~10_I .lut_mask = "F088";
defparam \IO_SPACE:iospacemod|Mux159~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~14_I (
	.dataa(IO_Input19),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(IO_Input11),
	.combout(\IO_SPACE:iospacemod|Mux159~14 ));
defparam \IO_SPACE:iospacemod|Mux159~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~14_I .lut_mask = "CEC2";
defparam \IO_SPACE:iospacemod|Mux159~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[19]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[19] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[19] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[19] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[19]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[19]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[19]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[19]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[19]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT2[19]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[27]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT2[27] ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[27] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[27]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[27]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[27]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[27]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[27]~I .lut_mask = "C088";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[27]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[27]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[27] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[27] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[27]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[27]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[27]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[27]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[27]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[27]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[27]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[27] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[27] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[26]~17 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[27] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[27]~29 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[27]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[27]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[27]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[27]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[27]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[27]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[27]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[27] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[27] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[27] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[27]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[27]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[27]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[27]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[27]~I .lut_mask = "E2E2";
defparam \IO_SPACE:iospacemod|sEnc_MT2[27]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~15_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\IO_SPACE:iospacemod|Mux159~14 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[19] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[27] ),
	.combout(\IO_SPACE:iospacemod|Mux159~15 ));
defparam \IO_SPACE:iospacemod|Mux159~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~15_I .lut_mask = "E6C4";
defparam \IO_SPACE:iospacemod|Mux159~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[3]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[3] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[3] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[3] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[3]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~11_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\IO_SPACE:iospacemod|soPin7_0[3] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[3] ),
	.combout(\IO_SPACE:iospacemod|Mux159~11 ));
defparam \IO_SPACE:iospacemod|Mux159~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~11_I .lut_mask = "5404";
defparam \IO_SPACE:iospacemod|Mux159~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[27]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[27] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.datad(\SRAM_IO:sramIOmod|IO_DAT_WR[3] ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[27] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[27]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[27]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[27]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[27]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[27]~I .lut_mask = "C808";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[27]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[27]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[27] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[27] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[27]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[27]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[27]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[27]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[27]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[27]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[27]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[27] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[27] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[26]~21 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[27] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[27]~31 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[27]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[27]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[27]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[27]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[27]~I .lut_mask = "692B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[27]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[27]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[27] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[27] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[27] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[27]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[27]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[27]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[27]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[27]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[27]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~12_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[3] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[27] ),
	.combout(\IO_SPACE:iospacemod|Mux159~12 ));
defparam \IO_SPACE:iospacemod|Mux159~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~12_I .lut_mask = "A404";
defparam \IO_SPACE:iospacemod|Mux159~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~13_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\IO_SPACE:iospacemod|Mux159~11 ),
	.datad(\IO_SPACE:iospacemod|Mux159~12 ),
	.combout(\IO_SPACE:iospacemod|Mux159~13 ));
defparam \IO_SPACE:iospacemod|Mux159~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~13_I .lut_mask = "B9A8";
defparam \IO_SPACE:iospacemod|Mux159~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~16_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\IO_SPACE:iospacemod|Mux159~10 ),
	.datac(\IO_SPACE:iospacemod|Mux159~15 ),
	.datad(\IO_SPACE:iospacemod|Mux159~13 ),
	.combout(\IO_SPACE:iospacemod|Mux159~16 ));
defparam \IO_SPACE:iospacemod|Mux159~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~16_I .lut_mask = "F588";
defparam \IO_SPACE:iospacemod|Mux159~16_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~6_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|Mux159~6 ));
defparam \IO_SPACE:iospacemod|Mux159~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~6_I .lut_mask = "030C";
defparam \IO_SPACE:iospacemod|Mux159~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[11]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[11] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[11] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[11] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[11]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[11]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[11]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[11]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[11]~I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[11]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[3]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[3] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[3] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[3] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[3]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[3]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[3]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[3]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[3]~I .lut_mask = "DD88";
defparam \IO_SPACE:iospacemod|sEnc_MT2[3]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~7_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[11] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[3] ),
	.combout(\IO_SPACE:iospacemod|Mux159~7 ));
defparam \IO_SPACE:iospacemod|Mux159~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~7_I .lut_mask = "D951";
defparam \IO_SPACE:iospacemod|Mux159~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~8_I (
	.dataa(DIP_SWITCH[3]),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|Mux159~6 ),
	.datad(\IO_SPACE:iospacemod|Mux159~7 ),
	.combout(\IO_SPACE:iospacemod|Mux159~8 ));
defparam \IO_SPACE:iospacemod|Mux159~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~8_I .lut_mask = "F020";
defparam \IO_SPACE:iospacemod|Mux159~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~17_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\IO_SPACE:iospacemod|Mux159~16 ),
	.datad(\IO_SPACE:iospacemod|Mux159~8 ),
	.combout(\IO_SPACE:iospacemod|Mux159~17 ));
defparam \IO_SPACE:iospacemod|Mux159~17_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~17_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~17_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~17_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~17_I .lut_mask = "BA98";
defparam \IO_SPACE:iospacemod|Mux159~17_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~19_I (
	.dataa(\IO_SPACE:iospacemod|Mux159~18 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\IO_SPACE:iospacemod|Mux159~5 ),
	.datad(\IO_SPACE:iospacemod|Mux159~17 ),
	.combout(\IO_SPACE:iospacemod|Mux159~19 ));
defparam \IO_SPACE:iospacemod|Mux159~19_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~19_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~19_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~19_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~19_I .lut_mask = "BBC0";
defparam \IO_SPACE:iospacemod|Mux159~19_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux159~20_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[4] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[7] ),
	.datad(\IO_SPACE:iospacemod|Mux159~19 ),
	.combout(\IO_SPACE:iospacemod|Mux159~20 ));
defparam \IO_SPACE:iospacemod|Mux159~20_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux159~20_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~20_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux159~20_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux159~20_I .lut_mask = "0500";
defparam \IO_SPACE:iospacemod|Mux159~20_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[3]~I (
	.clk(__ALT_INV__nRD),
	.datab(\IO_SPACE:iospacemod|IO_DAT_RD[3] ),
	.datac(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux159~20 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[3] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[3] ));
defparam \SRAM_IO:sramIOmod|iDATA[3]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[3]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[3]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[3]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[3]~I .lut_mask = "FC0C";
defparam \SRAM_IO:sramIOmod|iDATA[3]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|Mux161~1_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|Mux161~1 ));
defparam \IO_SPACE:iospacemod|Mux161~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~1_I .lut_mask = "0300";
defparam \IO_SPACE:iospacemod|Mux161~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~6_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux160~6 ));
defparam \IO_SPACE:iospacemod|Mux160~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~6_I .lut_mask = "0405";
defparam \IO_SPACE:iospacemod|Mux160~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~7_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\IO_SPACE:iospacemod|Mux160~6 ),
	.combout(\IO_SPACE:iospacemod|Mux160~7 ));
defparam \IO_SPACE:iospacemod|Mux160~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~7_I .lut_mask = "030F";
defparam \IO_SPACE:iospacemod|Mux160~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~17_I (
	.dataa(\IO_SPACE:iospacemod|Mux161~1 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\IO_SPACE:iospacemod|Mux160~7 ),
	.datad(\IO_SPACE:iospacemod|Mux159~2 ),
	.combout(\IO_SPACE:iospacemod|Mux160~17 ));
defparam \IO_SPACE:iospacemod|Mux160~17_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~17_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~17_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~17_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~17_I .lut_mask = "BF00";
defparam \IO_SPACE:iospacemod|Mux160~17_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux157~33_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux157~33 ));
defparam \IO_SPACE:iospacemod|Mux157~33_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux157~33_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~33_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux157~33_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux157~33_I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|Mux157~33_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~4_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\IO_SPACE:iospacemod|Mux221~0 ),
	.datad(\IO_SPACE:iospacemod|Mux157~33 ),
	.combout(\IO_SPACE:iospacemod|Mux160~4 ));
defparam \IO_SPACE:iospacemod|Mux160~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~4_I .lut_mask = "3130";
defparam \IO_SPACE:iospacemod|Mux160~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~0_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[4] ),
	.combout(\IO_SPACE:iospacemod|Mux160~0 ));
defparam \IO_SPACE:iospacemod|Mux160~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~0_I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|Mux160~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~1_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~22 ),
	.datab(\System_reset:reset_mod|sR_timer[4] ),
	.datac(\IO_SPACE:iospacemod|Mux160~0 ),
	.datad(\IO_SPACE:iospacemod|Mux157~21 ),
	.combout(\IO_SPACE:iospacemod|Mux160~1 ));
defparam \IO_SPACE:iospacemod|Mux160~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~1_I .lut_mask = "E455";
defparam \IO_SPACE:iospacemod|Mux160~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~2_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\IO_SPACE:iospacemod|sPWM_Frq[12] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[4] ),
	.datad(\IO_SPACE:iospacemod|Mux160~1 ),
	.combout(\IO_SPACE:iospacemod|Mux160~2 ));
defparam \IO_SPACE:iospacemod|Mux160~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~2_I .lut_mask = "DDA0";
defparam \IO_SPACE:iospacemod|Mux160~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~3_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[12] ),
	.datad(\IO_SPACE:iospacemod|Mux160~2 ),
	.combout(\IO_SPACE:iospacemod|Mux160~3 ));
defparam \IO_SPACE:iospacemod|Mux160~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~3_I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|Mux160~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~5_I (
	.datab(\IO_SPACE:iospacemod|Mux160~4 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\IO_SPACE:iospacemod|Mux160~3 ),
	.combout(\IO_SPACE:iospacemod|Mux160~5 ));
defparam \IO_SPACE:iospacemod|Mux160~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~5_I .lut_mask = "F030";
defparam \IO_SPACE:iospacemod|Mux160~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[4]~I (
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[4] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[4] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[4] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[4]~I .lut_mask = "BB88";
defparam \IO_SPACE:iospacemod|sEnc_MT2[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[12]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[12] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[12] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[12] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[12]~I .lut_mask = "DD88";
defparam \IO_SPACE:iospacemod|sEnc_MT2[12]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[12]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[12] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[12] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[12] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[12]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[12]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[12]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[12]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[12]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[12]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[20]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[20] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[20] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[20] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[20]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[20]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[20]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[20]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[20]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[20]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~10_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[4] ),
	.combout(\IO_SPACE:iospacemod|Mux160~10 ));
defparam \IO_SPACE:iospacemod|Mux160~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~10_I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|Mux160~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~11_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~9 ),
	.datab(\IO_SPACE:iospacemod|Mux157~8 ),
	.datac(\IO_SPACE:iospacemod|Mux160~10 ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[4] ),
	.combout(\IO_SPACE:iospacemod|Mux160~11 ));
defparam \IO_SPACE:iospacemod|Mux160~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~11_I .lut_mask = "D591";
defparam \IO_SPACE:iospacemod|Mux160~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~12_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~2 ),
	.datab(IO_Input12),
	.datac(IO_Input20),
	.datad(\IO_SPACE:iospacemod|Mux160~11 ),
	.combout(\IO_SPACE:iospacemod|Mux160~12 ));
defparam \IO_SPACE:iospacemod|Mux160~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~12_I .lut_mask = "F588";
defparam \IO_SPACE:iospacemod|Mux160~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~13_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~5 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[20] ),
	.datac(\IO_SPACE:iospacemod|Mux157~6 ),
	.datad(\IO_SPACE:iospacemod|Mux160~12 ),
	.combout(\IO_SPACE:iospacemod|Mux160~13 ));
defparam \IO_SPACE:iospacemod|Mux160~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~13_I .lut_mask = "E5E0";
defparam \IO_SPACE:iospacemod|Mux160~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[4]~I (
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[4] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[4] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[4] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[4]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[4]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[4]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[4]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[4]~I .lut_mask = "BB88";
defparam \IO_SPACE:iospacemod|sEnc_MT1[4]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[20]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[20] ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[20] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[20] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[20]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[20]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[20]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[20]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[20]~I .lut_mask = "E4E4";
defparam \IO_SPACE:iospacemod|sEnc_MT2[20]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[28]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[28] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[28] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[28]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[28]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[28]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[28]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[28]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[28]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[28]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[28] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[28] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[28]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[28]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[28]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[28]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[28]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[28]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[28]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|sDir ),
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[28] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[28] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[27]~31 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[28] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[28]~35 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[28]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[28]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[28]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[28]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[28]~I .lut_mask = "964D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[28]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[28]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[28] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[28] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[28] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[28]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[28]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[28]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[28]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[28]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[28]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[28]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT2[28] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[4] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[28] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[28]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[28]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[28]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[28]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[28]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[28]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[28]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[28] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[28] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[28]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[28]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[28]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[28]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[28]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[28]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[28]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[28] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[28] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[27]~29 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[28] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[28]~35 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[28]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[28]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[28]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[28]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[28]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[28]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[28]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[28] ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[28] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[28] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[28]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[28]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[28]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[28]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[28]~I .lut_mask = "CCAA";
defparam \IO_SPACE:iospacemod|sEnc_MT2[28]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~8_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~2 ),
	.datab(\IO_SPACE:iospacemod|Mux157~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[28] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[28] ),
	.combout(\IO_SPACE:iospacemod|Mux160~8 ));
defparam \IO_SPACE:iospacemod|Mux160~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~8_I .lut_mask = "BA98";
defparam \IO_SPACE:iospacemod|Mux160~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~9_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[4] ),
	.datab(\IO_SPACE:iospacemod|Mux157~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[20] ),
	.datad(\IO_SPACE:iospacemod|Mux160~8 ),
	.combout(\IO_SPACE:iospacemod|Mux160~9 ));
defparam \IO_SPACE:iospacemod|Mux160~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~9_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux160~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~14_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~5 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[12] ),
	.datac(\IO_SPACE:iospacemod|Mux160~13 ),
	.datad(\IO_SPACE:iospacemod|Mux160~9 ),
	.combout(\IO_SPACE:iospacemod|Mux160~14 ));
defparam \IO_SPACE:iospacemod|Mux160~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~14_I .lut_mask = "DAD0";
defparam \IO_SPACE:iospacemod|Mux160~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~15_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[12] ),
	.datac(\IO_SPACE:iospacemod|Mux160~14 ),
	.datad(\IO_SPACE:iospacemod|Mux161~0 ),
	.combout(\IO_SPACE:iospacemod|Mux160~15 ));
defparam \IO_SPACE:iospacemod|Mux160~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~15_I .lut_mask = "AAD8";
defparam \IO_SPACE:iospacemod|Mux160~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~16_I (
	.dataa(\IO_SPACE:iospacemod|soPin7_0[4] ),
	.datab(\IO_SPACE:iospacemod|Mux161~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[4] ),
	.datad(\IO_SPACE:iospacemod|Mux160~15 ),
	.combout(\IO_SPACE:iospacemod|Mux160~16 ));
defparam \IO_SPACE:iospacemod|Mux160~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~16_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux160~16_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux160~18_I (
	.dataa(\IO_SPACE:iospacemod|Mux160~17 ),
	.datab(\IO_SPACE:iospacemod|Mux160~7 ),
	.datac(\IO_SPACE:iospacemod|Mux160~5 ),
	.datad(\IO_SPACE:iospacemod|Mux160~16 ),
	.combout(\IO_SPACE:iospacemod|Mux160~18 ));
defparam \IO_SPACE:iospacemod|Mux160~18_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux160~18_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~18_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux160~18_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux160~18_I .lut_mask = "FDF5";
defparam \IO_SPACE:iospacemod|Mux160~18_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[4]~I (
	.clk(__ALT_INV__nRD),
	.dataa(\IO_SPACE:iospacemod|IO_DAT_RD[4] ),
	.datab(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux160~18 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[4] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[4] ));
defparam \SRAM_IO:sramIOmod|iDATA[4]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[4]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[4]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[4]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[4]~I .lut_mask = "EE22";
defparam \SRAM_IO:sramIOmod|iDATA[4]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[5]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[5] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[5] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[5] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[5]~I .lut_mask = "DD88";
defparam \IO_SPACE:iospacemod|sEnc_MT2[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[13]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[13] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[13] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[13] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[13]~I .lut_mask = "EE44";
defparam \IO_SPACE:iospacemod|sEnc_MT2[13]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[21]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[21] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[21] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[21] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[21]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[21]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[21]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[21]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[21]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[21]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[13]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[13] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[13] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[13] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[13]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[13]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[13]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[13]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[13]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[13]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~9_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|soPin15_8[5] ),
	.combout(\IO_SPACE:iospacemod|Mux161~9 ));
defparam \IO_SPACE:iospacemod|Mux161~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~9_I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|Mux161~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~10_I (
	.dataa(\IO_SPACE:iospacemod|sSeg_LED[5] ),
	.datab(\IO_SPACE:iospacemod|Mux161~9 ),
	.datac(\IO_SPACE:iospacemod|Mux157~9 ),
	.datad(\IO_SPACE:iospacemod|Mux157~8 ),
	.combout(\IO_SPACE:iospacemod|Mux161~10 ));
defparam \IO_SPACE:iospacemod|Mux161~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~10_I .lut_mask = "CA0F";
defparam \IO_SPACE:iospacemod|Mux161~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~11_I (
	.dataa(IO_Input21),
	.datab(\IO_SPACE:iospacemod|Mux157~2 ),
	.datac(IO_Input13),
	.datad(\IO_SPACE:iospacemod|Mux161~10 ),
	.combout(\IO_SPACE:iospacemod|Mux161~11 ));
defparam \IO_SPACE:iospacemod|Mux161~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~11_I .lut_mask = "BBC0";
defparam \IO_SPACE:iospacemod|Mux161~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[5]~I (
	.datab(\QuadDecToDIRPulse:qemod1|EncVal[5] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[5] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[5] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[5]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[5]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[5]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[5]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[5]~I .lut_mask = "CCF0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[5]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[21]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[21] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[21] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[21] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[21]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[21]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[21]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[21]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[21]~I .lut_mask = "DD88";
defparam \IO_SPACE:iospacemod|sEnc_MT2[21]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[29]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[29] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.datad(CPLD_INT),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[29] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[29]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[29]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[29]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[29]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[29]~I .lut_mask = "AC00";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[29]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[29]~I (
	.clk(Clk),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT1[29] ),
	.datad(CPLD_INT),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[29] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[29]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[29]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[29]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[29]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[29]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[29]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[29]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[29] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[29] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[28]~35 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[29] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[29]~45 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[29]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[29]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[29]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[29]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[29]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod1|EncVal[29]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[29]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[29] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[29] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[29] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[29]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[29]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[29]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[29]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[29]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[29]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[29]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[5] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[29] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[29] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[29]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[29]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[29]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[29]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[29]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[29]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[29]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[29] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[29] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[29]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[29]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[29]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[29]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[29]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[29]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[29]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[29] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[29] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[28]~35 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[29] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[29]~43 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[29]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[29]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[29]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[29]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[29]~I .lut_mask = "694D";
defparam \QuadDecToDIRPulse:qemod2|EncVal[29]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[29]~I (
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[29] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[29] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[29] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[29]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[29]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[29]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[29]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[29]~I .lut_mask = "AACC";
defparam \IO_SPACE:iospacemod|sEnc_MT2[29]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~7_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~1 ),
	.datab(\IO_SPACE:iospacemod|Mux157~2 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[29] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[29] ),
	.combout(\IO_SPACE:iospacemod|Mux161~7 ));
defparam \IO_SPACE:iospacemod|Mux161~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~7_I .lut_mask = "DC98";
defparam \IO_SPACE:iospacemod|Mux161~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~8_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[5] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[21] ),
	.datac(\IO_SPACE:iospacemod|Mux157~1 ),
	.datad(\IO_SPACE:iospacemod|Mux161~7 ),
	.combout(\IO_SPACE:iospacemod|Mux161~8 ));
defparam \IO_SPACE:iospacemod|Mux161~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~8_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux161~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~12_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~6 ),
	.datab(\IO_SPACE:iospacemod|Mux157~5 ),
	.datac(\IO_SPACE:iospacemod|Mux161~11 ),
	.datad(\IO_SPACE:iospacemod|Mux161~8 ),
	.combout(\IO_SPACE:iospacemod|Mux161~12 ));
defparam \IO_SPACE:iospacemod|Mux161~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~12_I .lut_mask = "DC98";
defparam \IO_SPACE:iospacemod|Mux161~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~13_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[21] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[13] ),
	.datac(\IO_SPACE:iospacemod|Mux157~6 ),
	.datad(\IO_SPACE:iospacemod|Mux161~12 ),
	.combout(\IO_SPACE:iospacemod|Mux161~13 ));
defparam \IO_SPACE:iospacemod|Mux161~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~13_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux161~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~14_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[13] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\IO_SPACE:iospacemod|Mux161~0 ),
	.datad(\IO_SPACE:iospacemod|Mux161~13 ),
	.combout(\IO_SPACE:iospacemod|Mux161~14 ));
defparam \IO_SPACE:iospacemod|Mux161~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~14_I .lut_mask = "CBC8";
defparam \IO_SPACE:iospacemod|Mux161~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~15_I (
	.dataa(\IO_SPACE:iospacemod|soPin7_0[5] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[5] ),
	.datac(\IO_SPACE:iospacemod|Mux161~0 ),
	.datad(\IO_SPACE:iospacemod|Mux161~14 ),
	.combout(\IO_SPACE:iospacemod|Mux161~15 ));
defparam \IO_SPACE:iospacemod|Mux161~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~15_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux161~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~2_I (
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[5] ),
	.combout(\IO_SPACE:iospacemod|Mux161~2 ));
defparam \IO_SPACE:iospacemod|Mux161~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~2_I .lut_mask = "FF0F";
defparam \IO_SPACE:iospacemod|Mux161~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~3_I (
	.dataa(\IO_SPACE:iospacemod|Mux161~2 ),
	.datab(\System_reset:reset_mod|sR_timer[5] ),
	.datac(\IO_SPACE:iospacemod|Mux157~21 ),
	.datad(\IO_SPACE:iospacemod|Mux157~22 ),
	.combout(\IO_SPACE:iospacemod|Mux161~3 ));
defparam \IO_SPACE:iospacemod|Mux161~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~3_I .lut_mask = "A0CF";
defparam \IO_SPACE:iospacemod|Mux161~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~4_I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Frq[13] ),
	.datab(\IO_SPACE:iospacemod|sPWM_Duty[5] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datad(\IO_SPACE:iospacemod|Mux161~3 ),
	.combout(\IO_SPACE:iospacemod|Mux161~4 ));
defparam \IO_SPACE:iospacemod|Mux161~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~4_I .lut_mask = "AFC0";
defparam \IO_SPACE:iospacemod|Mux161~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\IO_SPACE:iospacemod|sPWM_Duty[13] ),
	.datad(\IO_SPACE:iospacemod|Mux161~4 ),
	.combout(\IO_SPACE:iospacemod|Mux161~5 ));
defparam \IO_SPACE:iospacemod|Mux161~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~5_I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|Mux161~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~6_I (
	.datab(\IO_SPACE:iospacemod|Mux160~4 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\IO_SPACE:iospacemod|Mux161~5 ),
	.combout(\IO_SPACE:iospacemod|Mux161~6 ));
defparam \IO_SPACE:iospacemod|Mux161~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~6_I .lut_mask = "F030";
defparam \IO_SPACE:iospacemod|Mux161~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux161~16_I (
	.dataa(\IO_SPACE:iospacemod|Mux160~7 ),
	.datab(\IO_SPACE:iospacemod|Mux160~17 ),
	.datac(\IO_SPACE:iospacemod|Mux161~15 ),
	.datad(\IO_SPACE:iospacemod|Mux161~6 ),
	.combout(\IO_SPACE:iospacemod|Mux161~16 ));
defparam \IO_SPACE:iospacemod|Mux161~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux161~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux161~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux161~16_I .lut_mask = "FFB3";
defparam \IO_SPACE:iospacemod|Mux161~16_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[5]~I (
	.clk(__ALT_INV__nRD),
	.dataa(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datac(\IO_SPACE:iospacemod|IO_DAT_RD[5] ),
	.datad(\IO_SPACE:iospacemod|Mux161~16 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[5] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[5] ));
defparam \SRAM_IO:sramIOmod|iDATA[5]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[5]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[5]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[5]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[5]~I .lut_mask = "FA50";
defparam \SRAM_IO:sramIOmod|iDATA[5]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|Mux163~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\IO_SPACE:iospacemod|Mux160~6 ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|Mux163~0 ));
defparam \IO_SPACE:iospacemod|Mux163~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~0_I .lut_mask = "A222";
defparam \IO_SPACE:iospacemod|Mux163~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[14]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[14] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[14] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[14] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[14]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[14]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[14]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[14]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[14]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[14]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[6]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[6] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[6] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[6] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[6]~I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~0_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[14] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[6] ),
	.combout(\IO_SPACE:iospacemod|Mux162~0 ));
defparam \IO_SPACE:iospacemod|Mux162~0_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~0_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~0_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~0_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~0_I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|Mux162~0_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~1_I (
	.dataa(\IO_SPACE:iospacemod|Mux161~1 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\IO_SPACE:iospacemod|Mux163~0 ),
	.datad(\IO_SPACE:iospacemod|Mux162~0 ),
	.combout(\IO_SPACE:iospacemod|Mux162~1 ));
defparam \IO_SPACE:iospacemod|Mux162~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~1_I .lut_mask = "F0D0";
defparam \IO_SPACE:iospacemod|Mux162~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~2_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[6] ),
	.combout(\IO_SPACE:iospacemod|Mux162~2 ));
defparam \IO_SPACE:iospacemod|Mux162~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~2_I .lut_mask = "FF55";
defparam \IO_SPACE:iospacemod|Mux162~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~1_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux163~1 ));
defparam \IO_SPACE:iospacemod|Mux163~1_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~1_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~1_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~1_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~1_I .lut_mask = "CCC8";
defparam \IO_SPACE:iospacemod|Mux163~1_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~2_I (
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.combout(\IO_SPACE:iospacemod|Mux163~2 ));
defparam \IO_SPACE:iospacemod|Mux163~2_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~2_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~2_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~2_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~2_I .lut_mask = "FFCF";
defparam \IO_SPACE:iospacemod|Mux163~2_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~3_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\IO_SPACE:iospacemod|Mux163~1 ),
	.datad(\IO_SPACE:iospacemod|Mux163~2 ),
	.combout(\IO_SPACE:iospacemod|Mux163~3 ));
defparam \IO_SPACE:iospacemod|Mux163~3_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~3_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~3_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~3_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~3_I .lut_mask = "00F5";
defparam \IO_SPACE:iospacemod|Mux163~3_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~10_I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Duty[6] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.combout(\IO_SPACE:iospacemod|Mux162~10 ));
defparam \IO_SPACE:iospacemod|Mux162~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~10_I .lut_mask = "F8FF";
defparam \IO_SPACE:iospacemod|Mux162~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[14]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[14] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[14] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[14] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[14]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[14]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[14]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[14]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[14]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[14]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[22]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[22] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[22] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[22] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[22]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[22]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[22]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[22]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[22]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[22]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~5_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux163~5 ));
defparam \IO_SPACE:iospacemod|Mux163~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~5_I .lut_mask = "DADF";
defparam \IO_SPACE:iospacemod|Mux163~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~4_I (
	.dataa(\IO_SPACE:iospacemod|soPin7_0[6] ),
	.datab(\IO_SPACE:iospacemod|sSeg_LED[6] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.combout(\IO_SPACE:iospacemod|Mux162~4 ));
defparam \IO_SPACE:iospacemod|Mux162~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~4_I .lut_mask = "0FAC";
defparam \IO_SPACE:iospacemod|Mux162~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~4_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux163~4 ));
defparam \IO_SPACE:iospacemod|Mux163~4_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~4_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~4_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~4_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~4_I .lut_mask = "0AAA";
defparam \IO_SPACE:iospacemod|Mux163~4_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~5_I (
	.dataa(\IO_SPACE:iospacemod|Mux162~4 ),
	.datab(\IO_SPACE:iospacemod|Mux162~3 ),
	.datac(IO_Input22),
	.datad(\IO_SPACE:iospacemod|Mux163~4 ),
	.combout(\IO_SPACE:iospacemod|Mux162~5 ));
defparam \IO_SPACE:iospacemod|Mux162~5_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~5_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~5_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~5_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~5_I .lut_mask = "D8AA";
defparam \IO_SPACE:iospacemod|Mux162~5_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[6]~I (
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[6] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[6] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[6] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[6]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[6]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[6]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[6]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[6]~I .lut_mask = "BB88";
defparam \IO_SPACE:iospacemod|sEnc_MT1[6]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[22]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datab(\QuadDecToDIRPulse:qemod2|EncVal[22] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[22] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[22] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[22]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[22]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[22]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[22]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[22]~I .lut_mask = "DD88";
defparam \IO_SPACE:iospacemod|sEnc_MT2[22]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[30]~I (
	.dataa(\IO_SPACE:iospacemod|sWrVal_MT1[30] ),
	.datab(CPLD_INT),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[30] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[30]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[30]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[30]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[30]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[30]~I .lut_mask = "C088";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[30]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[30]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[30] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[30] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[30]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[30]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[30]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[30]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[30]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT1[30]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[30]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[30] ),
	.datab(\QuadDecToDIRPulse:qemod1|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[30] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[29]~45 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[30] ),
	.cout(\QuadDecToDIRPulse:qemod1|EncVal[30]~55 ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[30]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod1|EncVal[30]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[30]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[30]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[30]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod1|EncVal[30]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[30]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[30] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[30] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[30] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[30]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[30]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[30]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[30]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[30]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[30]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[30]~I (
	.dataa(\SRAM_IO:sramIOmod|IO_DAT_WR[6] ),
	.datab(CPLD_INT),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[30] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[30] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[30]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[30]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[30]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[30]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[30]~I .lut_mask = "88C0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[30]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[30]~I (
	.clk(Clk),
	.dataa(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[30] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[30] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[30]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[30]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[30]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[30]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[30]~I .lut_mask = "AA00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[30]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[30]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[30] ),
	.datab(\QuadDecToDIRPulse:qemod2|sDir ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[30] ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[29]~43 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[30] ),
	.cout(\QuadDecToDIRPulse:qemod2|EncVal[30]~53 ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[30]~I .operation_mode = "arithmetic";
defparam \QuadDecToDIRPulse:qemod2|EncVal[30]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[30]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[30]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[30]~I .lut_mask = "962B";
defparam \QuadDecToDIRPulse:qemod2|EncVal[30]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[30]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[30] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[30] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[30] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[30]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[30]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[30]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[30]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[30]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[30]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~6_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~1 ),
	.datab(\IO_SPACE:iospacemod|Mux157~2 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[30] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[30] ),
	.combout(\IO_SPACE:iospacemod|Mux162~6 ));
defparam \IO_SPACE:iospacemod|Mux162~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~6_I .lut_mask = "DC98";
defparam \IO_SPACE:iospacemod|Mux162~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~7_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[6] ),
	.datab(\IO_SPACE:iospacemod|Mux157~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[22] ),
	.datad(\IO_SPACE:iospacemod|Mux162~6 ),
	.combout(\IO_SPACE:iospacemod|Mux162~7 ));
defparam \IO_SPACE:iospacemod|Mux162~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~7_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux162~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~8_I (
	.dataa(\IO_SPACE:iospacemod|Mux163~5 ),
	.datab(\IO_SPACE:iospacemod|Mux157~5 ),
	.datac(\IO_SPACE:iospacemod|Mux162~5 ),
	.datad(\IO_SPACE:iospacemod|Mux162~7 ),
	.combout(\IO_SPACE:iospacemod|Mux162~8 ));
defparam \IO_SPACE:iospacemod|Mux162~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~8_I .lut_mask = "B931";
defparam \IO_SPACE:iospacemod|Mux162~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~9_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[14] ),
	.datab(\IO_SPACE:iospacemod|Mux157~6 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[22] ),
	.datad(\IO_SPACE:iospacemod|Mux162~8 ),
	.combout(\IO_SPACE:iospacemod|Mux162~9 ));
defparam \IO_SPACE:iospacemod|Mux162~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~9_I .lut_mask = "F388";
defparam \IO_SPACE:iospacemod|Mux162~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~11_I (
	.dataa(\IO_SPACE:iospacemod|Mux163~2 ),
	.datab(\IO_SPACE:iospacemod|Mux162~10 ),
	.datac(\IO_SPACE:iospacemod|Mux163~1 ),
	.datad(\IO_SPACE:iospacemod|Mux162~9 ),
	.combout(\IO_SPACE:iospacemod|Mux162~11 ));
defparam \IO_SPACE:iospacemod|Mux162~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~11_I .lut_mask = "8F85";
defparam \IO_SPACE:iospacemod|Mux162~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~12_I (
	.dataa(\IO_SPACE:iospacemod|Mux162~2 ),
	.datab(\System_reset:reset_mod|sR_timer[6] ),
	.datac(\IO_SPACE:iospacemod|Mux163~3 ),
	.datad(\IO_SPACE:iospacemod|Mux162~11 ),
	.combout(\IO_SPACE:iospacemod|Mux162~12 ));
defparam \IO_SPACE:iospacemod|Mux162~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~12_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux162~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux162~13_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datab(\IO_SPACE:iospacemod|Mux159~2 ),
	.datac(\IO_SPACE:iospacemod|Mux162~1 ),
	.datad(\IO_SPACE:iospacemod|Mux162~12 ),
	.combout(\IO_SPACE:iospacemod|Mux162~13 ));
defparam \IO_SPACE:iospacemod|Mux162~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux162~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux162~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux162~13_I .lut_mask = "F7F3";
defparam \IO_SPACE:iospacemod|Mux162~13_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[6]~I (
	.clk(__ALT_INV__nRD),
	.datab(\IO_SPACE:iospacemod|IO_DAT_RD[6] ),
	.datac(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux162~13 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[6] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[6] ));
defparam \SRAM_IO:sramIOmod|iDATA[6]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[6]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[6]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[6]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[6]~I .lut_mask = "FC0C";
defparam \SRAM_IO:sramIOmod|iDATA[6]~I .output_mode = "reg_and_comb";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[15]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[15] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[15] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[15] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[15]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[15]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[15]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[15]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[15]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT2[15]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[7]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\QuadDecToDIRPulse:qemod2|EncVal[7] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[7] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[7] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[7]~I .lut_mask = "F5A0";
defparam \IO_SPACE:iospacemod|sEnc_MT2[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~6_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[15] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[7] ),
	.combout(\IO_SPACE:iospacemod|Mux163~6 ));
defparam \IO_SPACE:iospacemod|Mux163~6_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~6_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~6_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~6_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~6_I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|Mux163~6_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~7_I (
	.dataa(\IO_SPACE:iospacemod|Mux161~1 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[6] ),
	.datac(\IO_SPACE:iospacemod|Mux163~0 ),
	.datad(\IO_SPACE:iospacemod|Mux163~6 ),
	.combout(\IO_SPACE:iospacemod|Mux163~7 ));
defparam \IO_SPACE:iospacemod|Mux163~7_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~7_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~7_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~7_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~7_I .lut_mask = "F0D0";
defparam \IO_SPACE:iospacemod|Mux163~7_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~8_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.datad(\IO_SPACE:iospacemod|sPWM_Frq[7] ),
	.combout(\IO_SPACE:iospacemod|Mux163~8 ));
defparam \IO_SPACE:iospacemod|Mux163~8_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~8_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~8_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~8_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~8_I .lut_mask = "FF55";
defparam \IO_SPACE:iospacemod|Mux163~8_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~16_I (
	.dataa(\IO_SPACE:iospacemod|sPWM_Duty[7] ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[5] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux163~16 ));
defparam \IO_SPACE:iospacemod|Mux163~16_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~16_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~16_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~16_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~16_I .lut_mask = "EFCF";
defparam \IO_SPACE:iospacemod|Mux163~16_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[23]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[23] ),
	.datad(\QuadDecToDIRPulse:qemod1|EncVal[23] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[23] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[23]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[23]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[23]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[23]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[23]~I .lut_mask = "FC30";
defparam \IO_SPACE:iospacemod|sEnc_MT1[23]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[15]~I (
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[15] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT1[15] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[15] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[15]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[15]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[15]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[15]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[15]~I .lut_mask = "F3C0";
defparam \IO_SPACE:iospacemod|sEnc_MT1[15]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[23]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[23] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[23] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[23] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[23]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[23]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[23]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[23]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[23]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[23]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[7]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[7] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[7] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[7] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[7]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[7]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[7]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[7]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[7]~I .lut_mask = "E2E2";
defparam \IO_SPACE:iospacemod|sEnc_MT1[7]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT1[31]~I (
	.dataa(CPLD_INT),
	.datab(\IO_SPACE:iospacemod|sWrVal_MT1[31] ),
	.datac(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[24]~2 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT1[31] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT1[31]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[31]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[31]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[31]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[31]~I .lut_mask = "A088";
defparam \IO_SPACE:iospacemod|sWrVal_MT1[31]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT1[31]~I (
	.clk(Clk),
	.datac(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT1[31] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT1[31] ));
defparam \IO_SPACE:iospacemod|WrVal_MT1[31]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT1[31]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[31]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT1[31]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT1[31]~I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|WrVal_MT1[31]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod1|EncVal[31]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod1|EncVal[31] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT1[31] ),
	.datad(\QuadDecToDIRPulse:qemod1|sDir ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod1|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod1|P ),
	.cin(\QuadDecToDIRPulse:qemod1|EncVal[30]~55 ),
	.regout(\QuadDecToDIRPulse:qemod1|EncVal[31] ));
defparam \QuadDecToDIRPulse:qemod1|EncVal[31]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod1|EncVal[31]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[31]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod1|EncVal[31]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod1|EncVal[31]~I .lut_mask = "5AA5";
defparam \QuadDecToDIRPulse:qemod1|EncVal[31]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT1[31]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[31] ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT1[0]~0 ),
	.datac(\QuadDecToDIRPulse:qemod1|EncVal[31] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT1[31] ));
defparam \IO_SPACE:iospacemod|sEnc_MT1[31]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT1[31]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[31]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT1[31]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT1[31]~I .lut_mask = "E2E2";
defparam \IO_SPACE:iospacemod|sEnc_MT1[31]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|sWrVal_MT2[31]~I (
	.dataa(CPLD_INT),
	.datab(\SRAM_IO:sramIOmod|IO_DAT_WR[7] ),
	.datac(\IO_SPACE:iospacemod|sWrVal_MT2[31] ),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[24]~6 ),
	.combout(\IO_SPACE:iospacemod|sWrVal_MT2[31] ));
defparam \IO_SPACE:iospacemod|sWrVal_MT2[31]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[31]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[31]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[31]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[31]~I .lut_mask = "88A0";
defparam \IO_SPACE:iospacemod|sWrVal_MT2[31]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|WrVal_MT2[31]~I (
	.clk(Clk),
	.datab(CPLD_INT),
	.datad(\IO_SPACE:iospacemod|sWrVal_MT2[31] ),
	.aclr(gnd),
	.regout(\IO_SPACE:iospacemod|WrVal_MT2[31] ));
defparam \IO_SPACE:iospacemod|WrVal_MT2[31]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|WrVal_MT2[31]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[31]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|WrVal_MT2[31]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|WrVal_MT2[31]~I .lut_mask = "CC00";
defparam \IO_SPACE:iospacemod|WrVal_MT2[31]~I .output_mode = "reg_only";

maxv_lcell \QuadDecToDIRPulse:qemod2|EncVal[31]~I (
	.clk(Clk),
	.dataa(\QuadDecToDIRPulse:qemod2|EncVal[31] ),
	.datac(\IO_SPACE:iospacemod|WrVal_MT2[31] ),
	.datad(\QuadDecToDIRPulse:qemod2|sDir ),
	.aclr(gnd),
	.aload(\QuadDecToDIRPulse:qemod2|enc_count~0 ),
	.ena(\QuadDecToDIRPulse:qemod2|P ),
	.cin(\QuadDecToDIRPulse:qemod2|EncVal[30]~53 ),
	.regout(\QuadDecToDIRPulse:qemod2|EncVal[31] ));
defparam \QuadDecToDIRPulse:qemod2|EncVal[31]~I .operation_mode = "normal";
defparam \QuadDecToDIRPulse:qemod2|EncVal[31]~I .synch_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[31]~I .register_cascade_mode = "off";
defparam \QuadDecToDIRPulse:qemod2|EncVal[31]~I .sum_lutc_input = "cin";
defparam \QuadDecToDIRPulse:qemod2|EncVal[31]~I .lut_mask = "5AA5";
defparam \QuadDecToDIRPulse:qemod2|EncVal[31]~I .output_mode = "reg_only";

maxv_lcell \IO_SPACE:iospacemod|sEnc_MT2[31]~I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT2[1]~1 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT2[31] ),
	.datad(\QuadDecToDIRPulse:qemod2|EncVal[31] ),
	.combout(\IO_SPACE:iospacemod|sEnc_MT2[31] ));
defparam \IO_SPACE:iospacemod|sEnc_MT2[31]~I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|sEnc_MT2[31]~I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[31]~I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|sEnc_MT2[31]~I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|sEnc_MT2[31]~I .lut_mask = "FA50";
defparam \IO_SPACE:iospacemod|sEnc_MT2[31]~I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~12_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~1 ),
	.datab(\IO_SPACE:iospacemod|Mux157~2 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[31] ),
	.datad(\IO_SPACE:iospacemod|sEnc_MT2[31] ),
	.combout(\IO_SPACE:iospacemod|Mux163~12 ));
defparam \IO_SPACE:iospacemod|Mux163~12_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~12_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~12_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~12_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~12_I .lut_mask = "DC98";
defparam \IO_SPACE:iospacemod|Mux163~12_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~13_I (
	.dataa(\IO_SPACE:iospacemod|Mux157~1 ),
	.datab(\IO_SPACE:iospacemod|sEnc_MT2[23] ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[7] ),
	.datad(\IO_SPACE:iospacemod|Mux163~12 ),
	.combout(\IO_SPACE:iospacemod|Mux163~13 ));
defparam \IO_SPACE:iospacemod|Mux163~13_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~13_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~13_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~13_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~13_I .lut_mask = "DDA0";
defparam \IO_SPACE:iospacemod|Mux163~13_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~9_I (
	.datac(\IO_SPACE:iospacemod|soPin15_8[7] ),
	.datad(\SRAM_IO:sramIOmod|IO_ADDR[0] ),
	.combout(\IO_SPACE:iospacemod|Mux163~9 ));
defparam \IO_SPACE:iospacemod|Mux163~9_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~9_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~9_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~9_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~9_I .lut_mask = "F000";
defparam \IO_SPACE:iospacemod|Mux163~9_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~10_I (
	.dataa(\SRAM_IO:sramIOmod|IO_ADDR[1] ),
	.datab(\IO_SPACE:iospacemod|soPin7_0[7] ),
	.datac(\SRAM_IO:sramIOmod|IO_ADDR[2] ),
	.datad(\IO_SPACE:iospacemod|sSeg_LED[7] ),
	.combout(\IO_SPACE:iospacemod|Mux163~10 ));
defparam \IO_SPACE:iospacemod|Mux163~10_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~10_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~10_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~10_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~10_I .lut_mask = "4F4A";
defparam \IO_SPACE:iospacemod|Mux163~10_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~11_I (
	.dataa(\IO_SPACE:iospacemod|Mux163~9 ),
	.datab(IO_Input23),
	.datac(\IO_SPACE:iospacemod|Mux163~4 ),
	.datad(\IO_SPACE:iospacemod|Mux163~10 ),
	.combout(\IO_SPACE:iospacemod|Mux163~11 ));
defparam \IO_SPACE:iospacemod|Mux163~11_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~11_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~11_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~11_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~11_I .lut_mask = "AFC0";
defparam \IO_SPACE:iospacemod|Mux163~11_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~14_I (
	.dataa(\IO_SPACE:iospacemod|Mux163~5 ),
	.datab(\IO_SPACE:iospacemod|Mux157~5 ),
	.datac(\IO_SPACE:iospacemod|Mux163~13 ),
	.datad(\IO_SPACE:iospacemod|Mux163~11 ),
	.combout(\IO_SPACE:iospacemod|Mux163~14 ));
defparam \IO_SPACE:iospacemod|Mux163~14_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~14_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~14_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~14_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~14_I .lut_mask = "B391";
defparam \IO_SPACE:iospacemod|Mux163~14_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~15_I (
	.dataa(\IO_SPACE:iospacemod|sEnc_MT1[23] ),
	.datab(\IO_SPACE:iospacemod|Mux157~6 ),
	.datac(\IO_SPACE:iospacemod|sEnc_MT1[15] ),
	.datad(\IO_SPACE:iospacemod|Mux163~14 ),
	.combout(\IO_SPACE:iospacemod|Mux163~15 ));
defparam \IO_SPACE:iospacemod|Mux163~15_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~15_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~15_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~15_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~15_I .lut_mask = "BBC0";
defparam \IO_SPACE:iospacemod|Mux163~15_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~17_I (
	.dataa(\IO_SPACE:iospacemod|Mux163~2 ),
	.datab(\IO_SPACE:iospacemod|Mux163~16 ),
	.datac(\IO_SPACE:iospacemod|Mux163~1 ),
	.datad(\IO_SPACE:iospacemod|Mux163~15 ),
	.combout(\IO_SPACE:iospacemod|Mux163~17 ));
defparam \IO_SPACE:iospacemod|Mux163~17_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~17_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~17_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~17_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~17_I .lut_mask = "8F85";
defparam \IO_SPACE:iospacemod|Mux163~17_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~18_I (
	.dataa(\IO_SPACE:iospacemod|Mux163~8 ),
	.datab(\System_reset:reset_mod|sR_timer[7] ),
	.datac(\IO_SPACE:iospacemod|Mux163~3 ),
	.datad(\IO_SPACE:iospacemod|Mux163~17 ),
	.combout(\IO_SPACE:iospacemod|Mux163~18 ));
defparam \IO_SPACE:iospacemod|Mux163~18_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~18_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~18_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~18_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~18_I .lut_mask = "CFA0";
defparam \IO_SPACE:iospacemod|Mux163~18_I .output_mode = "comb_only";

maxv_lcell \IO_SPACE:iospacemod|Mux163~19_I (
	.dataa(\IO_SPACE:iospacemod|Mux159~2 ),
	.datab(\SRAM_IO:sramIOmod|IO_ADDR[3] ),
	.datac(\IO_SPACE:iospacemod|Mux163~7 ),
	.datad(\IO_SPACE:iospacemod|Mux163~18 ),
	.combout(\IO_SPACE:iospacemod|Mux163~19 ));
defparam \IO_SPACE:iospacemod|Mux163~19_I .operation_mode = "normal";
defparam \IO_SPACE:iospacemod|Mux163~19_I .synch_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~19_I .register_cascade_mode = "off";
defparam \IO_SPACE:iospacemod|Mux163~19_I .sum_lutc_input = "datac";
defparam \IO_SPACE:iospacemod|Mux163~19_I .lut_mask = "F7F5";
defparam \IO_SPACE:iospacemod|Mux163~19_I .output_mode = "comb_only";

maxv_lcell \SRAM_IO:sramIOmod|iDATA[7]~I (
	.clk(__ALT_INV__nRD),
	.dataa(\IO_SPACE:iospacemod|IO_DAT_RD[7] ),
	.datab(\IO_SPACE:iospacemod|IO_DAT_RD[7]~0 ),
	.datad(\IO_SPACE:iospacemod|Mux163~19 ),
	.aclr(__ALT_INV__CPLD_INT),
	.ena(__ALT_INV__nCS),
	.combout(\IO_SPACE:iospacemod|IO_DAT_RD[7] ),
	.regout(\SRAM_IO:sramIOmod|iDATA[7] ));
defparam \SRAM_IO:sramIOmod|iDATA[7]~I .operation_mode = "normal";
defparam \SRAM_IO:sramIOmod|iDATA[7]~I .synch_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[7]~I .register_cascade_mode = "off";
defparam \SRAM_IO:sramIOmod|iDATA[7]~I .sum_lutc_input = "datac";
defparam \SRAM_IO:sramIOmod|iDATA[7]~I .lut_mask = "EE22";
defparam \SRAM_IO:sramIOmod|iDATA[7]~I .output_mode = "reg_and_comb";

assign ENC_1_PS = \QuadDecToDIRPulse:qemod1|PS ;

assign ENC_1_DIR = \QuadDecToDIRPulse:qemod1|sDir ;

assign ENC_1_INX = ENC_1_N;

assign ENC_2_PS = \QuadDecToDIRPulse:qemod2|PS ;

assign ENC_2_DIR = \QuadDecToDIRPulse:qemod2|sDir ;

assign ENC_2_INX = ENC_2_N;

assign CAN1_TXD = CC_CAN1_TXD;

assign CAN2_TXD = CC_CAN2_TXD;

maxv_io \CC_CAN1_RXD~I (
	.datain(CAN1_RXD),
	.oe(EN_EDIF_CAN),
	.padio(CC_CAN1_RXD));
defparam \CC_CAN1_RXD~I .operation_mode = "output";

assign CC_CAN2_RXD = CAN2_RXD;

assign FPGA_OK = \PWM_Module:pwm_mod|PWM ;

assign FAN_PWM = \PWM_Module:pwm_mod|PWM ;

assign LED_PWM = \PWM_Module:pwm_mod|PWM ;

assign PIZZA_CALIBRATION = \IO_SPACE:iospacemod|Pizza_Cali ;

assign ENC_ERR = \PWM_Module:pwm_mod|PWM ;

assign RST = \System_reset:reset_mod|HW_Reset ;

assign IO_Output[0] = \IO_SPACE:iospacemod|oPin7_0[0] ;

assign IO_Output[1] = \IO_SPACE:iospacemod|oPin7_0[1] ;

assign IO_Output[2] = \IO_SPACE:iospacemod|oPin7_0[2] ;

assign IO_Output[3] = \IO_SPACE:iospacemod|oPin7_0[3] ;

assign IO_Output[4] = \IO_SPACE:iospacemod|oPin7_0[4] ;

assign IO_Output[5] = \IO_SPACE:iospacemod|oPin7_0[5] ;

assign IO_Output[6] = \IO_SPACE:iospacemod|oPin7_0[6] ;

assign IO_Output[7] = \IO_SPACE:iospacemod|oPin7_0[7] ;

assign IO_Output[8] = \IO_SPACE:iospacemod|oPin15_8[0] ;

assign IO_Output[9] = \IO_SPACE:iospacemod|oPin15_8[1] ;

assign IO_Output[10] = \IO_SPACE:iospacemod|oPin15_8[2] ;

assign IO_Output[11] = \IO_SPACE:iospacemod|oPin15_8[3] ;

assign IO_Output[12] = \IO_SPACE:iospacemod|oPin15_8[4] ;

assign IO_Output[13] = \IO_SPACE:iospacemod|oPin15_8[5] ;

assign IO_Output[14] = \IO_SPACE:iospacemod|oPin15_8[6] ;

assign IO_Output[15] = \IO_SPACE:iospacemod|oPin15_8[7] ;

assign IO_Output[16] = \IO_SPACE:iospacemod|oPin23_16 ;

assign Seg_LED[0] = \IO_SPACE:iospacemod|Seg_LED[0] ;

assign Seg_LED[1] = \IO_SPACE:iospacemod|Seg_LED[1] ;

assign Seg_LED[2] = \IO_SPACE:iospacemod|Seg_LED[2] ;

assign Seg_LED[3] = \IO_SPACE:iospacemod|Seg_LED[3] ;

assign Seg_LED[4] = \IO_SPACE:iospacemod|Seg_LED[4] ;

assign Seg_LED[5] = \IO_SPACE:iospacemod|Seg_LED[5] ;

assign Seg_LED[6] = \IO_SPACE:iospacemod|Seg_LED[6] ;

assign Seg_LED[7] = \IO_SPACE:iospacemod|Seg_LED[7] ;

endmodule
