// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s_HH_
#define _dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s.h"

namespace ap_rtl {

struct dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s : public sc_module {
    // Port declarations 250
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<16> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_8_V_dout;
    sc_in< sc_logic > data_stream_V_data_8_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_8_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_9_V_dout;
    sc_in< sc_logic > data_stream_V_data_9_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_9_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_10_V_dout;
    sc_in< sc_logic > data_stream_V_data_10_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_10_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_11_V_dout;
    sc_in< sc_logic > data_stream_V_data_11_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_11_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_12_V_dout;
    sc_in< sc_logic > data_stream_V_data_12_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_12_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_13_V_dout;
    sc_in< sc_logic > data_stream_V_data_13_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_13_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_14_V_dout;
    sc_in< sc_logic > data_stream_V_data_14_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_14_V_read;
    sc_in< sc_lv<16> > data_stream_V_data_15_V_dout;
    sc_in< sc_logic > data_stream_V_data_15_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_15_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_16_V_din;
    sc_in< sc_logic > res_stream_V_data_16_V_full_n;
    sc_out< sc_logic > res_stream_V_data_16_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_17_V_din;
    sc_in< sc_logic > res_stream_V_data_17_V_full_n;
    sc_out< sc_logic > res_stream_V_data_17_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_18_V_din;
    sc_in< sc_logic > res_stream_V_data_18_V_full_n;
    sc_out< sc_logic > res_stream_V_data_18_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_19_V_din;
    sc_in< sc_logic > res_stream_V_data_19_V_full_n;
    sc_out< sc_logic > res_stream_V_data_19_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_20_V_din;
    sc_in< sc_logic > res_stream_V_data_20_V_full_n;
    sc_out< sc_logic > res_stream_V_data_20_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_21_V_din;
    sc_in< sc_logic > res_stream_V_data_21_V_full_n;
    sc_out< sc_logic > res_stream_V_data_21_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_22_V_din;
    sc_in< sc_logic > res_stream_V_data_22_V_full_n;
    sc_out< sc_logic > res_stream_V_data_22_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_23_V_din;
    sc_in< sc_logic > res_stream_V_data_23_V_full_n;
    sc_out< sc_logic > res_stream_V_data_23_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_24_V_din;
    sc_in< sc_logic > res_stream_V_data_24_V_full_n;
    sc_out< sc_logic > res_stream_V_data_24_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_25_V_din;
    sc_in< sc_logic > res_stream_V_data_25_V_full_n;
    sc_out< sc_logic > res_stream_V_data_25_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_26_V_din;
    sc_in< sc_logic > res_stream_V_data_26_V_full_n;
    sc_out< sc_logic > res_stream_V_data_26_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_27_V_din;
    sc_in< sc_logic > res_stream_V_data_27_V_full_n;
    sc_out< sc_logic > res_stream_V_data_27_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_28_V_din;
    sc_in< sc_logic > res_stream_V_data_28_V_full_n;
    sc_out< sc_logic > res_stream_V_data_28_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_29_V_din;
    sc_in< sc_logic > res_stream_V_data_29_V_full_n;
    sc_out< sc_logic > res_stream_V_data_29_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_30_V_din;
    sc_in< sc_logic > res_stream_V_data_30_V_full_n;
    sc_out< sc_logic > res_stream_V_data_30_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_31_V_din;
    sc_in< sc_logic > res_stream_V_data_31_V_full_n;
    sc_out< sc_logic > res_stream_V_data_31_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_32_V_din;
    sc_in< sc_logic > res_stream_V_data_32_V_full_n;
    sc_out< sc_logic > res_stream_V_data_32_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_33_V_din;
    sc_in< sc_logic > res_stream_V_data_33_V_full_n;
    sc_out< sc_logic > res_stream_V_data_33_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_34_V_din;
    sc_in< sc_logic > res_stream_V_data_34_V_full_n;
    sc_out< sc_logic > res_stream_V_data_34_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_35_V_din;
    sc_in< sc_logic > res_stream_V_data_35_V_full_n;
    sc_out< sc_logic > res_stream_V_data_35_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_36_V_din;
    sc_in< sc_logic > res_stream_V_data_36_V_full_n;
    sc_out< sc_logic > res_stream_V_data_36_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_37_V_din;
    sc_in< sc_logic > res_stream_V_data_37_V_full_n;
    sc_out< sc_logic > res_stream_V_data_37_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_38_V_din;
    sc_in< sc_logic > res_stream_V_data_38_V_full_n;
    sc_out< sc_logic > res_stream_V_data_38_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_39_V_din;
    sc_in< sc_logic > res_stream_V_data_39_V_full_n;
    sc_out< sc_logic > res_stream_V_data_39_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_40_V_din;
    sc_in< sc_logic > res_stream_V_data_40_V_full_n;
    sc_out< sc_logic > res_stream_V_data_40_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_41_V_din;
    sc_in< sc_logic > res_stream_V_data_41_V_full_n;
    sc_out< sc_logic > res_stream_V_data_41_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_42_V_din;
    sc_in< sc_logic > res_stream_V_data_42_V_full_n;
    sc_out< sc_logic > res_stream_V_data_42_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_43_V_din;
    sc_in< sc_logic > res_stream_V_data_43_V_full_n;
    sc_out< sc_logic > res_stream_V_data_43_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_44_V_din;
    sc_in< sc_logic > res_stream_V_data_44_V_full_n;
    sc_out< sc_logic > res_stream_V_data_44_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_45_V_din;
    sc_in< sc_logic > res_stream_V_data_45_V_full_n;
    sc_out< sc_logic > res_stream_V_data_45_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_46_V_din;
    sc_in< sc_logic > res_stream_V_data_46_V_full_n;
    sc_out< sc_logic > res_stream_V_data_46_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_47_V_din;
    sc_in< sc_logic > res_stream_V_data_47_V_full_n;
    sc_out< sc_logic > res_stream_V_data_47_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_48_V_din;
    sc_in< sc_logic > res_stream_V_data_48_V_full_n;
    sc_out< sc_logic > res_stream_V_data_48_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_49_V_din;
    sc_in< sc_logic > res_stream_V_data_49_V_full_n;
    sc_out< sc_logic > res_stream_V_data_49_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_50_V_din;
    sc_in< sc_logic > res_stream_V_data_50_V_full_n;
    sc_out< sc_logic > res_stream_V_data_50_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_51_V_din;
    sc_in< sc_logic > res_stream_V_data_51_V_full_n;
    sc_out< sc_logic > res_stream_V_data_51_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_52_V_din;
    sc_in< sc_logic > res_stream_V_data_52_V_full_n;
    sc_out< sc_logic > res_stream_V_data_52_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_53_V_din;
    sc_in< sc_logic > res_stream_V_data_53_V_full_n;
    sc_out< sc_logic > res_stream_V_data_53_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_54_V_din;
    sc_in< sc_logic > res_stream_V_data_54_V_full_n;
    sc_out< sc_logic > res_stream_V_data_54_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_55_V_din;
    sc_in< sc_logic > res_stream_V_data_55_V_full_n;
    sc_out< sc_logic > res_stream_V_data_55_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_56_V_din;
    sc_in< sc_logic > res_stream_V_data_56_V_full_n;
    sc_out< sc_logic > res_stream_V_data_56_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_57_V_din;
    sc_in< sc_logic > res_stream_V_data_57_V_full_n;
    sc_out< sc_logic > res_stream_V_data_57_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_58_V_din;
    sc_in< sc_logic > res_stream_V_data_58_V_full_n;
    sc_out< sc_logic > res_stream_V_data_58_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_59_V_din;
    sc_in< sc_logic > res_stream_V_data_59_V_full_n;
    sc_out< sc_logic > res_stream_V_data_59_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_60_V_din;
    sc_in< sc_logic > res_stream_V_data_60_V_full_n;
    sc_out< sc_logic > res_stream_V_data_60_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_61_V_din;
    sc_in< sc_logic > res_stream_V_data_61_V_full_n;
    sc_out< sc_logic > res_stream_V_data_61_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_62_V_din;
    sc_in< sc_logic > res_stream_V_data_62_V_full_n;
    sc_out< sc_logic > res_stream_V_data_62_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_63_V_din;
    sc_in< sc_logic > res_stream_V_data_63_V_full_n;
    sc_out< sc_logic > res_stream_V_data_63_V_write;


    // Module declarations
    dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s);

    ~dense_array_array_ap_fixed_16_6_5_3_0_64u_config2_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s* grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_16_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_17_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_18_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_19_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_20_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_21_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_22_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_23_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_24_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_25_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_26_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_27_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_28_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_29_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_30_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_31_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_32_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_33_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_34_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_35_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_36_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_37_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_38_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_39_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_40_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_41_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_42_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_43_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_44_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_45_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_46_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_47_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_48_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_49_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_50_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_51_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_52_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_53_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_54_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_55_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_56_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_57_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_58_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_59_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_60_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_61_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_62_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_63_V_blk_n;
    sc_signal< sc_lv<16> > data_0_V_reg_1740;
    sc_signal< sc_logic > io_acc_block_signal_op4;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<16> > data_1_V_reg_1745;
    sc_signal< sc_lv<16> > data_2_V_reg_1750;
    sc_signal< sc_lv<16> > data_3_V_reg_1755;
    sc_signal< sc_lv<16> > data_4_V_reg_1760;
    sc_signal< sc_lv<16> > data_5_V_reg_1765;
    sc_signal< sc_lv<16> > data_6_V_reg_1770;
    sc_signal< sc_lv<16> > data_7_V_reg_1775;
    sc_signal< sc_lv<16> > data_8_V_reg_1780;
    sc_signal< sc_lv<16> > data_9_V_reg_1785;
    sc_signal< sc_lv<16> > data_10_V_reg_1790;
    sc_signal< sc_lv<16> > data_11_V_reg_1795;
    sc_signal< sc_lv<16> > data_12_V_reg_1800;
    sc_signal< sc_lv<16> > data_13_V_reg_1805;
    sc_signal< sc_lv<16> > data_14_V_reg_1810;
    sc_signal< sc_lv<16> > data_15_V_reg_1815;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_1820;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_done;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_1825;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_1830;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_1835;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_1840;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_1845;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_1850;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_1855;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_1860;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_1865;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_1870;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_1875;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_1880;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_1885;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_1890;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_1895;
    sc_signal< sc_lv<16> > tmp_data_16_V_reg_1900;
    sc_signal< sc_lv<16> > tmp_data_17_V_reg_1905;
    sc_signal< sc_lv<16> > tmp_data_18_V_reg_1910;
    sc_signal< sc_lv<16> > tmp_data_19_V_reg_1915;
    sc_signal< sc_lv<16> > tmp_data_20_V_reg_1920;
    sc_signal< sc_lv<16> > tmp_data_21_V_reg_1925;
    sc_signal< sc_lv<16> > tmp_data_22_V_reg_1930;
    sc_signal< sc_lv<16> > tmp_data_23_V_reg_1935;
    sc_signal< sc_lv<16> > tmp_data_24_V_reg_1940;
    sc_signal< sc_lv<16> > tmp_data_25_V_reg_1945;
    sc_signal< sc_lv<16> > tmp_data_26_V_reg_1950;
    sc_signal< sc_lv<16> > tmp_data_27_V_reg_1955;
    sc_signal< sc_lv<16> > tmp_data_28_V_reg_1960;
    sc_signal< sc_lv<16> > tmp_data_29_V_reg_1965;
    sc_signal< sc_lv<16> > tmp_data_30_V_reg_1970;
    sc_signal< sc_lv<16> > tmp_data_31_V_reg_1975;
    sc_signal< sc_lv<16> > tmp_data_32_V_reg_1980;
    sc_signal< sc_lv<16> > tmp_data_33_V_reg_1985;
    sc_signal< sc_lv<16> > tmp_data_34_V_reg_1990;
    sc_signal< sc_lv<16> > tmp_data_35_V_reg_1995;
    sc_signal< sc_lv<16> > tmp_data_36_V_reg_2000;
    sc_signal< sc_lv<16> > tmp_data_37_V_reg_2005;
    sc_signal< sc_lv<16> > tmp_data_38_V_reg_2010;
    sc_signal< sc_lv<16> > tmp_data_39_V_reg_2015;
    sc_signal< sc_lv<16> > tmp_data_40_V_reg_2020;
    sc_signal< sc_lv<16> > tmp_data_41_V_reg_2025;
    sc_signal< sc_lv<16> > tmp_data_42_V_reg_2030;
    sc_signal< sc_lv<16> > tmp_data_43_V_reg_2035;
    sc_signal< sc_lv<16> > tmp_data_44_V_reg_2040;
    sc_signal< sc_lv<16> > tmp_data_45_V_reg_2045;
    sc_signal< sc_lv<16> > tmp_data_46_V_reg_2050;
    sc_signal< sc_lv<16> > tmp_data_47_V_reg_2055;
    sc_signal< sc_lv<16> > tmp_data_48_V_reg_2060;
    sc_signal< sc_lv<16> > tmp_data_49_V_reg_2065;
    sc_signal< sc_lv<16> > tmp_data_50_V_reg_2070;
    sc_signal< sc_lv<16> > tmp_data_51_V_reg_2075;
    sc_signal< sc_lv<16> > tmp_data_52_V_reg_2080;
    sc_signal< sc_lv<16> > tmp_data_53_V_reg_2085;
    sc_signal< sc_lv<16> > tmp_data_54_V_reg_2090;
    sc_signal< sc_lv<16> > tmp_data_55_V_reg_2095;
    sc_signal< sc_lv<16> > tmp_data_56_V_reg_2100;
    sc_signal< sc_lv<16> > tmp_data_57_V_reg_2105;
    sc_signal< sc_lv<16> > tmp_data_58_V_reg_2110;
    sc_signal< sc_lv<16> > tmp_data_59_V_reg_2115;
    sc_signal< sc_lv<16> > tmp_data_60_V_reg_2120;
    sc_signal< sc_lv<16> > tmp_data_61_V_reg_2125;
    sc_signal< sc_lv<16> > tmp_data_62_V_reg_2130;
    sc_signal< sc_lv<16> > tmp_data_63_V_reg_2135;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_15;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_16;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_17;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_18;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_19;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_20;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_21;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_22;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_23;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_24;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_25;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_26;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_27;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_28;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_29;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_30;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_31;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_32;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_33;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_34;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_35;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_36;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_37;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_38;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_39;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_40;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_41;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_42;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_43;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_44;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_45;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_46;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_47;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_48;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_49;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_50;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_51;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_52;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_53;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_54;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_55;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_56;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_57;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_58;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_59;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_60;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_61;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_62;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_return_63;
    sc_signal< sc_logic > grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call99;
    sc_signal< sc_logic > io_acc_block_signal_op170;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call99();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_10_V_blk_n();
    void thread_data_stream_V_data_10_V_read();
    void thread_data_stream_V_data_11_V_blk_n();
    void thread_data_stream_V_data_11_V_read();
    void thread_data_stream_V_data_12_V_blk_n();
    void thread_data_stream_V_data_12_V_read();
    void thread_data_stream_V_data_13_V_blk_n();
    void thread_data_stream_V_data_13_V_read();
    void thread_data_stream_V_data_14_V_blk_n();
    void thread_data_stream_V_data_14_V_read();
    void thread_data_stream_V_data_15_V_blk_n();
    void thread_data_stream_V_data_15_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_data_stream_V_data_8_V_blk_n();
    void thread_data_stream_V_data_8_V_read();
    void thread_data_stream_V_data_9_V_blk_n();
    void thread_data_stream_V_data_9_V_read();
    void thread_grp_dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config2_s_fu_1380_ap_start();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op170();
    void thread_io_acc_block_signal_op4();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_16_V_blk_n();
    void thread_res_stream_V_data_16_V_din();
    void thread_res_stream_V_data_16_V_write();
    void thread_res_stream_V_data_17_V_blk_n();
    void thread_res_stream_V_data_17_V_din();
    void thread_res_stream_V_data_17_V_write();
    void thread_res_stream_V_data_18_V_blk_n();
    void thread_res_stream_V_data_18_V_din();
    void thread_res_stream_V_data_18_V_write();
    void thread_res_stream_V_data_19_V_blk_n();
    void thread_res_stream_V_data_19_V_din();
    void thread_res_stream_V_data_19_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_20_V_blk_n();
    void thread_res_stream_V_data_20_V_din();
    void thread_res_stream_V_data_20_V_write();
    void thread_res_stream_V_data_21_V_blk_n();
    void thread_res_stream_V_data_21_V_din();
    void thread_res_stream_V_data_21_V_write();
    void thread_res_stream_V_data_22_V_blk_n();
    void thread_res_stream_V_data_22_V_din();
    void thread_res_stream_V_data_22_V_write();
    void thread_res_stream_V_data_23_V_blk_n();
    void thread_res_stream_V_data_23_V_din();
    void thread_res_stream_V_data_23_V_write();
    void thread_res_stream_V_data_24_V_blk_n();
    void thread_res_stream_V_data_24_V_din();
    void thread_res_stream_V_data_24_V_write();
    void thread_res_stream_V_data_25_V_blk_n();
    void thread_res_stream_V_data_25_V_din();
    void thread_res_stream_V_data_25_V_write();
    void thread_res_stream_V_data_26_V_blk_n();
    void thread_res_stream_V_data_26_V_din();
    void thread_res_stream_V_data_26_V_write();
    void thread_res_stream_V_data_27_V_blk_n();
    void thread_res_stream_V_data_27_V_din();
    void thread_res_stream_V_data_27_V_write();
    void thread_res_stream_V_data_28_V_blk_n();
    void thread_res_stream_V_data_28_V_din();
    void thread_res_stream_V_data_28_V_write();
    void thread_res_stream_V_data_29_V_blk_n();
    void thread_res_stream_V_data_29_V_din();
    void thread_res_stream_V_data_29_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_30_V_blk_n();
    void thread_res_stream_V_data_30_V_din();
    void thread_res_stream_V_data_30_V_write();
    void thread_res_stream_V_data_31_V_blk_n();
    void thread_res_stream_V_data_31_V_din();
    void thread_res_stream_V_data_31_V_write();
    void thread_res_stream_V_data_32_V_blk_n();
    void thread_res_stream_V_data_32_V_din();
    void thread_res_stream_V_data_32_V_write();
    void thread_res_stream_V_data_33_V_blk_n();
    void thread_res_stream_V_data_33_V_din();
    void thread_res_stream_V_data_33_V_write();
    void thread_res_stream_V_data_34_V_blk_n();
    void thread_res_stream_V_data_34_V_din();
    void thread_res_stream_V_data_34_V_write();
    void thread_res_stream_V_data_35_V_blk_n();
    void thread_res_stream_V_data_35_V_din();
    void thread_res_stream_V_data_35_V_write();
    void thread_res_stream_V_data_36_V_blk_n();
    void thread_res_stream_V_data_36_V_din();
    void thread_res_stream_V_data_36_V_write();
    void thread_res_stream_V_data_37_V_blk_n();
    void thread_res_stream_V_data_37_V_din();
    void thread_res_stream_V_data_37_V_write();
    void thread_res_stream_V_data_38_V_blk_n();
    void thread_res_stream_V_data_38_V_din();
    void thread_res_stream_V_data_38_V_write();
    void thread_res_stream_V_data_39_V_blk_n();
    void thread_res_stream_V_data_39_V_din();
    void thread_res_stream_V_data_39_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_40_V_blk_n();
    void thread_res_stream_V_data_40_V_din();
    void thread_res_stream_V_data_40_V_write();
    void thread_res_stream_V_data_41_V_blk_n();
    void thread_res_stream_V_data_41_V_din();
    void thread_res_stream_V_data_41_V_write();
    void thread_res_stream_V_data_42_V_blk_n();
    void thread_res_stream_V_data_42_V_din();
    void thread_res_stream_V_data_42_V_write();
    void thread_res_stream_V_data_43_V_blk_n();
    void thread_res_stream_V_data_43_V_din();
    void thread_res_stream_V_data_43_V_write();
    void thread_res_stream_V_data_44_V_blk_n();
    void thread_res_stream_V_data_44_V_din();
    void thread_res_stream_V_data_44_V_write();
    void thread_res_stream_V_data_45_V_blk_n();
    void thread_res_stream_V_data_45_V_din();
    void thread_res_stream_V_data_45_V_write();
    void thread_res_stream_V_data_46_V_blk_n();
    void thread_res_stream_V_data_46_V_din();
    void thread_res_stream_V_data_46_V_write();
    void thread_res_stream_V_data_47_V_blk_n();
    void thread_res_stream_V_data_47_V_din();
    void thread_res_stream_V_data_47_V_write();
    void thread_res_stream_V_data_48_V_blk_n();
    void thread_res_stream_V_data_48_V_din();
    void thread_res_stream_V_data_48_V_write();
    void thread_res_stream_V_data_49_V_blk_n();
    void thread_res_stream_V_data_49_V_din();
    void thread_res_stream_V_data_49_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_50_V_blk_n();
    void thread_res_stream_V_data_50_V_din();
    void thread_res_stream_V_data_50_V_write();
    void thread_res_stream_V_data_51_V_blk_n();
    void thread_res_stream_V_data_51_V_din();
    void thread_res_stream_V_data_51_V_write();
    void thread_res_stream_V_data_52_V_blk_n();
    void thread_res_stream_V_data_52_V_din();
    void thread_res_stream_V_data_52_V_write();
    void thread_res_stream_V_data_53_V_blk_n();
    void thread_res_stream_V_data_53_V_din();
    void thread_res_stream_V_data_53_V_write();
    void thread_res_stream_V_data_54_V_blk_n();
    void thread_res_stream_V_data_54_V_din();
    void thread_res_stream_V_data_54_V_write();
    void thread_res_stream_V_data_55_V_blk_n();
    void thread_res_stream_V_data_55_V_din();
    void thread_res_stream_V_data_55_V_write();
    void thread_res_stream_V_data_56_V_blk_n();
    void thread_res_stream_V_data_56_V_din();
    void thread_res_stream_V_data_56_V_write();
    void thread_res_stream_V_data_57_V_blk_n();
    void thread_res_stream_V_data_57_V_din();
    void thread_res_stream_V_data_57_V_write();
    void thread_res_stream_V_data_58_V_blk_n();
    void thread_res_stream_V_data_58_V_din();
    void thread_res_stream_V_data_58_V_write();
    void thread_res_stream_V_data_59_V_blk_n();
    void thread_res_stream_V_data_59_V_din();
    void thread_res_stream_V_data_59_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_60_V_blk_n();
    void thread_res_stream_V_data_60_V_din();
    void thread_res_stream_V_data_60_V_write();
    void thread_res_stream_V_data_61_V_blk_n();
    void thread_res_stream_V_data_61_V_din();
    void thread_res_stream_V_data_61_V_write();
    void thread_res_stream_V_data_62_V_blk_n();
    void thread_res_stream_V_data_62_V_din();
    void thread_res_stream_V_data_62_V_write();
    void thread_res_stream_V_data_63_V_blk_n();
    void thread_res_stream_V_data_63_V_din();
    void thread_res_stream_V_data_63_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
