Fitter report for test
Thu Apr 14 16:43:00 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter DSP Block Usage Summary
 23. DSP Block Details
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing
 33. Fitter Messages
 34. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Thu Apr 14 16:42:58 2022        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; test                                         ;
; Top-level Entity Name              ; test                                         ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C5T144C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 4,085 / 4,608 ( 89 % )                       ;
;     Total combinational functions  ; 4,084 / 4,608 ( 89 % )                       ;
;     Dedicated logic registers      ; 141 / 4,608 ( 3 % )                          ;
; Total registers                    ; 141                                          ;
; Total pins                         ; 31 / 89 ( 35 % )                             ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0 / 119,808 ( 0 % )                          ;
; Embedded Multiplier 9-bit elements ; 10 / 26 ( 38 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2C5T144C8                    ;                                ;
; Minimum Core Junction Temperature                                  ; 0                              ;                                ;
; Maximum Core Junction Temperature                                  ; 85                             ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                  ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                       ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                          ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; Off                            ; Off                            ;
; Fitter Effort                                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  14.3%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                         ;
+----------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------+------------------+-----------------------+
; Node                             ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                               ; Destination Port ; Destination Port Name ;
+----------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------+------------------+-----------------------+
; count:inst4|num[0]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[0]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[0]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[0]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[1]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[1]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[1]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[1]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[1]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[1]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[2]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[2]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[2]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[2]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[3]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[3]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[3]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[3]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[4]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[4]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[4]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[4]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[4]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[4]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[5]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[5]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[5]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[5]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[5]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[5]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[6]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[6]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[6]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[6]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[6]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[6]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[7]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[7]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[7]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[7]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[7]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[7]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[8]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[8]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[8]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[8]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[8]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[8]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[9]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[9]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[9]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst4|num[9]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[9]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[9]~_Duplicate_2                                ; REGOUT           ;                       ;
; count:inst4|num[10]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[10]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[10]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[10]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[10]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[10]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[11]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[11]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[11]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[11]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[11]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[11]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[12]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[12]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[12]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[12]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[12]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[12]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[13]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[13]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[13]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[13]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[13]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[13]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[14]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[14]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[14]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[14]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[14]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[14]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[15]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[15]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[15]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[15]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[15]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[15]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[16]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[16]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[16]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[16]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[16]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[16]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[17]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ; DATAA            ;                       ;
; count:inst4|num[17]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[17]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[17]~_Duplicate_1 ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ; DATAA            ;                       ;
; count:inst4|num[17]~_Duplicate_1 ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[17]~_Duplicate_2                               ; REGOUT           ;                       ;
; count:inst4|num[18]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[18]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[18]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[19]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[19]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[19]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[20]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[20]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[20]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[21]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[21]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[21]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[22]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[22]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[22]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[23]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[23]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[23]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[24]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[24]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[24]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[25]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[25]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[25]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[26]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[26]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[26]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[27]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[27]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[27]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[28]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[28]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[28]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[29]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[29]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[29]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst4|num[30]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ; DATAA            ;                       ;
; count:inst4|num[30]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst4|num[30]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[0]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[0]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[0]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[1]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[1]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[1]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[2]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[2]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[2]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[3]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[3]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[3]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[4]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[4]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[4]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[5]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[5]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[5]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[6]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[6]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[6]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[7]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[7]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[7]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[8]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[8]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[8]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[9]               ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[9]               ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[9]~_Duplicate_1                                ; REGOUT           ;                       ;
; count:inst7|num[10]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[10]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[10]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[11]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[11]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[11]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[12]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[12]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[12]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[13]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[13]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[13]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[14]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[14]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[14]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[15]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[15]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[15]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[16]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[16]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[16]~_Duplicate_1                               ; REGOUT           ;                       ;
; count:inst7|num[17]              ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ; DATAA            ;                       ;
; count:inst7|num[17]              ; Duplicated      ; Register Packing ; Timing optimization ; REGOUT    ;                ; count:inst7|num[17]~_Duplicate_1                               ; REGOUT           ;                       ;
+----------------------------------+-----------------+------------------+---------------------+-----------+----------------+----------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 4266 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 4266 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 4266    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Desktop/Create3/test.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 4,085 / 4,608 ( 89 % ) ;
;     -- Combinational with no register       ; 3944                   ;
;     -- Register only                        ; 1                      ;
;     -- Combinational with a register        ; 140                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 1297                   ;
;     -- 3 input functions                    ; 1602                   ;
;     -- <=2 input functions                  ; 1185                   ;
;     -- Register only                        ; 1                      ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 2371                   ;
;     -- arithmetic mode                      ; 1713                   ;
;                                             ;                        ;
; Total registers*                            ; 141 / 4,851 ( 3 % )    ;
;     -- Dedicated logic registers            ; 141 / 4,608 ( 3 % )    ;
;     -- I/O registers                        ; 0 / 243 ( 0 % )        ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 284 / 288 ( 99 % )     ;
; User inserted logic elements                ; 0                      ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 31 / 89 ( 35 % )       ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )         ;
; Global signals                              ; 6                      ;
; M4Ks                                        ; 0 / 26 ( 0 % )         ;
; Total block memory bits                     ; 0 / 119,808 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 119,808 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 10 / 26 ( 38 % )       ;
; PLLs                                        ; 0 / 2 ( 0 % )          ;
; Global clocks                               ; 6 / 8 ( 75 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )          ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 32% / 31% / 32%        ;
; Peak interconnect usage (total/H/V)         ; 33% / 31% / 34%        ;
; Maximum fan-out node                        ; rst~clkctrl            ;
; Maximum fan-out                             ; 97                     ;
; Highest non-global fan-out signal           ; count:inst6|num[0]     ;
; Highest non-global fan-out                  ; 75                     ;
; Total fan-out                               ; 12497                  ;
; Average fan-out                             ; 2.92                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLK    ; 17    ; 1        ; 0            ; 6            ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; choice ; 22    ; 1        ; 0            ; 6            ; 3           ; 21                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; fx     ; 25    ; 1        ; 0            ; 5            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; gate   ; 21    ; 1        ; 0            ; 6            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; rst    ; 18    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                              ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; out1[0] ; 58    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out1[1] ; 51    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out1[2] ; 53    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out1[3] ; 132   ; 2        ; 9            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out2[0] ; 126   ; 2        ; 14           ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out2[1] ; 133   ; 2        ; 7            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out2[2] ; 60    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out2[3] ; 125   ; 2        ; 14           ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out3[0] ; 52    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out3[1] ; 73    ; 3        ; 28           ; 1            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out3[2] ; 72    ; 4        ; 26           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out3[3] ; 71    ; 4        ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out4[0] ; 43    ; 4        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out4[1] ; 141   ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out4[2] ; 42    ; 4        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out4[3] ; 142   ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out5[0] ; 4     ; 1        ; 0            ; 13           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out5[1] ; 104   ; 3        ; 28           ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out5[2] ; 9     ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out5[3] ; 139   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out6[0] ; 55    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out6[1] ; 24    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out6[2] ; 59    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; out6[3] ; 79    ; 3        ; 28           ; 5            ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; port1   ; 87    ; 3        ; 28           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
; port3   ; 26    ; 1        ; 0            ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 11 / 19 ( 58 % ) ; 3.3V          ; --           ;
; 2        ; 7 / 23 ( 30 % )  ; 3.3V          ; --           ;
; 3        ; 5 / 23 ( 22 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 24 ( 46 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 2        ; 1          ; 1        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; 3        ; 2          ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 4        ; 3          ; 1        ; out5[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 5        ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 6        ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 7        ; 10         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 8        ; 11         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 9        ; 12         ; 1        ; out5[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 10       ; 13         ; 1        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 11       ; 14         ; 1        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 12       ; 15         ; 1        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 13       ; 16         ; 1        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 14       ; 17         ; 1        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 20         ; 1        ; CLK                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 18       ; 21         ; 1        ; rst                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 19       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 22         ; 1        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 23         ; 1        ; gate                                     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 22       ; 24         ; 1        ; choice                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 23       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 24       ; 25         ; 1        ; out6[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ; 26         ; 1        ; fx                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 26       ; 27         ; 1        ; port3                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 27       ; 28         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 28       ; 32         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 29       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 40         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 31       ; 41         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 32       ; 42         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 33       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 34       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 35       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 40       ; 43         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 41       ; 44         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 42       ; 45         ; 4        ; out4[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 43       ; 46         ; 4        ; out4[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 44       ; 47         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 45       ; 48         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 46       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 47       ; 49         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 48       ; 50         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 49       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 51       ; 52         ; 4        ; out1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 52       ; 53         ; 4        ; out3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 53       ; 57         ; 4        ; out1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 54       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 55       ; 58         ; 4        ; out6[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 56       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 57       ; 59         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 58       ; 60         ; 4        ; out1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 63         ; 4        ; out6[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 64         ; 4        ; out2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 62       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 63       ; 72         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 64       ; 75         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 65       ; 76         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 66       ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 67       ; 79         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 68       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 69       ; 80         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 70       ; 81         ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 71       ; 82         ; 4        ; out3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 83         ; 4        ; out3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 84         ; 3        ; out3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 74       ; 85         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 75       ; 86         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 76       ; 87         ; 3        ; ~LVDS41p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 77       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 78       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ; 95         ; 3        ; out6[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 80       ; 97         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 81       ; 98         ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 82       ; 99         ; 3        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 100        ; 3        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 84       ; 101        ; 3        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 85       ; 102        ; 3        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 103        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 87       ; 104        ; 3        ; port1                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 88       ; 105        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 106        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 107        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 108        ; 3        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 109        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 93       ; 110        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 94       ; 111        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 95       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 96       ; 112        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 97       ; 113        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 98       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 99       ; 119        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 100      ; 120        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 101      ; 121        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 102      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 103      ; 125        ; 3        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; 104      ; 126        ; 3        ; out5[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; 105      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 106      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 107      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 111      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 127        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 113      ; 128        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 114      ; 129        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 115      ; 130        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 116      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 117      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 118      ; 134        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 119      ; 135        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 120      ; 137        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 121      ; 138        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 122      ; 139        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 123      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 125      ; 144        ; 2        ; out2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 126      ; 145        ; 2        ; out2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 127      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 128      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 129      ; 148        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 130      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 132      ; 153        ; 2        ; out1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 133      ; 154        ; 2        ; out2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 134      ; 155        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 135      ; 162        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 136      ; 163        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 137      ; 164        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 138      ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 139      ; 165        ; 2        ; out5[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 140      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 166        ; 2        ; out4[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 142      ; 167        ; 2        ; out4[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; 143      ; 168        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; 144      ; 169        ; 2        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test                                     ; 4085 (5)    ; 141 (1)                   ; 0 (0)         ; 0           ; 0    ; 10           ; 0       ; 5         ; 31   ; 0            ; 3944 (4)     ; 1 (1)             ; 140 (0)          ; |test                                                                                                                                    ; work         ;
;    |cal:inst3|                            ; 1044 (19)   ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 1025 (0)     ; 0 (0)             ; 19 (1)           ; |test|cal:inst3                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                   ; 1015 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 997 (0)      ; 0 (0)             ; 18 (0)           ; |test|cal:inst3|lpm_divide:Div0                                                                                                          ; work         ;
;          |lpm_divide_ufm:auto_generated|  ; 1015 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 997 (0)      ; 0 (0)             ; 18 (0)           ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_8nh:divider| ; 1015 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 997 (0)      ; 0 (0)             ; 18 (0)           ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider                                                ; work         ;
;                |alt_u_div_i5f:divider|    ; 1015 (1013) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 997 (995)    ; 0 (0)             ; 18 (18)          ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider                          ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_mkc:add_sub_1    ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |test|cal:inst3|lpm_mult:Mult0                                                                                                           ; work         ;
;          |mult_u211:auto_generated|       ; 28 (28)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 6            ; 0       ; 3         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 0 (0)            ; |test|cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated                                                                                  ; work         ;
;    |count:inst4|                          ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |test|count:inst4                                                                                                                        ; work         ;
;    |count:inst6|                          ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |test|count:inst6                                                                                                                        ; work         ;
;    |count:inst7|                          ; 31 (31)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 31 (31)          ; |test|count:inst7                                                                                                                        ; work         ;
;    |print:inst12|                         ; 1848 (40)   ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1827 (19)    ; 0 (0)             ; 21 (12)          ; |test|print:inst12                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 1 (0)            ; |test|print:inst12|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_pfm:auto_generated|  ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 1 (0)            ; |test|print:inst12|lpm_divide:Div0|lpm_divide_pfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_3nh:divider| ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 1 (0)            ; |test|print:inst12|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider                                             ; work         ;
;                |alt_u_div_85f:divider|    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 1 (1)            ; |test|print:inst12|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider                       ; work         ;
;       |lpm_divide:Div1|                   ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_vfm:auto_generated|  ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9nh:divider| ; 142 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|    ; 142 (142)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (142)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                       ; work         ;
;       |lpm_divide:Div2|                   ; 251 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div2                                                                                                       ; work         ;
;          |lpm_divide_tfm:auto_generated|  ; 251 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_7nh:divider| ; 251 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                                             ; work         ;
;                |alt_u_div_f5f:divider|    ; 251 (251)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 251 (251)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider                       ; work         ;
;       |lpm_divide:Div3|                   ; 309 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 309 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div3                                                                                                       ; work         ;
;          |lpm_divide_ofm:auto_generated|  ; 309 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 309 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_2nh:divider| ; 309 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 309 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                                             ; work         ;
;                |alt_u_div_65f:divider|    ; 309 (309)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 309 (309)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider                       ; work         ;
;       |lpm_divide:Div4|                   ; 289 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 289 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div4                                                                                                       ; work         ;
;          |lpm_divide_eem:auto_generated|  ; 289 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 289 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div4|lpm_divide_eem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 289 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 289 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div4|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_i2f:divider|    ; 289 (289)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 289 (289)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div4|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                       ; work         ;
;       |lpm_divide:Div5|                   ; 212 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div5                                                                                                       ; work         ;
;          |lpm_divide_bem:auto_generated|  ; 212 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div5|lpm_divide_bem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 212 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div5|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 212 (212)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 212 (212)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div5|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Div6|                   ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div6                                                                                                       ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div6|lpm_divide_3dm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_dkh:divider| ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div6|lpm_divide_3dm:auto_generated|sign_div_unsign_dkh:divider                                             ; work         ;
;                |alt_u_div_sve:divider|    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div6|lpm_divide_3dm:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider                       ; work         ;
;       |lpm_divide:Div7|                   ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div7                                                                                                       ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div7|lpm_divide_0dm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;                |alt_u_div_mve:divider|    ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                       ; work         ;
;       |lpm_divide:Mod0|                   ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |test|print:inst12|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |test|print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 4 (0)            ; |test|print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 4 (4)            ; |test|print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod1|                   ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |test|print:inst12|lpm_divide:Mod1                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |test|print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 52 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (0)       ; 0 (0)             ; 4 (0)            ; |test|print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 52 (52)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 48 (48)      ; 0 (0)             ; 4 (4)            ; |test|print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod2|                   ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod2                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 104 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 104 (104)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 104 (104)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod3|                   ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod3                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 146 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 146 (146)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (146)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod4|                   ; 188 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod4                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 188 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 188 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (0)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 188 (188)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (188)    ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod6|                   ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod6                                                                                                       ; work         ;
;          |lpm_divide_35m:auto_generated|  ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_akh:divider| ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;                |alt_u_div_mve:divider|    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                       ; work         ;
;       |lpm_divide:Mod7|                   ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod7                                                                                                       ; work         ;
;          |lpm_divide_35m:auto_generated|  ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod7|lpm_divide_35m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (0)       ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod7|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;                |alt_u_div_mve:divider|    ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |test|print:inst12|lpm_divide:Mod7|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                       ; work         ;
;    |space:inst11|                         ; 1095 (39)   ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 1088 (32)    ; 0 (0)             ; 7 (2)            ; |test|space:inst11                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 1047 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1042 (0)     ; 0 (0)             ; 5 (0)            ; |test|space:inst11|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_ufm:auto_generated|  ; 1047 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1042 (0)     ; 0 (0)             ; 5 (0)            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_8nh:divider| ; 1047 (0)    ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1042 (0)     ; 0 (0)             ; 5 (0)            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider                                             ; work         ;
;                |alt_u_div_i5f:divider|    ; 1047 (1045) ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1042 (1040)  ; 0 (0)             ; 5 (5)            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider                       ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;       |lpm_mult:Mult0|                    ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |test|space:inst11|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_f111:auto_generated|       ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |test|space:inst11|lpm_mult:Mult0|mult_f111:auto_generated                                                                               ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------+
; Delay Chain Summary                                                              ;
+---------+----------+---------------+---------------+-----------------------+-----+
; Name    ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------+----------+---------------+---------------+-----------------------+-----+
; port1   ; Output   ; --            ; --            ; --                    ; --  ;
; port3   ; Output   ; --            ; --            ; --                    ; --  ;
; out1[3] ; Output   ; --            ; --            ; --                    ; --  ;
; out1[2] ; Output   ; --            ; --            ; --                    ; --  ;
; out1[1] ; Output   ; --            ; --            ; --                    ; --  ;
; out1[0] ; Output   ; --            ; --            ; --                    ; --  ;
; out2[3] ; Output   ; --            ; --            ; --                    ; --  ;
; out2[2] ; Output   ; --            ; --            ; --                    ; --  ;
; out2[1] ; Output   ; --            ; --            ; --                    ; --  ;
; out2[0] ; Output   ; --            ; --            ; --                    ; --  ;
; out3[3] ; Output   ; --            ; --            ; --                    ; --  ;
; out3[2] ; Output   ; --            ; --            ; --                    ; --  ;
; out3[1] ; Output   ; --            ; --            ; --                    ; --  ;
; out3[0] ; Output   ; --            ; --            ; --                    ; --  ;
; out4[3] ; Output   ; --            ; --            ; --                    ; --  ;
; out4[2] ; Output   ; --            ; --            ; --                    ; --  ;
; out4[1] ; Output   ; --            ; --            ; --                    ; --  ;
; out4[0] ; Output   ; --            ; --            ; --                    ; --  ;
; out5[3] ; Output   ; --            ; --            ; --                    ; --  ;
; out5[2] ; Output   ; --            ; --            ; --                    ; --  ;
; out5[1] ; Output   ; --            ; --            ; --                    ; --  ;
; out5[0] ; Output   ; --            ; --            ; --                    ; --  ;
; out6[3] ; Output   ; --            ; --            ; --                    ; --  ;
; out6[2] ; Output   ; --            ; --            ; --                    ; --  ;
; out6[1] ; Output   ; --            ; --            ; --                    ; --  ;
; out6[0] ; Output   ; --            ; --            ; --                    ; --  ;
; fx      ; Input    ; 0             ; 0             ; --                    ; --  ;
; gate    ; Input    ; 0             ; 0             ; --                    ; --  ;
; choice  ; Input    ; 0             ; 0             ; --                    ; --  ;
; CLK     ; Input    ; 0             ; 0             ; --                    ; --  ;
; rst     ; Input    ; 0             ; 0             ; --                    ; --  ;
+---------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; fx                  ;                   ;         ;
;      - inst5        ; 1                 ; 0       ;
;      - inst         ; 1                 ; 0       ;
;      - inst9        ; 1                 ; 0       ;
; gate                ;                   ;         ;
; choice              ;                   ;         ;
; CLK                 ;                   ;         ;
; rst                 ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                   ;
+--------+------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name   ; Location         ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------+------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; CLK    ; PIN_17           ; 21      ; Clock        ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; choice ; PIN_22           ; 21      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; fx     ; PIN_25           ; 3       ; Clock        ; no     ; --                   ; --               ; --                        ;
; inst   ; LCCOMB_X1_Y6_N24 ; 34      ; Clock        ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; inst2  ; LCCOMB_X1_Y6_N26 ; 31      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; inst5  ; LCFF_X1_Y6_N15   ; 26      ; Clock        ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; inst9  ; LCCOMB_X1_Y6_N8  ; 32      ; Clock        ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; rst    ; PIN_18           ; 97      ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
+--------+------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                              ;
+-------+------------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+------------------+---------+----------------------+------------------+---------------------------+
; CLK   ; PIN_17           ; 21      ; Global Clock         ; GCLK2            ; --                        ;
; inst  ; LCCOMB_X1_Y6_N24 ; 34      ; Global Clock         ; GCLK5            ; --                        ;
; inst2 ; LCCOMB_X1_Y6_N26 ; 31      ; Global Clock         ; GCLK3            ; --                        ;
; inst5 ; LCFF_X1_Y6_N15   ; 26      ; Global Clock         ; GCLK0            ; --                        ;
; inst9 ; LCCOMB_X1_Y6_N8  ; 32      ; Global Clock         ; GCLK4            ; --                        ;
; rst   ; PIN_18           ; 97      ; Global Clock         ; GCLK1            ; --                        ;
+-------+------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                      ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; count:inst6|num[0]                                                                                                                        ; 75      ;
; count:inst6|num[30]                                                                                                                       ; 74      ;
; count:inst6|num[1]                                                                                                                        ; 66      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[891]~1025            ; 63      ;
; count:inst6|num[2]                                                                                                                        ; 61      ;
; count:inst6|num[3]                                                                                                                        ; 60      ;
; count:inst6|num[4]                                                                                                                        ; 58      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[924]~1033            ; 57      ;
; count:inst6|num[5]                                                                                                                        ; 57      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[792]~1029               ; 56      ;
; count:inst6|num[6]                                                                                                                        ; 56      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[858]~1032            ; 53      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[800]                     ; 52      ;
; count:inst6|num[7]                                                                                                                        ; 51      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[300]                     ; 50      ;
; count:inst6|num[8]                                                                                                                        ; 50      ;
; count:inst6|num[9]                                                                                                                        ; 49      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[759]~1036               ; 48      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[300]~4                   ; 46      ;
; count:inst6|num[10]                                                                                                                       ; 45      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[296]~0                   ; 44      ;
; count:inst6|num[11]                                                                                                                       ; 44      ;
; count:inst6|num[12]                                                                                                                       ; 43      ;
; print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_17_result_int[18]~26 ; 43      ;
; print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider|add_sub_16_result_int[17]~24 ; 43      ;
; print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider|add_sub_15_result_int[15]~22 ; 43      ;
; print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider|add_sub_14_result_int[15]~22 ; 43      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[660]~1035               ; 42      ;
; print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider|add_sub_16_result_int[15]~22 ; 41      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[627]~1034               ; 40      ;
; count:inst6|num[15]                                                                                                                       ; 39      ;
; count:inst6|num[14]                                                                                                                       ; 39      ;
; count:inst6|num[13]                                                                                                                       ; 39      ;
; print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider|add_sub_13_result_int[14]~20 ; 39      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[495]~1030               ; 38      ;
; print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider|add_sub_17_result_int[15]~22 ; 38      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[296]                     ; 36      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[528]~1033               ; 34      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~62                     ; 33      ;
; count:inst6|num[18]                                                                                                                       ; 33      ;
; count:inst6|num[17]                                                                                                                       ; 33      ;
; count:inst6|num[16]                                                                                                                       ; 33      ;
; space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[30]~60 ; 31      ;
; cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_21~60                        ; 31      ;
; print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_16_result_int[11]~16 ; 31      ;
; print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_15_result_int[11]~16 ; 31      ;
; print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_14_result_int[11]~16 ; 31      ;
; print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_13_result_int[11]~16 ; 31      ;
; print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_12_result_int[11]~16 ; 31      ;
; print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider|add_sub_11_result_int[11]~16 ; 31      ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 0           ; 2                   ; 26                ;
; Simple Multipliers (18-bit)           ; 5           ; 1                   ; 13                ;
; Embedded Multiplier Blocks            ; 5           ; --                  ; 13                ;
; Embedded Multiplier 9-bit elements    ; 10          ; 2                   ; 26                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 5           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                              ; Mode                       ; Location          ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_out4        ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y2_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult3    ;                            ; DSPMULT_X16_Y2_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_out6        ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y3_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult5    ;                            ; DSPMULT_X16_Y3_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|w455w[0]        ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y6_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult1    ;                            ; DSPMULT_X16_Y6_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y5_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult3 ;                            ; DSPMULT_X16_Y5_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|w182w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X16_Y7_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    space:inst11|lpm_mult:Mult0|mult_f111:auto_generated|mac_mult1 ;                            ; DSPMULT_X16_Y7_N0 ; Variable            ;                                ; yes                   ; no                    ; no                ;                 ;
+-------------------------------------------------------------------+----------------------------+-------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Interconnect Usage Summary                           ;
+----------------------------+-------------------------+
; Interconnect Resource Type ; Usage                   ;
+----------------------------+-------------------------+
; Block interconnects        ; 5,786 / 15,666 ( 37 % ) ;
; C16 interconnects          ; 18 / 812 ( 2 % )        ;
; C4 interconnects           ; 3,671 / 11,424 ( 32 % ) ;
; Direct links               ; 728 / 15,666 ( 5 % )    ;
; Global clocks              ; 6 / 8 ( 75 % )          ;
; Local interconnects        ; 1,688 / 4,608 ( 37 % )  ;
; R24 interconnects          ; 72 / 652 ( 11 % )       ;
; R4 interconnects           ; 4,246 / 13,328 ( 32 % ) ;
+----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 14.38) ; Number of LABs  (Total = 284) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 5                             ;
; 2                                           ; 2                             ;
; 3                                           ; 4                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 1                             ;
; 7                                           ; 2                             ;
; 8                                           ; 3                             ;
; 9                                           ; 4                             ;
; 10                                          ; 6                             ;
; 11                                          ; 5                             ;
; 12                                          ; 5                             ;
; 13                                          ; 16                            ;
; 14                                          ; 22                            ;
; 15                                          ; 39                            ;
; 16                                          ; 169                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.16) ; Number of LABs  (Total = 284) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 8                             ;
; 1 Clock                            ; 34                            ;
; 1 Sync. clear                      ; 4                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.10) ; Number of LABs  (Total = 284) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 2                             ;
; 1                                            ; 6                             ;
; 2                                            ; 2                             ;
; 3                                            ; 6                             ;
; 4                                            ; 0                             ;
; 5                                            ; 2                             ;
; 6                                            ; 1                             ;
; 7                                            ; 2                             ;
; 8                                            ; 5                             ;
; 9                                            ; 8                             ;
; 10                                           ; 4                             ;
; 11                                           ; 5                             ;
; 12                                           ; 8                             ;
; 13                                           ; 10                            ;
; 14                                           ; 38                            ;
; 15                                           ; 82                            ;
; 16                                           ; 86                            ;
; 17                                           ; 8                             ;
; 18                                           ; 2                             ;
; 19                                           ; 0                             ;
; 20                                           ; 1                             ;
; 21                                           ; 0                             ;
; 22                                           ; 0                             ;
; 23                                           ; 0                             ;
; 24                                           ; 0                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 3                             ;
; 31                                           ; 2                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.18) ; Number of LABs  (Total = 284) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 2                             ;
; 1                                                ; 11                            ;
; 2                                                ; 5                             ;
; 3                                                ; 6                             ;
; 4                                                ; 4                             ;
; 5                                                ; 7                             ;
; 6                                                ; 13                            ;
; 7                                                ; 26                            ;
; 8                                                ; 16                            ;
; 9                                                ; 27                            ;
; 10                                               ; 30                            ;
; 11                                               ; 19                            ;
; 12                                               ; 21                            ;
; 13                                               ; 24                            ;
; 14                                               ; 25                            ;
; 15                                               ; 23                            ;
; 16                                               ; 24                            ;
; 17                                               ; 0                             ;
; 18                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 18.59) ; Number of LABs  (Total = 284) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 5                             ;
; 4                                            ; 6                             ;
; 5                                            ; 3                             ;
; 6                                            ; 3                             ;
; 7                                            ; 4                             ;
; 8                                            ; 17                            ;
; 9                                            ; 13                            ;
; 10                                           ; 20                            ;
; 11                                           ; 8                             ;
; 12                                           ; 12                            ;
; 13                                           ; 13                            ;
; 14                                           ; 9                             ;
; 15                                           ; 6                             ;
; 16                                           ; 5                             ;
; 17                                           ; 9                             ;
; 18                                           ; 7                             ;
; 19                                           ; 3                             ;
; 20                                           ; 1                             ;
; 21                                           ; 4                             ;
; 22                                           ; 5                             ;
; 23                                           ; 9                             ;
; 24                                           ; 8                             ;
; 25                                           ; 8                             ;
; 26                                           ; 18                            ;
; 27                                           ; 13                            ;
; 28                                           ; 21                            ;
; 29                                           ; 16                            ;
; 30                                           ; 24                            ;
; 31                                           ; 8                             ;
; 32                                           ; 0                             ;
; 33                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; fx              ; fx                   ; 3.094             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 14 16:42:51 2022
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Info: Selected device EP2C5T144C8 for design "test"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5T144I8 is compatible
    Info: Device EP2C8T144C8 is compatible
    Info: Device EP2C8T144I8 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location 1
    Info: Pin ~nCSO~ is reserved at location 2
    Info: Pin ~LVDS41p/nCEO~ is reserved at location 76
Warning: No exact pin location assignment(s) for 31 pins of 31 total pins
    Info: Pin port1 not assigned to an exact location on the device
    Info: Pin port3 not assigned to an exact location on the device
    Info: Pin out1[3] not assigned to an exact location on the device
    Info: Pin out1[2] not assigned to an exact location on the device
    Info: Pin out1[1] not assigned to an exact location on the device
    Info: Pin out1[0] not assigned to an exact location on the device
    Info: Pin out2[3] not assigned to an exact location on the device
    Info: Pin out2[2] not assigned to an exact location on the device
    Info: Pin out2[1] not assigned to an exact location on the device
    Info: Pin out2[0] not assigned to an exact location on the device
    Info: Pin out3[3] not assigned to an exact location on the device
    Info: Pin out3[2] not assigned to an exact location on the device
    Info: Pin out3[1] not assigned to an exact location on the device
    Info: Pin out3[0] not assigned to an exact location on the device
    Info: Pin out4[3] not assigned to an exact location on the device
    Info: Pin out4[2] not assigned to an exact location on the device
    Info: Pin out4[1] not assigned to an exact location on the device
    Info: Pin out4[0] not assigned to an exact location on the device
    Info: Pin out5[3] not assigned to an exact location on the device
    Info: Pin out5[2] not assigned to an exact location on the device
    Info: Pin out5[1] not assigned to an exact location on the device
    Info: Pin out5[0] not assigned to an exact location on the device
    Info: Pin out6[3] not assigned to an exact location on the device
    Info: Pin out6[2] not assigned to an exact location on the device
    Info: Pin out6[1] not assigned to an exact location on the device
    Info: Pin out6[0] not assigned to an exact location on the device
    Info: Pin fx not assigned to an exact location on the device
    Info: Pin gate not assigned to an exact location on the device
    Info: Pin choice not assigned to an exact location on the device
    Info: Pin CLK not assigned to an exact location on the device
    Info: Pin rst not assigned to an exact location on the device
Info: Fitter is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node inst2
Info: Automatically promoted node inst 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node port1
Info: Automatically promoted node inst2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node inst9
Info: Automatically promoted node inst9 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node inst5 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node inst
        Info: Destination node inst2
        Info: Destination node port3
Info: Automatically promoted node rst (placed in PIN 18 (CLK1, LVDSCLK0n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info: Starting register packing
Info: Finished register packing
    Extra Info: Packed 67 registers into blocks of type Embedded multiplier block
    Extra Info: Created 67 register duplicates
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 3 input, 26 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 173.806 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X18_Y4; Fanout = 18; REG Node = 'count:inst6|num[29]'
    Info: 2: + IC(2.345 ns) + CELL(0.370 ns) = 2.715 ns; Loc. = LAB_X7_Y8; Fanout = 63; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[891]~1025'
    Info: 3: + IC(2.001 ns) + CELL(0.647 ns) = 5.363 ns; Loc. = LAB_X22_Y7; Fanout = 56; COMB Node = 'cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[792]~1029'
    Info: 4: + IC(1.338 ns) + CELL(0.206 ns) = 6.907 ns; Loc. = LAB_X22_Y4; Fanout = 50; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[300]'
    Info: 5: + IC(0.605 ns) + CELL(0.202 ns) = 7.714 ns; Loc. = LAB_X22_Y4; Fanout = 44; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[296]~0'
    Info: 6: + IC(0.160 ns) + CELL(0.647 ns) = 8.521 ns; Loc. = LAB_X22_Y4; Fanout = 38; COMB Node = 'cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[495]~1030'
    Info: 7: + IC(0.160 ns) + CELL(0.647 ns) = 9.328 ns; Loc. = LAB_X22_Y4; Fanout = 30; COMB Node = 'cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[396]~1031'
    Info: 8: + IC(1.320 ns) + CELL(0.206 ns) = 10.854 ns; Loc. = LAB_X21_Y3; Fanout = 23; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[288]'
    Info: 9: + IC(1.706 ns) + CELL(0.202 ns) = 12.762 ns; Loc. = LAB_X18_Y7; Fanout = 18; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|selnose[198]~1026'
    Info: 10: + IC(1.157 ns) + CELL(0.366 ns) = 14.285 ns; Loc. = LAB_X18_Y6; Fanout = 6; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|sel[1]'
    Info: 11: + IC(0.187 ns) + CELL(0.624 ns) = 15.096 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[0]~2048'
    Info: 12: + IC(0.160 ns) + CELL(0.651 ns) = 15.907 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_mkc:add_sub_1|carry_eqn[1]~4'
    Info: 13: + IC(0.605 ns) + CELL(0.206 ns) = 16.718 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[32]~2050'
    Info: 14: + IC(0.578 ns) + CELL(0.621 ns) = 17.917 ns; Loc. = LAB_X18_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[1]~3'
    Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 18.003 ns; Loc. = LAB_X18_Y6; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[2]~5'
    Info: 16: + IC(0.000 ns) + CELL(0.506 ns) = 18.509 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_2_result_int[3]~6'
    Info: 17: + IC(0.605 ns) + CELL(0.206 ns) = 19.320 ns; Loc. = LAB_X18_Y6; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[64]~2053'
    Info: 18: + IC(1.294 ns) + CELL(0.621 ns) = 21.235 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[1]~3'
    Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 21.321 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[2]~5'
    Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.407 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[3]~7'
    Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 21.913 ns; Loc. = LAB_X19_Y5; Fanout = 4; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_3_result_int[4]~8'
    Info: 22: + IC(0.605 ns) + CELL(0.206 ns) = 22.724 ns; Loc. = LAB_X19_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[96]~2057'
    Info: 23: + IC(0.578 ns) + CELL(0.621 ns) = 23.923 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[1]~3'
    Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 24.009 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[2]~5'
    Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 24.095 ns; Loc. = LAB_X19_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[3]~7'
    Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 24.181 ns; Loc. = LAB_X19_Y5; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[4]~9'
    Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 24.687 ns; Loc. = LAB_X19_Y5; Fanout = 5; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_4_result_int[5]~10'
    Info: 28: + IC(0.912 ns) + CELL(0.206 ns) = 25.805 ns; Loc. = LAB_X20_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[131]~2059'
    Info: 29: + IC(1.251 ns) + CELL(0.621 ns) = 27.677 ns; Loc. = LAB_X17_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[4]~9'
    Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 27.763 ns; Loc. = LAB_X17_Y5; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[5]~11'
    Info: 31: + IC(0.000 ns) + CELL(0.506 ns) = 28.269 ns; Loc. = LAB_X17_Y5; Fanout = 6; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_5_result_int[6]~12'
    Info: 32: + IC(0.605 ns) + CELL(0.206 ns) = 29.080 ns; Loc. = LAB_X17_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[160]~2068'
    Info: 33: + IC(1.303 ns) + CELL(0.621 ns) = 31.004 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[1]~3'
    Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 31.090 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[2]~5'
    Info: 35: + IC(0.000 ns) + CELL(0.086 ns) = 31.176 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[3]~7'
    Info: 36: + IC(0.000 ns) + CELL(0.086 ns) = 31.262 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[4]~9'
    Info: 37: + IC(0.000 ns) + CELL(0.086 ns) = 31.348 ns; Loc. = LAB_X18_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[5]~11'
    Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 31.434 ns; Loc. = LAB_X18_Y7; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[6]~13'
    Info: 39: + IC(0.000 ns) + CELL(0.506 ns) = 31.940 ns; Loc. = LAB_X18_Y7; Fanout = 7; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_6_result_int[7]~14'
    Info: 40: + IC(0.605 ns) + CELL(0.206 ns) = 32.751 ns; Loc. = LAB_X18_Y7; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[192]~2075'
    Info: 41: + IC(1.251 ns) + CELL(0.621 ns) = 34.623 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[1]~3'
    Info: 42: + IC(0.000 ns) + CELL(0.086 ns) = 34.709 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[2]~5'
    Info: 43: + IC(0.000 ns) + CELL(0.086 ns) = 34.795 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[3]~7'
    Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 34.881 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[4]~9'
    Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 34.967 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[5]~11'
    Info: 46: + IC(0.000 ns) + CELL(0.086 ns) = 35.053 ns; Loc. = LAB_X15_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[6]~13'
    Info: 47: + IC(0.000 ns) + CELL(0.086 ns) = 35.139 ns; Loc. = LAB_X15_Y7; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[7]~15'
    Info: 48: + IC(0.000 ns) + CELL(0.506 ns) = 35.645 ns; Loc. = LAB_X15_Y7; Fanout = 8; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_7_result_int[8]~16'
    Info: 49: + IC(1.277 ns) + CELL(0.206 ns) = 37.128 ns; Loc. = LAB_X17_Y7; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[224]~2083'
    Info: 50: + IC(1.251 ns) + CELL(0.621 ns) = 39.000 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[1]~3'
    Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 39.086 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[2]~5'
    Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 39.172 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[3]~7'
    Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 39.258 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[4]~9'
    Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 39.344 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[5]~11'
    Info: 55: + IC(0.000 ns) + CELL(0.086 ns) = 39.430 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[6]~13'
    Info: 56: + IC(0.000 ns) + CELL(0.086 ns) = 39.516 ns; Loc. = LAB_X14_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[7]~15'
    Info: 57: + IC(0.000 ns) + CELL(0.086 ns) = 39.602 ns; Loc. = LAB_X14_Y7; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[8]~17'
    Info: 58: + IC(0.000 ns) + CELL(0.506 ns) = 40.108 ns; Loc. = LAB_X14_Y7; Fanout = 9; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_8_result_int[9]~18'
    Info: 59: + IC(1.311 ns) + CELL(0.206 ns) = 41.625 ns; Loc. = LAB_X17_Y7; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[257]~2091'
    Info: 60: + IC(1.677 ns) + CELL(0.621 ns) = 43.923 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[2]~5'
    Info: 61: + IC(0.000 ns) + CELL(0.086 ns) = 44.009 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[3]~7'
    Info: 62: + IC(0.000 ns) + CELL(0.086 ns) = 44.095 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[4]~9'
    Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 44.181 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[5]~11'
    Info: 64: + IC(0.000 ns) + CELL(0.086 ns) = 44.267 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[6]~13'
    Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 44.353 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[7]~15'
    Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 44.439 ns; Loc. = LAB_X15_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[8]~17'
    Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 44.525 ns; Loc. = LAB_X15_Y3; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[9]~19'
    Info: 68: + IC(0.000 ns) + CELL(0.506 ns) = 45.031 ns; Loc. = LAB_X15_Y3; Fanout = 10; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_9_result_int[10]~20'
    Info: 69: + IC(0.912 ns) + CELL(0.206 ns) = 46.149 ns; Loc. = LAB_X14_Y3; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[288]~2102'
    Info: 70: + IC(1.283 ns) + CELL(0.621 ns) = 48.053 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[1]~3'
    Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 48.139 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[2]~5'
    Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 48.225 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[3]~7'
    Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 48.311 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[4]~9'
    Info: 74: + IC(0.000 ns) + CELL(0.086 ns) = 48.397 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[5]~11'
    Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 48.483 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[6]~13'
    Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 48.569 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[7]~15'
    Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 48.655 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[8]~17'
    Info: 78: + IC(0.000 ns) + CELL(0.086 ns) = 48.741 ns; Loc. = LAB_X12_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[9]~19'
    Info: 79: + IC(0.000 ns) + CELL(0.086 ns) = 48.827 ns; Loc. = LAB_X12_Y3; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[10]~21'
    Info: 80: + IC(0.000 ns) + CELL(0.506 ns) = 49.333 ns; Loc. = LAB_X12_Y3; Fanout = 11; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_10_result_int[11]~22'
    Info: 81: + IC(1.330 ns) + CELL(0.206 ns) = 50.869 ns; Loc. = LAB_X13_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[320]~2113'
    Info: 82: + IC(1.336 ns) + CELL(0.621 ns) = 52.826 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[1]~3'
    Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 52.912 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[2]~5'
    Info: 84: + IC(0.000 ns) + CELL(0.086 ns) = 52.998 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[3]~7'
    Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 53.084 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[4]~9'
    Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 53.170 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[5]~11'
    Info: 87: + IC(0.000 ns) + CELL(0.086 ns) = 53.256 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[6]~13'
    Info: 88: + IC(0.000 ns) + CELL(0.086 ns) = 53.342 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[7]~15'
    Info: 89: + IC(0.000 ns) + CELL(0.086 ns) = 53.428 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[8]~17'
    Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 53.514 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[9]~19'
    Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 53.600 ns; Loc. = LAB_X13_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[10]~21'
    Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 53.686 ns; Loc. = LAB_X13_Y3; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[11]~23'
    Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 54.192 ns; Loc. = LAB_X13_Y3; Fanout = 12; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_11_result_int[12]~24'
    Info: 94: + IC(1.371 ns) + CELL(0.206 ns) = 55.769 ns; Loc. = LAB_X13_Y6; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[352]~2125'
    Info: 95: + IC(1.327 ns) + CELL(0.621 ns) = 57.717 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[1]~3'
    Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 57.803 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[2]~5'
    Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 57.889 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[3]~7'
    Info: 98: + IC(0.000 ns) + CELL(0.086 ns) = 57.975 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[4]~9'
    Info: 99: + IC(0.000 ns) + CELL(0.086 ns) = 58.061 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[5]~11'
    Info: 100: + IC(0.000 ns) + CELL(0.086 ns) = 58.147 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[6]~13'
    Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 58.233 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[7]~15'
    Info: 102: + IC(0.000 ns) + CELL(0.086 ns) = 58.319 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[8]~17'
    Info: 103: + IC(0.000 ns) + CELL(0.086 ns) = 58.405 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[9]~19'
    Info: 104: + IC(0.000 ns) + CELL(0.086 ns) = 58.491 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[10]~21'
    Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 58.577 ns; Loc. = LAB_X14_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[11]~23'
    Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 58.663 ns; Loc. = LAB_X14_Y5; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[12]~25'
    Info: 107: + IC(0.000 ns) + CELL(0.506 ns) = 59.169 ns; Loc. = LAB_X14_Y5; Fanout = 13; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_12_result_int[13]~26'
    Info: 108: + IC(1.363 ns) + CELL(0.206 ns) = 60.738 ns; Loc. = LAB_X13_Y7; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[384]~2138'
    Info: 109: + IC(1.336 ns) + CELL(0.621 ns) = 62.695 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[1]~3'
    Info: 110: + IC(0.000 ns) + CELL(0.086 ns) = 62.781 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[2]~5'
    Info: 111: + IC(0.000 ns) + CELL(0.086 ns) = 62.867 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[3]~7'
    Info: 112: + IC(0.000 ns) + CELL(0.086 ns) = 62.953 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[4]~9'
    Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 63.039 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[5]~11'
    Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 63.125 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[6]~13'
    Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 63.211 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[7]~15'
    Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 63.297 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[8]~17'
    Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 63.383 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[9]~19'
    Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 63.469 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[10]~21'
    Info: 119: + IC(0.000 ns) + CELL(0.086 ns) = 63.555 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[11]~23'
    Info: 120: + IC(0.000 ns) + CELL(0.086 ns) = 63.641 ns; Loc. = LAB_X12_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[12]~25'
    Info: 121: + IC(0.000 ns) + CELL(0.086 ns) = 63.727 ns; Loc. = LAB_X12_Y5; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[13]~27'
    Info: 122: + IC(0.000 ns) + CELL(0.506 ns) = 64.233 ns; Loc. = LAB_X12_Y5; Fanout = 14; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_13_result_int[14]~28'
    Info: 123: + IC(1.330 ns) + CELL(0.206 ns) = 65.769 ns; Loc. = LAB_X13_Y7; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[416]~2152'
    Info: 124: + IC(0.918 ns) + CELL(0.621 ns) = 67.308 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[1]~3'
    Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 67.394 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[2]~5'
    Info: 126: + IC(0.000 ns) + CELL(0.086 ns) = 67.480 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[3]~7'
    Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 67.566 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[4]~9'
    Info: 128: + IC(0.000 ns) + CELL(0.086 ns) = 67.652 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[5]~11'
    Info: 129: + IC(0.000 ns) + CELL(0.086 ns) = 67.738 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[6]~13'
    Info: 130: + IC(0.000 ns) + CELL(0.086 ns) = 67.824 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[7]~15'
    Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 67.910 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[8]~17'
    Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 67.996 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[9]~19'
    Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 68.082 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[10]~21'
    Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 68.168 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[11]~23'
    Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 68.254 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[12]~25'
    Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 68.340 ns; Loc. = LAB_X12_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[13]~27'
    Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 68.426 ns; Loc. = LAB_X12_Y7; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[14]~29'
    Info: 138: + IC(0.000 ns) + CELL(0.506 ns) = 68.932 ns; Loc. = LAB_X12_Y7; Fanout = 15; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_14_result_int[15]~30'
    Info: 139: + IC(1.330 ns) + CELL(0.206 ns) = 70.468 ns; Loc. = LAB_X13_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[457]~2158'
    Info: 140: + IC(1.693 ns) + CELL(0.621 ns) = 72.782 ns; Loc. = LAB_X10_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[10]~21'
    Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 72.868 ns; Loc. = LAB_X10_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[11]~23'
    Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 72.954 ns; Loc. = LAB_X10_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[12]~25'
    Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 73.040 ns; Loc. = LAB_X10_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[13]~27'
    Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 73.126 ns; Loc. = LAB_X10_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[14]~29'
    Info: 145: + IC(0.000 ns) + CELL(0.086 ns) = 73.212 ns; Loc. = LAB_X10_Y6; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[15]~31'
    Info: 146: + IC(0.000 ns) + CELL(0.506 ns) = 73.718 ns; Loc. = LAB_X10_Y6; Fanout = 16; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_15_result_int[16]~32'
    Info: 147: + IC(1.686 ns) + CELL(0.206 ns) = 75.610 ns; Loc. = LAB_X13_Y7; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[482]~2181'
    Info: 148: + IC(1.712 ns) + CELL(0.621 ns) = 77.943 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[3]~7'
    Info: 149: + IC(0.000 ns) + CELL(0.086 ns) = 78.029 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[4]~9'
    Info: 150: + IC(0.000 ns) + CELL(0.086 ns) = 78.115 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[5]~11'
    Info: 151: + IC(0.000 ns) + CELL(0.086 ns) = 78.201 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[6]~13'
    Info: 152: + IC(0.000 ns) + CELL(0.086 ns) = 78.287 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[7]~15'
    Info: 153: + IC(0.000 ns) + CELL(0.086 ns) = 78.373 ns; Loc. = LAB_X10_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[8]~17'
    Info: 154: + IC(0.107 ns) + CELL(0.086 ns) = 78.566 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[9]~19'
    Info: 155: + IC(0.000 ns) + CELL(0.086 ns) = 78.652 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[10]~21'
    Info: 156: + IC(0.000 ns) + CELL(0.086 ns) = 78.738 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[11]~23'
    Info: 157: + IC(0.000 ns) + CELL(0.086 ns) = 78.824 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[12]~25'
    Info: 158: + IC(0.000 ns) + CELL(0.086 ns) = 78.910 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[13]~27'
    Info: 159: + IC(0.000 ns) + CELL(0.086 ns) = 78.996 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[14]~29'
    Info: 160: + IC(0.000 ns) + CELL(0.086 ns) = 79.082 ns; Loc. = LAB_X10_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[15]~31'
    Info: 161: + IC(0.000 ns) + CELL(0.086 ns) = 79.168 ns; Loc. = LAB_X10_Y10; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[16]~33'
    Info: 162: + IC(0.000 ns) + CELL(0.506 ns) = 79.674 ns; Loc. = LAB_X10_Y10; Fanout = 17; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_16_result_int[17]~34'
    Info: 163: + IC(1.320 ns) + CELL(0.206 ns) = 81.200 ns; Loc. = LAB_X10_Y11; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[516]~2196'
    Info: 164: + IC(1.303 ns) + CELL(0.621 ns) = 83.124 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[5]~11'
    Info: 165: + IC(0.000 ns) + CELL(0.086 ns) = 83.210 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[6]~13'
    Info: 166: + IC(0.000 ns) + CELL(0.086 ns) = 83.296 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[7]~15'
    Info: 167: + IC(0.000 ns) + CELL(0.086 ns) = 83.382 ns; Loc. = LAB_X9_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[8]~17'
    Info: 168: + IC(0.107 ns) + CELL(0.086 ns) = 83.575 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[9]~19'
    Info: 169: + IC(0.000 ns) + CELL(0.086 ns) = 83.661 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[10]~21'
    Info: 170: + IC(0.000 ns) + CELL(0.086 ns) = 83.747 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[11]~23'
    Info: 171: + IC(0.000 ns) + CELL(0.086 ns) = 83.833 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[12]~25'
    Info: 172: + IC(0.000 ns) + CELL(0.086 ns) = 83.919 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[13]~27'
    Info: 173: + IC(0.000 ns) + CELL(0.086 ns) = 84.005 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[14]~29'
    Info: 174: + IC(0.000 ns) + CELL(0.086 ns) = 84.091 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[15]~31'
    Info: 175: + IC(0.000 ns) + CELL(0.086 ns) = 84.177 ns; Loc. = LAB_X9_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[16]~33'
    Info: 176: + IC(0.000 ns) + CELL(0.086 ns) = 84.263 ns; Loc. = LAB_X9_Y12; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[17]~35'
    Info: 177: + IC(0.000 ns) + CELL(0.506 ns) = 84.769 ns; Loc. = LAB_X9_Y12; Fanout = 18; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_17_result_int[18]~36'
    Info: 178: + IC(1.321 ns) + CELL(0.206 ns) = 86.296 ns; Loc. = LAB_X10_Y11; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[550]~2212'
    Info: 179: + IC(1.303 ns) + CELL(0.621 ns) = 88.220 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[7]~15'
    Info: 180: + IC(0.000 ns) + CELL(0.086 ns) = 88.306 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[8]~17'
    Info: 181: + IC(0.000 ns) + CELL(0.086 ns) = 88.392 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[9]~19'
    Info: 182: + IC(0.107 ns) + CELL(0.086 ns) = 88.585 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[10]~21'
    Info: 183: + IC(0.000 ns) + CELL(0.086 ns) = 88.671 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[11]~23'
    Info: 184: + IC(0.000 ns) + CELL(0.086 ns) = 88.757 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[12]~25'
    Info: 185: + IC(0.000 ns) + CELL(0.086 ns) = 88.843 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[13]~27'
    Info: 186: + IC(0.000 ns) + CELL(0.086 ns) = 88.929 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[14]~29'
    Info: 187: + IC(0.000 ns) + CELL(0.086 ns) = 89.015 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[15]~31'
    Info: 188: + IC(0.000 ns) + CELL(0.086 ns) = 89.101 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[16]~33'
    Info: 189: + IC(0.000 ns) + CELL(0.086 ns) = 89.187 ns; Loc. = LAB_X10_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[17]~35'
    Info: 190: + IC(0.000 ns) + CELL(0.086 ns) = 89.273 ns; Loc. = LAB_X10_Y12; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[18]~37'
    Info: 191: + IC(0.000 ns) + CELL(0.506 ns) = 89.779 ns; Loc. = LAB_X10_Y12; Fanout = 19; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_18_result_int[19]~38'
    Info: 192: + IC(1.338 ns) + CELL(0.206 ns) = 91.323 ns; Loc. = LAB_X10_Y9; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[577]~2236'
    Info: 193: + IC(1.684 ns) + CELL(0.621 ns) = 93.628 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[2]~5'
    Info: 194: + IC(0.000 ns) + CELL(0.086 ns) = 93.714 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[3]~7'
    Info: 195: + IC(0.000 ns) + CELL(0.086 ns) = 93.800 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[4]~9'
    Info: 196: + IC(0.000 ns) + CELL(0.086 ns) = 93.886 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[5]~11'
    Info: 197: + IC(0.000 ns) + CELL(0.086 ns) = 93.972 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[6]~13'
    Info: 198: + IC(0.000 ns) + CELL(0.086 ns) = 94.058 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[7]~15'
    Info: 199: + IC(0.000 ns) + CELL(0.086 ns) = 94.144 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[8]~17'
    Info: 200: + IC(0.000 ns) + CELL(0.086 ns) = 94.230 ns; Loc. = LAB_X14_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[9]~19'
    Info: 201: + IC(0.107 ns) + CELL(0.086 ns) = 94.423 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[10]~21'
    Info: 202: + IC(0.000 ns) + CELL(0.086 ns) = 94.509 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[11]~23'
    Info: 203: + IC(0.000 ns) + CELL(0.086 ns) = 94.595 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[12]~25'
    Info: 204: + IC(0.000 ns) + CELL(0.086 ns) = 94.681 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[13]~27'
    Info: 205: + IC(0.000 ns) + CELL(0.086 ns) = 94.767 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[14]~29'
    Info: 206: + IC(0.000 ns) + CELL(0.086 ns) = 94.853 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[15]~31'
    Info: 207: + IC(0.000 ns) + CELL(0.086 ns) = 94.939 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[16]~33'
    Info: 208: + IC(0.000 ns) + CELL(0.086 ns) = 95.025 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[17]~35'
    Info: 209: + IC(0.000 ns) + CELL(0.086 ns) = 95.111 ns; Loc. = LAB_X14_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[18]~37'
    Info: 210: + IC(0.000 ns) + CELL(0.086 ns) = 95.197 ns; Loc. = LAB_X14_Y12; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[19]~39'
    Info: 211: + IC(0.000 ns) + CELL(0.506 ns) = 95.703 ns; Loc. = LAB_X14_Y12; Fanout = 20; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_19_result_int[20]~40'
    Info: 212: + IC(1.371 ns) + CELL(0.206 ns) = 97.280 ns; Loc. = LAB_X13_Y9; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[615]~2250'
    Info: 213: + IC(1.345 ns) + CELL(0.621 ns) = 99.246 ns; Loc. = LAB_X13_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[8]~17'
    Info: 214: + IC(0.000 ns) + CELL(0.086 ns) = 99.332 ns; Loc. = LAB_X13_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[9]~19'
    Info: 215: + IC(0.000 ns) + CELL(0.086 ns) = 99.418 ns; Loc. = LAB_X13_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[10]~21'
    Info: 216: + IC(0.107 ns) + CELL(0.086 ns) = 99.611 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[11]~23'
    Info: 217: + IC(0.000 ns) + CELL(0.086 ns) = 99.697 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[12]~25'
    Info: 218: + IC(0.000 ns) + CELL(0.086 ns) = 99.783 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[13]~27'
    Info: 219: + IC(0.000 ns) + CELL(0.086 ns) = 99.869 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[14]~29'
    Info: 220: + IC(0.000 ns) + CELL(0.086 ns) = 99.955 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[15]~31'
    Info: 221: + IC(0.000 ns) + CELL(0.086 ns) = 100.041 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[16]~33'
    Info: 222: + IC(0.000 ns) + CELL(0.086 ns) = 100.127 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[17]~35'
    Info: 223: + IC(0.000 ns) + CELL(0.086 ns) = 100.213 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[18]~37'
    Info: 224: + IC(0.000 ns) + CELL(0.086 ns) = 100.299 ns; Loc. = LAB_X13_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[19]~39'
    Info: 225: + IC(0.000 ns) + CELL(0.086 ns) = 100.385 ns; Loc. = LAB_X13_Y12; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[20]~41'
    Info: 226: + IC(0.000 ns) + CELL(0.506 ns) = 100.891 ns; Loc. = LAB_X13_Y12; Fanout = 21; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_20_result_int[21]~42'
    Info: 227: + IC(2.087 ns) + CELL(0.206 ns) = 103.184 ns; Loc. = LAB_X8_Y11; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[640]~2278'
    Info: 228: + IC(1.675 ns) + CELL(0.621 ns) = 105.480 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[1]~3'
    Info: 229: + IC(0.000 ns) + CELL(0.086 ns) = 105.566 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[2]~5'
    Info: 230: + IC(0.000 ns) + CELL(0.086 ns) = 105.652 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[3]~7'
    Info: 231: + IC(0.000 ns) + CELL(0.086 ns) = 105.738 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[4]~9'
    Info: 232: + IC(0.000 ns) + CELL(0.086 ns) = 105.824 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[5]~11'
    Info: 233: + IC(0.000 ns) + CELL(0.086 ns) = 105.910 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[6]~13'
    Info: 234: + IC(0.000 ns) + CELL(0.086 ns) = 105.996 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[7]~15'
    Info: 235: + IC(0.000 ns) + CELL(0.086 ns) = 106.082 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[8]~17'
    Info: 236: + IC(0.000 ns) + CELL(0.086 ns) = 106.168 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[9]~19'
    Info: 237: + IC(0.000 ns) + CELL(0.086 ns) = 106.254 ns; Loc. = LAB_X12_Y13; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[10]~21'
    Info: 238: + IC(0.107 ns) + CELL(0.086 ns) = 106.447 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[11]~23'
    Info: 239: + IC(0.000 ns) + CELL(0.086 ns) = 106.533 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[12]~25'
    Info: 240: + IC(0.000 ns) + CELL(0.086 ns) = 106.619 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[13]~27'
    Info: 241: + IC(0.000 ns) + CELL(0.086 ns) = 106.705 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[14]~29'
    Info: 242: + IC(0.000 ns) + CELL(0.086 ns) = 106.791 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[15]~31'
    Info: 243: + IC(0.000 ns) + CELL(0.086 ns) = 106.877 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[16]~33'
    Info: 244: + IC(0.000 ns) + CELL(0.086 ns) = 106.963 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[17]~35'
    Info: 245: + IC(0.000 ns) + CELL(0.086 ns) = 107.049 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[18]~37'
    Info: 246: + IC(0.000 ns) + CELL(0.086 ns) = 107.135 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[19]~39'
    Info: 247: + IC(0.000 ns) + CELL(0.086 ns) = 107.221 ns; Loc. = LAB_X12_Y12; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[20]~41'
    Info: 248: + IC(0.000 ns) + CELL(0.086 ns) = 107.307 ns; Loc. = LAB_X12_Y12; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[21]~43'
    Info: 249: + IC(0.000 ns) + CELL(0.506 ns) = 107.813 ns; Loc. = LAB_X12_Y12; Fanout = 22; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_21_result_int[22]~44'
    Info: 250: + IC(1.693 ns) + CELL(0.206 ns) = 109.712 ns; Loc. = LAB_X8_Y11; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[672]~2300'
    Info: 251: + IC(1.289 ns) + CELL(0.621 ns) = 111.622 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[1]~3'
    Info: 252: + IC(0.000 ns) + CELL(0.086 ns) = 111.708 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[2]~5'
    Info: 253: + IC(0.000 ns) + CELL(0.086 ns) = 111.794 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[3]~7'
    Info: 254: + IC(0.000 ns) + CELL(0.086 ns) = 111.880 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[4]~9'
    Info: 255: + IC(0.000 ns) + CELL(0.086 ns) = 111.966 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[5]~11'
    Info: 256: + IC(0.000 ns) + CELL(0.086 ns) = 112.052 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[6]~13'
    Info: 257: + IC(0.000 ns) + CELL(0.086 ns) = 112.138 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[7]~15'
    Info: 258: + IC(0.000 ns) + CELL(0.086 ns) = 112.224 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[8]~17'
    Info: 259: + IC(0.000 ns) + CELL(0.086 ns) = 112.310 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[9]~19'
    Info: 260: + IC(0.000 ns) + CELL(0.086 ns) = 112.396 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[10]~21'
    Info: 261: + IC(0.000 ns) + CELL(0.086 ns) = 112.482 ns; Loc. = LAB_X12_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[11]~23'
    Info: 262: + IC(0.107 ns) + CELL(0.086 ns) = 112.675 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[12]~25'
    Info: 263: + IC(0.000 ns) + CELL(0.086 ns) = 112.761 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[13]~27'
    Info: 264: + IC(0.000 ns) + CELL(0.086 ns) = 112.847 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[14]~29'
    Info: 265: + IC(0.000 ns) + CELL(0.086 ns) = 112.933 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[15]~31'
    Info: 266: + IC(0.000 ns) + CELL(0.086 ns) = 113.019 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[16]~33'
    Info: 267: + IC(0.000 ns) + CELL(0.086 ns) = 113.105 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[17]~35'
    Info: 268: + IC(0.000 ns) + CELL(0.086 ns) = 113.191 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[18]~37'
    Info: 269: + IC(0.000 ns) + CELL(0.086 ns) = 113.277 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[19]~39'
    Info: 270: + IC(0.000 ns) + CELL(0.086 ns) = 113.363 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[20]~41'
    Info: 271: + IC(0.000 ns) + CELL(0.086 ns) = 113.449 ns; Loc. = LAB_X12_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[21]~43'
    Info: 272: + IC(0.000 ns) + CELL(0.086 ns) = 113.535 ns; Loc. = LAB_X12_Y10; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[22]~45'
    Info: 273: + IC(0.000 ns) + CELL(0.506 ns) = 114.041 ns; Loc. = LAB_X12_Y10; Fanout = 23; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_22_result_int[23]~46'
    Info: 274: + IC(1.693 ns) + CELL(0.206 ns) = 115.940 ns; Loc. = LAB_X8_Y11; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[704]~2323'
    Info: 275: + IC(0.885 ns) + CELL(0.621 ns) = 117.446 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[1]~3'
    Info: 276: + IC(0.000 ns) + CELL(0.086 ns) = 117.532 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[2]~5'
    Info: 277: + IC(0.000 ns) + CELL(0.086 ns) = 117.618 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[3]~7'
    Info: 278: + IC(0.000 ns) + CELL(0.086 ns) = 117.704 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[4]~9'
    Info: 279: + IC(0.000 ns) + CELL(0.086 ns) = 117.790 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[5]~11'
    Info: 280: + IC(0.000 ns) + CELL(0.086 ns) = 117.876 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[6]~13'
    Info: 281: + IC(0.000 ns) + CELL(0.086 ns) = 117.962 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[7]~15'
    Info: 282: + IC(0.000 ns) + CELL(0.086 ns) = 118.048 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[8]~17'
    Info: 283: + IC(0.000 ns) + CELL(0.086 ns) = 118.134 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[9]~19'
    Info: 284: + IC(0.000 ns) + CELL(0.086 ns) = 118.220 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[10]~21'
    Info: 285: + IC(0.000 ns) + CELL(0.086 ns) = 118.306 ns; Loc. = LAB_X9_Y11; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[11]~23'
    Info: 286: + IC(0.107 ns) + CELL(0.086 ns) = 118.499 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[12]~25'
    Info: 287: + IC(0.000 ns) + CELL(0.086 ns) = 118.585 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[13]~27'
    Info: 288: + IC(0.000 ns) + CELL(0.086 ns) = 118.671 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[14]~29'
    Info: 289: + IC(0.000 ns) + CELL(0.086 ns) = 118.757 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[15]~31'
    Info: 290: + IC(0.000 ns) + CELL(0.086 ns) = 118.843 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[16]~33'
    Info: 291: + IC(0.000 ns) + CELL(0.086 ns) = 118.929 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[17]~35'
    Info: 292: + IC(0.000 ns) + CELL(0.086 ns) = 119.015 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[18]~37'
    Info: 293: + IC(0.000 ns) + CELL(0.086 ns) = 119.101 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[19]~39'
    Info: 294: + IC(0.000 ns) + CELL(0.086 ns) = 119.187 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[20]~41'
    Info: 295: + IC(0.000 ns) + CELL(0.086 ns) = 119.273 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[21]~43'
    Info: 296: + IC(0.000 ns) + CELL(0.086 ns) = 119.359 ns; Loc. = LAB_X9_Y10; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[22]~45'
    Info: 297: + IC(0.000 ns) + CELL(0.086 ns) = 119.445 ns; Loc. = LAB_X9_Y10; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[23]~47'
    Info: 298: + IC(0.000 ns) + CELL(0.506 ns) = 119.951 ns; Loc. = LAB_X9_Y10; Fanout = 24; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_23_result_int[24]~48'
    Info: 299: + IC(1.693 ns) + CELL(0.206 ns) = 121.850 ns; Loc. = LAB_X13_Y11; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[740]~2343'
    Info: 300: + IC(1.708 ns) + CELL(0.621 ns) = 124.179 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[5]~11'
    Info: 301: + IC(0.000 ns) + CELL(0.086 ns) = 124.265 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[6]~13'
    Info: 302: + IC(0.000 ns) + CELL(0.086 ns) = 124.351 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[7]~15'
    Info: 303: + IC(0.000 ns) + CELL(0.086 ns) = 124.437 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[8]~17'
    Info: 304: + IC(0.000 ns) + CELL(0.086 ns) = 124.523 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[9]~19'
    Info: 305: + IC(0.000 ns) + CELL(0.086 ns) = 124.609 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[10]~21'
    Info: 306: + IC(0.000 ns) + CELL(0.086 ns) = 124.695 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[11]~23'
    Info: 307: + IC(0.000 ns) + CELL(0.086 ns) = 124.781 ns; Loc. = LAB_X9_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[12]~25'
    Info: 308: + IC(0.107 ns) + CELL(0.086 ns) = 124.974 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[13]~27'
    Info: 309: + IC(0.000 ns) + CELL(0.086 ns) = 125.060 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[14]~29'
    Info: 310: + IC(0.000 ns) + CELL(0.086 ns) = 125.146 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[15]~31'
    Info: 311: + IC(0.000 ns) + CELL(0.086 ns) = 125.232 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[16]~33'
    Info: 312: + IC(0.000 ns) + CELL(0.086 ns) = 125.318 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[17]~35'
    Info: 313: + IC(0.000 ns) + CELL(0.086 ns) = 125.404 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[18]~37'
    Info: 314: + IC(0.000 ns) + CELL(0.086 ns) = 125.490 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[19]~39'
    Info: 315: + IC(0.000 ns) + CELL(0.086 ns) = 125.576 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[20]~41'
    Info: 316: + IC(0.000 ns) + CELL(0.086 ns) = 125.662 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[21]~43'
    Info: 317: + IC(0.000 ns) + CELL(0.086 ns) = 125.748 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[22]~45'
    Info: 318: + IC(0.000 ns) + CELL(0.086 ns) = 125.834 ns; Loc. = LAB_X9_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[23]~47'
    Info: 319: + IC(0.000 ns) + CELL(0.086 ns) = 125.920 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[24]~49'
    Info: 320: + IC(0.000 ns) + CELL(0.506 ns) = 126.426 ns; Loc. = LAB_X9_Y8; Fanout = 25; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_24_result_int[25]~50'
    Info: 321: + IC(1.702 ns) + CELL(0.206 ns) = 128.334 ns; Loc. = LAB_X13_Y10; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[774]~2366'
    Info: 322: + IC(2.060 ns) + CELL(0.621 ns) = 131.015 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[7]~15'
    Info: 323: + IC(0.000 ns) + CELL(0.086 ns) = 131.101 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[8]~17'
    Info: 324: + IC(0.000 ns) + CELL(0.086 ns) = 131.187 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[9]~19'
    Info: 325: + IC(0.000 ns) + CELL(0.086 ns) = 131.273 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[10]~21'
    Info: 326: + IC(0.000 ns) + CELL(0.086 ns) = 131.359 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[11]~23'
    Info: 327: + IC(0.000 ns) + CELL(0.086 ns) = 131.445 ns; Loc. = LAB_X8_Y9; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[12]~25'
    Info: 328: + IC(0.107 ns) + CELL(0.086 ns) = 131.638 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[13]~27'
    Info: 329: + IC(0.000 ns) + CELL(0.086 ns) = 131.724 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[14]~29'
    Info: 330: + IC(0.000 ns) + CELL(0.086 ns) = 131.810 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[15]~31'
    Info: 331: + IC(0.000 ns) + CELL(0.086 ns) = 131.896 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[16]~33'
    Info: 332: + IC(0.000 ns) + CELL(0.086 ns) = 131.982 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[17]~35'
    Info: 333: + IC(0.000 ns) + CELL(0.086 ns) = 132.068 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[18]~37'
    Info: 334: + IC(0.000 ns) + CELL(0.086 ns) = 132.154 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[19]~39'
    Info: 335: + IC(0.000 ns) + CELL(0.086 ns) = 132.240 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[20]~41'
    Info: 336: + IC(0.000 ns) + CELL(0.086 ns) = 132.326 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[21]~43'
    Info: 337: + IC(0.000 ns) + CELL(0.086 ns) = 132.412 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[22]~45'
    Info: 338: + IC(0.000 ns) + CELL(0.086 ns) = 132.498 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[23]~47'
    Info: 339: + IC(0.000 ns) + CELL(0.086 ns) = 132.584 ns; Loc. = LAB_X8_Y8; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[24]~49'
    Info: 340: + IC(0.000 ns) + CELL(0.086 ns) = 132.670 ns; Loc. = LAB_X8_Y8; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[25]~51'
    Info: 341: + IC(0.000 ns) + CELL(0.506 ns) = 133.176 ns; Loc. = LAB_X8_Y8; Fanout = 27; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_25_result_int[26]~52'
    Info: 342: + IC(1.705 ns) + CELL(0.206 ns) = 135.087 ns; Loc. = LAB_X5_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[805]~2393'
    Info: 343: + IC(1.669 ns) + CELL(0.621 ns) = 137.377 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[6]~13'
    Info: 344: + IC(0.000 ns) + CELL(0.086 ns) = 137.463 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[7]~15'
    Info: 345: + IC(0.000 ns) + CELL(0.086 ns) = 137.549 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[8]~17'
    Info: 346: + IC(0.000 ns) + CELL(0.086 ns) = 137.635 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[9]~19'
    Info: 347: + IC(0.000 ns) + CELL(0.086 ns) = 137.721 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[10]~21'
    Info: 348: + IC(0.000 ns) + CELL(0.086 ns) = 137.807 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[11]~23'
    Info: 349: + IC(0.000 ns) + CELL(0.086 ns) = 137.893 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[12]~25'
    Info: 350: + IC(0.000 ns) + CELL(0.086 ns) = 137.979 ns; Loc. = LAB_X8_Y7; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[13]~27'
    Info: 351: + IC(0.107 ns) + CELL(0.086 ns) = 138.172 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[14]~29'
    Info: 352: + IC(0.000 ns) + CELL(0.086 ns) = 138.258 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[15]~31'
    Info: 353: + IC(0.000 ns) + CELL(0.086 ns) = 138.344 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[16]~33'
    Info: 354: + IC(0.000 ns) + CELL(0.086 ns) = 138.430 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[17]~35'
    Info: 355: + IC(0.000 ns) + CELL(0.086 ns) = 138.516 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[18]~37'
    Info: 356: + IC(0.000 ns) + CELL(0.086 ns) = 138.602 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[19]~39'
    Info: 357: + IC(0.000 ns) + CELL(0.086 ns) = 138.688 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[20]~41'
    Info: 358: + IC(0.000 ns) + CELL(0.086 ns) = 138.774 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[21]~43'
    Info: 359: + IC(0.000 ns) + CELL(0.086 ns) = 138.860 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[22]~45'
    Info: 360: + IC(0.000 ns) + CELL(0.086 ns) = 138.946 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[23]~47'
    Info: 361: + IC(0.000 ns) + CELL(0.086 ns) = 139.032 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[24]~49'
    Info: 362: + IC(0.000 ns) + CELL(0.086 ns) = 139.118 ns; Loc. = LAB_X8_Y6; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[25]~51'
    Info: 363: + IC(0.000 ns) + CELL(0.086 ns) = 139.204 ns; Loc. = LAB_X8_Y6; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[26]~53'
    Info: 364: + IC(0.000 ns) + CELL(0.506 ns) = 139.710 ns; Loc. = LAB_X8_Y6; Fanout = 28; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_26_result_int[27]~54'
    Info: 365: + IC(1.340 ns) + CELL(0.206 ns) = 141.256 ns; Loc. = LAB_X8_Y10; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[833]~2424'
    Info: 366: + IC(1.722 ns) + CELL(0.621 ns) = 143.599 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[2]~5'
    Info: 367: + IC(0.000 ns) + CELL(0.086 ns) = 143.685 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[3]~7'
    Info: 368: + IC(0.000 ns) + CELL(0.086 ns) = 143.771 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[4]~9'
    Info: 369: + IC(0.000 ns) + CELL(0.086 ns) = 143.857 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[5]~11'
    Info: 370: + IC(0.000 ns) + CELL(0.086 ns) = 143.943 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[6]~13'
    Info: 371: + IC(0.000 ns) + CELL(0.086 ns) = 144.029 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[7]~15'
    Info: 372: + IC(0.000 ns) + CELL(0.086 ns) = 144.115 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[8]~17'
    Info: 373: + IC(0.000 ns) + CELL(0.086 ns) = 144.201 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[9]~19'
    Info: 374: + IC(0.000 ns) + CELL(0.086 ns) = 144.287 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[10]~21'
    Info: 375: + IC(0.000 ns) + CELL(0.086 ns) = 144.373 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[11]~23'
    Info: 376: + IC(0.000 ns) + CELL(0.086 ns) = 144.459 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[12]~25'
    Info: 377: + IC(0.000 ns) + CELL(0.086 ns) = 144.545 ns; Loc. = LAB_X8_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[13]~27'
    Info: 378: + IC(0.107 ns) + CELL(0.086 ns) = 144.738 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[14]~29'
    Info: 379: + IC(0.000 ns) + CELL(0.086 ns) = 144.824 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[15]~31'
    Info: 380: + IC(0.000 ns) + CELL(0.086 ns) = 144.910 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[16]~33'
    Info: 381: + IC(0.000 ns) + CELL(0.086 ns) = 144.996 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[17]~35'
    Info: 382: + IC(0.000 ns) + CELL(0.086 ns) = 145.082 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[18]~37'
    Info: 383: + IC(0.000 ns) + CELL(0.086 ns) = 145.168 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[19]~39'
    Info: 384: + IC(0.000 ns) + CELL(0.086 ns) = 145.254 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[20]~41'
    Info: 385: + IC(0.000 ns) + CELL(0.086 ns) = 145.340 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[21]~43'
    Info: 386: + IC(0.000 ns) + CELL(0.086 ns) = 145.426 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[22]~45'
    Info: 387: + IC(0.000 ns) + CELL(0.086 ns) = 145.512 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[23]~47'
    Info: 388: + IC(0.000 ns) + CELL(0.086 ns) = 145.598 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[24]~49'
    Info: 389: + IC(0.000 ns) + CELL(0.086 ns) = 145.684 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[25]~51'
    Info: 390: + IC(0.000 ns) + CELL(0.086 ns) = 145.770 ns; Loc. = LAB_X8_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[26]~53'
    Info: 391: + IC(0.000 ns) + CELL(0.086 ns) = 145.856 ns; Loc. = LAB_X8_Y4; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[27]~55'
    Info: 392: + IC(0.000 ns) + CELL(0.506 ns) = 146.362 ns; Loc. = LAB_X8_Y4; Fanout = 29; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_27_result_int[28]~56'
    Info: 393: + IC(1.687 ns) + CELL(0.206 ns) = 148.255 ns; Loc. = LAB_X5_Y5; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[871]~2446'
    Info: 394: + IC(1.669 ns) + CELL(0.621 ns) = 150.545 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[8]~17'
    Info: 395: + IC(0.000 ns) + CELL(0.086 ns) = 150.631 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[9]~19'
    Info: 396: + IC(0.000 ns) + CELL(0.086 ns) = 150.717 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[10]~21'
    Info: 397: + IC(0.000 ns) + CELL(0.086 ns) = 150.803 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[11]~23'
    Info: 398: + IC(0.000 ns) + CELL(0.086 ns) = 150.889 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[12]~25'
    Info: 399: + IC(0.000 ns) + CELL(0.086 ns) = 150.975 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[13]~27'
    Info: 400: + IC(0.000 ns) + CELL(0.086 ns) = 151.061 ns; Loc. = LAB_X8_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[14]~29'
    Info: 401: + IC(0.107 ns) + CELL(0.086 ns) = 151.254 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[15]~31'
    Info: 402: + IC(0.000 ns) + CELL(0.086 ns) = 151.340 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[16]~33'
    Info: 403: + IC(0.000 ns) + CELL(0.086 ns) = 151.426 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[17]~35'
    Info: 404: + IC(0.000 ns) + CELL(0.086 ns) = 151.512 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[18]~37'
    Info: 405: + IC(0.000 ns) + CELL(0.086 ns) = 151.598 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[19]~39'
    Info: 406: + IC(0.000 ns) + CELL(0.086 ns) = 151.684 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[20]~41'
    Info: 407: + IC(0.000 ns) + CELL(0.086 ns) = 151.770 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[21]~43'
    Info: 408: + IC(0.000 ns) + CELL(0.086 ns) = 151.856 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[22]~45'
    Info: 409: + IC(0.000 ns) + CELL(0.086 ns) = 151.942 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[23]~47'
    Info: 410: + IC(0.000 ns) + CELL(0.086 ns) = 152.028 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[24]~49'
    Info: 411: + IC(0.000 ns) + CELL(0.086 ns) = 152.114 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[25]~51'
    Info: 412: + IC(0.000 ns) + CELL(0.086 ns) = 152.200 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[26]~53'
    Info: 413: + IC(0.000 ns) + CELL(0.086 ns) = 152.286 ns; Loc. = LAB_X8_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[27]~55'
    Info: 414: + IC(0.000 ns) + CELL(0.086 ns) = 152.372 ns; Loc. = LAB_X8_Y2; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[28]~57'
    Info: 415: + IC(0.000 ns) + CELL(0.506 ns) = 152.878 ns; Loc. = LAB_X8_Y2; Fanout = 30; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_28_result_int[29]~58'
    Info: 416: + IC(1.759 ns) + CELL(0.206 ns) = 154.843 ns; Loc. = LAB_X7_Y8; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[896]~2482'
    Info: 417: + IC(1.312 ns) + CELL(0.621 ns) = 156.776 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[1]~3'
    Info: 418: + IC(0.000 ns) + CELL(0.086 ns) = 156.862 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[2]~5'
    Info: 419: + IC(0.000 ns) + CELL(0.086 ns) = 156.948 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[3]~7'
    Info: 420: + IC(0.000 ns) + CELL(0.086 ns) = 157.034 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[4]~9'
    Info: 421: + IC(0.000 ns) + CELL(0.086 ns) = 157.120 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[5]~11'
    Info: 422: + IC(0.000 ns) + CELL(0.086 ns) = 157.206 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[6]~13'
    Info: 423: + IC(0.000 ns) + CELL(0.086 ns) = 157.292 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[7]~15'
    Info: 424: + IC(0.000 ns) + CELL(0.086 ns) = 157.378 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[8]~17'
    Info: 425: + IC(0.000 ns) + CELL(0.086 ns) = 157.464 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[9]~19'
    Info: 426: + IC(0.000 ns) + CELL(0.086 ns) = 157.550 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[10]~21'
    Info: 427: + IC(0.000 ns) + CELL(0.086 ns) = 157.636 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[11]~23'
    Info: 428: + IC(0.000 ns) + CELL(0.086 ns) = 157.722 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[12]~25'
    Info: 429: + IC(0.000 ns) + CELL(0.086 ns) = 157.808 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[13]~27'
    Info: 430: + IC(0.000 ns) + CELL(0.086 ns) = 157.894 ns; Loc. = LAB_X6_Y5; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[14]~29'
    Info: 431: + IC(0.107 ns) + CELL(0.086 ns) = 158.087 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[15]~31'
    Info: 432: + IC(0.000 ns) + CELL(0.086 ns) = 158.173 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[16]~33'
    Info: 433: + IC(0.000 ns) + CELL(0.086 ns) = 158.259 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[17]~35'
    Info: 434: + IC(0.000 ns) + CELL(0.086 ns) = 158.345 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[18]~37'
    Info: 435: + IC(0.000 ns) + CELL(0.086 ns) = 158.431 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[19]~39'
    Info: 436: + IC(0.000 ns) + CELL(0.086 ns) = 158.517 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[20]~41'
    Info: 437: + IC(0.000 ns) + CELL(0.086 ns) = 158.603 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[21]~43'
    Info: 438: + IC(0.000 ns) + CELL(0.086 ns) = 158.689 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[22]~45'
    Info: 439: + IC(0.000 ns) + CELL(0.086 ns) = 158.775 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[23]~47'
    Info: 440: + IC(0.000 ns) + CELL(0.086 ns) = 158.861 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[24]~49'
    Info: 441: + IC(0.000 ns) + CELL(0.086 ns) = 158.947 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[25]~51'
    Info: 442: + IC(0.000 ns) + CELL(0.086 ns) = 159.033 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[26]~53'
    Info: 443: + IC(0.000 ns) + CELL(0.086 ns) = 159.119 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[27]~55'
    Info: 444: + IC(0.000 ns) + CELL(0.086 ns) = 159.205 ns; Loc. = LAB_X6_Y4; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[28]~57'
    Info: 445: + IC(0.000 ns) + CELL(0.086 ns) = 159.291 ns; Loc. = LAB_X6_Y4; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[29]~59'
    Info: 446: + IC(0.000 ns) + CELL(0.506 ns) = 159.797 ns; Loc. = LAB_X6_Y4; Fanout = 31; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_29_result_int[30]~60'
    Info: 447: + IC(1.340 ns) + CELL(0.206 ns) = 161.343 ns; Loc. = LAB_X7_Y8; Fanout = 3; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[929]~2511'
    Info: 448: + IC(1.722 ns) + CELL(0.621 ns) = 163.686 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~5'
    Info: 449: + IC(0.000 ns) + CELL(0.086 ns) = 163.772 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~7'
    Info: 450: + IC(0.000 ns) + CELL(0.086 ns) = 163.858 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~9'
    Info: 451: + IC(0.000 ns) + CELL(0.086 ns) = 163.944 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~11'
    Info: 452: + IC(0.000 ns) + CELL(0.086 ns) = 164.030 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~13'
    Info: 453: + IC(0.000 ns) + CELL(0.086 ns) = 164.116 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~15'
    Info: 454: + IC(0.000 ns) + CELL(0.086 ns) = 164.202 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~17'
    Info: 455: + IC(0.000 ns) + CELL(0.086 ns) = 164.288 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~19'
    Info: 456: + IC(0.000 ns) + CELL(0.086 ns) = 164.374 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~21'
    Info: 457: + IC(0.000 ns) + CELL(0.086 ns) = 164.460 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~23'
    Info: 458: + IC(0.000 ns) + CELL(0.086 ns) = 164.546 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~25'
    Info: 459: + IC(0.000 ns) + CELL(0.086 ns) = 164.632 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~27'
    Info: 460: + IC(0.000 ns) + CELL(0.086 ns) = 164.718 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~29'
    Info: 461: + IC(0.000 ns) + CELL(0.086 ns) = 164.804 ns; Loc. = LAB_X6_Y3; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~31'
    Info: 462: + IC(0.107 ns) + CELL(0.086 ns) = 164.997 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~33'
    Info: 463: + IC(0.000 ns) + CELL(0.086 ns) = 165.083 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~35'
    Info: 464: + IC(0.000 ns) + CELL(0.086 ns) = 165.169 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~37'
    Info: 465: + IC(0.000 ns) + CELL(0.086 ns) = 165.255 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~39'
    Info: 466: + IC(0.000 ns) + CELL(0.086 ns) = 165.341 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~41'
    Info: 467: + IC(0.000 ns) + CELL(0.086 ns) = 165.427 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~43'
    Info: 468: + IC(0.000 ns) + CELL(0.086 ns) = 165.513 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~45'
    Info: 469: + IC(0.000 ns) + CELL(0.086 ns) = 165.599 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~47'
    Info: 470: + IC(0.000 ns) + CELL(0.086 ns) = 165.685 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~49'
    Info: 471: + IC(0.000 ns) + CELL(0.086 ns) = 165.771 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~51'
    Info: 472: + IC(0.000 ns) + CELL(0.086 ns) = 165.857 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~53'
    Info: 473: + IC(0.000 ns) + CELL(0.086 ns) = 165.943 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~55'
    Info: 474: + IC(0.000 ns) + CELL(0.086 ns) = 166.029 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~57'
    Info: 475: + IC(0.000 ns) + CELL(0.086 ns) = 166.115 ns; Loc. = LAB_X6_Y2; Fanout = 2; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~59'
    Info: 476: + IC(0.000 ns) + CELL(0.086 ns) = 166.201 ns; Loc. = LAB_X6_Y2; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~61'
    Info: 477: + IC(0.000 ns) + CELL(0.506 ns) = 166.707 ns; Loc. = LAB_X6_Y2; Fanout = 33; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|op_23~62'
    Info: 478: + IC(1.705 ns) + CELL(0.206 ns) = 168.618 ns; Loc. = LAB_X9_Y5; Fanout = 1; COMB Node = 'space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|StageOut[966]~2536'
    Info: 479: + IC(1.675 ns) + CELL(0.621 ns) = 170.914 ns; Loc. = LAB_X5_Y3; Fanout = 1; COMB Node = 'space:inst11|duty[0]~16'
    Info: 480: + IC(0.107 ns) + CELL(0.086 ns) = 171.107 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~18'
    Info: 481: + IC(0.000 ns) + CELL(0.086 ns) = 171.193 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~20'
    Info: 482: + IC(0.000 ns) + CELL(0.086 ns) = 171.279 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~22'
    Info: 483: + IC(0.000 ns) + CELL(0.086 ns) = 171.365 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~24'
    Info: 484: + IC(0.000 ns) + CELL(0.086 ns) = 171.451 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~26'
    Info: 485: + IC(0.000 ns) + CELL(0.086 ns) = 171.537 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~28'
    Info: 486: + IC(0.000 ns) + CELL(0.086 ns) = 171.623 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~30'
    Info: 487: + IC(0.000 ns) + CELL(0.086 ns) = 171.709 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~32'
    Info: 488: + IC(0.000 ns) + CELL(0.086 ns) = 171.795 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~34'
    Info: 489: + IC(0.000 ns) + CELL(0.086 ns) = 171.881 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~36'
    Info: 490: + IC(0.000 ns) + CELL(0.086 ns) = 171.967 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~38'
    Info: 491: + IC(0.000 ns) + CELL(0.086 ns) = 172.053 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~40'
    Info: 492: + IC(0.000 ns) + CELL(0.086 ns) = 172.139 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~42'
    Info: 493: + IC(0.000 ns) + CELL(0.086 ns) = 172.225 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~44'
    Info: 494: + IC(0.000 ns) + CELL(0.086 ns) = 172.311 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~46'
    Info: 495: + IC(0.000 ns) + CELL(0.086 ns) = 172.397 ns; Loc. = LAB_X5_Y2; Fanout = 1; COMB Node = 'space:inst11|duty[0]~48'
    Info: 496: + IC(0.107 ns) + CELL(0.086 ns) = 172.590 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~50'
    Info: 497: + IC(0.000 ns) + CELL(0.086 ns) = 172.676 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~52'
    Info: 498: + IC(0.000 ns) + CELL(0.086 ns) = 172.762 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~54'
    Info: 499: + IC(0.000 ns) + CELL(0.086 ns) = 172.848 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~56'
    Info: 500: + IC(0.000 ns) + CELL(0.086 ns) = 172.934 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~58'
    Info: 501: + IC(0.000 ns) + CELL(0.086 ns) = 173.020 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~60'
    Info: 502: + IC(0.000 ns) + CELL(0.086 ns) = 173.106 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~62'
    Info: 503: + IC(0.000 ns) + CELL(0.086 ns) = 173.192 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~64'
    Info: 504: + IC(0.000 ns) + CELL(0.506 ns) = 173.698 ns; Loc. = LAB_X5_Y1; Fanout = 1; COMB Node = 'space:inst11|duty[0]~65'
    Info: 505: + IC(0.000 ns) + CELL(0.108 ns) = 173.806 ns; Loc. = LAB_X5_Y1; Fanout = 1; REG Node = 'space:inst11|duty[0]'
    Info: Total cell delay = 79.438 ns ( 45.70 % )
    Info: Total interconnect delay = 94.368 ns ( 54.30 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 26% of the available device resources
    Info: Peak interconnect usage is 27% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 26 output pins without output pin load capacitance assignment
    Info: Pin "port1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "port3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 3 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin out6[3] has GND driving its datain port
    Info: Pin out6[2] has GND driving its datain port
    Info: Pin out6[1] has GND driving its datain port
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file D:/Desktop/Create3/test.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Thu Apr 14 16:43:00 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Desktop/Create3/test.fit.smsg.


