<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro02)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Fri Mar 31 14:54:12 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>miniMIPS_chip</TD></TR>
<TR><TD>#  Command:    </TD><TD>report_summary -out_dir summaryReport</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Multi-driven Nets Information Page</H3>
<H4> General Caution: </H4>
<UL>
    <LI>These nets will be excluded from optimization and are normally not produced by synthesis.  There are many cicrumstances where such nets are specifically coded however (bus keepers, wired logic, redundancy etc.)
<P>
    <LI>For the specific case of bus keepers, consider changing your .lib pin for the keeper cell to be type "input".  This will allow Innovus to fully optimize the net if necessary.
</UL>
<P>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1>
    <TR>
    <TD>Multi-driven Nets<BR></TD>
    <TD>Fanin<BR></TD>
    <TD>Driver Names<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[0]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g44 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_0 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[1]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g43 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_1 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[2]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g42 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_2 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[3]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g41 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_3 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[4]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g40 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_4 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[5]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g39 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_5 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[6]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g38 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_6 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[7]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g37 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_7 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[8]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g36 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_8 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[9]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g35 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_9 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[10]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g34 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_10 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[11]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g33 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_11 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[12]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g32 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_12 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[13]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g31 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_13 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[14]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g30 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_14 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[15]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g29 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_15 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[16]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g28 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_16 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[17]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g27 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_17 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[18]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g26 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_18 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[19]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g25 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_19 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[20]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g24 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_20 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[21]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g23 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_21 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[22]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g22 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_22 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[23]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g21 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_23 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[24]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g20 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_24 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[25]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g19 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_25 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[26]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g18 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_26 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[27]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g17 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_27 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[28]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g16 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_28 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[29]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g15 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_29 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[30]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g14 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_30 Y<BR></TD>
    <TR>
    <TD ROWSPAN=2>ram_data_IO[31]<BR></TD>
    <TD ROWSPAN=2>2<BR></TD>
    <TD>minimips_core_instance/U9_bus_ctrl_g13 Q<BR></TD>
    <TR>
    <TD>IOPADS_INST/PAD_ram_data_IO_31 Y<BR></TD>
</TABLE>

</BODY>
</HTML>
