// Seed: 2500877565
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    input tri id_3,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wor id_7,
    output wire id_8,
    input wire id_9,
    output tri0 id_10,
    output supply1 id_11,
    input supply0 id_12,
    input supply1 id_13,
    input tri0 id_14,
    input wire id_15
);
  assign  {  id_7  ,  1  ,  id_7  ,  -1  ==  id_7  ,  id_5  ,  id_9  ,  {  id_7  ,  1 'h0 }  <  1 'h0 ,  -1  ,  -1  ,  id_0  ==  id_6  ,  -1  ==  -1  ,  -1  ,  id_1  ,  id_15  }  =  1  ==?  -1  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd92
) (
    output uwire id_0,
    output wire _id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply1 id_4,
    output wand id_5,
    input wor id_6,
    output wire id_7,
    output wire id_8,
    input supply1 id_9,
    output tri id_10,
    input tri1 id_11,
    output wire id_12
    , id_14
);
  logic [id_1  ==  -1 : 1  &  -1] id_15;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_4,
      id_2,
      id_5,
      id_3,
      id_9,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
