
---------- Begin Simulation Statistics ----------
final_tick                               2460853046500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57644                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703152                       # Number of bytes of host memory used
host_op_rate                                    57813                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45093.15                       # Real time elapsed on the host
host_tick_rate                               54572656                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599362286                       # Number of instructions simulated
sim_ops                                    2606971213                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.460853                       # Number of seconds simulated
sim_ticks                                2460853046500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.430881                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              322439020                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           377426776                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         24784904                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        500842159                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          52015638                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       52347943                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          332305                       # Number of indirect misses.
system.cpu0.branchPred.lookups              643111522                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4031851                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801869                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         15995390                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581775669                       # Number of branches committed
system.cpu0.commit.bw_lim_events             85663763                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419494                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      277854692                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379405068                       # Number of instructions committed
system.cpu0.commit.committedOps            2383212224                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4227361321                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.563759                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.404066                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3155223416     74.64%     74.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    615369669     14.56%     89.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    158560220      3.75%     92.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    130848871      3.10%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     53250147      1.26%     97.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16050589      0.38%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      7150657      0.17%     97.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5243989      0.12%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     85663763      2.03%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4227361321                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48959220                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306342304                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725992376                       # Number of loads committed
system.cpu0.commit.membars                    7608890                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608896      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1330008607     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729794237     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290532059     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383212224                       # Class of committed instruction
system.cpu0.commit.refs                    1020326324                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379405068                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383212224                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.066016                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.066016                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            866564380                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              8799647                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           316499620                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2692550059                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1489626708                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1885742780                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              16025844                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             27353122                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             15842655                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  643111522                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                484310146                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2752663556                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             10346618                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2748684157                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 275                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          811                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               49630956                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.130823                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1496322135                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         374454658                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.559143                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4273802367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.644038                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875972                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2283567168     53.43%     53.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1491718513     34.90%     88.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               312337604      7.31%     95.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               141569897      3.31%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                21133249      0.49%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17819962      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1841493      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809013      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5468      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4273802367                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       71                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      642085476                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            16211811                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               614169820                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.534894                       # Inst execution rate
system.cpu0.iew.exec_refs                  1173871863                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 352345574                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              654954214                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            819092431                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3810983                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6496930                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           362254780                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2661030680                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            821526289                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11903603                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2629480063                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2937705                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             28199627                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              16025844                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             36156508                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1867484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        59845641                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        20127                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        33427                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15360153                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     93100055                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     67920821                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         33427                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1534781                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14677030                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1133111215                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2603879809                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.845861                       # average fanout of values written-back
system.cpu0.iew.wb_producers                958454460                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.529687                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2604051061                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3245898086                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1661014202                       # number of integer regfile writes
system.cpu0.ipc                              0.484023                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.484023                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611889      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1431876648     54.21%     54.50% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19386901      0.73%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900309      0.22%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              9      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           827386206     31.32%     86.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          349221654     13.22%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2641383667                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     64                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                124                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           60                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                70                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    8878012                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003361                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1564672     17.62%     17.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3044      0.03%     17.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1598096     18.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4897935     55.17%     90.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               814261      9.17%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2642649726                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9566076920                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2603879749                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2938881269                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2649610217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2641383667                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420463                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      277818371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           629332                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           969                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     63737751                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4273802367                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.618041                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.843076                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2382823407     55.75%     55.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1312513264     30.71%     86.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          465161626     10.88%     97.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76152989      1.78%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           25275777      0.59%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            4183438      0.10%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            6196580      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1073882      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             421404      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4273802367                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.537316                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         44064490                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        24162834                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           819092431                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          362254780                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2900                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4915887843                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8225594                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              719239206                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525770991                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28325787                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1507708642                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              56243838                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                96078                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3320206141                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2683453948                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1717511512                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1881649750                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              63575825                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              16025844                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            148935915                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               191740454                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               71                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3320206070                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        243010                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8886                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 61511248                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8877                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6802727320                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5368625479                       # The number of ROB writes
system.cpu0.timesIdled                       46329123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            79.455253                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26974812                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            33949690                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2537425                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40744555                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3031998                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3045676                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           13678                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49542739                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112330                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801587                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1705426                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41145586                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9896018                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405455                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22756532                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219957218                       # Number of instructions committed
system.cpu1.commit.committedOps             223758989                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    860484441                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.260038                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.080211                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    778200770     90.44%     90.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38731549      4.50%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14532236      1.69%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8213098      0.95%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5250660      0.61%     98.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3424867      0.40%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1618146      0.19%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       617097      0.07%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9896018      1.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    860484441                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5482126                       # Number of function calls committed.
system.cpu1.commit.int_insts                213867203                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55665306                       # Number of loads committed
system.cpu1.commit.membars                    7603305                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603305      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132573302     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59466893     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21555965      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223758989                       # Class of committed instruction
system.cpu1.commit.refs                      81022870                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219957218                       # Number of Instructions Simulated
system.cpu1.committedOps                    223758989                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.953663                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.953663                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            702564105                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               843711                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25405943                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             254972732                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                39312337                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                111207453                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1706731                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2147762                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9740013                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49542739                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36540605                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    816909757                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               598458                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     261124942                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5077460                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.056969                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          45082151                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          30006810                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.300269                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         864530639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.761561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               695828036     80.49%     80.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               110021184     12.73%     93.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37379248      4.32%     97.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12248971      1.42%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3498313      0.40%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3922167      0.45%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632467      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     236      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           864530639                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5106087                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1836959                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44119603                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.275031                       # Inst execution rate
system.cpu1.iew.exec_refs                    85676963                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26092188                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              574730730                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60199541                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802257                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1334075                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27002332                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          246502206                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59584775                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1582797                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239176684                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2415192                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10239850                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1706731                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17304131                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        81390                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2876210                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26910                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1668                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1377                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4534235                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1644768                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1668                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       391640                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1445319                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                138219181                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237657776                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.814011                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112511896                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.273284                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237744635                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               304103925                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166468700                       # number of integer regfile writes
system.cpu1.ipc                              0.252930                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.252930                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603404      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144320107     59.94%     63.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855348      0.36%     63.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704423      0.71%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63892845     26.54%     90.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22383342      9.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240759481                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7116320                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029558                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 968756     13.61%     13.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 16546      0.23%     13.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1451569     20.40%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     34.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4101138     57.63%     91.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               578307      8.13%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             240272381                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1353564596                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237657764                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        269246911                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 235096536                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240759481                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405670                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22743216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           398703                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           215                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11172029                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    864530639                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.278486                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761217                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          715355552     82.74%     82.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           97706432     11.30%     94.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31188046      3.61%     97.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7776966      0.90%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8588949      0.99%     99.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1609382      0.19%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1419659      0.16%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             659825      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             225828      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      864530639                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.276851                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         26021071                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4628260                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60199541                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27002332                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       869636726                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4052053071                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              620231000                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156125309                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              27207769                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                43848790                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8871919                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                95335                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            322535926                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             251985962                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          176589689                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                114560793                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              47190533                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1706731                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             84165672                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20464380                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       322535914                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         17653                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               643                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52891419                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           643                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1097103814                       # The number of ROB reads
system.cpu1.rob.rob_writes                  497099589                       # The number of ROB writes
system.cpu1.timesIdled                         388064                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          9957342                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                47132                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10780042                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              27345894                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     25299116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      50471476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4000775                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       942180                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    138168948                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     20491668                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    276325667                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21433848                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18269630                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8319127                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16853154                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              359                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            269                       # Transaction distribution
system.membus.trans_dist::ReadExReq           7028277                       # Transaction distribution
system.membus.trans_dist::ReadExResp          7028277                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18269632                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           658                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     75769383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               75769383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2151490176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2151490176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              531                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          25299195                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                25299195    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            25299195                       # Request fanout histogram
system.membus.respLayer1.occupancy       132760289150                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         90610736513                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  6                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1370932833.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   579569820.911237                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value    739129000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1877934500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              3                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2456740248000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4112798500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    425766150                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       425766150                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    425766150                       # number of overall hits
system.cpu0.icache.overall_hits::total      425766150                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58543995                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58543995                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58543995                       # number of overall misses
system.cpu0.icache.overall_misses::total     58543995                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 980102299997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 980102299997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 980102299997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 980102299997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    484310145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    484310145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    484310145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    484310145                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.120881                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.120881                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.120881                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.120881                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 16741.295158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16741.295158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 16741.295158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16741.295158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2876                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.520000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52884691                       # number of writebacks
system.cpu0.icache.writebacks::total         52884691                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5659271                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5659271                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5659271                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5659271                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52884724                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52884724                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52884724                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52884724                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 859547352497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 859547352497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 859547352497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 859547352497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.109196                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.109196                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.109196                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.109196                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 16253.225648                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 16253.225648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 16253.225648                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 16253.225648                       # average overall mshr miss latency
system.cpu0.icache.replacements              52884691                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    425766150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      425766150                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58543995                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58543995                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 980102299997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 980102299997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    484310145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    484310145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.120881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.120881                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 16741.295158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16741.295158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5659271                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5659271                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52884724                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52884724                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 859547352497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 859547352497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.109196                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.109196                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 16253.225648                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 16253.225648                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999976                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          478650632                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52884691                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.050835                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999976                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1021505013                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1021505013                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    895254192                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       895254192                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    895254192                       # number of overall hits
system.cpu0.dcache.overall_hits::total      895254192                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    138408651                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     138408651                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    138408651                       # number of overall misses
system.cpu0.dcache.overall_misses::total    138408651                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 4208519469734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4208519469734                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 4208519469734                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4208519469734                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1033662843                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1033662843                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1033662843                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1033662843                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.133901                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.133901                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.133901                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.133901                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30406.477047                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30406.477047                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30406.477047                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30406.477047                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     52991331                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       147567                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          4284655                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2570                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.367701                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.419066                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     79831872                       # number of writebacks
system.cpu0.dcache.writebacks::total         79831872                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     60041724                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     60041724                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     60041724                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     60041724                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     78366927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     78366927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     78366927                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     78366927                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1740515577743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1740515577743                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1740515577743                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1740515577743                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075815                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075815                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075815                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075815                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22209.823000                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22209.823000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22209.823000                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22209.823000                       # average overall mshr miss latency
system.cpu0.dcache.replacements              79831872                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    657005477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      657005477                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     86131158                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     86131158                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2445519442000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2445519442000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    743136635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    743136635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115902                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115902                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28392.970660                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28392.970660                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     26556400                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26556400                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     59574758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     59574758                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1267329210000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1267329210000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080167                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080167                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 21272.922502                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21272.922502                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    238248715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     238248715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     52277493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     52277493                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1763000027734                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1763000027734                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290526208                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290526208                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.179941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.179941                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33723.882431                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33723.882431                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     33485324                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     33485324                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     18792169                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     18792169                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 473186367743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 473186367743                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064683                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064683                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 25179.976177                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25179.976177                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3169                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16368000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16368000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.465869                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.465869                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5921.852388                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5921.852388                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2756                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2756                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       470500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001348                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 58812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5714                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       717000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       717000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5871                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.026742                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.026742                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4566.878981                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4566.878981                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          157                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       560000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.026742                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.026742                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3566.878981                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3566.878981                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330130                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471739                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471739                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 129961677500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 129961677500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801869                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387109                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 88304.840396                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 88304.840396                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471739                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471739                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 128489938500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 128489938500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387109                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 87304.840396                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 87304.840396                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996468                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          977432141                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         79838365                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.242637                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996468                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999890                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2154791429                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2154791429                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            49808083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            68479922                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              434016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1021569                       # number of demand (read+write) hits
system.l2.demand_hits::total                119743590                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           49808083                       # number of overall hits
system.l2.overall_hits::.cpu0.data           68479922                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             434016                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1021569                       # number of overall hits
system.l2.overall_hits::total               119743590                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3076641                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          11350935                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18266                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3965419                       # number of demand (read+write) misses
system.l2.demand_misses::total               18411261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3076641                       # number of overall misses
system.l2.overall_misses::.cpu0.data         11350935                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18266                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3965419                       # number of overall misses
system.l2.overall_misses::total              18411261                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 244628699500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 966420161458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1598251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 415713202487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1628360314445                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 244628699500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 966420161458                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1598251000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 415713202487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1628360314445                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52884724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        79830857                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          452282                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4986988                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            138154851                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52884724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       79830857                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         452282                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4986988                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           138154851                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.058176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.040386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.795153                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133265                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.058176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.040386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.795153                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133265                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 79511.616565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85140.137042                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87498.686083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104834.622139                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88443.714662                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 79511.616565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85140.137042                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87498.686083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104834.622139                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88443.714662                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              21912                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       400                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      54.780000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5873922                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8319128                       # number of writebacks
system.l2.writebacks::total                   8319128                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         275411                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              320070                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        275411                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             320070                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3076623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     11075524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        18244                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3920800                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18091191                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3076623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     11075524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        18244                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3920800                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7465755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25556946                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 213861388500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 837678747468                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1414707500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 373001848994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1425956692462                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 213861388500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 837678747468                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1414707500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 373001848994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 570435277692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1996391970154                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.058176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.138737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.040338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.786206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.130949                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.058176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.138737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.040338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.786206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184988                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 69511.730394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75633.328723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77543.713002                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95134.117781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78820.498466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 69511.730394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75633.328723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77543.713002                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95134.117781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 76406.910981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78115.435630                       # average overall mshr miss latency
system.l2.replacements                       45481846                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     24220661                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         24220661                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     24220661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     24220661                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    113351012                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        113351012                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    113351012                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    113351012                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7465755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7465755                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 570435277692                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 570435277692                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 76406.910981                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 76406.910981                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 85                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       574000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       146500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       720500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           82                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               90                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.939024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.944444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7454.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 18312.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8476.470588                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            85                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1555000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       158000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1713000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.939024                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.805195                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20152.941176                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       224500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20409.090909                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         15602699                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           418299                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              16020998                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4659119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2523393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7182512                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 398024699480                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 264150652998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  662175352478                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     20261818                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2941692                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          23203510                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.229946                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.857803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.309544                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85429.176520                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104680.742555                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92192.724840                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       133268                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        25289                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           158557                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4525851                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2498104                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        7023955                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 342795863482                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 236608105001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 579403968483                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.223368                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849207                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.302711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75741.747460                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94715.073912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82489.703946                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      49808083                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        434016                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50242099                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3076641                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3094907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 244628699500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1598251000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 246226950500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52884724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       452282                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       53337006                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.058176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.040386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.058026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 79511.616565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87498.686083                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79558.755885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3076623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        18244                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3094867                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 213861388500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1414707500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 215276096000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.058176                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.040338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.058025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 69511.730394                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77543.713002                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69559.078306                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     52877223                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       603270                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          53480493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6691816                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1442026                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         8133842                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 568395461978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 151562549489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 719958011467                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     59569039                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2045296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      61614335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.112337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.705045                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.132012                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84938.895806                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105103.895137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88513.891894                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       142143                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        19330                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       161473                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6549673                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1422696                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      7972369                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 494882883986                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 136393743993                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 631276627979                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.109951                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.695594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.129391                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 75558.410929                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95869.914580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79183.066913                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           96                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               113                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          858                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           90                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             948                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     21924999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      2193500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     24118499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          954                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          107                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1061                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.899371                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.841121                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.893497                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 25553.611888                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 24372.222222                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 25441.454641                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          277                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          303                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          581                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           64                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          645                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     11577487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1244500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12821987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.609015                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.598131                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.607917                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19926.827883                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19445.312500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19879.049612                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999953                       # Cycle average of tags in use
system.l2.tags.total_refs                   282613362                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  45482249                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.213707                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.290475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.206387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.312367                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.044688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.735828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    18.410208                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.473289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.176756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.027122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.287659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2251303801                       # Number of tag accesses
system.l2.tags.data_accesses               2251303801                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     196903808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     709097984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1167616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     250968000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    460928640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1619066048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    196903808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1167616                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     198071424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    532424128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       532424128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3076622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       11079656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          18244                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3921375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7202010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            25297907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8319127                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8319127                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         80014452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        288151292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           474476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101984147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    187304415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             657928782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     80014452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       474476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         80488928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      216357547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            216357547                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      216357547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        80014452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       288151292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          474476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101984147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    187304415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            874286329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7013782.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3076622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   9709375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     18244.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3821773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7082387.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016541031750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       427520                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       427520                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50367534                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6604273                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    25297909                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8319127                       # Number of write requests accepted
system.mem_ctrls.readBursts                  25297909                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8319127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1589508                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1305345                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            860584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            854960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            887024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            956247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3682032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3543735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1068880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            967685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            952614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            901674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           895475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1347378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1475607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2717171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           889993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1707341                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            401087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            396946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            421658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            413689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            406535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            435642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            460314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            455902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            452398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            428965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           419387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           523633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           545652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           417182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           427429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           407347                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 592541865507                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               118542000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1037074365507                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24992.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43742.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16988976                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4241866                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              25297909                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8319127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12176257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3927193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2281061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1902133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1428803                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  648051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  389703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  293195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  212643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  145845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  98829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  77411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  51368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  32611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  20009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  12316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  53580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  61326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 190607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 340008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 402705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 429339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 438762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 442267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 445110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 447317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 455009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 478510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 454628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 452892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 443262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 433046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 430489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 430584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  14340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   8588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   8335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   7557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   7624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   5773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   5767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      9491320                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.159525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.619959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.850978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5264287     55.46%     55.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1716497     18.08%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       877981      9.25%     82.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       410126      4.32%     87.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       457021      4.82%     91.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       128541      1.35%     93.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        75473      0.80%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       105726      1.11%     95.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       455668      4.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      9491320                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       427520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      55.455649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.062442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    660.981861                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       427519    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::425984-442367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        427520                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       427520                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.405703                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.377541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.010873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           357225     83.56%     83.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7991      1.87%     85.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            36535      8.55%     93.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            15946      3.73%     97.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6341      1.48%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2274      0.53%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              803      0.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              284      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               97      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        427520                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1517337600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               101728512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               448881024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1619066176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            532424128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       616.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    657.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    216.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2460853034500                       # Total gap between requests
system.mem_ctrls.avgGap                      73202.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    196903808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    621400000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1167616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    244593472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    453272704                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    448881024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 80014452.012910962105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 252514062.505194783211                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 474476.117808280513                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 99393774.182443857193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 184193324.605334162712                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182408707.679001986980                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3076622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     11079656                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        18244                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3921375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7202012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8319127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  87500392553                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 393989526606                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    648679990                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 211289730372                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 343646035986                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 59690898114127                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28440.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35559.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35555.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53881.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     47715.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7175139.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          32029897200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          17024278920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         77734979280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        18906803460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     194257586640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1067449836840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46062444480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1453465826820                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        590.634954                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 109498876193                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  82173260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2269180910307                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          35738156160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          18995280480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         91542989580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17705055060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     194257586640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1076597583870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38359078560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1473195730350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        598.652460                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  89137427015                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  82173260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2289542359485                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    22760396275.280899                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   108872717144.448990                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     93.26%     93.26% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.25%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::8.5e+11-9e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 855400740500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   435177778000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2025675268500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     36080678                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36080678                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     36080678                       # number of overall hits
system.cpu1.icache.overall_hits::total       36080678                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       459927                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        459927                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       459927                       # number of overall misses
system.cpu1.icache.overall_misses::total       459927                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   7691122000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   7691122000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   7691122000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   7691122000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36540605                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36540605                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36540605                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36540605                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012587                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012587                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012587                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012587                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16722.484220                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16722.484220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16722.484220                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16722.484220                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           99                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       452250                       # number of writebacks
system.cpu1.icache.writebacks::total           452250                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7645                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7645                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7645                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7645                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       452282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       452282                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       452282                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       452282                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7124614500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7124614500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7124614500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7124614500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012378                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012378                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012378                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012378                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 15752.593515                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15752.593515                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 15752.593515                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15752.593515                       # average overall mshr miss latency
system.cpu1.icache.replacements                452250                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     36080678                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36080678                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       459927                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       459927                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   7691122000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   7691122000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36540605                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36540605                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012587                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16722.484220                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16722.484220                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7645                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7645                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       452282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       452282                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7124614500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7124614500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012378                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 15752.593515                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15752.593515                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.221108                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36373638                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           452250                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            80.428166                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        359533500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.221108                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975660                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975660                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73533492                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73533492                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     62361920                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        62361920                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     62361920                       # number of overall hits
system.cpu1.dcache.overall_hits::total       62361920                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     15603943                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      15603943                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     15603943                       # number of overall misses
system.cpu1.dcache.overall_misses::total     15603943                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1495529580913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1495529580913                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1495529580913                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1495529580913                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77965863                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77965863                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77965863                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77965863                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200138                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 95843.055881                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 95843.055881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 95843.055881                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 95843.055881                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6158653                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       418688                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            90273                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4776                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.222536                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.664992                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4987022                       # number of writebacks
system.cpu1.dcache.writebacks::total          4987022                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     11973516                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     11973516                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     11973516                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     11973516                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3630427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3630427                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3630427                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3630427                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 318803017242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 318803017242                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 318803017242                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 318803017242                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046564                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046564                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046564                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046564                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87814.192998                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87814.192998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87814.192998                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87814.192998                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4987022                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     47711517                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       47711517                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8698833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8698833                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 679121038000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 679121038000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56410350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56410350                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.154206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.154206                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 78070.361622                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78070.361622                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6653234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6653234                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2045599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2045599                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 162509252000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 162509252000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036263                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79443.357178                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79443.357178                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     14650403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14650403                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      6905110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      6905110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 816408542913                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 816408542913                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21555513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21555513                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.320341                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.320341                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 118232.518079                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118232.518079                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      5320282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      5320282                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1584828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1584828                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 156293765242                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 156293765242                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073523                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073523                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98618.755626                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98618.755626                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6272500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6272500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.332636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.332636                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39449.685535                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39449.685535                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          159                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          351                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          351                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       686500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       686500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          464                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.243534                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.243534                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6075.221239                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6075.221239                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          113                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       574500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       574500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.243534                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.243534                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5084.070796                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5084.070796                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438228                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438228                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363359                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363359                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119934085000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119934085000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801587                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358629                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358629                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87969.555341                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87969.555341                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363359                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363359                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118570726000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118570726000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358629                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358629                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86969.555341                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86969.555341                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.696862                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           69791914                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4993671                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.976074                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        359545000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.696862                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.928027                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.928027                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168530484                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168530484                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2460853046500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         114952084                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     32539789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    113935164                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        37162718                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         12533157                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             318                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         23215957                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        23215956                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      53337006                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     61615079                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1061                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1061                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    158654138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    239502753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1356814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14968185                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             414481890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6769242496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  10218424512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57890048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    638346432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17683903488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        58029044                       # Total snoops (count)
system.tol2bus.snoopTraffic                 533288832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        196184803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134515                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.355001                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              170737196     87.03%     87.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1               24505427     12.49%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 942180      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          196184803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       276318711435                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      119769712230                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       80554089072                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7495102854                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         678682979                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           477359                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4396481149000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 111841                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759800                       # Number of bytes of host memory used
host_op_rate                                   112464                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 30732.60                       # Real time elapsed on the host
host_tick_rate                               62982904                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3437168410                       # Number of instructions simulated
sim_ops                                    3456321789                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.935628                       # Number of seconds simulated
sim_ticks                                1935628102500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.471319                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54721765                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58543910                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9004752                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121592164                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1511057                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1856681                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          345624                       # Number of indirect misses.
system.cpu0.branchPred.lookups              132007746                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       193174                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        295548                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7925300                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  70898006                       # Number of branches committed
system.cpu0.commit.bw_lim_events             25970938                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12781588                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      205547194                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           416493726                       # Number of instructions committed
system.cpu0.commit.committedOps             422624549                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2807164384                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.150552                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.902057                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2679548697     95.45%     95.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     53875910      1.92%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     12415430      0.44%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21741330      0.77%     98.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      5257647      0.19%     98.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2304172      0.08%     98.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3976983      0.14%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2073277      0.07%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     25970938      0.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2807164384                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     28790                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2632553                       # Number of function calls committed.
system.cpu0.commit.int_insts                408928208                       # Number of committed integer instructions.
system.cpu0.commit.loads                    144534427                       # Number of loads committed
system.cpu0.commit.membars                    9302584                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      9309196      2.20%      2.20% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       237725708     56.25%     58.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5813104      1.38%     59.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2937890      0.70%     60.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          4408      0.00%     60.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         13225      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          2204      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         2238      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      144825513     34.27%     94.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21984348      5.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         4462      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         2237      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        422624549                       # Class of committed instruction
system.cpu0.commit.refs                     166816560                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  416493726                       # Number of Instructions Simulated
system.cpu0.committedOps                    422624549                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.984333                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.984333                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2461702467                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1090307                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            43564560                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             677229144                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               153422935                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                191888679                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7975873                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2664916                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             24201129                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  132007746                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 37067042                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2660164434                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1455127                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        14436                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     821607007                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                3906                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        16312                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18115818                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039697                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         169934086                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56232822                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.247068                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2839191083                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.292819                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.850075                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2389714216     84.17%     84.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               273804690      9.64%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59558278      2.10%     95.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51537928      1.82%     97.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53393551      1.88%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6061725      0.21%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  449145      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  116583      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4554967      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2839191083                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    24535                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   17786                       # number of floating regfile writes
system.cpu0.idleCycles                      486233426                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8387777                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                83814230                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.176859                       # Inst execution rate
system.cpu0.iew.exec_refs                   271046015                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  23244279                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               58422435                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            227930684                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4803342                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1531545                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            25087171                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          622406677                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            247801736                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5196395                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            588132156                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                586898                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            756672806                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7975873                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            756141523                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     11009907                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          539751                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         6517                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4670                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          640                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     83396257                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2805049                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4670                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3855769                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4532008                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                466984112                       # num instructions consuming a value
system.cpu0.iew.wb_count                    528708058                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.764874                       # average fanout of values written-back
system.cpu0.iew.wb_producers                357184064                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.158990                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     530577124                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               766943858                       # number of integer regfile reads
system.cpu0.int_regfile_writes              419447837                       # number of integer regfile writes
system.cpu0.ipc                              0.125245                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.125245                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9359388      1.58%      1.58% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            298247352     50.27%     51.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8243540      1.39%     53.23% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2938267      0.50%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 23      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               4408      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              13225      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             36      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               2204      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              2238      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           251444170     42.38%     96.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           23066840      3.89%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4559      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2300      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             593328550                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  28998                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              57991                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        28892                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             29262                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7982825                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013454                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2202711     27.59%     27.59% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  6797      0.09%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    366      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     27.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5412975     67.81%     95.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               359971      4.51%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             591922989                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4035554321                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    528679166                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        822163636                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 605786633                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                593328550                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16620044                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      199782212                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1781303                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3838456                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    120524953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2839191083                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.208978                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.723069                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2526100212     88.97%     88.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          164849425      5.81%     94.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           77044847      2.71%     97.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           33240458      1.17%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23774167      0.84%     99.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7811895      0.28%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4785090      0.17%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             878538      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             706451      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2839191083                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.178422                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14912586                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1876254                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           227930684                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           25087171                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  80355                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 22091                       # number of misc regfile writes
system.cpu0.numCycles                      3325424509                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   545832600                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              835103688                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            325010185                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12188459                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               169453644                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             609761313                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               968875                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            854238072                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             639124781                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          506701924                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                197786736                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              17602058                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7975873                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            635974563                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               181691806                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            24583                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       854213489                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     992896579                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4521740                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                131777558                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4611331                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3408951620                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1288384980                       # The number of ROB writes
system.cpu0.timesIdled                        5287116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                47206                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.967944                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55164683                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            59982512                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9035803                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        120010381                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2174612                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2618413                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          443801                       # Number of indirect misses.
system.cpu1.branchPred.lookups              131118681                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       340424                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        264193                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          7996871                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  72057819                       # Number of branches committed
system.cpu1.commit.bw_lim_events             25466130                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11347374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      201035328                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           421312398                       # Number of instructions committed
system.cpu1.commit.committedOps             426726027                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2674276976                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159567                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.919015                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2541645714     95.04%     95.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     56934844      2.13%     97.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14415981      0.54%     97.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     22013062      0.82%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5576354      0.21%     98.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2458291      0.09%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3772076      0.14%     98.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1994524      0.07%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     25466130      0.95%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2674276976                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    135534                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3819382                       # Number of function calls committed.
system.cpu1.commit.int_insts                414416031                       # Number of committed integer instructions.
system.cpu1.commit.loads                    143007455                       # Number of loads committed
system.cpu1.commit.membars                    8202063                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8233329      1.93%      1.93% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       243130110     56.98%     58.91% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5597028      1.31%     60.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2665175      0.62%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         20844      0.00%     60.85% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         62532      0.01%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10422      0.00%     60.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10422      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      143250772     33.57%     94.44% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      23714079      5.56%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        20876      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10438      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        426726027                       # Class of committed instruction
system.cpu1.commit.refs                     166996165                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  421312398                       # Number of Instructions Simulated
system.cpu1.committedOps                    426726027                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.001444                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.001444                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2282962096                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1050767                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44301760                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             675587272                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               190418333                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                200968434                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8080541                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2354251                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             23428918                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  131118681                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 38963770                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2488235223                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1707255                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        27313                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     815392294                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                3530                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        13988                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18243344                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038895                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         208456596                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          57339295                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.241877                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2705858322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.861093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2256769834     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               275775479     10.19%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                59610334      2.20%     95.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                50444227      1.86%     97.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                52517332      1.94%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5617173      0.21%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  591953      0.02%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  196662      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4335328      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2705858322                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   114750                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   83441                       # number of floating regfile writes
system.cpu1.idleCycles                      665249173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8441328                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                84661531                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.174612                       # Inst execution rate
system.cpu1.iew.exec_refs                   269173883                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  24953717                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               57455726                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            224709145                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4350020                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1705638                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26674507                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          622103466                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            244220166                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5363270                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            588636112                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                585556                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            740548468                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8080541                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            740031568                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10750026                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          982991                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7547                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         6260                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          472                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81701690                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2685797                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          6260                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3946491                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4494837                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                455191033                       # num instructions consuming a value
system.cpu1.iew.wb_count                    530201534                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.768904                       # average fanout of values written-back
system.cpu1.iew.wb_producers                349998349                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.157278                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     532084128                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               767160444                       # number of integer regfile reads
system.cpu1.int_regfile_writes              419618567                       # number of integer regfile writes
system.cpu1.ipc                              0.124977                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.124977                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8316351      1.40%      1.40% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            302207177     50.88%     52.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             7986249      1.34%     53.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2667759      0.45%     54.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  3      0.00%     54.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              20844      0.00%     54.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              62532      0.01%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             22      0.00%     54.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10422      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10422      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           247873373     41.73%     95.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           24812814      4.18%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          20935      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         10479      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             593999382                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 135665                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             271325                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       135600                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            135822                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8130934                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013688                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2228594     27.41%     27.41% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  9099      0.11%     27.52% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1962      0.02%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5454160     67.08%     94.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               437113      5.38%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             593678300                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3903460944                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    530065934                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        817349164                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 607291219                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                593999382                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14812247                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      195377439                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1744249                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3464873                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118334233                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2705858322                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.219523                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740249                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2391504844     88.38%     88.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          167559080      6.19%     94.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           75568881      2.79%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           32987755      1.22%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           23733065      0.88%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8043619      0.30%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4782549      0.18%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             934606      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             743923      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2705858322                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.176203                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13402413                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1708056                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           224709145                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26674507                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 236701                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                104220                       # number of misc regfile writes
system.cpu1.numCycles                      3371107495                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   500055509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              817114209                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            327515347                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              11999328                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               205928738                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             595784711                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               943372                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            853163211                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             639013160                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          505876359                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                206688437                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15649326                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8080541                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            619384065                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178361012                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           114788                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       853048423                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     848662332                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4075758                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                125388349                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4155739                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3275807710                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1287113418                       # The number of ROB writes
system.cpu1.timesIdled                        6937326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         30361612                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               611661                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            34947644                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             163039568                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     90477360                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     178131029                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      5800636                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2848460                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77709907                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     62850696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155494468                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       65699156                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           83352377                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17268325                       # Transaction distribution
system.membus.trans_dist::WritebackClean          170                       # Transaction distribution
system.membus.trans_dist::CleanEvict         70413474                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           185585                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         106305                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6779383                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6775082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      83352375                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         25411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    268258487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              268258487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   6873341056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              6873341056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           225684                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          90449059                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                90449059    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            90449059                       # Request fanout histogram
system.membus.respLayer1.occupancy       476493848015                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             24.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        268043814268                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              31176                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15588                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17508602.386451                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   78099282.016466                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15588    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   4812027000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15588                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1662704008500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 272924094000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31921491                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31921491                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31921491                       # number of overall hits
system.cpu0.icache.overall_hits::total       31921491                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      5145539                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5145539                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      5145539                       # number of overall misses
system.cpu0.icache.overall_misses::total      5145539                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 367226593585                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 367226593585                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 367226593585                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 367226593585                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     37067030                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     37067030                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     37067030                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     37067030                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138817                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138817                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138817                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138817                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 71367.954569                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 71367.954569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 71367.954569                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 71367.954569                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       268251                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             5040                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.224405                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4759561                       # number of writebacks
system.cpu0.icache.writebacks::total          4759561                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       384719                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       384719                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       384719                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       384719                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4760820                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4760820                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4760820                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4760820                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 338687046101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 338687046101                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 338687046101                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 338687046101                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128438                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128438                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128438                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128438                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 71140.485484                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 71140.485484                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 71140.485484                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 71140.485484                       # average overall mshr miss latency
system.cpu0.icache.replacements               4759561                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31921491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31921491                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      5145539                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5145539                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 367226593585                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 367226593585                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     37067030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     37067030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 71367.954569                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 71367.954569                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       384719                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       384719                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4760820                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4760820                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 338687046101                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 338687046101                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128438                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128438                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 71140.485484                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 71140.485484                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.996819                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36682552                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4760852                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.705039                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.996819                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999901                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         78894880                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        78894880                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    145815033                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       145815033                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    145815033                       # number of overall hits
system.cpu0.dcache.overall_hits::total      145815033                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72264688                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72264688                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72264688                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72264688                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6474420164296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6474420164296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6474420164296                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6474420164296                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    218079721                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    218079721                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    218079721                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    218079721                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.331368                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.331368                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.331368                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.331368                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 89593.137997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89593.137997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 89593.137997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89593.137997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    797972157                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       246047                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         12231525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3584                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.238975                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.651507                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33635832                       # number of writebacks
system.cpu0.dcache.writebacks::total         33635832                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38478391                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38478391                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38478391                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38478391                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33786297                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33786297                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33786297                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33786297                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3344541847452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3344541847452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3344541847452                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3344541847452                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.154926                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.154926                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.154926                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.154926                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98991.074620                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98991.074620                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98991.074620                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98991.074620                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33635735                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    135289834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      135289834                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63932940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63932940                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 5766496227000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 5766496227000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199222774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199222774                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.320912                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.320912                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90196.012056                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90196.012056                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34166057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34166057                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29766883                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29766883                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 2959658483000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 2959658483000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.149415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.149415                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99427.893844                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99427.893844                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     10525199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      10525199                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8331748                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8331748                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 707923937296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 707923937296                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18856947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18856947                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.441840                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.441840                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 84967.036605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 84967.036605                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4312334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4312334                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4019414                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4019414                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 384883364452                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 384883364452                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.213153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.213153                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 95756.088935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 95756.088935                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      3073763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      3073763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       107037                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       107037                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   4939536000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   4939536000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3180800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3180800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.033651                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.033651                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 46147.930155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 46147.930155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        63390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        63390                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        43647                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        43647                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1353324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1353324500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013722                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013722                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 31006.128714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31006.128714                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      3073403                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      3073403                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        55431                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        55431                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    577336500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    577336500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3128834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3128834                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.017716                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017716                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10415.408346                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10415.408346                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        55001                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        55001                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    522390500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    522390500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017579                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9497.836403                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9497.836403                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      1658000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1658000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      1603000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1603000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       181233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         181233                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       114315                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       114315                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3784876471                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3784876471                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       295548                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       295548                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.386790                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.386790                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 33109.184893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 33109.184893                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            8                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       114307                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       114307                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   3670347471                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   3670347471                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.386763                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.386763                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 32109.559966                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 32109.559966                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.884326                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          186180615                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33831715                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.503139                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.884326                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996385                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996385                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        483201489                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       483201489                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1279459                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3946613                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1541135                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             4020228                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10787435                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1279459                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3946613                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1541135                       # number of overall hits
system.l2.overall_hits::.cpu1.data            4020228                       # number of overall hits
system.l2.overall_hits::total                10787435                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           3481110                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          29624534                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           4877518                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          28446468                       # number of demand (read+write) misses
system.l2.demand_misses::total               66429630                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          3481110                       # number of overall misses
system.l2.overall_misses::.cpu0.data         29624534                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          4877518                       # number of overall misses
system.l2.overall_misses::.cpu1.data         28446468                       # number of overall misses
system.l2.overall_misses::total              66429630                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 316953597925                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3241595743556                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 429022767921                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3121346829551                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7108918938953                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 316953597925                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3241595743556                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 429022767921                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3121346829551                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7108918938953                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4760569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33571147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6418653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        32466696                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77217065                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4760569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33571147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6418653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       32466696                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77217065                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.731238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.882440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.759897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.876174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.860297                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.731238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.882440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.759897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.876174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.860297                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91049.578418                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109422.674583                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87959.238269                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109727.043426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107014.278703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91049.578418                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109422.674583                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87959.238269                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109727.043426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107014.278703                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             564902                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     14372                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      39.305733                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  23646360                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17268287                       # number of writebacks
system.l2.writebacks::total                  17268287                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          15764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         516079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          13687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         467827                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1013357                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         15764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        516079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         13687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        467827                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1013357                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      3465346                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     29108455                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      4863831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     27978641                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          65416273                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      3465346                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     29108455                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      4863831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     27978641                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     24994751                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         90411024                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 281247334046                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 2916294065902                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 379474695025                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 2810636584774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6387652679747                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 281247334046                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 2916294065902                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 379474695025                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 2810636584774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2214266902653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8601919582400                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.727927                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.867068                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.757765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.861764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.847174                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.727927                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.867068                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.757765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.861764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.170868                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 81159.957489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100187.181556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78019.712244                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100456.508405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97646.233679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 81159.957489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100187.181556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78019.712244                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100456.508405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88589.276311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95142.375363                       # average overall mshr miss latency
system.l2.replacements                      152424998                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19407777                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19407777                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           37                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             37                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19407814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19407814                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           37                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           37                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53362996                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53362996                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          170                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            170                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53363166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53363166                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          170                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          170                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     24994751                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       24994751                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2214266902653                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2214266902653                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88589.276311                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88589.276311                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           11160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3135                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                14295                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         30210                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         17508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              47718                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    105723500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     94696000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    200419500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41370                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        20643                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            62013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.730239                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.848133                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.769484                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3499.619331                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5408.727439                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4200.081730                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          164                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           78                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             242                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        30046                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        17430                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         47476                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    617889996                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    356211488                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    974101484                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.726275                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.844354                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.765581                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20564.800506                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20436.688927                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20517.766535                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5758                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           840                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6598                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data        10213                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        11503                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            21716                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     40138500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     29596500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     69735000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        15971                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        12343                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          28314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.639472                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.931945                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.766970                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3930.138059                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2572.937495                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3211.226745                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          136                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data          101                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           237                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data        10077                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        11402                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        21479                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    208447940                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    232687472                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    441135412                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.630956                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.923762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.758600                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20685.515530                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20407.601473                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20537.986498                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           295215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           325875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                621090                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3678564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3376343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7054907                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 376849913391                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 344992259406                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  721842172797                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3973779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3702218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7675997                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.925709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.911978                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.919087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102444.843529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102179.268933                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102317.744628                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       154063                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       134319                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           288382                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3524501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3242024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6766525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 330099807950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 302521648430                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 632621456380                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.886939                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875698                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.881517                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93658.593926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93312.587578                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93492.812985                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1279459                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1541135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2820594                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      3481110                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      4877518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8358628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 316953597925                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 429022767921                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 745976365846                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4760569                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6418653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11179222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.731238                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.759897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.747693                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91049.578418                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87959.238269                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 89246.269345                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        15764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        13687                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         29451                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      3465346                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      4863831                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8329177                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 281247334046                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 379474695025                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 660722029071                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.727927                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.757765                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.745059                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 81159.957489                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78019.712244                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79326.208228                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3651398                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3694353                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7345751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     25945970                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     25070125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        51016095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 2864745830165                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 2776354570145                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5641100400310                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29597368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     28764478                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58361846                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.876631                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.871565                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.874134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110411.976510                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110743.547156                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110574.915628                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       362016                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       333508                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       695524                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     25583954                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24736617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     50320571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2586194257952                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2508114936344                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5094309194296                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.864400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.859971                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862217                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101086.573950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101392.803080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101237.110253                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         4642                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1796                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              6438                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data        14544                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        11949                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           26493                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     45348499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     33937996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     79286495                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        19186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        13745                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         32931                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.758053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.869334                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.804500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  3118.021108                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2840.237342                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  2992.733741                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          652                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          472                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data        13892                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        11477                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        25369                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    269558971                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    224327483                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    493886454                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.724070                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.834995                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.770368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19403.899439                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19545.829311                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19468.108873                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998896                       # Cycle average of tags in use
system.l2.tags.total_refs                   173722242                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 152432589                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.139666                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.807170                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.182438                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.692345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.823815                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.228433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    10.264696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.496987                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.034101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.135818                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.044122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.128569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.160386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999983                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1353325109                       # Number of tag accesses
system.l2.tags.data_accesses               1353325109                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     221782208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1864342720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     311285184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1791981248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1578766016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5768157376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    221782208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    311285184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     533067392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1105172800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1105172800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        3465347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       29130355                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        4863831                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       27999707                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     24668219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            90127459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17268325                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17268325                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        114578936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        963171963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        160818694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        925787989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    815634994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2979992576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    114578936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    160818694                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        275397630                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      570963399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            570963399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      570963399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       114578936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       963171963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       160818694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       925787989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    815634994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3550955975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  16901999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   3465302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  28584381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   4863799.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27498390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  24570656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000283838750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1048215                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1048215                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           149244617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           15912549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    90127457                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17268495                       # Number of write requests accepted
system.mem_ctrls.readBursts                  90127457                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17268495                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1144929                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                366496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           3426263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           3701651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5023570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4002793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           3934035                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8339279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6989785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7844997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           6224877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6510216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5810182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7287650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5078146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4398627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          6187591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4222867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            894825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           1106153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           1191612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            898446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            865256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            940477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            865944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1107731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            946019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           1200789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1009559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1197614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1259386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1040892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1368273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          1009017                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3437603431171                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               444912645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5106025849921                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38632.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57382.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 47530890                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9127585                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 53.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                54.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              90127457                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17268495                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                14593793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14541157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13372667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                11591799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 9250662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6953363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5176653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 3875086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2843352                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 2097252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1558446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1231160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 768556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 483805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 307222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 183721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  97757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  47193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   7364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  32263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  44087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 451000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 785843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 974900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1064097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1102221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1114354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1119168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1125128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1137334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1166064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1124262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1115419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1104255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1093655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1085095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1084719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  77403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  30101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   4601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     49226038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    137.663089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.420237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   172.620237                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     33675673     68.41%     68.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8741259     17.76%     86.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      2777654      5.64%     91.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1537438      3.12%     94.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       764442      1.55%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       497185      1.01%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       289265      0.59%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       201833      0.41%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       741289      1.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     49226038                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1048215                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.889561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.888160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     54.646310                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          96475      9.20%      9.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63        348861     33.28%     42.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95        270445     25.80%     68.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127       157011     14.98%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        80497      7.68%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        42422      4.05%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223        23683      2.26%     97.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255        13200      1.26%     98.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         7134      0.68%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         3798      0.36%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2048      0.20%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         1066      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          623      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          386      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          232      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          142      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           57      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           51      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           26      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639           22      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::800-831            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1048215                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1048215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.124548                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.115748                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.562847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           989034     94.35%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            14595      1.39%     95.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25778      2.46%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12869      1.23%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4443      0.42%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1072      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              334      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1048215                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5694881856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                73275456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1081727552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5768157248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1105183680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2942.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       558.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2979.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    570.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    22.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1935628038000                       # Total gap between requests
system.mem_ctrls.avgGap                      18023.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    221779328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1829400384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    311283136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1759896960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1572522048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1081727552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 114577447.864884987473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 945119768.429276585579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 160817636.196723908186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 909212341.837240934372                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 812409184.372234106064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 558850923.172107696533                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      3465347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     29130355                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      4863831                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     27999707                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     24668217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17268495                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 137367978887                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1708289993619                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 177809216433                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1649313499162                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1433245161820                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48404128461337                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     39640.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58642.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36557.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58904.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58100.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2803031.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         185354150100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          98518063380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        326441920980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        47144685780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     152796430800.000153                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     872995646700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8126962560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1691377860300.001221                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        873.813445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13941338074                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  64634700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1857052064426                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         166119825480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          88294750830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        308893343220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        41083717680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     152796430800.000153                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     875276613420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6206148480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1638670829910.001221                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        846.583508                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8884262696                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  64634700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1862109139804                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              43186                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        21594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11581235.319996                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   107628187.169900                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        21594    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6535930000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          21594                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1685542907000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 250085195500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32111269                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32111269                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32111269                       # number of overall hits
system.cpu1.icache.overall_hits::total       32111269                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      6852496                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       6852496                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      6852496                       # number of overall misses
system.cpu1.icache.overall_misses::total      6852496                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 490412890519                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 490412890519                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 490412890519                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 490412890519                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     38963765                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     38963765                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     38963765                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     38963765                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.175868                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.175868                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.175868                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.175868                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71567.045135                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71567.045135                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71567.045135                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71567.045135                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       600399                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             7348                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    81.709173                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6417902                       # number of writebacks
system.cpu1.icache.writebacks::total          6417902                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       433683                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       433683                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       433683                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       433683                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6418813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6418813                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6418813                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6418813                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 456395725027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 456395725027                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 456395725027                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 456395725027                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.164738                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.164738                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.164738                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.164738                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 71102.823065                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 71102.823065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 71102.823065                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 71102.823065                       # average overall mshr miss latency
system.cpu1.icache.replacements               6417902                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32111269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32111269                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      6852496                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      6852496                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 490412890519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 490412890519                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     38963765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     38963765                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.175868                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.175868                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71567.045135                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71567.045135                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       433683                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       433683                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6418813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6418813                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 456395725027                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 456395725027                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.164738                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.164738                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 71102.823065                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 71102.823065                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.994341                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           38689405                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6418846                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             6.027471                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.994341                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999823                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999823                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         84346344                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        84346344                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    146737870                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       146737870                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    146737870                       # number of overall hits
system.cpu1.dcache.overall_hits::total      146737870                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     70553191                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      70553191                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     70553191                       # number of overall misses
system.cpu1.dcache.overall_misses::total     70553191                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6265113136223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6265113136223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6265113136223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6265113136223                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    217291061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    217291061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    217291061                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    217291061                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.324694                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.324694                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.324694                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.324694                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88799.855080                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88799.855080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88799.855080                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88799.855080                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    778725758                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       248823                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11920367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3523                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    65.327331                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.628158                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     32580772                       # number of writebacks
system.cpu1.dcache.writebacks::total         32580772                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     37874401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     37874401                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     37874401                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     37874401                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     32678790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     32678790                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     32678790                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     32678790                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3220355455217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3220355455217                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3220355455217                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3220355455217                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150392                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150392                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150392                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150392                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98545.737318                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98545.737318                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98545.737318                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98545.737318                       # average overall mshr miss latency
system.cpu1.dcache.replacements              32580769                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    133920902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      133920902                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     62415137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     62415137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 5599840806500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 5599840806500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    196336039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    196336039                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.317900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.317900                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89719.274453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89719.274453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33491354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33491354                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     28923783                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     28923783                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 2866680918000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 2866680918000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147318                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99111.548375                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99111.548375                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12816968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12816968                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8138054                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8138054                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 665272329723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 665272329723                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     20955022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20955022                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.388358                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.388358                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81748.330709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81748.330709                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4383047                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4383047                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3755007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3755007                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 353674537217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 353674537217                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.179194                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.179194                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 94187.450840                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 94187.450840                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2695832                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2695832                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       137900                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       137900                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   7465230000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   7465230000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2833732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2833732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.048664                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.048664                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 54135.097897                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 54135.097897                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        54514                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        54514                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        83386                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        83386                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   5027236000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5027236000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029426                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60288.729523                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60288.729523                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2708563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2708563                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        58240                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        58240                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    574785000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    574785000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2766803                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2766803                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.021050                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.021050                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9869.247940                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9869.247940                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        58183                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        58183                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    516742000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    516742000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.021029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.021029                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8881.322723                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8881.322723                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1651000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1651000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1511000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1511000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       166341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         166341                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        97852                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        97852                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3168644482                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3168644482                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       264193                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       264193                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370381                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370381                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 32382.010403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 32382.010403                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          382                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          382                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        97470                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        97470                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   3059102982                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   3059102982                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368935                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368935                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 31385.072145                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 31385.072145                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.887107                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          185259948                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         32773756                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.652692                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.887107                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996472                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996472                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        479085305                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       479085305                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1935628102500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          69997121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36676101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     57986197                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       135156749                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         43157375                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              41                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          198721                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        112989                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311710                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          195                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          195                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7754903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7754904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11179633                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58817487                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        32931                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        32931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     14280950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    101282841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19255369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     98012076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             232831236                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    609288384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4301247552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    821539520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4163036160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9895111616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       196338988                       # Total snoops (count)
system.tol2bus.snoopTraffic                1139422784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        273681101                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.272760                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.468188                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              201882957     73.77%     73.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1               68947307     25.19%     98.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2850533      1.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    304      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          273681101                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155143502980                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50838661123                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        7152238923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       49244544894                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9638710961                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            61536                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
