#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jul 11 14:19:16 2019
# Process ID: 2624
# Current directory: D:/LEEGI/6.Vivado_MemoryPool/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8088 D:\LEEGI\6.Vivado_MemoryPool\project_3\project_1.xpr
# Log file: D:/LEEGI/6.Vivado_MemoryPool/project_3/vivado.log
# Journal file: D:/LEEGI/6.Vivado_MemoryPool/project_3\vivado.jou
#-----------------------------------------------------------
start_gui
opopen_project D:/LEEGI/6.Vivado_MemoryPool/project_3/project_1.xpINFO: [Project 1-313] Project file moved from 'G:/DTL/Samsung_MP/FPGA/Projects/PCIe_example/AR65544/project_3' since last save.
Scanning sources...
FiFinished scanning sourceINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
ININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2017.4/data/ip'open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 982.555 ; gain = 234.426
open_bd_design {D:/LEEGI/6.Vivado_MemoryPool/project_3/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:xdma:4.0 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_300M
Adding cell -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Successfully read diagram <design_1> from BD file <D:/LEEGI/6.Vivado_MemoryPool/project_3/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1044.668 ; gain = 54.906
update_compile_order -fileset sources_1
writing pins
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.0-1] design_1_xdma_0_0:  Val_hex_64:FFFFF000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 11 14:20:18 2019...
