////////////////////////////////////////////////////////////////////////////////
//
//  Copyright (C) 2009 Nexell Co., Ltd All Rights Reserved
//  Nexell Co. Proprietary & Confidential
//
//  Nexell informs that this code and information is provided "as is" base
//  and without warranty of any kind, either expressed or implied, including
//  but not limited to the implied warranties of merchantability and/or fitness
//  for a particular puporse.
//
//
//  Module          :
//  File            : Startup.S
//  Description     :
//  Author          : Hans
//  History         :
//                          2013-01-10      Hans
//                          2014.09.03      Hans modify for NXP5430
////////////////////////////////////////////////////////////////////////////////
#include "nx_peridot.h"
#include "cfgBootDefine.h"


        .align 8
/*
 * start and end of BSS
 */

.globl __bss_start__
.globl __bss_end__

/*
 * entry point of main function
 */
.global BootMain
.global SubCPUBoot

//;==================================================================
//; Vectors
//;==================================================================
.global Vectors
Vectors:
        b       Reset_Handler   //; 00 - Reset
        b       .               //; 04 - Undefined instructions
        b       .               //; 08 - SWI instructions
        b       .               //; 0C - Instruction fetch aborts
        b       .               //; 10 - Data access aborts
        b       .               //; 14 - Reserved (was address exception)
        b       .               //; 18 - IRQ interrupts
        b       .               //; 1C - FIQ interrupts
.global Sleep
Sleep:
        b       SystemSleep     //; 20

BuildInfo:
        .word   0x68180306      //; 24, Chip name - 6818, Build num - v0.3.06
Reset_Handler:
//;        mcr     p15, 0 r0, c8, c9, 0                //; set debug break;
        mrc     p15, 0, r12, c0, c0, 5              //; Get our cpu id
        tst     r12, #0x4400                        //; check processor affinity
        orrne   r12, r12, #4                        //; mark cpu0 or cpu1
        ands    r12, r12, #0xF                      //; Save CPU id

        msr     CPSR_c, #(Mode_SVC|I_Bit|F_Bit)

        bne     CPUBRINGUP

//;==================================================================
//; Release pad holding
//;==================================================================
        ldr     r0, =0xc0010800                     //; alive base address
        mov     r1, #0x01
        str     r1, [r0, #0x00]                     //; open write gate
//        mov     r1, #0x3C0
        mov     r1, #0x3FC
        str     r1, [r0, #0x9c]                     //; disable pad holding

//;==================================================================
//; Set SMP Start Address to Invalid
//;==================================================================
        mov     r0, #0xC0000000                     //; peri base
        orr     r0, r0, #0x00010000                 //; clk N pwr offset
        orr     r0, r0, #0x00000230                 //; scratch register
        mov     r1, #0xFFFFFFFF                     //; mark to invalid address
        str     r1, [r0]                            //; set invalid jump address
//;==================================================================
//; Clear SRAM
//;==================================================================
        //; Clear area of global data.
        mov     r2, #0
        ldr     r1, =g_suspend_ready
        str     r2, [r1]
        ldr     r1, =g_wakeup_ready
        str     r2, [r1]
        ldr     r1, =g_store_stack
        str     r2, [r1]
        ldr     r1, =g_store_vaddr
        str     r2, [r1], #4
        str     r2, [r1], #4
        str     r2, [r1], #4
        str     r2, [r1], #4
        str     r2, [r1], #4
        str     r2, [r1], #4
        str     r2, [r1], #4
        str     r2, [r1], #4

#if 0
        ldr     r1, =__bss_start__                  // this is auto-relocated!

        mov     r3, #INTERNAL_SRAM_SIZE
        mov     r4, #0xFF000000
        orr     r4, r4, #0x00FF0000
        sub     r2, r3, #(4096)                     // sram_size - stack_size
        orr     r2, r2, r4
#else

        ldr     r1, =__bss_start__                  // this is auto-relocated!
        ldr     r2, =__bss_end__                    // this is auto-relocated!
#endif

        mov     r3, #0x00000000                     // prepare zero to clear BSS

clbss_l:
        cmp     r1, r2                              // while not at end of BSS
        strlo   r3, [r1]                            // clear 32-bit BSS word
        addlo   r1, r1, #4                          // move to next
        blo     clbss_l

//;==================================================================
//; Setup stacks
//;==================================================================
CPUBRINGUP:

#if 0
        .word   0xEC510F1F                          //; mrrc p15, 1, r0, r1, c15        - smp enable
        .word   0xE3800040                          //; orr r0, r0, #0x40
        .word   0xEC410F1F                          //; mcrr p15, 1, r0, r1, c15
#else
        mrrc    p15, 1, r0, r1, c15                 //; smp enable
        orr     r0, r0, #0x40
        mcrr    p15, 1, r0, r1, c15
#endif

        mov     r0, #0xFF000000
        orr     r0, r0, #0x00FF0000
        add     r0, r0, #INTERNAL_SRAM_SIZE

        mov     r1, #0x20
        sub     r2, r12, #1
        and     r2, r2, #0x7                        // cpu 0: -0xE0, cpu 1: -0, cpu 2: -0x20,  3: -0x40, 4: -0x60, 5: -0x80, 6: -0xA0, 7: -0xC0
        mul     r1, r1, r2
        sub     r0, r0, r1

        mov     sp, r0

        movs    r0, r12

        bleq    BootMain                            //; save this in register for possible long jump
        blne    SubCPUBoot
        b       .

//;==================================================================
//; PLL Change
//;==================================================================
        .align 8                                    //; below instruction number is 8, 32bytes

.global __pllchange
__pllchange:                                        //; r0:data r1:pll address r2:delay count
        mov     r3, #0x100                          //; for icache prefetch
pllchangedelayloop:                                 //; this code will be already within i-cache. no bus transaction will make
        subs    r3, r3, #1                          //; wait for pll change done
        streq   r0, [r1]                            //; pll change start
        moveqs  r3, r2                              //; real delay time set
        cmpne   r3, #0x100
        bne     pllchangedelayloop
        bx      lr
        nop

//;==================================================================
//; Self-Refresh Service
//;==================================================================
.global enterSelfRefresh                            //; this code is call linux kernel, so here is virtual memory space.
.global sleepMain
.global vddPowerOff
//.global subCPUsleep
//.global jumpToVirtualArea

subCPUsleep:
        mov     r0, #1
        ldr     r1, =g_suspend_ready
        ldr     r2, [r1]
        orr     r2, r2, r0, lsl r3
        str     r2, [r1]

        ldr     r0, =g_wakeup_ready
recheck_cpu0_ready:
        wfi
        ldr     r1, [r0]
        cmp     r1, #0
        beq     recheck_cpu0_ready

        b       jumpToVirtualArea

        .align 8
SystemSleep:                            //; r0:alive r1:drex

        //; Disable IRQ & FIQ.
        cpsid   if

        //; Store reg values
        stmfd   sp!, {r0-r4, lr}

        //; dcache off
        bl      v7_flush_cache_all
        mrc     p15, 0, r1, c1, c0, 0   //; Read control register
        bic     r1, r1, #0x4            //; Disable DC.
        mcr     p15, 0, r1, c1, c0, 0

        mov     r4, pc
        bic     r4, r4, #0xFF
        bic     r4, r4, #0xFF00


    //;-----------------------
    //;   Disable MMU
    //;-----------------------

jumpToPhysicalArea:
DisableMMU:
//        mrc     p15, 0, r1, c1, c0, 0   //; Read control register
        bic     r1, r1, #0x1            //; Disable MMU.
//        bic     r1, r1, #0x1000         //; Disable IC.
//        bic     r1, r1, #0x4            //; Dsiable DC.

        ldr     r0, =PhysicalStart
        cmp     r0, #0                  //; make sure no stall on "mov pc,r0" below

        //; Disable the MMU.
        //;
        mcr     p15, 0, r1, c1, c0, 0

        //; Jump to the physical address of the 'PhysicalStart' label.
        //;
        mov     pc, r0                  //;  & jump to new physical address
        nop
        nop
        nop

        //; MMU & caches now disabled.
        //;


PhysicalStart:

        //; ALive interrupt foward to only cpu0.
        ldr     r0, =0xC0009824
        ldr     r1, [r0]
        bic     r2, r1, #0xFF
        orr     r1, r2, #0x01
        str     r1, [r0]

        //; get cpu nember
        mrc     p15, 0, r3, c0, c0, 5   //; Get our cpu id
        tst     r3, #0x4400             //; check processor affinity
        orrne   r3, r3, #4              //; mark cpu0 or cpu1
        ands    r3, r3, #0xF            //; Save CPU id

        ldr     r0, =g_store_vaddr
        lsl     r2, r3, #2
        str     r4, [r0, r2]
        bne     subCPUsleep             //; if cpu0 then bypass.

#if 0
#if (MULTICORE_SLEEP_CONTROL == 1)
#if 0
        //; wait suspend status
        ldr     r0, =g_suspend_ready
        ldr     r1, =0xFE
recheck_suspend_ready:
        ldr     r2, [r0]
        cmp     r1, r2
        bne     recheck_suspend_ready
#else

        //; wait suspend status
        ldr     r1, =0xFE
recheck_suspend_ready:
        ldr     r0, =0xC0011168         //; TIEOFF90
        ldr     r2, [r0]
        and     r2, r2, #0xF

        ldr     r0, =0xC00111AC         //; TIEOFF107
        ldr     r3, [r0]
        and     r3, r3, #0xF

        orr     r2, r2, r3, lsl #4

        cmp     r1, r2
        bne     recheck_suspend_ready
#endif
#endif  //; #if (MULTICORE_SLEEP_CONTROL == 1)
#endif


        //; Store stack pointer
        ldr     r0, =g_store_stack
        str     sp, [r0]

        //; Set stack pointer
        mov     sp, #0xFF000000
        orr     sp, sp, #0x00FF0000
        add     sp, sp, #INTERNAL_SRAM_SIZE

        //; Store link address
        push    {lr}


        //; Goto sleepMain function.
        bl      sleepMain

        //; Awake other cpus.
        ldr     r0, =0xC0009F00
        ldr     r1, =(0xFE << 16)
        str     r1, [r0]

        //; Set cpu0 status already.
        ldr     r0, =g_wakeup_ready
        mov     r1, #1
        str     r1, [r0]

        //; Restore link address
        pop     {lr}

        //; Restore stack pointer
        ldr     r0, =g_store_stack
        ldr     sp, [r0]

    //;-----------------------
    //;   Eisable MMU
    //;-----------------------

        .align 8
jumpToVirtualArea:
EnableMMU:
        ldr     r0, =g_store_vaddr

        //; get cpu nember
        mrc     p15, 0, r3, c0, c0, 5   //; Get our cpu id
        tst     r3, #0x4400             //; check processor affinity
        orrne   r3, r3, #4              //; mark cpu0 or cpu1
        and     r3, r3, #0xF            //; Save CPU id

        lsl     r2, r3, #2
        ldr     r4, [r0, r2]

        mrc     p15, 0, r1, c1, c0, 0   //; Read control register
        orr     r1, r1, #0x1            //; Enable MMU.
        orr     r1, r1, #0x1000         //; Enable IC.
        orr     r1, r1, #0x4            //; Enable DC.

        ldr     r0, =VirtualStart
        bic     r0, #0xFF000000
        bic     r0, #0x00FF0000
        orr     r0, r0, r4
        cmp     r0, #0                  //; make sure no stall on "mov pc,r0" below

        //; Enable the MMU.
        //;
        mcr     p15, 0, r1, c1, c0, 0

        //; Jump to the virtual address of the 'VirtualStart' label.
        //;
        mov     pc, r0                  //;  & jump to new virtual address
        nop
        nop
        nop

        //; MMU & caches now enabled.
        //;


VirtualStart:
        //; Restore reg values
        ldmfd   sp!, {r0-r4, lr}

        mov     pc, lr
        b       .


#if 0
.global BurstZero
BurstZero:
        push    {r2-r9, lr}
        mvn     r2, r1
        mvn     r3, r1
        mvn     r4, r1
        mvn     r5, r1
        mvn     r6, r1
        mvn     r7, r1
        mvn     r8, r1
        mvn     r9, r1
        stmia   r0!, {r2-r9}
        pop     {r2-r9, pc}

.global BurstWrite
BurstWrite:
        push    {r2-r9, lr}
        mvn     r2, r1
        mvn     r3, r1
        mvn     r4, r1
        mvn     r5, r1
        mov     r6, r1
        mvn     r7, r1
        mvn     r8, r1
        mvn     r9, r1
        stmia   r0!, {r2-r9}
        pop     {r2-r9, pc}

.global BurstRead
BurstRead:
        push    {r2-r9, lr}
        ldmia   r0!, {r2-r9}
        stmia   r1!, {r2-r9}
        pop     {r2-r9, pc}
#endif


/*
 *  v7_flush_dcache_all()
 *
 *  Flush the whole D-cache.
 *
 *  Corrupted registers: r0-r7, r9-r11 (r6 only in Thumb mode)
 *
 *  - mm    - mm_struct describing address space
 */
.global v7_flush_dcache_all
v7_flush_dcache_all:
        dmb                                     //; ensure ordering with previous memory accesses
        mrc     p15, 1, r0, c0, c0, 1           //; read clidr
        ands    r3, r0, #0x7000000              //; extract loc from clidr
        mov     r3, r3, lsr #23                 //; left align loc bit field
        beq     finished                        //; if loc is 0, then no need to clean
        mov     r10, #0                         //; start clean at cache level 0
loop1:
        add     r2, r10, r10, lsr #1            //; work out 3x current cache level
        mov     r1, r0, lsr r2                  //; extract cache type bits from clidr
        and     r1, r1, #7                      //; mask of the bits for current cache only
        cmp     r1, #2                          //; see what cache we have at this level
        blt     skip                            //; skip if no cache, or just i-cache
#ifdef CONFIG_PREEMPT
        save_and_disable_irqs_notrace r9        //; make cssr&csidr read atomic
#endif
        mcr     p15, 2, r10, c0, c0, 0          //; select current cache level in cssr
        isb                                     //; isb to sych the new cssr&csidr
        mrc     p15, 1, r1, c0, c0, 0           //; read the new csidr
#ifdef CONFIG_PREEMPT
        restore_irqs_notrace r9
#endif
        and     r2, r1, #7                      //; extract the length of the cache lines
        add     r2, r2, #4                      //; add 4 (line length offset)
        ldr     r4, =0x3ff
        ands    r4, r4, r1, lsr #3              //; find maximum number on the way size
        clz     r5, r4                          //; find bit position of way size increment
        ldr     r7, =0x7fff
        ands    r7, r7, r1, lsr #13             //; extract max number of the index size
loop2:
        mov     r9, r4                          //; create working copy of max way size
loop3:
        orr     r11, r10, r9, lsl r5            //; factor way and cache number into r11
        orr     r11, r11, r7, lsl r2            //; factor index number into r11
        mcr     p15, 0, r11, c7, c14, 2         //; clean & invalidate by set/way
        subs    r9, r9, #1                      //; decrement the way
        bge     loop3
        subs    r7, r7, #1                      //; decrement the index
        bge     loop2
skip:
        add     r10, r10, #2                    //; increment cache number
        cmp     r3, r10
        bgt     loop1
finished:
        mov     r10, #0                         //; swith back to cache level 0
        mcr     p15, 2, r10, c0, c0, 0          //; select current cache level in cssr
        dsb
        isb
        mov     pc, lr


/*
 *  v7_flush_cache_all()
 *
 *  Flush the entire cache system.
 *  The data cache flush is now achieved using atomic clean / invalidates
 *  working outwards from L1 cache. This is done using Set/Way based cache
 *  maintenance instructions.
 *  The instruction cache can still be invalidated back to the point of
 *  unification in a single instruction.
 *
 */
.global v7_flush_cache_all
v7_flush_cache_all:
        stmfd   sp!, {r4-r5, r7, r9-r11, lr}
        bl      v7_flush_dcache_all
        mov     r0, #0
        mcr     p15, 0, r0, c7, c1, 0           //; invalidate I-cache inner shareable
        mcr     p15, 0, r0, c7, c5, 0           //; I+BTB cache invalidate
        ldmfd   sp!, {r4-r5, r7, r9-r11, lr}
        mov     pc, lr


.global RomUSBBoot
RomUSBBoot:
        mov     r11, #0x00000006                //; boot config - usb boot
        mov     r12, #0                         //; cpuid 0
        bx      r0                              //; jump to rom boot
//;==================================================================
//; Global data
//;==================================================================
        .align 2
        .long   0x12345678

.global g_suspend_ready
g_suspend_ready:
        .long   0x00000000

.global g_wakeup_ready
g_wakeup_ready:
        .long   0x00000000

.global g_store_stack
g_store_stack:
        .long   0x00000000

.global g_store_vaddr
g_store_vaddr:
        .long   0x00000000      //; CPU 0
        .long   0x00000000
        .long   0x00000000
        .long   0x00000000
        .long   0x00000000
        .long   0x00000000
        .long   0x00000000
        .long   0x00000000

//;==================================================================
//; End of startup.s
//;==================================================================
