/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [5:0] _01_;
  wire [18:0] _02_;
  wire [5:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [17:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [26:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [27:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [3:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_55z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [26:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [3:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_8z = celloutsig_1_5z[0] ? celloutsig_1_3z : celloutsig_1_6z;
  assign celloutsig_1_14z = celloutsig_1_4z ? celloutsig_1_13z : celloutsig_1_5z[2];
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_5z;
  assign celloutsig_1_9z = !(celloutsig_1_1z ? in_data[147] : celloutsig_1_3z);
  assign celloutsig_0_16z = !(in_data[59] ? celloutsig_0_9z : celloutsig_0_0z[4]);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_31z = ~(celloutsig_0_20z | celloutsig_0_14z);
  assign celloutsig_1_13z = ~(celloutsig_1_4z | celloutsig_1_6z);
  assign celloutsig_0_28z = ~(celloutsig_0_11z | celloutsig_0_10z);
  assign celloutsig_0_38z = ~celloutsig_0_6z[3];
  assign celloutsig_0_59z = ~celloutsig_0_55z;
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_0_10z = ~celloutsig_0_2z;
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z) & celloutsig_0_1z);
  assign celloutsig_0_24z = ~((celloutsig_0_15z | celloutsig_0_13z[17]) & celloutsig_0_3z[8]);
  assign celloutsig_0_41z = celloutsig_0_8z | ~(celloutsig_0_2z);
  assign celloutsig_1_3z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_12z = celloutsig_1_11z | ~(celloutsig_1_0z);
  assign celloutsig_1_2z = celloutsig_1_0z ^ celloutsig_1_1z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 6'h00;
    else _01_ <= { celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_7z };
  reg [18:0] _23_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _23_ <= 19'h00000;
    else _23_ <= { celloutsig_0_13z[15:10], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z };
  assign { _02_[18:8], _00_, _02_[6:0] } = _23_;
  assign celloutsig_1_16z = celloutsig_1_10z[21:8] / { 1'h1, in_data[155:152], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_4z = in_data[33:28] >= celloutsig_0_0z;
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } >= celloutsig_1_5z[3:1];
  assign celloutsig_0_15z = { celloutsig_0_13z[5:1], celloutsig_0_6z, celloutsig_0_14z } >= { celloutsig_0_13z[6:3], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z };
  assign celloutsig_0_55z = _01_[4:0] < { celloutsig_0_36z[3:1], celloutsig_0_20z, celloutsig_0_41z };
  assign celloutsig_0_60z = { celloutsig_0_29z[20], celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_38z } < { celloutsig_0_15z, celloutsig_0_59z, celloutsig_0_31z, celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z } < { celloutsig_0_3z[11:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_11z = in_data[26:23] < { in_data[20:18], celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_3z } < celloutsig_0_13z[15:1];
  assign celloutsig_0_18z = { celloutsig_0_6z[5:2], celloutsig_0_14z, celloutsig_0_12z } < { celloutsig_0_0z[2], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_20z = _02_[6:0] < { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_6z[3:0], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_27z, celloutsig_0_23z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_25z } * in_data[40:13];
  assign celloutsig_1_17z = celloutsig_1_10z[15:10] * celloutsig_1_16z[12:7];
  assign celloutsig_0_29z = celloutsig_0_5z ? { in_data[36:11], celloutsig_0_12z } : { in_data[31:6], 1'h0 };
  assign celloutsig_0_39z = celloutsig_0_30z[27:25] != { _02_[8], _00_, celloutsig_0_18z };
  assign celloutsig_0_0z = - in_data[40:35];
  assign celloutsig_1_7z = - in_data[179:171];
  assign celloutsig_0_27z = - { _02_[10:8], _00_, _02_[6:3], celloutsig_0_16z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_4z } !== { in_data[26:9], celloutsig_0_9z };
  assign celloutsig_1_5z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } | in_data[119:116];
  assign celloutsig_1_18z = | { celloutsig_1_16z[4:0], celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_1_4z = celloutsig_1_0z & in_data[113];
  assign celloutsig_0_25z = | celloutsig_0_0z[2:0];
  assign celloutsig_0_17z = ~^ in_data[28:13];
  assign celloutsig_0_3z = in_data[33:22] << { in_data[29:19], celloutsig_0_2z };
  assign celloutsig_0_36z = _02_[13:10] >> { celloutsig_0_3z[2:0], celloutsig_0_24z };
  assign celloutsig_1_10z = { in_data[140:127], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_5z } >> { in_data[174:153], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_15z[2], celloutsig_1_14z, celloutsig_1_9z } >> celloutsig_1_17z[2:0];
  assign celloutsig_0_6z = celloutsig_0_0z <<< in_data[80:75];
  assign celloutsig_0_13z = in_data[58:41] <<< { celloutsig_0_3z[3:1], celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_15z = { celloutsig_1_5z[0], celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_12z } >>> { celloutsig_1_7z[8:7], celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_1_0z = ~((in_data[121] & in_data[152]) | in_data[151]);
  assign celloutsig_1_11z = ~((celloutsig_1_10z[18] & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[8] & celloutsig_0_3z[10]) | (celloutsig_0_2z & celloutsig_0_6z[0]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z[0] & celloutsig_0_0z[1]) | (in_data[1] & celloutsig_0_0z[5]));
  assign celloutsig_0_23z = ~((in_data[94] & celloutsig_0_7z) | (celloutsig_0_9z & celloutsig_0_18z));
  assign _02_[7] = _00_;
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
