# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Jiarong\ Qian/Documents/Course\ Materials/au2019/EE\ 371/hw2 {C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw2/sync_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:15:48 on Oct 24,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw2" C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw2/sync_rom.sv 
# -- Compiling module sync_rom
# -- Compiling module sync_rom_testbench_8
# 
# Top level modules:
# 	sync_rom_testbench_8
# End time: 09:15:48 on Oct 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.sync_rom_testbench_8
# vsim work.sync_rom_testbench_8 
# Start time: 09:15:51 on Oct 24,2019
# Loading sv_std.std
# Loading work.sync_rom_testbench_8
# Loading work.sync_rom
add wave -position end  sim:/sync_rom_testbench_8/data
add wave -position end  sim:/sync_rom_testbench_8/addr
add wave -position end  sim:/sync_rom_testbench_8/clk
run -all
# ** Note: $stop    : C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw2/sync_rom.sv(68)
#    Time: 650 ps  Iteration: 1  Instance: /sync_rom_testbench_8
# Break in Module sync_rom_testbench_8 at C:/Users/Jiarong Qian/Documents/Course Materials/au2019/EE 371/hw2/sync_rom.sv line 68
# End time: 09:20:16 on Oct 24,2019, Elapsed time: 0:04:25
# Errors: 0, Warnings: 0
