INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/test1/test1.srcs/sources_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steph/OneDrive/Desktop/School/Microprocessor Architecture/test1/test1.srcs/sim_1/new/test1tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B210_half_adder_tb
