// Seed: 3744804116
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout uwire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  wire id_6;
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_9 = 32'd91
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic _id_9 = 1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_7,
      id_3,
      id_7
  );
  wire id_10;
  wire [-1 : 1] id_11;
  assign id_2 = id_2;
  wire [id_9 : id_4] id_12;
  wire id_13;
endmodule
