# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ipshared/d47c/hdl" --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" \
"../../../../Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ipshared/360f/hdl/GPIO_Control_slave_lite_v1_0_S00_AXI.v" \
"../../../../Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ipshared/360f/hdl/GPIO_Control.v" \
"../../../../Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_GPIO_Control_0_0/sim/design_1_GPIO_Control_0_0.v" \
"../../../../Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../../Cora-Z7-GPIO-IP-test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
