# ‚Äã Internship Application ‚Äì R&D Engineering Team @ Synopsys (Noida)

![GitHub Stars](https://img.shields.io/github/stars/Abhishek-Sharma182005?style=flat&logo=github)
![Profile Views](https://komarev.com/ghpvc/?username=Abhishek-Sharma182005&color=blue)
![Made with Love](https://img.shields.io/badge/Made%20with-%F0%9F%92%9F-blueviolet)
![Application Status](https://img.shields.io/badge/Application-Active-brightgreen)

---

##  About Me
I‚Äôm **Abhishek Sharma**, a B.Tech final-year ECE student (VLSI specialization) at GLA University (2025 graduation).  
I excel in **digital design, semiconductor architecture, and hardware-software co-design**‚Äîbuilding real systems while leading tech initiatives with tangible impact.

---

##  Why I‚Äôm a Perfect Fit

- **Strong C & C++ foundation** from academic courses, projects, and certifications.  
- **Digital Hardware Expertise** ‚Äî Built & verified a **5-stage pipelined RISC-V processor** using Verilog.  
- **SystemVerilog/UIVM Acumen** ‚Äî Delivered AXI4-Lite interface design with assertions-driven verification.  
- **Deep Architecture Insight** ‚Äî Hands-on experience with ALUs, datapaths, FSMs, and RTL workflows.  
- **Linux & Toolchain Proficiency** ‚Äî Daily driver of FPGA/EDA tools like Vivado, Yosys, OpenROAD, Cadence.  
- **Proven Project Execution** ‚Äî Interned at **ProV Logic**, **MeitY Semiconductor Lab**, **FlexiGate**, led impactful hardware work.  
- **Tech Leadership** ‚Äî Vice President of Techtronica Society; mentored 100+ students on VLSI and Embedded systems.

---

##  Skills at a Glance

| Category         | Skills                                                                 |
|------------------|------------------------------------------------------------------------|
| **Languages**    | C, C++, Python, Verilog, SystemVerilog                                 |
| **Tools/EDA**    | Vivado, Yosys, OpenROAD, Cadence (Genus, Innovus), MATLAB, Git, Linux |
| **Specialties**  | RTL Design, FPGA Prototyping, SoC Integration, RISC-V Architecture     |
| **Soft Skills**  | Leadership, Mentorship, Research, Innovation                           |

---

##  Key Projects

- **5-Stage Pipelined RISC-V Processor** ‚Äî Verilog implementation using Vivado, validated with custom testbenches and waveform analysis.  
- **AXI4-Lite Slave Interface** ‚Äî Synthesizable Verilog design verified with SystemVerilog assertions.  
- **AI-Driven RISC-V Optimization (Ongoing)** ‚Äî Merging AutoML & RL for PPA gains, validated on FPGA.  
- **Embedded Edge Communication Node** ‚Äî UART-based real-time system using Tiva C, Pi, and Python for data visualization.

---

##  Achievements & Highlights

- ü•á **Smart India Hackathon 2024 ‚Äì Winner** (Team Lead): Developed "PragatiX" wearable solution for delivery agents.  
-  **Publications**: Journal paper on CMOS LNA design (Journal of Electrical Engineering).  
-  **Patents**: Published and filed in AI & Embedded domains.  
-  **108 RTL Designs**: Implemented end-to-end RTL-to-GDSII blocks like ALUs and FSMs.

---

##  Portfolio Highlights

My portfolio (linked below) showcases:

- **About Me**: Passion for VLSI, embedded systems, web development, and AI-based projects.  
- **Testimonials** from mentors and professors endorsing my drive and technical insight.  
- Interactive sections for **VLSI, RTL, Embedded, Software** projects including:
  - A **PragatiX** showcase ("Empowering the Delivery Workforce").
  - The **AI Traffic Management System** using FPGA.
  - **Obstacle-Avoiding Robotic Car** demos, and more.  
- **Resources**: Downloadable resume, project blogs, skill badges, and innovation narratives.  
Feel free to explore sections like ‚Äú108 Advanced RTL Projects‚Äù or ‚ÄúCodeQuest ‚Äì 100-Day DSA Challenge‚Äù for more context.

---

##  Why Synopsys?

Synopsys is the cornerstone of semiconductor innovation‚Äîleading in EDA tools, IP, and VLSI workflows.  
This internship aligns seamlessly with my passion to **engineer meaningful silicon, refine cutting-edge digital flows**, and elevate my skills in a world-class R&D environment at Synopsys.

---

##  Contact Me

-  **Email:** [holaabhisheksharma@gmail.com](mailto:holaabhisheksharma@gmail.com)  
-  **LinkedIn:** [linkedin.com/in/abhishek-sharma-19april1965](https://linkedin.com/in/abhishek-sharma-19april1965)  
-  **GitHub:** [github.com/Abhishek-Sharma182005](https://github.com/Abhishek-Sharma182005)  
-  **Portfolio:** [asinsights.netlify.app](https://asinsights.netlify.app)

---

> ‚≠ê *If this application captivated you, I‚Äôm eager to bring the same design, leadership, and execution excellence to Synopsys‚Äôs R&D team.*

