module andg_test;
reg A, B;
wire Y;
andg a1(A, B, Y);
initial
	begin
		A= 1'b0; B= 1'b0; #10;
		A= 1'b0; B= 1'b1; #10;
		A= 1'b1; B= 1'b0; #10;
		A= 1'b1; B= 1'b1; #10;
	end
endmodule