0.6
2019.1
May 24 2019
15:06:07
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.sim/sim_1/behav/xsim/glbl.v,1583858976,verilog,,,,glbl,,,,,,,,
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_add_sub_testbench.v,1583858976,verilog,,,,four_bit_add_sub_testbench,,,,,,,,
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/1_bit_half.v,1583858976,verilog,,C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v,,one_bit_half,,,,,,,,
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v,1583858976,verilog,,C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/one_bit_full.v,,four_bit_adder_subtractor,,,,,,,,
C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/one_bit_full.v,1583858976,verilog,,C:/Users/Ben/Documents/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_add_sub_testbench.v,,one_bit_full,,,,,,,,
