`timescale 1ns / 1ps

module decoder_4_16_tb();
    reg [4:0] a;
    reg enable;
    wire [15:0] d;
endmodule 