--- |
  ; ModuleID = 'dummy.ll'
...
---
name:            autohelperpat301
alignment:       1
exposesReturnsTwice: false
hasInlineAsm:    false
isSSA:           true
tracksRegLiveness: true
tracksSubRegLiveness: false
registers:       
  - { id: 0, class: rgpr }
  - { id: 1, class: rgpr }
  - { id: 2, class: rgpr }
  - { id: 3, class: gpr }
  - { id: 4, class: rgpr }
  - { id: 5, class: gprnopc }
  - { id: 6, class: rgpr }
  - { id: 7, class: gprnopc }
  - { id: 8, class: rgpr }
  - { id: 9, class: rgpr }
  - { id: 10, class: rgpr }
  - { id: 11, class: gprnopc }
  - { id: 12, class: gprnopc }
  - { id: 13, class: rgpr }
  - { id: 14, class: rgpr }
liveins:         
  - { reg: '%r0', virtual-reg: '%0' }
  - { reg: '%r1', virtual-reg: '%1' }
  - { reg: '%r2', virtual-reg: '%2' }
frameInfo:       
  isFrameAddressTaken: false
  isReturnAddressTaken: false
  hasStackMap:     false
  hasPatchPoint:   false
  stackSize:       0
  offsetAdjustment: 0
  maxAlignment:    0
  adjustsStack:    false
  hasCalls:        true
  maxCallFrameSize: 0
  hasOpaqueSPAdjustment: false
  hasVAStart:      false
  hasMustTailInVarArgFunc: false
body:             |
  bb.0 (%ir-block.0, freq 8):
    liveins: %r0, %r1, %r2
    liveouts: %r0
  
    %2 = COPY %r2
    %1 = COPY %r1
    %0 = COPY %r0
    %4 = t2MOVi32imm @transformation
    %5 = t2ADDrs killed %4, %0, 18, 14, _, _
    %6 = t2MOVi16 25440, 14, _
    %7 = t2LDRs killed %5, killed %6, 0, 14, _, <0x30d2200> = !{!"unison-memory-partition", i32 0} :: (load 4 from %ir.1)
    %8 = t2MOVi32imm @initial_white_influence
    %9 = t2MOVi32imm @initial_black_influence
    t2CMPri %2, 2, 14, _, implicit-def %cpsr
    %10 = t2MOVCCr %9, killed %8, 0, %cpsr
    %11 = t2ADDrr killed %7, %1, 14, _, _
    ADJCALLSTACKDOWN 0, 14, _, implicit-def dead %sp, implicit %sp
    %r0 = COPY %10
    %r1 = COPY %11
    tBL 14, _, @whose_moyo, csr_aapcs, implicit-def dead %lr, implicit %sp, implicit %r0, implicit %r1, implicit-def %sp, implicit-def %r0
    ADJCALLSTACKUP 0, 0, 14, _, implicit-def dead %sp, implicit %sp
    %12 = COPY %r0
    %13 = t2MOVi 0, 14, _, _
    t2CMPrr %12, %2, 14, _, implicit-def %cpsr
    %14 = t2MOVCCi %13, 1, 0, %cpsr
    %r0 = COPY %14
    tBX_RET 14, _, implicit %r0

...
---
unison-test-mir-version: null
unison-test-target: ARM
unison-test-goal:
- speed
unison-test-expected-cost:
- 27
unison-test-function: null
unison-test-expected-proven: true
unison-test-strictly-better: null
unison-test-expected-has-solution: true
...
