// Seed: 57555936
module module_0 (
    output wire id_0,
    inout  wire id_1,
    input  tri0 id_2,
    output wor  id_3
);
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input tri1 id_2,
    output supply1 id_3,
    output logic id_4
);
  for (id_6 = 1; id_6; id_6 = 1) begin
    wire id_7;
  end
  assign id_3 = id_6;
  module_0(
      id_3, id_6, id_2, id_1
  );
  initial begin
    return id_6(id_0, 1'h0, id_0) - 1;
    id_4 <= 1;
  end
endmodule
