 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : MotionEstimator
Version: O-2018.06-SP4
Date   : Sun Dec 20 17:26:41 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c

  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe3/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U111/Y (NAND2X0_LVT)                              0.06 *     0.76 r
  ctl_u/S1S2mux[3] (control)                              0.00       0.76 r
  pe_u/S1S2mux[3] (PEtotal)                               0.00       0.76 r
  pe_u/pe3/S1S2mux (PE_11)                                0.00       0.76 r
  pe_u/pe3/U28/Y (NBUFFX2_LVT)                            0.09 *     0.85 r
  pe_u/pe3/U25/Y (NBUFFX2_LVT)                            0.07 *     0.92 r
  pe_u/pe3/U24/Y (MUX21X1_LVT)                            0.17 *     1.09 f
  pe_u/pe3/U76/Y (INVX0_LVT)                              0.07 *     1.16 r
  pe_u/pe3/U80/Y (OA21X1_LVT)                             0.10 *     1.25 r
  pe_u/pe3/U81/Y (AO22X1_LVT)                             0.09 *     1.34 r
  pe_u/pe3/U82/Y (AO222X1_LVT)                            0.14 *     1.48 r
  pe_u/pe3/U51/Y (AND3X1_LVT)                             0.10 *     1.58 r
  pe_u/pe3/U83/Y (AO221X1_LVT)                            0.11 *     1.69 r
  pe_u/pe3/U84/Y (OA221X1_LVT)                            0.10 *     1.79 r
  pe_u/pe3/U85/Y (AO21X1_LVT)                             0.08 *     1.86 r
  pe_u/pe3/U2/Y (AOI22X1_LVT)                             0.15 *     2.02 f
  pe_u/pe3/U75/Y (MUX21X1_HVT)                            0.35 *     2.36 r
  pe_u/pe3/add_85/B[2] (PE_11_DW01_add_0)                 0.00       2.36 r
  pe_u/pe3/add_85/U1_2/CO (FADDX1_LVT)                    0.16 *     2.53 r
  pe_u/pe3/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.66 r
  pe_u/pe3/add_85/U1_4/CO (FADDX1_LVT)                    0.14 *     2.80 r
  pe_u/pe3/add_85/U1_5/CO (FADDX1_LVT)                    0.14 *     2.94 r
  pe_u/pe3/add_85/U1_6/S (FADDX1_LVT)                     0.19 *     3.13 f
  pe_u/pe3/add_85/SUM[6] (PE_11_DW01_add_0)               0.00       3.13 f
  pe_u/pe3/U34/Y (MUX21X1_HVT)                            0.29 *     3.42 f
  pe_u/pe3/U61/Y (INVX0_LVT)                              0.08 *     3.50 r
  pe_u/pe3/U17/Y (NAND2X0_LVT)                            0.06 *     3.55 f
  pe_u/pe3/Accumulate_reg[6]/D (DFFX1_LVT)                0.00 *     3.55 f
  data arrival time                                                  3.55

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe3/Accumulate_reg[6]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.09       3.75
  data required time                                                 3.75
  --------------------------------------------------------------------------
  data required time                                                 3.75
  data arrival time                                                 -3.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.20


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 *     3.07 r
  comp_u/U66/Y (AOI21X1_LVT)                              0.20 *     3.26 f
  comp_u/U64/Y (MUX21X1_LVT)                              0.19 *     3.45 f
  comp_u/U245/Y (NAND2X0_LVT)                             0.05 *     3.50 r
  comp_u/BestDist_reg[3]/D (DFFX1_LVT)                    0.00 *     3.50 r
  data arrival time                                                  3.50

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[3]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U239/Y (AO22X1_LVT)                              0.10 *     3.06 r
  comp_u/U150/Y (AOI21X1_LVT)                             0.19 *     3.25 f
  comp_u/U248/Y (MUX21X1_LVT)                             0.19 *     3.44 f
  comp_u/U249/Y (NAND2X0_LVT)                             0.06 *     3.50 r
  comp_u/BestDist_reg[5]/D (DFFX1_LVT)                    0.00 *     3.50 r
  data arrival time                                                  3.50

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[5]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe7/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.35       0.35 f
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 *     0.46 r
  ctl_u/U63/Y (NBUFFX2_LVT)                               0.09 *     0.55 r
  ctl_u/U24/Y (OR2X1_LVT)                                 0.08 *     0.63 r
  ctl_u/U137/Y (NAND2X0_LVT)                              0.22 *     0.85 f
  ctl_u/S1S2mux[7] (control)                              0.00       0.85 f
  pe_u/S1S2mux[7] (PEtotal)                               0.00       0.85 f
  pe_u/pe7/S1S2mux (PE_7)                                 0.00       0.85 f
  pe_u/pe7/U93/Y (MUX21X1_LVT)                            0.33 *     1.19 f
  pe_u/pe7/U57/Y (INVX0_LVT)                              0.08 *     1.27 r
  pe_u/pe7/U69/Y (NAND2X0_HVT)                            0.13 *     1.39 f
  pe_u/pe7/U70/Y (NAND3X0_LVT)                            0.10 *     1.49 r
  pe_u/pe7/U96/Y (OA221X1_LVT)                            0.10 *     1.59 r
  pe_u/pe7/U65/Y (OR2X1_LVT)                              0.08 *     1.67 r
  pe_u/pe7/U74/Y (AND3X1_LVT)                             0.08 *     1.75 r
  pe_u/pe7/U97/Y (AO21X1_LVT)                             0.08 *     1.83 r
  pe_u/pe7/U22/Y (AO22X1_LVT)                             0.10 *     1.93 r
  pe_u/pe7/U9/Y (MUX21X1_LVT)                             0.17 *     2.10 f
  pe_u/pe7/add_85/B[0] (PE_7_DW01_add_0)                  0.00       2.10 f
  pe_u/pe7/add_85/U3/Y (AND2X1_LVT)                       0.11 *     2.21 f
  pe_u/pe7/add_85/U1_1/CO (FADDX1_LVT)                    0.13 *     2.34 f
  pe_u/pe7/add_85/U1_2/CO (FADDX1_LVT)                    0.13 *     2.47 f
  pe_u/pe7/add_85/U1_3/CO (FADDX1_LVT)                    0.13 *     2.60 f
  pe_u/pe7/add_85/U1_4/CO (FADDX1_LVT)                    0.13 *     2.73 f
  pe_u/pe7/add_85/U1_5/CO (FADDX1_LVT)                    0.13 *     2.87 f
  pe_u/pe7/add_85/U1_6/CO (FADDX1_LVT)                    0.13 *     3.00 f
  pe_u/pe7/add_85/U1_7/S (FADDX1_LVT)                     0.22 *     3.22 r
  pe_u/pe7/add_85/SUM[7] (PE_7_DW01_add_0)                0.00       3.22 r
  pe_u/pe7/U99/Y (MUX21X1_LVT)                            0.12 *     3.34 r
  pe_u/pe7/U46/Y (OR2X1_LVT)                              0.09 *     3.43 r
  pe_u/pe7/Accumulate_reg[7]/RSTB (DFFSSRX1_LVT)          0.00 *     3.43 r
  data arrival time                                                  3.43

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe7/Accumulate_reg[7]/CLK (DFFSSRX1_LVT)           0.00       3.85 r
  library setup time                                     -0.17       3.68
  data required time                                                 3.68
  --------------------------------------------------------------------------
  data required time                                                 3.68
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U239/Y (AO22X1_LVT)                              0.10 *     3.06 r
  comp_u/U150/Y (AOI21X1_LVT)                             0.19 *     3.25 f
  comp_u/U250/Y (MUX21X1_LVT)                             0.19 *     3.43 f
  comp_u/U251/Y (NAND2X0_LVT)                             0.05 *     3.48 r
  comp_u/BestDist_reg[6]/D (DFFX1_LVT)                    0.00 *     3.48 r
  data arrival time                                                  3.48

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[6]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe3/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U111/Y (NAND2X0_LVT)                              0.06 *     0.76 r
  ctl_u/S1S2mux[3] (control)                              0.00       0.76 r
  pe_u/S1S2mux[3] (PEtotal)                               0.00       0.76 r
  pe_u/pe3/S1S2mux (PE_11)                                0.00       0.76 r
  pe_u/pe3/U28/Y (NBUFFX2_LVT)                            0.09 *     0.85 r
  pe_u/pe3/U25/Y (NBUFFX2_LVT)                            0.07 *     0.92 r
  pe_u/pe3/U24/Y (MUX21X1_LVT)                            0.17 *     1.09 f
  pe_u/pe3/U76/Y (INVX0_LVT)                              0.07 *     1.16 r
  pe_u/pe3/U80/Y (OA21X1_LVT)                             0.10 *     1.25 r
  pe_u/pe3/U81/Y (AO22X1_LVT)                             0.09 *     1.34 r
  pe_u/pe3/U82/Y (AO222X1_LVT)                            0.14 *     1.48 r
  pe_u/pe3/U51/Y (AND3X1_LVT)                             0.10 *     1.58 r
  pe_u/pe3/U83/Y (AO221X1_LVT)                            0.11 *     1.69 r
  pe_u/pe3/U84/Y (OA221X1_LVT)                            0.10 *     1.79 r
  pe_u/pe3/U85/Y (AO21X1_LVT)                             0.08 *     1.86 r
  pe_u/pe3/U2/Y (AOI22X1_LVT)                             0.15 *     2.02 f
  pe_u/pe3/U75/Y (MUX21X1_HVT)                            0.35 *     2.36 r
  pe_u/pe3/add_85/B[2] (PE_11_DW01_add_0)                 0.00       2.36 r
  pe_u/pe3/add_85/U1_2/CO (FADDX1_LVT)                    0.16 *     2.53 r
  pe_u/pe3/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.66 r
  pe_u/pe3/add_85/U1_4/CO (FADDX1_LVT)                    0.14 *     2.80 r
  pe_u/pe3/add_85/U1_5/CO (FADDX1_LVT)                    0.14 *     2.94 r
  pe_u/pe3/add_85/U1_6/CO (FADDX1_LVT)                    0.14 *     3.07 r
  pe_u/pe3/add_85/U1_7/S (FADDX1_LVT)                     0.19 *     3.26 f
  pe_u/pe3/add_85/SUM[7] (PE_11_DW01_add_0)               0.00       3.26 f
  pe_u/pe3/U14/Y (MUX21X1_LVT)                            0.13 *     3.40 f
  pe_u/pe3/U60/Y (INVX0_LVT)                              0.06 *     3.45 r
  pe_u/pe3/U18/Y (NAND2X0_LVT)                            0.05 *     3.50 f
  pe_u/pe3/Accumulate_reg[7]/D (DFFX1_LVT)                0.00 *     3.50 f
  data arrival time                                                  3.50

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe3/Accumulate_reg[7]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.09       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe11/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.37       0.37 r
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 *     0.48 f
  ctl_u/U101/Y (INVX0_LVT)                                0.11 *     0.59 r
  ctl_u/U73/Y (AO21X1_LVT)                                0.14 *     0.73 r
  ctl_u/S1S2mux[11] (control)                             0.00       0.73 r
  pe_u/S1S2mux[11] (PEtotal)                              0.00       0.73 r
  pe_u/pe11/S1S2mux (PE_3)                                0.00       0.73 r
  pe_u/pe11/U29/Y (NBUFFX2_HVT)                           0.17 *     0.90 r
  pe_u/pe11/U31/Y (MUX21X1_LVT)                           0.22 *     1.12 f
  pe_u/pe11/U86/Y (AOI21X1_LVT)                           0.19 *     1.31 r
  pe_u/pe11/U91/Y (AO22X1_LVT)                            0.09 *     1.40 r
  pe_u/pe11/U65/Y (NAND2X0_LVT)                           0.05 *     1.45 f
  pe_u/pe11/U67/Y (NAND3X0_LVT)                           0.06 *     1.52 r
  pe_u/pe11/U92/Y (OA221X1_LVT)                           0.11 *     1.62 r
  pe_u/pe11/U60/Y (OR3X1_LVT)                             0.09 *     1.71 r
  pe_u/pe11/U34/Y (AND2X1_LVT)                            0.08 *     1.80 r
  pe_u/pe11/U21/Y (AO21X1_LVT)                            0.07 *     1.86 r
  pe_u/pe11/U30/Y (AOI22X1_LVT)                           0.14 *     2.01 f
  pe_u/pe11/U101/Y (MUX21X1_LVT)                          0.17 *     2.18 f
  pe_u/pe11/add_85/B[0] (PE_3_DW01_add_0)                 0.00       2.18 f
  pe_u/pe11/add_85/U4/Y (AND2X1_LVT)                      0.11 *     2.29 f
  pe_u/pe11/add_85/U1_1/CO (FADDX1_LVT)                   0.12 *     2.42 f
  pe_u/pe11/add_85/U1_2/CO (FADDX1_LVT)                   0.13 *     2.55 f
  pe_u/pe11/add_85/U1_3/CO (FADDX1_LVT)                   0.13 *     2.68 f
  pe_u/pe11/add_85/U1_4/CO (FADDX1_LVT)                   0.14 *     2.82 f
  pe_u/pe11/add_85/U1_5/CO (FADDX1_LVT)                   0.14 *     2.95 f
  pe_u/pe11/add_85/U1_6/CO (FADDX1_LVT)                   0.13 *     3.08 f
  pe_u/pe11/add_85/U1_7/S (FADDX1_LVT)                    0.22 *     3.30 r
  pe_u/pe11/add_85/SUM[7] (PE_3_DW01_add_0)               0.00       3.30 r
  pe_u/pe11/U95/Y (MUX21X1_LVT)                           0.12 *     3.42 r
  pe_u/pe11/U70/Y (OR2X1_LVT)                             0.08 *     3.50 r
  pe_u/pe11/Accumulate_reg[7]/D (DFFX1_LVT)               0.00 *     3.50 r
  data arrival time                                                  3.50

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe11/Accumulate_reg[7]/CLK (DFFX1_LVT)             0.00       3.85 r
  library setup time                                     -0.08       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe15/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.21       0.21 f
  ctl_u/U8/Y (OR2X1_LVT)                                  0.16 *     0.37 f
  ctl_u/S1S2mux[12] (control)                             0.00       0.37 f
  U4/Y (INVX1_LVT)                                        0.07 *     0.44 r
  ctl_u/IN1 (control)                                     0.00       0.44 r
  ctl_u/U92/Y (NAND2X0_LVT)                               0.09 *     0.53 f
  ctl_u/S1S2mux[14] (control)                             0.00       0.53 f
  U2/Y (INVX1_LVT)                                        0.18 *     0.71 r
  ctl_u/IN0 (control)                                     0.00       0.71 r
  ctl_u/U81/Y (AND2X1_LVT)                                0.18 *     0.88 r
  ctl_u/S1S2mux[15] (control)                             0.00       0.88 r
  pe_u/S1S2mux[15] (PEtotal)                              0.00       0.88 r
  pe_u/pe15/S1S2mux (PEend)                               0.00       0.88 r
  pe_u/pe15/U17/Y (INVX0_HVT)                             0.17 *     1.06 f
  pe_u/pe15/U14/Y (MUX21X1_HVT)                           0.49 *     1.55 f
  pe_u/pe15/U90/Y (OR2X1_LVT)                             0.14 *     1.69 f
  pe_u/pe15/U86/Y (AND3X1_LVT)                            0.12 *     1.80 f
  pe_u/pe15/U106/Y (AO21X1_LVT)                           0.08 *     1.88 f
  pe_u/pe15/U79/Y (AO22X1_LVT)                            0.09 *     1.98 f
  pe_u/pe15/U34/Y (MUX21X1_LVT)                           0.18 *     2.16 f
  pe_u/pe15/add_114/B[0] (PEend_DW01_add_0)               0.00       2.16 f
  pe_u/pe15/add_114/U1/Y (AND2X1_LVT)                     0.11 *     2.27 f
  pe_u/pe15/add_114/U1_1/CO (FADDX1_LVT)                  0.13 *     2.40 f
  pe_u/pe15/add_114/U1_2/CO (FADDX1_LVT)                  0.13 *     2.53 f
  pe_u/pe15/add_114/U1_3/CO (FADDX1_LVT)                  0.13 *     2.66 f
  pe_u/pe15/add_114/U1_4/CO (FADDX1_LVT)                  0.13 *     2.79 f
  pe_u/pe15/add_114/U1_5/CO (FADDX1_LVT)                  0.14 *     2.93 f
  pe_u/pe15/add_114/U1_6/CO (FADDX1_LVT)                  0.13 *     3.06 f
  pe_u/pe15/add_114/U1_7/S (FADDX1_LVT)                   0.22 *     3.28 r
  pe_u/pe15/add_114/SUM[7] (PEend_DW01_add_0)             0.00       3.28 r
  pe_u/pe15/U41/Y (MUX21X1_LVT)                           0.12 *     3.40 r
  pe_u/pe15/U38/Y (OR2X1_LVT)                             0.09 *     3.49 r
  pe_u/pe15/Accumulate_reg[7]/D (DFFX1_LVT)               0.00 *     3.49 r
  data arrival time                                                  3.49

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe15/Accumulate_reg[7]/CLK (DFFX1_LVT)             0.00       3.85 r
  library setup time                                     -0.08       3.77
  data required time                                                 3.77
  --------------------------------------------------------------------------
  data required time                                                 3.77
  data arrival time                                                 -3.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe9/Accumulate_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/QN (DFFX1_LVT)                       0.23       0.23 r
  ctl_u/AddressS1[3] (control)                            0.00       0.23 r
  U5/Y (INVX1_LVT)                                        0.23 *     0.46 f
  ctl_u/IN3 (control)                                     0.00       0.46 f
  ctl_u/U94/Y (AO21X1_LVT)                                0.22 *     0.68 f
  ctl_u/U99/Y (AO21X1_LVT)                                0.11 *     0.79 f
  ctl_u/S1S2mux[9] (control)                              0.00       0.79 f
  pe_u/S1S2mux[9] (PEtotal)                               0.00       0.79 f
  pe_u/pe9/S1S2mux (PE_5)                                 0.00       0.79 f
  pe_u/pe9/U91/Y (INVX0_LVT)                              0.07 *     0.86 r
  pe_u/pe9/U87/Y (INVX0_LVT)                              0.04 *     0.90 f
  pe_u/pe9/U29/Y (MUX21X1_LVT)                            0.19 *     1.09 f
  pe_u/pe9/U96/Y (INVX0_LVT)                              0.08 *     1.17 r
  pe_u/pe9/U102/Y (OA21X1_LVT)                            0.10 *     1.27 r
  pe_u/pe9/U103/Y (AO22X1_LVT)                            0.09 *     1.36 r
  pe_u/pe9/U82/Y (NAND2X0_LVT)                            0.06 *     1.42 f
  pe_u/pe9/U84/Y (NAND3X0_LVT)                            0.07 *     1.49 r
  pe_u/pe9/U34/Y (NAND3X0_LVT)                            0.08 *     1.57 f
  pe_u/pe9/U58/Y (NAND3X0_LVT)                            0.07 *     1.64 r
  pe_u/pe9/U10/Y (AND2X1_LVT)                             0.10 *     1.74 r
  pe_u/pe9/U12/Y (AO21X1_LVT)                             0.07 *     1.81 r
  pe_u/pe9/U45/Y (AO22X1_LVT)                             0.10 *     1.91 r
  pe_u/pe9/U44/Y (MUX21X1_LVT)                            0.17 *     2.08 f
  pe_u/pe9/add_85/B[0] (PE_5_DW01_add_0)                  0.00       2.08 f
  pe_u/pe9/add_85/U3/Y (AND2X1_LVT)                       0.11 *     2.19 f
  pe_u/pe9/add_85/U1_1/CO (FADDX1_LVT)                    0.13 *     2.31 f
  pe_u/pe9/add_85/U1_2/CO (FADDX1_LVT)                    0.13 *     2.45 f
  pe_u/pe9/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.58 f
  pe_u/pe9/add_85/U1_4/CO (FADDX1_LVT)                    0.13 *     2.71 f
  pe_u/pe9/add_85/U1_5/CO (FADDX1_LVT)                    0.13 *     2.85 f
  pe_u/pe9/add_85/U1_6/CO (FADDX1_LVT)                    0.13 *     2.98 f
  pe_u/pe9/add_85/U1_7/S (FADDX1_LVT)                     0.22 *     3.20 r
  pe_u/pe9/add_85/SUM[7] (PE_5_DW01_add_0)                0.00       3.20 r
  pe_u/pe9/U104/Y (MUX21X1_LVT)                           0.12 *     3.32 r
  pe_u/pe9/U93/Y (OR2X1_HVT)                              0.16 *     3.48 r
  pe_u/pe9/Accumulate_reg[7]/D (DFFX1_LVT)                0.00 *     3.48 r
  data arrival time                                                  3.48

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe9/Accumulate_reg[7]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.09       3.76
  data required time                                                 3.76
  --------------------------------------------------------------------------
  data required time                                                 3.76
  data arrival time                                                 -3.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.24       0.24 r
  ctl_u/S1S2mux[8] (control)               0.00       0.24 r
  U3/Y (INVX0_HVT)                         0.26 *     0.50 f
  ctl_u/IN2 (control)                      0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                 0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                0.15 *     1.27 f
  ctl_u/PEready[2] (control)               0.00       1.27 f
  comp_u/PEready[2] (Comparator)           0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)               0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)               0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)              0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 *     3.07 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 *     3.26 f
  comp_u/U256/Y (MUX21X1_LVT)              0.19 *     3.46 f
  comp_u/motionX_reg[0]/D (DFFX1_LVT)      0.00 *     3.46 f
  data arrival time                                   3.46

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (ideal)              0.00       3.85
  comp_u/motionX_reg[0]/CLK (DFFX1_LVT)
                                           0.00       3.85 r
  library setup time                      -0.10       3.74
  data required time                                  3.74
  -----------------------------------------------------------
  data required time                                  3.74
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 *     3.07 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 *     3.23 f
  comp_u/U176/Y (MUX21X1_LVT)                             0.16 *     3.39 f
  comp_u/U246/Y (NAND2X0_LVT)                             0.05 *     3.44 r
  comp_u/BestDist_reg[4]/D (DFFX1_LVT)                    0.00 *     3.44 r
  data arrival time                                                  3.44

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[4]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionX_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.24       0.24 r
  ctl_u/S1S2mux[8] (control)               0.00       0.24 r
  U3/Y (INVX0_HVT)                         0.26 *     0.50 f
  ctl_u/IN2 (control)                      0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                 0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                0.15 *     1.27 f
  ctl_u/PEready[2] (control)               0.00       1.27 f
  comp_u/PEready[2] (Comparator)           0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)               0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)               0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)              0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 *     3.07 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 *     3.26 f
  comp_u/U258/Y (MUX21X1_LVT)              0.19 *     3.46 f
  comp_u/motionX_reg[2]/D (DFFX1_LVT)      0.00 *     3.46 f
  data arrival time                                   3.46

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (ideal)              0.00       3.85
  comp_u/motionX_reg[2]/CLK (DFFX1_LVT)
                                           0.00       3.85 r
  library setup time                      -0.09       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe7/Accumulate_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.35       0.35 f
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 *     0.46 r
  ctl_u/U63/Y (NBUFFX2_LVT)                               0.09 *     0.55 r
  ctl_u/U24/Y (OR2X1_LVT)                                 0.08 *     0.63 r
  ctl_u/U137/Y (NAND2X0_LVT)                              0.22 *     0.85 f
  ctl_u/S1S2mux[7] (control)                              0.00       0.85 f
  pe_u/S1S2mux[7] (PEtotal)                               0.00       0.85 f
  pe_u/pe7/S1S2mux (PE_7)                                 0.00       0.85 f
  pe_u/pe7/U93/Y (MUX21X1_LVT)                            0.33 *     1.19 f
  pe_u/pe7/U57/Y (INVX0_LVT)                              0.08 *     1.27 r
  pe_u/pe7/U69/Y (NAND2X0_HVT)                            0.13 *     1.39 f
  pe_u/pe7/U70/Y (NAND3X0_LVT)                            0.10 *     1.49 r
  pe_u/pe7/U96/Y (OA221X1_LVT)                            0.10 *     1.59 r
  pe_u/pe7/U65/Y (OR2X1_LVT)                              0.08 *     1.67 r
  pe_u/pe7/U74/Y (AND3X1_LVT)                             0.08 *     1.75 r
  pe_u/pe7/U97/Y (AO21X1_LVT)                             0.08 *     1.83 r
  pe_u/pe7/U22/Y (AO22X1_LVT)                             0.10 *     1.93 r
  pe_u/pe7/U9/Y (MUX21X1_LVT)                             0.14 *     2.07 r
  pe_u/pe7/add_85/B[0] (PE_7_DW01_add_0)                  0.00       2.07 r
  pe_u/pe7/add_85/U3/Y (AND2X1_LVT)                       0.09 *     2.16 r
  pe_u/pe7/add_85/U1_1/CO (FADDX1_LVT)                    0.14 *     2.29 r
  pe_u/pe7/add_85/U1_2/CO (FADDX1_LVT)                    0.14 *     2.43 r
  pe_u/pe7/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.57 r
  pe_u/pe7/add_85/U1_4/CO (FADDX1_LVT)                    0.13 *     2.70 r
  pe_u/pe7/add_85/U1_5/CO (FADDX1_LVT)                    0.14 *     2.84 r
  pe_u/pe7/add_85/U1_6/CO (FADDX1_LVT)                    0.14 *     2.98 r
  pe_u/pe7/add_85/U1_7/CO (FADDX1_LVT)                    0.14 *     3.12 r
  pe_u/pe7/add_85/SUM[8] (PE_7_DW01_add_0)                0.00       3.12 r
  pe_u/pe7/U39/Y (NAND2X0_LVT)                            0.07 *     3.19 f
  pe_u/pe7/U50/Y (INVX0_LVT)                              0.10 *     3.29 r
  pe_u/pe7/U40/Y (OR2X1_LVT)                              0.09 *     3.38 r
  pe_u/pe7/Accumulate_reg[4]/RSTB (DFFSSRX1_LVT)          0.00 *     3.38 r
  data arrival time                                                  3.38

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe7/Accumulate_reg[4]/CLK (DFFSSRX1_LVT)           0.00       3.85 r
  library setup time                                     -0.17       3.68
  data required time                                                 3.68
  --------------------------------------------------------------------------
  data required time                                                 3.68
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/motionY_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)       0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)         0.24       0.24 r
  ctl_u/S1S2mux[8] (control)               0.00       0.24 r
  U3/Y (INVX0_HVT)                         0.26 *     0.50 f
  ctl_u/IN2 (control)                      0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                 0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                 0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                 0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                0.15 *     1.27 f
  ctl_u/PEready[2] (control)               0.00       1.27 f
  comp_u/PEready[2] (Comparator)           0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)               0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)               0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)               0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)              0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)               0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)             0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)              0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)              0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)               0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)              0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)               0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)              0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)              0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                  0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                0.11 *     3.07 r
  comp_u/U66/Y (AOI21X1_LVT)               0.20 *     3.26 f
  comp_u/U253/Y (MUX21X1_LVT)              0.19 *     3.46 f
  comp_u/motionY_reg[1]/D (DFFX1_LVT)      0.00 *     3.46 f
  data arrival time                                   3.46

  clock ideal_clock1 (rise edge)           3.85       3.85
  clock network delay (ideal)              0.00       3.85
  comp_u/motionY_reg[1]/CLK (DFFX1_LVT)
                                           0.00       3.85 r
  library setup time                      -0.09       3.75
  data required time                                  3.75
  -----------------------------------------------------------
  data required time                                  3.75
  data arrival time                                  -3.46
  -----------------------------------------------------------
  slack (MET)                                         0.29


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 *     3.07 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 *     3.23 f
  comp_u/U243/Y (MUX21X1_LVT)                             0.16 *     3.38 f
  comp_u/U244/Y (NAND2X0_LVT)                             0.05 *     3.44 r
  comp_u/BestDist_reg[2]/D (DFFX1_LVT)                    0.00 *     3.44 r
  data arrival time                                                  3.44

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[2]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe7/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.35       0.35 f
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 *     0.46 r
  ctl_u/U63/Y (NBUFFX2_LVT)                               0.09 *     0.55 r
  ctl_u/U24/Y (OR2X1_LVT)                                 0.08 *     0.63 r
  ctl_u/U137/Y (NAND2X0_LVT)                              0.22 *     0.85 f
  ctl_u/S1S2mux[7] (control)                              0.00       0.85 f
  pe_u/S1S2mux[7] (PEtotal)                               0.00       0.85 f
  pe_u/pe7/S1S2mux (PE_7)                                 0.00       0.85 f
  pe_u/pe7/U93/Y (MUX21X1_LVT)                            0.33 *     1.19 f
  pe_u/pe7/U57/Y (INVX0_LVT)                              0.08 *     1.27 r
  pe_u/pe7/U69/Y (NAND2X0_HVT)                            0.13 *     1.39 f
  pe_u/pe7/U70/Y (NAND3X0_LVT)                            0.10 *     1.49 r
  pe_u/pe7/U96/Y (OA221X1_LVT)                            0.10 *     1.59 r
  pe_u/pe7/U65/Y (OR2X1_LVT)                              0.08 *     1.67 r
  pe_u/pe7/U74/Y (AND3X1_LVT)                             0.08 *     1.75 r
  pe_u/pe7/U97/Y (AO21X1_LVT)                             0.08 *     1.83 r
  pe_u/pe7/U22/Y (AO22X1_LVT)                             0.10 *     1.93 r
  pe_u/pe7/U9/Y (MUX21X1_LVT)                             0.14 *     2.07 r
  pe_u/pe7/add_85/B[0] (PE_7_DW01_add_0)                  0.00       2.07 r
  pe_u/pe7/add_85/U3/Y (AND2X1_LVT)                       0.09 *     2.16 r
  pe_u/pe7/add_85/U1_1/CO (FADDX1_LVT)                    0.14 *     2.29 r
  pe_u/pe7/add_85/U1_2/CO (FADDX1_LVT)                    0.14 *     2.43 r
  pe_u/pe7/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.57 r
  pe_u/pe7/add_85/U1_4/CO (FADDX1_LVT)                    0.13 *     2.70 r
  pe_u/pe7/add_85/U1_5/CO (FADDX1_LVT)                    0.14 *     2.84 r
  pe_u/pe7/add_85/U1_6/CO (FADDX1_LVT)                    0.14 *     2.98 r
  pe_u/pe7/add_85/U1_7/CO (FADDX1_LVT)                    0.14 *     3.12 r
  pe_u/pe7/add_85/SUM[8] (PE_7_DW01_add_0)                0.00       3.12 r
  pe_u/pe7/U39/Y (NAND2X0_LVT)                            0.07 *     3.19 f
  pe_u/pe7/U50/Y (INVX0_LVT)                              0.10 *     3.29 r
  pe_u/pe7/U41/Y (OR2X1_LVT)                              0.09 *     3.38 r
  pe_u/pe7/Accumulate_reg[6]/RSTB (DFFSSRX1_LVT)          0.00 *     3.38 r
  data arrival time                                                  3.38

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe7/Accumulate_reg[6]/CLK (DFFSSRX1_LVT)           0.00       3.85 r
  library setup time                                     -0.17       3.68
  data required time                                                 3.68
  --------------------------------------------------------------------------
  data required time                                                 3.68
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 *     3.07 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 *     3.23 f
  comp_u/U240/Y (MUX21X1_LVT)                             0.15 *     3.38 f
  comp_u/U241/Y (NAND2X0_LVT)                             0.05 *     3.43 r
  comp_u/BestDist_reg[0]/D (DFFX1_LVT)                    0.00 *     3.43 r
  data arrival time                                                  3.43

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[0]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe2/Accumulate_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[2]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[2]/QN (DFFX1_LVT)                       0.16       0.16 f
  ctl_u/U79/Y (INVX0_LVT)                                 0.08 *     0.23 r
  ctl_u/U140/Y (INVX0_LVT)                                0.04 *     0.27 f
  ctl_u/U97/Y (AND2X1_LVT)                                0.09 *     0.36 f
  ctl_u/U12/Y (NAND2X1_LVT)                               0.21 *     0.57 r
  ctl_u/S1S2mux[2] (control)                              0.00       0.57 r
  pe_u/S1S2mux[2] (PEtotal)                               0.00       0.57 r
  pe_u/pe2/S1S2mux (PE_12)                                0.00       0.57 r
  pe_u/pe2/U44/Y (NBUFFX2_LVT)                            0.12 *     0.69 r
  pe_u/pe2/U27/Y (MUX21X1_LVT)                            0.20 *     0.89 f
  pe_u/pe2/U66/Y (INVX0_LVT)                              0.08 *     0.98 r
  pe_u/pe2/U86/Y (OA21X1_LVT)                             0.10 *     1.07 r
  pe_u/pe2/U87/Y (AO22X1_LVT)                             0.09 *     1.16 r
  pe_u/pe2/U88/Y (AO222X1_LVT)                            0.15 *     1.31 r
  pe_u/pe2/U34/Y (OAI221X1_LVT)                           0.13 *     1.44 f
  pe_u/pe2/U33/Y (NAND3X0_LVT)                            0.05 *     1.49 r
  pe_u/pe2/U65/Y (AND2X1_LVT)                             0.09 *     1.59 r
  pe_u/pe2/U18/Y (AO21X1_LVT)                             0.07 *     1.66 r
  pe_u/pe2/U22/Y (AOI22X1_LVT)                            0.14 *     1.80 f
  pe_u/pe2/U83/Y (MUX21X1_HVT)                            0.34 *     2.13 r
  pe_u/pe2/add_85/B[2] (PE_12_DW01_add_0)                 0.00       2.13 r
  pe_u/pe2/add_85/U1_2/CO (FADDX1_LVT)                    0.16 *     2.30 r
  pe_u/pe2/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.44 r
  pe_u/pe2/add_85/U1_4/CO (FADDX1_LVT)                    0.13 *     2.57 r
  pe_u/pe2/add_85/U1_5/CO (FADDX1_LVT)                    0.14 *     2.70 r
  pe_u/pe2/add_85/U1_6/S (FADDX1_LVT)                     0.19 *     2.90 f
  pe_u/pe2/add_85/SUM[6] (PE_12_DW01_add_0)               0.00       2.90 f
  pe_u/pe2/U50/Y (MUX21X1_HVT)                            0.30 *     3.20 f
  pe_u/pe2/U71/Y (INVX1_LVT)                              0.06 *     3.26 r
  pe_u/pe2/U81/Y (NAND2X0_HVT)                            0.14 *     3.40 f
  pe_u/pe2/Accumulate_reg[6]/D (DFFX1_LVT)                0.00 *     3.40 f
  data arrival time                                                  3.40

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe2/Accumulate_reg[6]/CLK (DFFX1_LVT)              0.00       3.85 r
  library setup time                                     -0.14       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe_u/pe7/Accumulate_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[0]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[0]/Q (DFFX1_LVT)                        0.35       0.35 f
  ctl_u/U91/Y (NAND2X0_LVT)                               0.11 *     0.46 r
  ctl_u/U63/Y (NBUFFX2_LVT)                               0.09 *     0.55 r
  ctl_u/U24/Y (OR2X1_LVT)                                 0.08 *     0.63 r
  ctl_u/U137/Y (NAND2X0_LVT)                              0.22 *     0.85 f
  ctl_u/S1S2mux[7] (control)                              0.00       0.85 f
  pe_u/S1S2mux[7] (PEtotal)                               0.00       0.85 f
  pe_u/pe7/S1S2mux (PE_7)                                 0.00       0.85 f
  pe_u/pe7/U93/Y (MUX21X1_LVT)                            0.33 *     1.19 f
  pe_u/pe7/U57/Y (INVX0_LVT)                              0.08 *     1.27 r
  pe_u/pe7/U69/Y (NAND2X0_HVT)                            0.13 *     1.39 f
  pe_u/pe7/U70/Y (NAND3X0_LVT)                            0.10 *     1.49 r
  pe_u/pe7/U96/Y (OA221X1_LVT)                            0.10 *     1.59 r
  pe_u/pe7/U65/Y (OR2X1_LVT)                              0.08 *     1.67 r
  pe_u/pe7/U74/Y (AND3X1_LVT)                             0.08 *     1.75 r
  pe_u/pe7/U97/Y (AO21X1_LVT)                             0.08 *     1.83 r
  pe_u/pe7/U22/Y (AO22X1_LVT)                             0.10 *     1.93 r
  pe_u/pe7/U9/Y (MUX21X1_LVT)                             0.14 *     2.07 r
  pe_u/pe7/add_85/B[0] (PE_7_DW01_add_0)                  0.00       2.07 r
  pe_u/pe7/add_85/U3/Y (AND2X1_LVT)                       0.09 *     2.16 r
  pe_u/pe7/add_85/U1_1/CO (FADDX1_LVT)                    0.14 *     2.29 r
  pe_u/pe7/add_85/U1_2/CO (FADDX1_LVT)                    0.14 *     2.43 r
  pe_u/pe7/add_85/U1_3/CO (FADDX1_LVT)                    0.14 *     2.57 r
  pe_u/pe7/add_85/U1_4/CO (FADDX1_LVT)                    0.13 *     2.70 r
  pe_u/pe7/add_85/U1_5/CO (FADDX1_LVT)                    0.14 *     2.84 r
  pe_u/pe7/add_85/U1_6/CO (FADDX1_LVT)                    0.14 *     2.98 r
  pe_u/pe7/add_85/U1_7/CO (FADDX1_LVT)                    0.14 *     3.12 r
  pe_u/pe7/add_85/SUM[8] (PE_7_DW01_add_0)                0.00       3.12 r
  pe_u/pe7/U39/Y (NAND2X0_LVT)                            0.07 *     3.19 f
  pe_u/pe7/U50/Y (INVX0_LVT)                              0.10 *     3.29 r
  pe_u/pe7/U42/Y (OR2X1_LVT)                              0.09 *     3.38 r
  pe_u/pe7/Accumulate_reg[5]/RSTB (DFFSSRX1_LVT)          0.00 *     3.38 r
  data arrival time                                                  3.38

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  pe_u/pe7/Accumulate_reg[5]/CLK (DFFSSRX1_LVT)           0.00       3.85 r
  library setup time                                     -0.17       3.68
  data required time                                                 3.68
  --------------------------------------------------------------------------
  data required time                                                 3.68
  data arrival time                                                 -3.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


  Startpoint: ctl_u/count_reg[3]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: comp_u/BestDist_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ctl_u/count_reg[3]/CLK (DFFX1_LVT)                      0.00       0.00 r
  ctl_u/count_reg[3]/Q (DFFX1_LVT)                        0.24       0.24 r
  ctl_u/S1S2mux[8] (control)                              0.00       0.24 r
  U3/Y (INVX0_HVT)                                        0.26 *     0.50 f
  ctl_u/IN2 (control)                                     0.00       0.50 f
  ctl_u/U71/Y (AND2X1_LVT)                                0.20 *     0.69 f
  ctl_u/U3/Y (NBUFFX2_HVT)                                0.16 *     0.86 f
  ctl_u/U16/Y (AND3X1_LVT)                                0.26 *     1.12 f
  ctl_u/U201/Y (AND2X1_LVT)                               0.15 *     1.27 f
  ctl_u/PEready[2] (control)                              0.00       1.27 f
  comp_u/PEready[2] (Comparator)                          0.00       1.27 f
  comp_u/U101/Y (INVX0_LVT)                               0.06 *     1.33 r
  comp_u/U67/Y (AND2X1_LVT)                               0.07 *     1.41 r
  comp_u/U99/Y (NAND3X0_LVT)                              0.07 *     1.48 f
  comp_u/U163/Y (INVX0_LVT)                               0.15 *     1.63 r
  comp_u/U40/Y (NAND2X0_LVT)                              0.07 *     1.70 f
  comp_u/U42/Y (NAND3X0_LVT)                              0.08 *     1.78 r
  comp_u/U189/Y (OR3X1_LVT)                               0.11 *     1.90 r
  comp_u/U128/Y (NAND2X0_LVT)                             0.06 *     1.96 f
  comp_u/U70/Y (NAND2X0_LVT)                              0.06 *     2.01 r
  comp_u/U190/Y (AOI221X1_LVT)                            0.12 *     2.13 f
  comp_u/U106/Y (NAND3X2_LVT)                             0.15 *     2.29 r
  comp_u/U114/Y (NAND2X0_LVT)                             0.05 *     2.34 f
  comp_u/U115/Y (AND3X1_LVT)                              0.11 *     2.45 f
  comp_u/U235/Y (NAND3X0_LVT)                             0.06 *     2.51 r
  comp_u/U236/Y (AO22X1_LVT)                              0.09 *     2.60 r
  comp_u/U237/Y (OA221X1_LVT)                             0.10 *     2.70 r
  comp_u/U125/Y (OR2X1_LVT)                               0.07 *     2.78 r
  comp_u/U238/Y (OA221X1_LVT)                             0.10 *     2.87 r
  comp_u/U3/Y (OR2X1_LVT)                                 0.08 *     2.96 r
  comp_u/U78/Y (AO22X1_LVT)                               0.11 *     3.07 r
  comp_u/U33/Y (AOI21X1_LVT)                              0.16 *     3.23 f
  comp_u/U63/Y (MUX21X1_LVT)                              0.15 *     3.38 f
  comp_u/U242/Y (NAND2X0_LVT)                             0.05 *     3.43 r
  comp_u/BestDist_reg[1]/D (DFFX1_LVT)                    0.00 *     3.43 r
  data arrival time                                                  3.43

  clock ideal_clock1 (rise edge)                          3.85       3.85
  clock network delay (ideal)                             0.00       3.85
  comp_u/BestDist_reg[1]/CLK (DFFX1_LVT)                  0.00       3.85 r
  library setup time                                     -0.12       3.73
  data required time                                                 3.73
  --------------------------------------------------------------------------
  data required time                                                 3.73
  data arrival time                                                 -3.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.30


1
