Active-HDL 9.2.2499.sp1.36.4586  2021-01-01 21:05:21

Elaboration top modules:
Architecture                  TB_ARCHITECTURE(cache_tb)


-------------------------------------------------------------------------------------------------------
Entity      | Architecture    | Library | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------------
cache_tb    | TB_ARCHITECTURE | Cache   |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
Cache       | behavioral      | cache   |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
DATA_MEM    | behavioral      | cache   |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
TAG_VALID   | behavioral      | cache   |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
MISS_OR_HIT | behavioral      | cache   |      | 9.2.2499.sp1.36.4586  (Windows) | -O3
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
VHDL Package                  | Library | Info | Compiler Version                | Compilation Options
-------------------------------------------------------------------------------------------------------
standard                      | std     |      |                                 | <unavailable>
TEXTIO                        | std     |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
std_logic_1164                | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
NUMERIC_STD                   | ieee    |      | 9.2.2499.sp1.36.4586  (Windows) |  -2008
-------------------------------------------------------------------------------------------------------

-------------------------------------------------------------------------------------------------------
Library                       | Comment
-------------------------------------------------------------------------------------------------------
Cache                         | None
ieee                          | Standard IEEE packages library
std                           | Standard VHDL library
-------------------------------------------------------------------------------------------------------


Simulation Options: asim -O5 +access +r +m+cache_tb cache_tb TB_ARCHITECTURE

