{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1649201859904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1649201859904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 05 20:37:39 2022 " "Processing started: Tue Apr 05 20:37:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1649201859904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201859904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off raiz -c raiz " "Command: quartus_map --read_settings_files=on --write_settings_files=off raiz -c raiz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201859904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1649201860197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raiz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file raiz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raiz-hardware " "Found design unit 1: raiz-hardware" {  } { { "raiz.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871178 ""} { "Info" "ISGN_ENTITY_NAME" "1 raiz " "Found entity 1: raiz" {  } { { "raiz.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_8bits-hardware " "Found design unit 1: comp_8bits-hardware" {  } { { "comp_8bits.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/comp_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871180 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_8bits " "Found entity 1: comp_8bits" {  } { { "comp_8bits.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/comp_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlesqrt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlesqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controleSqrt-hardware " "Found design unit 1: controleSqrt-hardware" {  } { { "controleSqrt.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/controleSqrt.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871181 ""} { "Info" "ISGN_ENTITY_NAME" "1 controleSqrt " "Found entity 1: controleSqrt" {  } { { "controleSqrt.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/controleSqrt.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-hardware " "Found design unit 1: mux2x1-hardware" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/mux2x1.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871183 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/mux2x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-hardware " "Found design unit 1: mux3x1-hardware" {  } { { "mux3x1.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/mux3x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "mux3x1.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/mux3x1.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bits-hardware " "Found design unit 1: reg_8bits-hardware" {  } { { "reg_8bits.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/reg_8bits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871186 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bits " "Found entity 1: reg_8bits" {  } { { "reg_8bits.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/reg_8bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_8bits-hardware " "Found design unit 1: som_8bits-hardware" {  } { { "som_8bits.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/som_8bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871187 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_8bits " "Found entity 1: som_8bits" {  } { { "som_8bits.vhd" "" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/som_8bits.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1649201871187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201871187 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Edif4.edf " "Can't analyze file -- file Edif4.edf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1649201871191 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "raiz " "Elaborating entity \"raiz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1649201871241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bits reg_8bits:R2 " "Elaborating entity \"reg_8bits\" for hierarchy \"reg_8bits:R2\"" {  } { { "raiz.vhd" "R2" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201871244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:m1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:m1\"" {  } { { "raiz.vhd" "m1" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201871249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3x1 mux3x1:m5 " "Elaborating entity \"mux3x1\" for hierarchy \"mux3x1:m5\"" {  } { { "raiz.vhd" "m5" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201871251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_8bits som_8bits:som1 " "Elaborating entity \"som_8bits\" for hierarchy \"som_8bits:som1\"" {  } { { "raiz.vhd" "som1" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201871253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_8bits comp_8bits:c1 " "Elaborating entity \"comp_8bits\" for hierarchy \"comp_8bits:c1\"" {  } { { "raiz.vhd" "c1" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201871255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controleSqrt controleSqrt:maquina_estado " "Elaborating entity \"controleSqrt\" for hierarchy \"controleSqrt:maquina_estado\"" {  } { { "raiz.vhd" "maquina_estado" { Text "C:/Users/Alyss/Desktop/VHDL/raiz/raiz.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201871257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1649201872067 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1649201872532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1649201872824 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1649201872824 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "96 " "Implemented 96 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1649201872893 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1649201872893 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1649201872893 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1649201872893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1649201872941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 05 20:37:52 2022 " "Processing ended: Tue Apr 05 20:37:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1649201872941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1649201872941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1649201872941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1649201872941 ""}
