<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Procesador1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Procesador1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Sumador.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="nPc_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testProcesconect_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testProcesconect_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testProcesconect_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1526332231" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1526332231">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526332337" xil_pn:in_ck="-8851545588140684780" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1526332337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/InstructionMemory.vhd"/>
      <outfile xil_pn:name="../../Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/RegF.vhd"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="MuPlx.vhd"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Procesador1.vhd"/>
      <outfile xil_pn:name="Psr.vhd"/>
      <outfile xil_pn:name="PsrMdf.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="UndExt.vhd"/>
      <outfile xil_pn:name="UniCntrl.vhd"/>
      <outfile xil_pn:name="WinMangr.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="testAlu.vhd"/>
      <outfile xil_pn:name="testInstMem.vhd"/>
      <outfile xil_pn:name="testMpx.vhd"/>
      <outfile xil_pn:name="testProcesconect.vhd"/>
      <outfile xil_pn:name="testRegF.vhd"/>
      <outfile xil_pn:name="testSumador.vhd"/>
      <outfile xil_pn:name="testUndExt.vhd"/>
      <outfile xil_pn:name="testUniCtrl.vhd"/>
      <outfile xil_pn:name="test_nPc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526331419" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9021047937601024798" xil_pn:start_ts="1526331419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526331419" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3121119543995178144" xil_pn:start_ts="1526331419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526331419" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7001760295495663648" xil_pn:start_ts="1526331419">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1526332337" xil_pn:in_ck="-8851545588140684780" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1526332337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/InstructionMemory.vhd"/>
      <outfile xil_pn:name="../../Dropbox/Documentos/UTP/arquitectura/ProcesdrsArqitecra/Procesador1/RegF.vhd"/>
      <outfile xil_pn:name="Alu.vhd"/>
      <outfile xil_pn:name="MuPlx.vhd"/>
      <outfile xil_pn:name="Pc.vhd"/>
      <outfile xil_pn:name="Procesador1.vhd"/>
      <outfile xil_pn:name="Psr.vhd"/>
      <outfile xil_pn:name="PsrMdf.vhd"/>
      <outfile xil_pn:name="Sumador.vhd"/>
      <outfile xil_pn:name="UndExt.vhd"/>
      <outfile xil_pn:name="UniCntrl.vhd"/>
      <outfile xil_pn:name="WinMangr.vhd"/>
      <outfile xil_pn:name="nPc.vhd"/>
      <outfile xil_pn:name="testAlu.vhd"/>
      <outfile xil_pn:name="testInstMem.vhd"/>
      <outfile xil_pn:name="testMpx.vhd"/>
      <outfile xil_pn:name="testProcesconect.vhd"/>
      <outfile xil_pn:name="testRegF.vhd"/>
      <outfile xil_pn:name="testSumador.vhd"/>
      <outfile xil_pn:name="testUndExt.vhd"/>
      <outfile xil_pn:name="testUniCtrl.vhd"/>
      <outfile xil_pn:name="test_nPc.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1526332342" xil_pn:in_ck="-8851545588140684780" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7839096703683152094" xil_pn:start_ts="1526332337">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testProcesconect_beh.prj"/>
      <outfile xil_pn:name="testProcesconect_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1526332342" xil_pn:in_ck="7337648395092123159" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3423145817757826347" xil_pn:start_ts="1526332342">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testProcesconect_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
