<stg><name>accelerate</name>


<trans_list>

<trans id="259" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:16 %init_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %init

]]></Node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:18 %br_ln9 = br i1 %init_read, void %_Z10initialisePiS_b.exit_ifconv, void

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0 %init_vector_addr = getelementptr i32 %init_vector, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="init_vector_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:1 %init_vector_load = load i5 %init_vector_addr

]]></Node>
<StgValue><ssdm name="init_vector_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3 %init_vector_addr_1 = getelementptr i32 %init_vector, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="init_vector_addr_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:4 %init_vector_load_1 = load i5 %init_vector_addr_1

]]></Node>
<StgValue><ssdm name="init_vector_load_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:0 %mult_enables_addr = getelementptr i1 %mult_enables, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="mult_enables_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:1 %mult_enables_load = load i2 %mult_enables_addr

]]></Node>
<StgValue><ssdm name="mult_enables_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:2 %subrow_vals_addr = getelementptr i32 %subrow_vals, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="subrow_vals_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:3 %subrow_vals_load = load i2 %subrow_vals_addr

]]></Node>
<StgValue><ssdm name="subrow_vals_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:4 %subrow_col_indices_addr = getelementptr i32 %subrow_col_indices, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:5 %subrow_col_indices_load = load i2 %subrow_col_indices_addr

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:11 %mult_enables_addr_1 = getelementptr i1 %mult_enables, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="mult_enables_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:12 %mult_enables_load_1 = load i2 %mult_enables_addr_1

]]></Node>
<StgValue><ssdm name="mult_enables_load_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:13 %subrow_vals_addr_1 = getelementptr i32 %subrow_vals, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:14 %subrow_vals_load_1 = load i2 %subrow_vals_addr_1

]]></Node>
<StgValue><ssdm name="subrow_vals_load_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:15 %subrow_col_indices_addr_1 = getelementptr i32 %subrow_col_indices, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:16 %subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="5">
<![CDATA[
:1 %init_vector_load = load i5 %init_vector_addr

]]></Node>
<StgValue><ssdm name="init_vector_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %store_ln12 = store i32 %init_vector_load, i32 0

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="5">
<![CDATA[
:4 %init_vector_load_1 = load i5 %init_vector_addr_1

]]></Node>
<StgValue><ssdm name="init_vector_load_1"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %store_ln12 = store i32 %init_vector_load_1, i32 1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6 %init_vector_addr_2 = getelementptr i32 %init_vector, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="init_vector_addr_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
:7 %init_vector_load_2 = load i5 %init_vector_addr_2

]]></Node>
<StgValue><ssdm name="init_vector_load_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %init_vector_addr_3 = getelementptr i32 %init_vector, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="init_vector_addr_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:10 %init_vector_load_3 = load i5 %init_vector_addr_3

]]></Node>
<StgValue><ssdm name="init_vector_load_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:1 %mult_enables_load = load i2 %mult_enables_addr

]]></Node>
<StgValue><ssdm name="mult_enables_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:3 %subrow_vals_load = load i2 %subrow_vals_addr

]]></Node>
<StgValue><ssdm name="subrow_vals_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:5 %subrow_col_indices_load = load i2 %subrow_col_indices_addr

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:12 %mult_enables_load_1 = load i2 %mult_enables_addr_1

]]></Node>
<StgValue><ssdm name="mult_enables_load_1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:14 %subrow_vals_load_1 = load i2 %subrow_vals_addr_1

]]></Node>
<StgValue><ssdm name="subrow_vals_load_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:16 %subrow_col_indices_load_1 = load i2 %subrow_col_indices_addr_1

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:22 %mult_enables_addr_2 = getelementptr i1 %mult_enables, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="mult_enables_addr_2"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:23 %mult_enables_load_2 = load i2 %mult_enables_addr_2

]]></Node>
<StgValue><ssdm name="mult_enables_load_2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:24 %subrow_vals_addr_2 = getelementptr i32 %subrow_vals, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:25 %subrow_vals_load_2 = load i2 %subrow_vals_addr_2

]]></Node>
<StgValue><ssdm name="subrow_vals_load_2"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:26 %subrow_col_indices_addr_2 = getelementptr i32 %subrow_col_indices, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:27 %subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:33 %mult_enables_addr_3 = getelementptr i1 %mult_enables, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="mult_enables_addr_3"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:34 %mult_enables_load_3 = load i2 %mult_enables_addr_3

]]></Node>
<StgValue><ssdm name="mult_enables_load_3"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:35 %subrow_vals_addr_3 = getelementptr i32 %subrow_vals, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="subrow_vals_addr_3"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:36 %subrow_vals_load_3 = load i2 %subrow_vals_addr_3

]]></Node>
<StgValue><ssdm name="subrow_vals_load_3"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:37 %subrow_col_indices_addr_3 = getelementptr i32 %subrow_col_indices, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:38 %subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="5">
<![CDATA[
:7 %init_vector_load_2 = load i5 %init_vector_addr_2

]]></Node>
<StgValue><ssdm name="init_vector_load_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8 %store_ln12 = store i32 %init_vector_load_2, i32 2

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:10 %init_vector_load_3 = load i5 %init_vector_addr_3

]]></Node>
<StgValue><ssdm name="init_vector_load_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11 %store_ln12 = store i32 %init_vector_load_3, i32 3

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %init_vector_addr_4 = getelementptr i32 %init_vector, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="init_vector_addr_4"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:13 %init_vector_load_4 = load i5 %init_vector_addr_4

]]></Node>
<StgValue><ssdm name="init_vector_load_4"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %init_vector_addr_5 = getelementptr i32 %init_vector, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="init_vector_addr_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:16 %init_vector_load_5 = load i5 %init_vector_addr_5

]]></Node>
<StgValue><ssdm name="init_vector_load_5"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:23 %mult_enables_load_2 = load i2 %mult_enables_addr_2

]]></Node>
<StgValue><ssdm name="mult_enables_load_2"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:25 %subrow_vals_load_2 = load i2 %subrow_vals_addr_2

]]></Node>
<StgValue><ssdm name="subrow_vals_load_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:27 %subrow_col_indices_load_2 = load i2 %subrow_col_indices_addr_2

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:34 %mult_enables_load_3 = load i2 %mult_enables_addr_3

]]></Node>
<StgValue><ssdm name="mult_enables_load_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:36 %subrow_vals_load_3 = load i2 %subrow_vals_addr_3

]]></Node>
<StgValue><ssdm name="subrow_vals_load_3"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="2">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:38 %subrow_col_indices_load_3 = load i2 %subrow_col_indices_addr_3

]]></Node>
<StgValue><ssdm name="subrow_col_indices_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="5">
<![CDATA[
:13 %init_vector_load_4 = load i5 %init_vector_addr_4

]]></Node>
<StgValue><ssdm name="init_vector_load_4"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14 %store_ln12 = store i32 %init_vector_load_4, i32 4

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="5">
<![CDATA[
:16 %init_vector_load_5 = load i5 %init_vector_addr_5

]]></Node>
<StgValue><ssdm name="init_vector_load_5"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17 %store_ln12 = store i32 %init_vector_load_5, i32 5

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18 %init_vector_addr_6 = getelementptr i32 %init_vector, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="init_vector_addr_6"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
:19 %init_vector_load_6 = load i5 %init_vector_addr_6

]]></Node>
<StgValue><ssdm name="init_vector_load_6"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21 %init_vector_addr_7 = getelementptr i32 %init_vector, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="init_vector_addr_7"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
:22 %init_vector_load_7 = load i5 %init_vector_addr_7

]]></Node>
<StgValue><ssdm name="init_vector_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="91" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
:19 %init_vector_load_6 = load i5 %init_vector_addr_6

]]></Node>
<StgValue><ssdm name="init_vector_load_6"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20 %store_ln12 = store i32 %init_vector_load_6, i32 6

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
:22 %init_vector_load_7 = load i5 %init_vector_addr_7

]]></Node>
<StgValue><ssdm name="init_vector_load_7"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23 %store_ln12 = store i32 %init_vector_load_7, i32 7

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24 %init_vector_addr_8 = getelementptr i32 %init_vector, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="init_vector_addr_8"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:25 %init_vector_load_8 = load i5 %init_vector_addr_8

]]></Node>
<StgValue><ssdm name="init_vector_load_8"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27 %init_vector_addr_9 = getelementptr i32 %init_vector, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="init_vector_addr_9"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:28 %init_vector_load_9 = load i5 %init_vector_addr_9

]]></Node>
<StgValue><ssdm name="init_vector_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="99" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
:25 %init_vector_load_8 = load i5 %init_vector_addr_8

]]></Node>
<StgValue><ssdm name="init_vector_load_8"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26 %store_ln12 = store i32 %init_vector_load_8, i32 8

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
:28 %init_vector_load_9 = load i5 %init_vector_addr_9

]]></Node>
<StgValue><ssdm name="init_vector_load_9"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29 %store_ln12 = store i32 %init_vector_load_9, i32 9

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30 %init_vector_addr_10 = getelementptr i32 %init_vector, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="init_vector_addr_10"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
:31 %init_vector_load_10 = load i5 %init_vector_addr_10

]]></Node>
<StgValue><ssdm name="init_vector_load_10"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33 %init_vector_addr_11 = getelementptr i32 %init_vector, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="init_vector_addr_11"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:34 %init_vector_load_11 = load i5 %init_vector_addr_11

]]></Node>
<StgValue><ssdm name="init_vector_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="5">
<![CDATA[
:31 %init_vector_load_10 = load i5 %init_vector_addr_10

]]></Node>
<StgValue><ssdm name="init_vector_load_10"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32 %store_ln12 = store i32 %init_vector_load_10, i32 10

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="5">
<![CDATA[
:34 %init_vector_load_11 = load i5 %init_vector_addr_11

]]></Node>
<StgValue><ssdm name="init_vector_load_11"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35 %store_ln12 = store i32 %init_vector_load_11, i32 11

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36 %init_vector_addr_12 = getelementptr i32 %init_vector, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="init_vector_addr_12"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
:37 %init_vector_load_12 = load i5 %init_vector_addr_12

]]></Node>
<StgValue><ssdm name="init_vector_load_12"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %init_vector_addr_13 = getelementptr i32 %init_vector, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="init_vector_addr_13"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:40 %init_vector_load_13 = load i5 %init_vector_addr_13

]]></Node>
<StgValue><ssdm name="init_vector_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="5">
<![CDATA[
:37 %init_vector_load_12 = load i5 %init_vector_addr_12

]]></Node>
<StgValue><ssdm name="init_vector_load_12"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38 %store_ln12 = store i32 %init_vector_load_12, i32 12

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="5">
<![CDATA[
:40 %init_vector_load_13 = load i5 %init_vector_addr_13

]]></Node>
<StgValue><ssdm name="init_vector_load_13"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %store_ln12 = store i32 %init_vector_load_13, i32 13

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42 %init_vector_addr_14 = getelementptr i32 %init_vector, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="init_vector_addr_14"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
:43 %init_vector_load_14 = load i5 %init_vector_addr_14

]]></Node>
<StgValue><ssdm name="init_vector_load_14"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45 %init_vector_addr_15 = getelementptr i32 %init_vector, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="init_vector_addr_15"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:46 %init_vector_load_15 = load i5 %init_vector_addr_15

]]></Node>
<StgValue><ssdm name="init_vector_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="123" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
:43 %init_vector_load_14 = load i5 %init_vector_addr_14

]]></Node>
<StgValue><ssdm name="init_vector_load_14"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44 %store_ln12 = store i32 %init_vector_load_14, i32 14

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="5">
<![CDATA[
:46 %init_vector_load_15 = load i5 %init_vector_addr_15

]]></Node>
<StgValue><ssdm name="init_vector_load_15"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47 %store_ln12 = store i32 %init_vector_load_15, i32 15

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48 %init_vector_addr_16 = getelementptr i32 %init_vector, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="init_vector_addr_16"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
:49 %init_vector_load_16 = load i5 %init_vector_addr_16

]]></Node>
<StgValue><ssdm name="init_vector_load_16"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51 %init_vector_addr_17 = getelementptr i32 %init_vector, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="init_vector_addr_17"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:52 %init_vector_load_17 = load i5 %init_vector_addr_17

]]></Node>
<StgValue><ssdm name="init_vector_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="131" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="5">
<![CDATA[
:49 %init_vector_load_16 = load i5 %init_vector_addr_16

]]></Node>
<StgValue><ssdm name="init_vector_load_16"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50 %store_ln12 = store i32 %init_vector_load_16, i32 16

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="5">
<![CDATA[
:52 %init_vector_load_17 = load i5 %init_vector_addr_17

]]></Node>
<StgValue><ssdm name="init_vector_load_17"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53 %store_ln12 = store i32 %init_vector_load_17, i32 17

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54 %init_vector_addr_18 = getelementptr i32 %init_vector, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="init_vector_addr_18"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
:55 %init_vector_load_18 = load i5 %init_vector_addr_18

]]></Node>
<StgValue><ssdm name="init_vector_load_18"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57 %init_vector_addr_19 = getelementptr i32 %init_vector, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="init_vector_addr_19"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:58 %init_vector_load_19 = load i5 %init_vector_addr_19

]]></Node>
<StgValue><ssdm name="init_vector_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="139" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="5">
<![CDATA[
:55 %init_vector_load_18 = load i5 %init_vector_addr_18

]]></Node>
<StgValue><ssdm name="init_vector_load_18"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:56 %store_ln12 = store i32 %init_vector_load_18, i32 18

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="5">
<![CDATA[
:58 %init_vector_load_19 = load i5 %init_vector_addr_19

]]></Node>
<StgValue><ssdm name="init_vector_load_19"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:59 %store_ln12 = store i32 %init_vector_load_19, i32 19

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60 %init_vector_addr_20 = getelementptr i32 %init_vector, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="init_vector_addr_20"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
:61 %init_vector_load_20 = load i5 %init_vector_addr_20

]]></Node>
<StgValue><ssdm name="init_vector_load_20"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63 %init_vector_addr_21 = getelementptr i32 %init_vector, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="init_vector_addr_21"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
:64 %init_vector_load_21 = load i5 %init_vector_addr_21

]]></Node>
<StgValue><ssdm name="init_vector_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="147" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="5">
<![CDATA[
:61 %init_vector_load_20 = load i5 %init_vector_addr_20

]]></Node>
<StgValue><ssdm name="init_vector_load_20"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:62 %store_ln12 = store i32 %init_vector_load_20, i32 20

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="5">
<![CDATA[
:64 %init_vector_load_21 = load i5 %init_vector_addr_21

]]></Node>
<StgValue><ssdm name="init_vector_load_21"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:65 %store_ln12 = store i32 %init_vector_load_21, i32 21

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66 %init_vector_addr_22 = getelementptr i32 %init_vector, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="init_vector_addr_22"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
:67 %init_vector_load_22 = load i5 %init_vector_addr_22

]]></Node>
<StgValue><ssdm name="init_vector_load_22"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
:67 %init_vector_load_22 = load i5 %init_vector_addr_22

]]></Node>
<StgValue><ssdm name="init_vector_load_22"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:68 %store_ln12 = store i32 %init_vector_load_22, i32 22

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
:69 %br_ln14 = br void %_Z10initialisePiS_b.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_vals, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_vals

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %subrow_col_indices, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %subrow_col_indices

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %mult_enables, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %mult_enables

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %label_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %label_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %init_vector, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %init_vector

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %init

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %init, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:17 %label_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %label_r

]]></Node>
<StgValue><ssdm name="label_r_read"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:6 %zext_ln28 = zext i32 %subrow_col_indices_load

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:7 %storage_addr = getelementptr i32 %storage, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="storage_addr"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:8 %storage_load = load i5 %storage_addr

]]></Node>
<StgValue><ssdm name="storage_load"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:17 %zext_ln28_1 = zext i32 %subrow_col_indices_load_1

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:18 %storage_addr_1 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="storage_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:19 %storage_load_1 = load i5 %storage_addr_1

]]></Node>
<StgValue><ssdm name="storage_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="179" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:8 %storage_load = load i5 %storage_addr

]]></Node>
<StgValue><ssdm name="storage_load"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:19 %storage_load_1 = load i5 %storage_addr_1

]]></Node>
<StgValue><ssdm name="storage_load_1"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:28 %zext_ln28_2 = zext i32 %subrow_col_indices_load_2

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:29 %storage_addr_2 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="storage_addr_2"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:30 %storage_load_2 = load i5 %storage_addr_2

]]></Node>
<StgValue><ssdm name="storage_load_2"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:39 %zext_ln28_3 = zext i32 %subrow_col_indices_load_3

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:40 %storage_addr_3 = getelementptr i32 %storage, i64 0, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="storage_addr_3"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:41 %storage_load_3 = load i5 %storage_addr_3

]]></Node>
<StgValue><ssdm name="storage_load_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="187" st_id="16" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:9 %mul_ln28 = mul i32 %storage_load, i32 %subrow_vals_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="188" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:30 %storage_load_2 = load i5 %storage_addr_2

]]></Node>
<StgValue><ssdm name="storage_load_2"/></StgValue>
</operation>

<operation id="189" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:41 %storage_load_3 = load i5 %storage_addr_3

]]></Node>
<StgValue><ssdm name="storage_load_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="190" st_id="17" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:9 %mul_ln28 = mul i32 %storage_load, i32 %subrow_vals_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:20 %mul_ln28_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="192" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:10 %x = select i1 %mult_enables_load, i32 %mul_ln28, i32 0

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:20 %mul_ln28_1 = mul i32 %storage_load_1, i32 %subrow_vals_load_1

]]></Node>
<StgValue><ssdm name="mul_ln28_1"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:31 %mul_ln28_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:21 %select_ln27_1 = select i1 %mult_enables_load_1, i32 %mul_ln28_1, i32 0

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:31 %mul_ln28_2 = mul i32 %storage_load_2, i32 %subrow_vals_load_2

]]></Node>
<StgValue><ssdm name="mul_ln28_2"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:42 %mul_ln28_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="198" st_id="20" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mult_enables_load_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:42 %mul_ln28_3 = mul i32 %storage_load_3, i32 %subrow_vals_load_3

]]></Node>
<StgValue><ssdm name="mul_ln28_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="199" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:32 %select_ln27_2 = select i1 %mult_enables_load_2, i32 %mul_ln28_2, i32 0

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="200" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:43 %select_ln27_3 = select i1 %mult_enables_load_3, i32 %mul_ln28_3, i32 0

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="201" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:44 %add_ln42 = add i32 %select_ln27_1, i32 %x

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="202" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:45 %add_ln42_1 = add i32 %select_ln27_2, i32 %select_ln27_3

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="203" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:46 %x_1 = add i32 %add_ln42_1, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="204" st_id="22" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:47 %call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="205" st_id="23" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:47 %call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="206" st_id="24" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1" op_10_bw="32" op_11_bw="1" op_12_bw="32" op_13_bw="32">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:47 %call_ln68 = call void @reduce, i32 %out_r, i32 %x_1, i32 %label_r_read, i32 %reducer_circuit_adder_levels_num_items_0, i32 %reducer_circuit_adder_levels_buffer_value_0_0, i32 %reducer_circuit_adder_levels_buffer_label_0_0, i32 %reducer_circuit_adder_levels_num_items_1, i32 %reducer_circuit_adder_levels_buffer_value_1_0, i1 %reducer_circuit_adder_levels_valid_0, i32 %reducer_circuit_adder_levels_buffer_value_0_1, i1 %reducer_circuit_adder_levels_valid_1, i32 %reducer_circuit_adder_levels_buffer_value_1_1, i32 %reducer_circuit_adder_levels_buffer_label_1_0

]]></Node>
<StgValue><ssdm name="call_ln68"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0">
<![CDATA[
_Z10initialisePiS_b.exit_ifconv:48 %ret_ln69 = ret

]]></Node>
<StgValue><ssdm name="ret_ln69"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
