# compile vhdl design source files
vhdl xil_defaultlib  "../../../extend_out_IP.srcs/sources_1/new/output_extender.vhd"
vhdl xil_defaultlib  "../../../extend_out_IP.srcs/sim_1/new/output_extender_tb.vhd"

# Do not sort compile order
nosort
