# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Compiling entity T09_SensitivityListTb
# -- Compiling architecture sim of T09_SensitivityListTb
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd(34): near "if": syntax error
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd(33): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd(40): near "process": (vcom-1576) expecting ';'.
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Compiling entity T09_SensitivityListTb
# -- Compiling architecture sim of T09_SensitivityListTb
# ** Error: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd(33): (vcom-1226) A wait statement is illegal for a process with a sensitivity list.
# ** Note: C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd(44): VHDL Compiler exiting
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Compiling entity T09_SensitivityListTb
# -- Compiling architecture sim of T09_SensitivityListTb
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T09_SensitivityListTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Compiling entity T09_SensitivityListTb
# -- Compiling architecture sim of T09_SensitivityListTb
# 
# 
vsim -gui work.t09_sensitivitylisttb
# vsim -gui work.t09_sensitivitylisttb 
# Start time: 15:25:56 on Jun 17,2021
# Loading std.standard
# Loading work.t09_sensitivitylisttb(sim)
add wave -position insertpoint  \
sim:/t09_sensitivitylisttb/CountUp
add wave -position insertpoint  \
sim:/t09_sensitivitylisttb/CountDown
run
# ** Note: Process A: JackPot!
#    Time: 40 ns  Iteration: 1  Instance: /t09_sensitivitylisttb
# ** Note: Process B: JackPot!
#    Time: 40 ns  Iteration: 1  Instance: /t09_sensitivitylisttb
# End time: 15:27:02 on Jun 17,2021, Elapsed time: 0:01:06
# Errors: 0, Warnings: 6
