Analysis & Synthesis report for top
Thu Feb  2 15:20:49 2017
Quartus II 64-Bit Version 15.0.1 Build 150 06/03/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|control:u18|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for reset_toggle:u1
 17. Source assignments for ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|altsyncram_51g2:altsyncram1
 18. Parameter Settings for User Entity Instance: ram:u9|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: control:u18
 20. altsyncram Parameter Settings by Entity Instance
 21. In-System Memory Content Editor Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Feb  2 15:20:49 2017       ;
; Quartus II 64-Bit Version       ; 15.0.1 Build 150 06/03/2015 SJ Full Version ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 174                                         ;
; Total pins                      ; 42                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; hexdigit.v                                                         ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/hexdigit.v                                                         ;             ;
; tristate.v                                                         ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/tristate.v                                                         ;             ;
; top.v                                                              ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/top.v                                                              ;             ;
; reset_toggle.v                                                     ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/reset_toggle.v                                                     ;             ;
; register.v                                                         ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/register.v                                                         ;             ;
; ram.v                                                              ; yes             ; User Wizard-Generated File                   ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/ram.v                                                              ;             ;
; plus1.v                                                            ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/plus1.v                                                            ;             ;
; greater.v                                                          ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/greater.v                                                          ;             ;
; equal16.v                                                          ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/equal16.v                                                          ;             ;
; control.v                                                          ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/control.v                                                          ;             ;
; clocks.v                                                           ; yes             ; User Verilog HDL File                        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/clocks.v                                                           ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;             ;
; aglobal150.inc                                                     ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/aglobal150.inc                                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/altrom.inc                                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/altram.inc                                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/altdpram.inc                                             ;             ;
; db/altsyncram_2jk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/altsyncram_2jk1.tdf                                             ;             ;
; db/altsyncram_51g2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/altsyncram_51g2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                           ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/sld_hub.vhd                                              ; altera_sld  ;
; db/ip/sld4d43b179/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/ip/sld4d43b179/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/choang/ENGR 100/code_busters/Lab4/MaxCircuit/db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; /opt/caen/altera-15.0.1.15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                         ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimate of Logic utilization (ALMs needed) ; 135                      ;
;                                             ;                          ;
; Combinational ALUT usage for logic          ; 226                      ;
;     -- 7 input functions                    ; 1                        ;
;     -- 6 input functions                    ; 30                       ;
;     -- 5 input functions                    ; 39                       ;
;     -- 4 input functions                    ; 54                       ;
;     -- <=3 input functions                  ; 102                      ;
;                                             ;                          ;
; Dedicated logic registers                   ; 174                      ;
;                                             ;                          ;
; I/O pins                                    ; 42                       ;
; Total MLAB memory bits                      ; 0                        ;
; Total block memory bits                     ; 2048                     ;
;                                             ;                          ;
; Total DSP Blocks                            ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 147                      ;
; Total fan-out                               ; 1612                     ;
; Average fan-out                             ; 3.22                     ;
+---------------------------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                ; 226 (11)          ; 174 (0)      ; 2048              ; 0          ; 42   ; 0            ; |top                                                                                                                                                                                                                                                                     ; work         ;
;    |clocks:u2|                                                                                      ; 25 (25)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top|clocks:u2                                                                                                                                                                                                                                                           ; work         ;
;    |control:u18|                                                                                    ; 6 (6)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |top|control:u18                                                                                                                                                                                                                                                         ; work         ;
;    |equal16:u7|                                                                                     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|equal16:u7                                                                                                                                                                                                                                                          ; work         ;
;    |greater:u6|                                                                                     ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|greater:u6                                                                                                                                                                                                                                                          ; work         ;
;    |hexdigit:u14|                                                                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|hexdigit:u14                                                                                                                                                                                                                                                        ; work         ;
;    |hexdigit:u15|                                                                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|hexdigit:u15                                                                                                                                                                                                                                                        ; work         ;
;    |hexdigit:u16|                                                                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|hexdigit:u16                                                                                                                                                                                                                                                        ; work         ;
;    |hexdigit:u17|                                                                                   ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|hexdigit:u17                                                                                                                                                                                                                                                        ; work         ;
;    |plus1:u8|                                                                                       ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |top|plus1:u8                                                                                                                                                                                                                                                            ; work         ;
;    |ram:u9|                                                                                         ; 39 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top|ram:u9                                                                                                                                                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|                                                             ; 39 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top|ram:u9|altsyncram:altsyncram_component                                                                                                                                                                                                                              ; work         ;
;          |altsyncram_2jk1:auto_generated|                                                           ; 39 (0)            ; 34 (0)       ; 2048              ; 0          ; 0    ; 0            ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated                                                                                                                                                                                               ; work         ;
;             |altsyncram_51g2:altsyncram1|                                                           ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|altsyncram_51g2:altsyncram1                                                                                                                                                                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                             ; 39 (23)           ; 34 (25)      ; 0                 ; 0          ; 0    ; 0            ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                     ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                 ; 16 (16)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                  ; work         ;
;    |register:u3|                                                                                    ; 1 (1)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|register:u3                                                                                                                                                                                                                                                         ; work         ;
;    |register:u4|                                                                                    ; 1 (1)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|register:u4                                                                                                                                                                                                                                                         ; work         ;
;    |register:u5|                                                                                    ; 1 (1)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |top|register:u5                                                                                                                                                                                                                                                         ; work         ;
;    |reset_toggle:u1|                                                                                ; 2 (2)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |top|reset_toggle:u1                                                                                                                                                                                                                                                     ; work         ;
;    |sld_hub:auto_hub|                                                                               ; 97 (1)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                    ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 96 (0)            ; 80 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                      ; 96 (1)            ; 80 (5)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                           ; 95 (0)            ; 75 (0)       ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                       ; 95 (62)           ; 75 (47)      ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                         ; 14 (14)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                       ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                         ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+
; ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|altsyncram_51g2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; None ;
+--------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|control:u18|state                                                                                                                                                       ;
+-----------------------+-----------------+-----------------------+-----------------------+---------------------+-------------------+-------------------+------------------+-------------------+
; Name                  ; state.state_end ; state.state_increment ; state.state_write_max ; state.state_compare ; state.state_read2 ; state.state_read1 ; state.state_loop ; state.state_reset ;
+-----------------------+-----------------+-----------------------+-----------------------+---------------------+-------------------+-------------------+------------------+-------------------+
; state.state_reset     ; 0               ; 0                     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ;
; state.state_loop      ; 0               ; 0                     ; 0                     ; 0                   ; 0                 ; 0                 ; 1                ; 1                 ;
; state.state_read1     ; 0               ; 0                     ; 0                     ; 0                   ; 0                 ; 1                 ; 0                ; 1                 ;
; state.state_read2     ; 0               ; 0                     ; 0                     ; 0                   ; 1                 ; 0                 ; 0                ; 1                 ;
; state.state_compare   ; 0               ; 0                     ; 0                     ; 1                   ; 0                 ; 0                 ; 0                ; 1                 ;
; state.state_write_max ; 0               ; 0                     ; 1                     ; 0                   ; 0                 ; 0                 ; 0                ; 1                 ;
; state.state_increment ; 0               ; 1                     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 1                 ;
; state.state_end       ; 1               ; 0                     ; 0                     ; 0                   ; 0                 ; 0                 ; 0                ; 1                 ;
+-----------------------+-----------------+-----------------------+-----------------------+---------------------+-------------------+-------------------+------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; control:u18|state~2                                                                                                            ; Lost fanout                            ;
; control:u18|state~3                                                                                                            ; Lost fanout                            ;
; control:u18|state~4                                                                                                            ; Lost fanout                            ;
; control:u18|state.state_end                                                                                                    ; Lost fanout                            ;
; ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 5                                                                                          ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                       ;
+---------------------+--------------------+----------------------------------------+
; Register name       ; Reason for Removal ; Registers Removed due to This Register ;
+---------------------+--------------------+----------------------------------------+
; control:u18|state~2 ; Lost Fanouts       ; control:u18|state.state_end            ;
+---------------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 174   ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 106   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 3                                                                                                                                                                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|register:u3|data_out[0]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|register:u4|data_out[0]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|register:u5|data_out[2]                                                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                                                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                                                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                                                                                                                ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |top|ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|bus[0]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Source assignments for reset_toggle:u1  ;
+----------------+-------+------+---------+
; Assignment     ; Value ; From ; To      ;
+----------------+-------+------+---------+
; POWER_UP_LEVEL ; LOW   ; -    ; reset_n ;
+----------------+-------+------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|altsyncram_51g2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:u9|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Signed Integer          ;
; WIDTHAD_A                          ; 8                    ; Signed Integer          ;
; NUMWORDS_A                         ; 256                  ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_2jk1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: control:u18 ;
+-----------------+-------+--------------------------------+
; Parameter Name  ; Value ; Type                           ;
+-----------------+-------+--------------------------------+
; state_reset     ; 000   ; Unsigned Binary                ;
; state_loop      ; 001   ; Unsigned Binary                ;
; state_read1     ; 010   ; Unsigned Binary                ;
; state_read2     ; 011   ; Unsigned Binary                ;
; state_compare   ; 100   ; Unsigned Binary                ;
; state_write_max ; 101   ; Unsigned Binary                ;
; state_increment ; 110   ; Unsigned Binary                ;
; state_end       ; 111   ; Unsigned Binary                ;
+-----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; ram:u9|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                            ;
;     -- WIDTH_A                            ; 8                                      ;
;     -- NUMWORDS_A                         ; 256                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 1                                      ;
;     -- NUMWORDS_B                         ; 1                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                    ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+
; 0              ; ram         ; 8     ; 256   ; Read/Write ; ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 94                          ;
;     CLR               ; 5                           ;
;     ENA               ; 9                           ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 8                           ;
;     SCLR              ; 2                           ;
;     plain             ; 34                          ;
; arriav_lcell_comb     ; 134                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 1                           ;
;     normal            ; 94                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 38                          ;
;         5 data inputs ; 18                          ;
;         6 data inputs ; 16                          ;
; boundary_port         ; 63                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 4.70                        ;
; Average LUT depth     ; 2.22                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 80                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 97                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 96                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 18                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 21                                       ;
;         6 data inputs ; 14                                       ;
; boundary_port         ; 96                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.51                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.1 Build 150 06/03/2015 SJ Full Version
    Info: Processing started: Thu Feb  2 15:20:30 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file hexdigit.v
    Info (12023): Found entity 1: hexdigit
Info (12021): Found 1 design units, including 1 entities, in source file tristate.v
    Info (12023): Found entity 1: tristate
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file reset_toggle.v
    Info (12023): Found entity 1: reset_toggle
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file plus1.v
    Info (12023): Found entity 1: plus1
Info (12021): Found 1 design units, including 1 entities, in source file greater.v
    Info (12023): Found entity 1: greater
Info (12021): Found 1 design units, including 1 entities, in source file equal16.v
    Info (12023): Found entity 1: equal16
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file clocks.v
    Info (12023): Found entity 1: clocks
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LED_GREEN[7..0]" at top.v(9) has no driver
Info (12128): Elaborating entity "reset_toggle" for hierarchy "reset_toggle:u1"
Info (12128): Elaborating entity "clocks" for hierarchy "clocks:u2"
Warning (10036): Verilog HDL or VHDL warning at clocks.v(10): object "clock_key_sync" assigned a value but never read
Info (12128): Elaborating entity "register" for hierarchy "register:u3"
Info (12128): Elaborating entity "greater" for hierarchy "greater:u6"
Info (12128): Elaborating entity "equal16" for hierarchy "equal16:u7"
Info (12128): Elaborating entity "plus1" for hierarchy "plus1:u8"
Info (12128): Elaborating entity "ram" for hierarchy "ram:u9"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:u9|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:u9|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:u9|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2jk1.tdf
    Info (12023): Found entity 1: altsyncram_2jk1
Info (12128): Elaborating entity "altsyncram_2jk1" for hierarchy "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_51g2.tdf
    Info (12023): Found entity 1: altsyncram_51g2
Info (12128): Elaborating entity "altsyncram_51g2" for hierarchy "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|altsyncram_51g2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1918987520"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:u9|altsyncram:altsyncram_component|altsyncram_2jk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "tristate" for hierarchy "tristate:u10"
Info (12128): Elaborating entity "hexdigit" for hierarchy "hexdigit:u14"
Info (12128): Elaborating entity "control" for hierarchy "control:u18"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.02.02.15:20:42 Progress: Loading sld4d43b179/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4d43b179/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "bus[7]" into a selector
    Warning (13048): Converted tri-state node "bus[6]" into a selector
    Warning (13048): Converted tri-state node "bus[5]" into a selector
    Warning (13048): Converted tri-state node "bus[4]" into a selector
    Warning (13048): Converted tri-state node "bus[3]" into a selector
    Warning (13048): Converted tri-state node "bus[2]" into a selector
    Warning (13048): Converted tri-state node "bus[1]" into a selector
    Warning (13048): Converted tri-state node "bus[0]" into a selector
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED_GREEN[0]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[1]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[2]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[3]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[4]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[5]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[6]" is stuck at GND
    Warning (13410): Pin "LED_GREEN[7]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 344 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 289 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 1258 megabytes
    Info: Processing ended: Thu Feb  2 15:20:49 2017
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:44


