{"vcs1":{"timestamp_begin":1682792347.631024680, "rt":0.50, "ut":0.24, "st":0.10}}
{"vcselab":{"timestamp_begin":1682792348.191732462, "rt":0.41, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1682792348.669408608, "rt":0.24, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682792347.306376153}
{"VCS_COMP_START_TIME": 1682792347.306376153}
{"VCS_COMP_END_TIME": 1682792348.971012343}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339036}}
{"stitch_vcselab": {"peak_mem": 238984}}
