// Seed: 1505086674
module module_0 ();
  localparam id_1 = 1;
  logic id_2[1 : 'b0];
  assign id_2 = id_1 == id_2;
endmodule
module module_1 (
    input  tri1 id_0,
    output tri1 id_1
);
  wor id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  wire id_4;
  assign id_3 = -1 + -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  wire id_8 = id_4;
endmodule
