---
status: Revision
subject: OS
type: ZealTS
src:
atQ: 25
startQ: 1
endQ: 25
completed: true
---
#card/OS/Memory 
![[Pasted image 20231122141854.png]]::![[Pasted image 20231122141906.png]] <!--SR:!2023-12-09,4,170-->

![[Pasted image 20231122141918.png]]
?
512
- confusion to choose Process Size or VA for No. of Rows Single Page table 
![[Pasted image 20231122141922.png]] <!--SR:!2023-12-07,3,150-->

![[Pasted image 20231122141931.png]]::![[Pasted image 20231122141939.png]] <!--SR:!2023-12-09,4,170-->

![[Pasted image 20231122142304.png]]::![[Pasted image 20231122142309.png]] <!--SR:!2023-12-08,4,170-->

![[Pasted image 20231122142506.png]]
?
- silly mistake , using TLB hit instead of TLB miss
![[Pasted image 20231122142513.png]] <!--SR:!2023-12-08,4,170-->

![[Pasted image 20231122142709.png]]
?
- logic for C was wrong, tick on D ,bcz don't knwo about working set as much
![[Pasted image 20231122142714.png]] <!--SR:!2023-12-07,3,150-->

![[Pasted image 20231122150657.png]]::![[Pasted image 20231122150706.png]] <!--SR:!2023-12-09,4,170-->


