################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: s267517
#     Report Created on: Fri Jan 14 12:51:57 2022
#     Working Directory: /home/s267517/assignment/riscv/gate/scan/syn/run/_snpDft_s267517.18817.0
#     Report Location  : ./sg_config/riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800/sg_dft_testpoint_analysis/spyglass_reports/dft/dft_suggested_constraints.sgdc
#     SpyGlass Version : SpyGlass_vR-2020.12
#     Policy Name      : dft(SpyGlass_vR-2020.12)
#     Comment          : Generated by rule Info_generated_reports
#
################################################################################
################################################################################
# Contains Spyglass DFT suggested testclock and testmode constraints
# NOTE :
#   This file content must be reviewed  & edited for correctness before actual use
#   After review, recommend replacing this note appropriately
################################################################################

current_design : "riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800"

## POTENTIAL TEST CLOCKS ##
## Syntax: 'clock -name <clock_port/net> -testclock'

## POTENTIAL TEST MODE CONSTRAINTS ##
## Syntax: 'test_mode -name <port/net-name> -value <0|1>'

# Primary Inputs
test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.clock_en_i -value <provide value> 

# Internal Nodes
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.prefetch_128_prefetch_buffer_i.L0_buffer_i.clk_gate_L0_buffer_reg_0__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[24].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[24].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[1].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[1].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[21].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[21].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[31].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[23].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[23].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[26].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[26].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[25].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[25].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[28].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[28].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[2].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[2].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[14].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[14].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[13].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[13].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[20].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[20].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[15].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[15].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[27].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[27].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[30].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[30].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[29].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[29].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[11].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[11].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[7].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[7].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[16].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[16].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[18].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[18].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[17].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[17].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[19].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[19].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[0].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[0].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[22].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[22].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[10].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[10].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[3].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[3].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[4].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[4].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[6].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[6].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[5].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[5].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[8].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[8].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[12].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[12].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[9].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.if_stage_i.hwloop_controller_i.current_pc_i[9].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[60].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[55].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[62].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[61].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[58].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[56].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[59].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[57].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[38].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[33].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[34].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[43].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[48].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[49].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[51].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[50].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[54].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[32].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[53].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[46].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[45].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[47].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[52].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[42].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[44].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[40].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[37].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[36].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[41].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[35].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[39].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.data_load_event_o.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_9__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_8__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_7__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_6__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_5__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_4__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_3__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_31__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_30__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_2__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_29__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_28__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_27__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_26__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_25__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_24__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_23__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_22__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_21__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_20__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_1__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_19__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_18__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_17__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_16__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_15__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_14__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_13__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_12__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_11__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.registers_i.riscv_register_file_i.clk_gate_mem_reg_10__0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.alu_en_o.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.decoder_i.fencei_insn_o.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.alu_i.int_div_div_i.clk_gate_State_SP_reg_1_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.ex_stage_i.lsu_en_i.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.mult_en_ex_o.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.alu_en_ex_o_BAR.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_rdata_q_reg_0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.load_store_unit_i.clk_gate_data_sign_ext_q_reg_0_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__9__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__8__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__7__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__6__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__5__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__4__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__3__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__2__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__1__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__15__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__14__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__13__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__12__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__11__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__10__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpaddr__0__31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dscratch1_q_reg_31_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[63].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.hwloop_regs_i.hwlp_end_addr_o[31].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__3__7_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__12__4_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__10__4_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mtvec_q_reg_23_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_utvec_q_reg_22_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_pmp_reg_q_reg_pmpcfg__4__2_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_dcsr_q_reg_zero2__27_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.current_priv_lvl_i[0].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.current_priv_lvl_i[1].Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.branch_taken_ex_i.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.m_irq_enable_o.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.u_irq_enable_o.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_PCCR_q_reg_0__9_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.cs_registers_i.clk_gate_mstatus_q_reg_mprv_.EN.Z -value <provide value> 
# test_mode -name riscv_core_0_128_1_16_1_1_0_0_0_0_0_0_0_0_0_3_6_15_5_1a110800.id_stage_i.controller_i.first_fetch_o.Z -value <provide value> 
