// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="LSTM_Top_LSTM_Top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.297000,HLS_SYN_LAT=13463365,HLS_SYN_TPT=none,HLS_SYN_MEM=284,HLS_SYN_DSP=0,HLS_SYN_FF=16905,HLS_SYN_LUT=16704,HLS_VERSION=2024_2}" *)

module LSTM_Top (
        ap_clk,
        ap_rst_n,
        in_r_TDATA,
        in_r_TVALID,
        in_r_TREADY,
        out_r_TDATA,
        out_r_TVALID,
        out_r_TREADY
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst_n;
input  [95:0] in_r_TDATA;
input   in_r_TVALID;
output   in_r_TREADY;
output  [95:0] out_r_TDATA;
output   out_r_TVALID;
input   out_r_TREADY;

 reg    ap_rst_n_inv;
reg   [9:0] img_dat_address0;
reg    img_dat_ce0;
reg    img_dat_we0;
wire   [31:0] img_dat_q0;
reg   [3:0] res_address0;
reg    res_ce0;
reg    res_we0;
wire   [31:0] res_q0;
reg    res_ce1;
wire   [31:0] res_q1;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_done;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_idle;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_ready;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_in_r_TREADY;
wire   [9:0] grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_address0;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_ce0;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_we0;
wire   [31:0] grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_d0;
wire   [31:0] grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_din0;
wire   [31:0] grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_din1;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_ce;
wire    grp_infer_fu_75_ap_start;
wire    grp_infer_fu_75_ap_done;
wire    grp_infer_fu_75_ap_idle;
wire    grp_infer_fu_75_ap_ready;
wire   [9:0] grp_infer_fu_75_input_r_address0;
wire    grp_infer_fu_75_input_r_ce0;
wire   [3:0] grp_infer_fu_75_res_address0;
wire    grp_infer_fu_75_res_ce0;
wire    grp_infer_fu_75_res_we0;
wire   [31:0] grp_infer_fu_75_res_d0;
wire   [3:0] grp_infer_fu_75_res_address1;
wire    grp_infer_fu_75_res_ce1;
wire   [31:0] grp_infer_fu_75_grp_fu_114_p_din0;
wire   [31:0] grp_infer_fu_75_grp_fu_114_p_din1;
wire    grp_infer_fu_75_grp_fu_114_p_ce;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_done;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_idle;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_ready;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TREADY;
wire   [3:0] grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_res_address0;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_res_ce0;
wire   [95:0] grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TDATA;
wire    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TVALID;
reg    grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg;
(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_infer_fu_75_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
reg   [95:0] out_r_TDATA_reg;
wire   [31:0] grp_fu_114_p2;
reg   [31:0] grp_fu_114_p0;
reg   [31:0] grp_fu_114_p1;
reg    grp_fu_114_ce;
reg   [7:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    regslice_both_out_r_U_apdone_blk;
wire    ap_CS_fsm_state8;
wire    regslice_both_in_r_U_apdone_blk;
wire   [95:0] in_r_TDATA_int_regslice;
wire    in_r_TVALID_int_regslice;
reg    in_r_TREADY_int_regslice;
wire    regslice_both_in_r_U_ack_in;
reg   [95:0] out_r_TDATA_int_regslice;
wire    out_r_TREADY_int_regslice;
wire    regslice_both_out_r_U_vld_out;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg = 1'b0;
#0 ap_CS_fsm = 8'd1;
#0 grp_infer_fu_75_ap_start_reg = 1'b0;
#0 grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg = 1'b0;
end

LSTM_Top_img_dat_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 784 ),
    .AddressWidth( 10 ))
img_dat_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(img_dat_address0),
    .ce0(img_dat_ce0),
    .we0(img_dat_we0),
    .d0(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_d0),
    .q0(img_dat_q0)
);

LSTM_Top_res_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
res_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(res_address0),
    .ce0(res_ce0),
    .we0(res_we0),
    .d0(grp_infer_fu_75_res_d0),
    .q0(res_q0),
    .address1(grp_infer_fu_75_res_address1),
    .ce1(res_ce1),
    .q1(res_q1)
);

LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_13_1 grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start),
    .ap_done(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_done),
    .ap_idle(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_idle),
    .ap_ready(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_ready),
    .in_r_TVALID(in_r_TVALID_int_regslice),
    .in_r_TDATA(in_r_TDATA_int_regslice),
    .in_r_TREADY(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_in_r_TREADY),
    .img_dat_address0(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_address0),
    .img_dat_ce0(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_ce0),
    .img_dat_we0(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_we0),
    .img_dat_d0(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_d0),
    .grp_fu_114_p_din0(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_din0),
    .grp_fu_114_p_din1(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_din1),
    .grp_fu_114_p_dout0(grp_fu_114_p2),
    .grp_fu_114_p_ce(grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_ce)
);

LSTM_Top_infer grp_infer_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_infer_fu_75_ap_start),
    .ap_done(grp_infer_fu_75_ap_done),
    .ap_idle(grp_infer_fu_75_ap_idle),
    .ap_ready(grp_infer_fu_75_ap_ready),
    .input_r_address0(grp_infer_fu_75_input_r_address0),
    .input_r_ce0(grp_infer_fu_75_input_r_ce0),
    .input_r_q0(img_dat_q0),
    .res_address0(grp_infer_fu_75_res_address0),
    .res_ce0(grp_infer_fu_75_res_ce0),
    .res_we0(grp_infer_fu_75_res_we0),
    .res_d0(grp_infer_fu_75_res_d0),
    .res_address1(grp_infer_fu_75_res_address1),
    .res_ce1(grp_infer_fu_75_res_ce1),
    .res_q1(res_q1),
    .grp_fu_114_p_din0(grp_infer_fu_75_grp_fu_114_p_din0),
    .grp_fu_114_p_din1(grp_infer_fu_75_grp_fu_114_p_din1),
    .grp_fu_114_p_dout0(grp_fu_114_p2),
    .grp_fu_114_p_ce(grp_infer_fu_75_grp_fu_114_p_ce)
);

LSTM_Top_LSTM_Top_Pipeline_VITIS_LOOP_27_2 grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start),
    .ap_done(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_done),
    .ap_idle(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_idle),
    .ap_ready(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_ready),
    .out_r_TREADY(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TREADY),
    .res_address0(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_res_address0),
    .res_ce0(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_res_ce0),
    .res_q0(res_q0),
    .out_r_TDATA(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TDATA),
    .out_r_TVALID(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TVALID)
);

LSTM_Top_fdiv_32ns_32ns_32_16_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_16_no_dsp_1_U157(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_114_p0),
    .din1(grp_fu_114_p1),
    .ce(grp_fu_114_ce),
    .dout(grp_fu_114_p2)
);

LSTM_Top_regslice_both #(
    .DataWidth( 96 ))
regslice_both_in_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_r_TDATA),
    .vld_in(in_r_TVALID),
    .ack_in(regslice_both_in_r_U_ack_in),
    .data_out(in_r_TDATA_int_regslice),
    .vld_out(in_r_TVALID_int_regslice),
    .ack_out(in_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_r_U_apdone_blk)
);

LSTM_Top_regslice_both #(
    .DataWidth( 96 ))
regslice_both_out_r_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_r_TDATA_int_regslice),
    .vld_in(grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TVALID),
    .ack_in(out_r_TREADY_int_regslice),
    .data_out(out_r_TDATA),
    .vld_out(regslice_both_out_r_U_vld_out),
    .ack_out(out_r_TREADY),
    .apdone_blk(regslice_both_out_r_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg <= 1'b1;
        end else if ((grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_ready == 1'b1)) begin
            grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg <= 1'b1;
        end else if ((grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_ready == 1'b1)) begin
            grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_infer_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_infer_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_infer_fu_75_ap_ready == 1'b1)) begin
            grp_infer_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        out_r_TDATA_reg <= grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TDATA;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_infer_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_r_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_114_ce = grp_infer_fu_75_grp_fu_114_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_114_ce = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_ce;
    end else begin
        grp_fu_114_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_114_p0 = grp_infer_fu_75_grp_fu_114_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_114_p0 = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_din0;
    end else begin
        grp_fu_114_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_114_p1 = grp_infer_fu_75_grp_fu_114_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_114_p1 = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_grp_fu_114_p_din1;
    end else begin
        grp_fu_114_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        img_dat_address0 = grp_infer_fu_75_input_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_dat_address0 = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_address0;
    end else begin
        img_dat_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        img_dat_ce0 = grp_infer_fu_75_input_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        img_dat_ce0 = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_ce0;
    end else begin
        img_dat_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        img_dat_we0 = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_img_dat_we0;
    end else begin
        img_dat_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        in_r_TREADY_int_regslice = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_in_r_TREADY;
    end else begin
        in_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        out_r_TDATA_int_regslice = grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TDATA;
    end else begin
        out_r_TDATA_int_regslice = out_r_TDATA_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        res_address0 = grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_res_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        res_address0 = grp_infer_fu_75_res_address0;
    end else begin
        res_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        res_ce0 = grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_res_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        res_ce0 = grp_infer_fu_75_res_ce0;
    end else begin
        res_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        res_ce1 = grp_infer_fu_75_res_ce1;
    end else begin
        res_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        res_we0 = grp_infer_fu_75_res_we0;
    end else begin
        res_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_infer_fu_75_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (regslice_both_out_r_U_apdone_blk == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start = grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg;

assign grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start = grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg;

assign grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TREADY = (out_r_TREADY_int_regslice & ap_CS_fsm_state7);

assign grp_infer_fu_75_ap_start = grp_infer_fu_75_ap_start_reg;

assign in_r_TREADY = regslice_both_in_r_U_ack_in;

assign out_r_TVALID = regslice_both_out_r_U_vld_out;

endmodule //LSTM_Top
