{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639636489364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639636489364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 16 00:34:49 2021 " "Processing started: Thu Dec 16 00:34:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639636489364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636489364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo " "Command: quartus_map --read_settings_files=on --write_settings_files=off PuenteElevadizo -c PuenteElevadizo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636489365 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639636490099 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639636490099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divisor-Behavioral " "Found design unit 1: Divisor-Behavioral" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505430 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divisor " "Found entity 1: Divisor" {  } { { "Divisor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-Behavioral " "Found design unit 1: PWM-Behavioral" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505436 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "PWM.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PWM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sonicos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sonicos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sonicos-behavioral " "Found design unit 1: sonicos-behavioral" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505444 ""} { "Info" "ISGN_ENTITY_NAME" "1 sonicos " "Found entity 1: sonicos" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "puenteelevadizo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file puenteelevadizo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PuenteElevadizo-behavioral " "Found design unit 1: PuenteElevadizo-behavioral" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505454 ""} { "Info" "ISGN_ENTITY_NAME" "1 PuenteElevadizo " "Found entity 1: PuenteElevadizo" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RGB-Behavioral " "Found design unit 1: RGB-Behavioral" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505460 ""} { "Info" "ISGN_ENTITY_NAME" "1 RGB " "Found entity 1: RGB" {  } { { "RGB.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buzzer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Buzzer-Behavioral " "Found design unit 1: Buzzer-Behavioral" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Buzzer " "Found entity 1: Buzzer" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor-behavioral " "Found design unit 1: Motor-behavioral" {  } { { "Motor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Motor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505475 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor " "Found entity 1: Motor" {  } { { "Motor.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Motor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-behavioral " "Found design unit 1: Display-behavioral" {  } { { "Display.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505481 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639636505481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505481 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PuenteElevadizo " "Elaborating entity \"PuenteElevadizo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639636505604 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "inicio PuenteElevadizo.vhd(95) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(95): used explicit default value for signal \"inicio\" because signal was never assigned a value" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 95 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639636505607 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "FH PuenteElevadizo.vhd(106) " "VHDL Signal Declaration warning at PuenteElevadizo.vhd(106): used explicit default value for signal \"FH\" because signal was never assigned a value" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1639636505607 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "distanciaSalida PuenteElevadizo.vhd(143) " "VHDL Process Statement warning at PuenteElevadizo.vhd(143): signal \"distanciaSalida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505610 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senalSalida PuenteElevadizo.vhd(148) " "VHDL Process Statement warning at PuenteElevadizo.vhd(148): signal \"senalSalida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505611 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "senal PuenteElevadizo.vhd(134) " "VHDL Process Statement warning at PuenteElevadizo.vhd(134): inferring latch(es) for signal or variable \"senal\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639636505611 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reinicioContador PuenteElevadizo.vhd(134) " "VHDL Process Statement warning at PuenteElevadizo.vhd(134): inferring latch(es) for signal or variable \"reinicioContador\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639636505612 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inicioContador PuenteElevadizo.vhd(134) " "VHDL Process Statement warning at PuenteElevadizo.vhd(134): inferring latch(es) for signal or variable \"inicioContador\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639636505612 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inicioContador PuenteElevadizo.vhd(162) " "VHDL Process Statement warning at PuenteElevadizo.vhd(162): signal \"inicioContador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505612 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reinicioContador PuenteElevadizo.vhd(162) " "VHDL Process Statement warning at PuenteElevadizo.vhd(162): signal \"reinicioContador\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505612 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senal PuenteElevadizo.vhd(180) " "VHDL Process Statement warning at PuenteElevadizo.vhd(180): signal \"senal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505614 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senal PuenteElevadizo.vhd(191) " "VHDL Process Statement warning at PuenteElevadizo.vhd(191): signal \"senal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505615 "|PuenteElevadizo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senal PuenteElevadizo.vhd(193) " "VHDL Process Statement warning at PuenteElevadizo.vhd(193): signal \"senal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505615 "|PuenteElevadizo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UD PuenteElevadizo.vhd(189) " "VHDL Process Statement warning at PuenteElevadizo.vhd(189): inferring latch(es) for signal or variable \"UD\", which holds its previous value in one or more paths through the process" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 189 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1639636505616 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UD PuenteElevadizo.vhd(189) " "Inferred latch for \"UD\" at PuenteElevadizo.vhd(189)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 189 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505623 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inicioContador PuenteElevadizo.vhd(134) " "Inferred latch for \"inicioContador\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505626 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reinicioContador PuenteElevadizo.vhd(134) " "Inferred latch for \"reinicioContador\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505626 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[0\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[0\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505626 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[1\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[1\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505626 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[2\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[2\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505627 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[3\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[3\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505627 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[4\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[4\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505627 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[5\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[5\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505627 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[6\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[6\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505627 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[7\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[7\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505627 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[8\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[8\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[9\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[9\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[10\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[10\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[11\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[11\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[12\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[12\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[13\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[13\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[14\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[14\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505628 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[15\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[15\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505629 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[16\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[16\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505629 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[17\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[17\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505629 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[18\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[18\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505629 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[19\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[19\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505629 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[20\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[20\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[21\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[21\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[22\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[22\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[23\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[23\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[24\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[24\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[25\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[25\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[26\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[26\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[27\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[27\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505630 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[28\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[28\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505631 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[29\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[29\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505631 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[30\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[30\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505631 "|PuenteElevadizo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senal\[31\] PuenteElevadizo.vhd(134) " "Inferred latch for \"senal\[31\]\" at PuenteElevadizo.vhd(134)" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636505631 "|PuenteElevadizo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer Buzzer:B1 " "Elaborating entity \"Buzzer\" for hierarchy \"Buzzer:B1\"" {  } { { "PuenteElevadizo.vhd" "B1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505676 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cont_la Buzzer.vhd(50) " "VHDL Process Statement warning at Buzzer.vhd(50): signal \"cont_la\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Buzzer.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/Buzzer.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1639636505678 "|PuenteElevadizo|Buzzer:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sonicos sonicos:S1 " "Elaborating entity \"sonicos\" for hierarchy \"sonicos:S1\"" {  } { { "PuenteElevadizo.vhd" "S1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB RGB:L1 " "Elaborating entity \"RGB\" for hierarchy \"RGB:L1\"" {  } { { "PuenteElevadizo.vhd" "L1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor RGB:L1\|Divisor:D1 " "Elaborating entity \"Divisor\" for hierarchy \"RGB:L1\|Divisor:D1\"" {  } { { "RGB.vhd" "D1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor RGB:L1\|Divisor:D2 " "Elaborating entity \"Divisor\" for hierarchy \"RGB:L1\|Divisor:D2\"" {  } { { "RGB.vhd" "D2" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM RGB:L1\|PWM:P1 " "Elaborating entity \"PWM\" for hierarchy \"RGB:L1\|PWM:P1\"" {  } { { "RGB.vhd" "P1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/RGB.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:D1 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:D1\"" {  } { { "PuenteElevadizo.vhd" "D1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor Motor:M1 " "Elaborating entity \"Motor\" for hierarchy \"Motor:M1\"" {  } { { "PuenteElevadizo.vhd" "M1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:C1 " "Elaborating entity \"Display\" for hierarchy \"Display:C1\"" {  } { { "PuenteElevadizo.vhd" "C1" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Divisor Divisor:D2 " "Elaborating entity \"Divisor\" for hierarchy \"Divisor:D2\"" {  } { { "PuenteElevadizo.vhd" "D2" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636505714 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "inicioContador " "Latch inicioContador has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sonicos:S2\|sal_cm\[4\] " "Ports D and ENA on the latch are fed by the same signal sonicos:S2\|sal_cm\[4\]" {  } { { "sonicos.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/sonicos.vhd" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1639636507137 ""}  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 111 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1639636507137 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[31\] unidades\[31\]~_emulated unidades\[31\]~1 " "Register \"unidades\[31\]\" is converted into an equivalent circuit using register \"unidades\[31\]~_emulated\" and latch \"unidades\[31\]~1\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[30\] unidades\[30\]~_emulated unidades\[30\]~5 " "Register \"unidades\[30\]\" is converted into an equivalent circuit using register \"unidades\[30\]~_emulated\" and latch \"unidades\[30\]~5\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[29\] unidades\[29\]~_emulated unidades\[29\]~9 " "Register \"unidades\[29\]\" is converted into an equivalent circuit using register \"unidades\[29\]~_emulated\" and latch \"unidades\[29\]~9\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[28\] unidades\[28\]~_emulated unidades\[28\]~13 " "Register \"unidades\[28\]\" is converted into an equivalent circuit using register \"unidades\[28\]~_emulated\" and latch \"unidades\[28\]~13\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[27\] unidades\[27\]~_emulated unidades\[27\]~17 " "Register \"unidades\[27\]\" is converted into an equivalent circuit using register \"unidades\[27\]~_emulated\" and latch \"unidades\[27\]~17\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[26\] unidades\[26\]~_emulated unidades\[26\]~21 " "Register \"unidades\[26\]\" is converted into an equivalent circuit using register \"unidades\[26\]~_emulated\" and latch \"unidades\[26\]~21\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[25\] unidades\[25\]~_emulated unidades\[25\]~25 " "Register \"unidades\[25\]\" is converted into an equivalent circuit using register \"unidades\[25\]~_emulated\" and latch \"unidades\[25\]~25\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[24\] unidades\[24\]~_emulated unidades\[24\]~29 " "Register \"unidades\[24\]\" is converted into an equivalent circuit using register \"unidades\[24\]~_emulated\" and latch \"unidades\[24\]~29\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[23\] unidades\[23\]~_emulated unidades\[23\]~33 " "Register \"unidades\[23\]\" is converted into an equivalent circuit using register \"unidades\[23\]~_emulated\" and latch \"unidades\[23\]~33\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[22\] unidades\[22\]~_emulated unidades\[22\]~37 " "Register \"unidades\[22\]\" is converted into an equivalent circuit using register \"unidades\[22\]~_emulated\" and latch \"unidades\[22\]~37\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[21\] unidades\[21\]~_emulated unidades\[21\]~41 " "Register \"unidades\[21\]\" is converted into an equivalent circuit using register \"unidades\[21\]~_emulated\" and latch \"unidades\[21\]~41\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[20\] unidades\[20\]~_emulated unidades\[20\]~45 " "Register \"unidades\[20\]\" is converted into an equivalent circuit using register \"unidades\[20\]~_emulated\" and latch \"unidades\[20\]~45\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[19\] unidades\[19\]~_emulated unidades\[19\]~49 " "Register \"unidades\[19\]\" is converted into an equivalent circuit using register \"unidades\[19\]~_emulated\" and latch \"unidades\[19\]~49\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[18\] unidades\[18\]~_emulated unidades\[18\]~53 " "Register \"unidades\[18\]\" is converted into an equivalent circuit using register \"unidades\[18\]~_emulated\" and latch \"unidades\[18\]~53\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[17\] unidades\[17\]~_emulated unidades\[17\]~57 " "Register \"unidades\[17\]\" is converted into an equivalent circuit using register \"unidades\[17\]~_emulated\" and latch \"unidades\[17\]~57\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[16\] unidades\[16\]~_emulated unidades\[16\]~61 " "Register \"unidades\[16\]\" is converted into an equivalent circuit using register \"unidades\[16\]~_emulated\" and latch \"unidades\[16\]~61\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[15\] unidades\[15\]~_emulated unidades\[15\]~65 " "Register \"unidades\[15\]\" is converted into an equivalent circuit using register \"unidades\[15\]~_emulated\" and latch \"unidades\[15\]~65\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[14\] unidades\[14\]~_emulated unidades\[14\]~69 " "Register \"unidades\[14\]\" is converted into an equivalent circuit using register \"unidades\[14\]~_emulated\" and latch \"unidades\[14\]~69\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[13\] unidades\[13\]~_emulated unidades\[13\]~73 " "Register \"unidades\[13\]\" is converted into an equivalent circuit using register \"unidades\[13\]~_emulated\" and latch \"unidades\[13\]~73\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[12\] unidades\[12\]~_emulated unidades\[12\]~77 " "Register \"unidades\[12\]\" is converted into an equivalent circuit using register \"unidades\[12\]~_emulated\" and latch \"unidades\[12\]~77\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[11\] unidades\[11\]~_emulated unidades\[11\]~81 " "Register \"unidades\[11\]\" is converted into an equivalent circuit using register \"unidades\[11\]~_emulated\" and latch \"unidades\[11\]~81\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[10\] unidades\[10\]~_emulated unidades\[10\]~85 " "Register \"unidades\[10\]\" is converted into an equivalent circuit using register \"unidades\[10\]~_emulated\" and latch \"unidades\[10\]~85\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[9\] unidades\[9\]~_emulated unidades\[9\]~89 " "Register \"unidades\[9\]\" is converted into an equivalent circuit using register \"unidades\[9\]~_emulated\" and latch \"unidades\[9\]~89\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[8\] unidades\[8\]~_emulated unidades\[8\]~93 " "Register \"unidades\[8\]\" is converted into an equivalent circuit using register \"unidades\[8\]~_emulated\" and latch \"unidades\[8\]~93\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[7\] unidades\[7\]~_emulated unidades\[7\]~97 " "Register \"unidades\[7\]\" is converted into an equivalent circuit using register \"unidades\[7\]~_emulated\" and latch \"unidades\[7\]~97\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[6\] unidades\[6\]~_emulated unidades\[6\]~101 " "Register \"unidades\[6\]\" is converted into an equivalent circuit using register \"unidades\[6\]~_emulated\" and latch \"unidades\[6\]~101\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[5\] unidades\[5\]~_emulated unidades\[5\]~105 " "Register \"unidades\[5\]\" is converted into an equivalent circuit using register \"unidades\[5\]~_emulated\" and latch \"unidades\[5\]~105\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[4\] unidades\[4\]~_emulated unidades\[4\]~109 " "Register \"unidades\[4\]\" is converted into an equivalent circuit using register \"unidades\[4\]~_emulated\" and latch \"unidades\[4\]~109\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[3\] unidades\[3\]~_emulated unidades\[3\]~113 " "Register \"unidades\[3\]\" is converted into an equivalent circuit using register \"unidades\[3\]~_emulated\" and latch \"unidades\[3\]~113\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[2\] unidades\[2\]~_emulated unidades\[2\]~117 " "Register \"unidades\[2\]\" is converted into an equivalent circuit using register \"unidades\[2\]~_emulated\" and latch \"unidades\[2\]~117\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[1\] unidades\[1\]~_emulated unidades\[1\]~121 " "Register \"unidades\[1\]\" is converted into an equivalent circuit using register \"unidades\[1\]~_emulated\" and latch \"unidades\[1\]~121\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "unidades\[0\] unidades\[0\]~_emulated unidades\[0\]~125 " "Register \"unidades\[0\]\" is converted into an equivalent circuit using register \"unidades\[0\]~_emulated\" and latch \"unidades\[0\]~125\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|unidades[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decenas\[10\] decenas\[10\]~_emulated decenas\[10\]~1 " "Register \"decenas\[10\]\" is converted into an equivalent circuit using register \"decenas\[10\]~_emulated\" and latch \"decenas\[10\]~1\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|decenas[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "decenas\[0\] decenas\[0\]~_emulated decenas\[0\]~5 " "Register \"decenas\[0\]\" is converted into an equivalent circuit using register \"decenas\[0\]~_emulated\" and latch \"decenas\[0\]~5\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 163 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|decenas[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "senalSalida senalSalida~_emulated senalSalida~1 " "Register \"senalSalida\" is converted into an equivalent circuit using register \"senalSalida~_emulated\" and latch \"senalSalida~1\"" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 110 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1639636507142 "|PuenteElevadizo|senalSalida"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1639636507142 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_unid\[0\] VCC " "Pin \"segmento_unid\[0\]\" is stuck at VCC" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639636507572 "|PuenteElevadizo|segmento_unid[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segmento_dec\[0\] VCC " "Pin \"segmento_dec\[0\]\" is stuck at VCC" {  } { { "PuenteElevadizo.vhd" "" { Text "C:/Users/pc/OneDrive/Documents/Dev/DD/ProyectoVLSI/PuenteElevadizo.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1639636507572 "|PuenteElevadizo|segmento_dec[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1639636507572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1639636507734 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1639636508513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1639636508884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639636508884 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "635 " "Implemented 635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639636508997 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639636508997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "606 " "Implemented 606 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639636508997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639636508997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639636509030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 16 00:35:09 2021 " "Processing ended: Thu Dec 16 00:35:09 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639636509030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639636509030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639636509030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639636509030 ""}
