
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v
# synth_design -part xc7z020clg484-3 -top f33m_mult3 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f33m_mult3 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 57642 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.270 ; gain = 59.895 ; free physical = 246555 ; free virtual = 314453
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f33m_mult3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:11]
INFO: [Synth 8-6157] synthesizing module 'f33m_mux3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:876]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mux3' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:876]
INFO: [Synth 8-6157] synthesizing module 'f33m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:63]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:864]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:864]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:207]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:264]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:854]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:854]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:174]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:174]
INFO: [Synth 8-6155] done synthesizing module 'func8' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:264]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:164]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:164]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'func7' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:250]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:207]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:889]
INFO: [Synth 8-6155] done synthesizing module 'func6' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:889]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:196]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:196]
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:188]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:188]
INFO: [Synth 8-6157] synthesizing module 'f3m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:155]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add4' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:155]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:63]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult3' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1598.035 ; gain = 156.660 ; free physical = 246397 ; free virtual = 314296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1598.035 ; gain = 156.660 ; free physical = 246398 ; free virtual = 314298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1606.035 ; gain = 164.660 ; free physical = 246403 ; free virtual = 314303
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1716.680 ; gain = 275.305 ; free physical = 246257 ; free virtual = 314156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 4     
	              194 Bit    Registers := 10    
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f33m_mult3 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module f33m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	              194 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2032.898 ; gain = 591.523 ; free physical = 244820 ; free virtual = 312602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 2032.902 ; gain = 591.527 ; free physical = 244565 ; free virtual = 312361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2176.898 ; gain = 735.523 ; free physical = 244129 ; free virtual = 311916
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 244117 ; free virtual = 311904
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 244260 ; free virtual = 312046
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 245993 ; free virtual = 313780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 245993 ; free virtual = 313780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 245978 ; free virtual = 313774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 245978 ; free virtual = 313774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    18|
|3     |LUT3 |     4|
|4     |LUT4 |  1150|
|5     |LUT5 |   764|
|6     |LUT6 |  3126|
|7     |FDRE |  4325|
|8     |FDSE |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |  9392|
|2     |  ins11  |f33m_mult |  7630|
|3     |    ins2 |f3m_mux6  |   776|
|4     |    ins3 |f3m_mult  |  4507|
|5     |    ins4 |func6_0   |     4|
|6     |  ins12  |func6     |     4|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 245978 ; free virtual = 313774
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.902 ; gain = 735.527 ; free physical = 245978 ; free virtual = 313773
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:53 . Memory (MB): peak = 2176.906 ; gain = 735.527 ; free physical = 245988 ; free virtual = 313784
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2239.074 ; gain = 0.000 ; free physical = 245796 ; free virtual = 313584
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 2239.074 ; gain = 797.797 ; free physical = 245859 ; free virtual = 313647
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2462.156 ; gain = 223.082 ; free physical = 245372 ; free virtual = 313153
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.156 ; gain = 0.000 ; free physical = 245371 ; free virtual = 313152
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2486.168 ; gain = 0.000 ; free physical = 245358 ; free virtual = 313143
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2608.445 ; gain = 0.004 ; free physical = 244889 ; free virtual = 312685

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e555aca2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244900 ; free virtual = 312697

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e555aca2

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244799 ; free virtual = 312579
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: e555aca2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244800 ; free virtual = 312580
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: e555aca2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244801 ; free virtual = 312581
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e555aca2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244801 ; free virtual = 312581
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e555aca2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244789 ; free virtual = 312569
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e555aca2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244788 ; free virtual = 312568
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244786 ; free virtual = 312565
Ending Logic Optimization Task | Checksum: e555aca2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244783 ; free virtual = 312563

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e555aca2

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244770 ; free virtual = 312550

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e555aca2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244769 ; free virtual = 312549

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244769 ; free virtual = 312549
Ending Netlist Obfuscation Task | Checksum: e555aca2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2608.445 ; gain = 0.000 ; free physical = 244769 ; free virtual = 312549
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2608.445 ; gain = 0.004 ; free physical = 244768 ; free virtual = 312548
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: e555aca2
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f33m_mult3 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2640.430 ; gain = 0.000 ; free physical = 244696 ; free virtual = 312476
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.725 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2656.438 ; gain = 16.008 ; free physical = 244663 ; free virtual = 312443
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2825.602 ; gain = 185.172 ; free physical = 244533 ; free virtual = 312312
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2865.625 ; gain = 40.023 ; free physical = 244606 ; free virtual = 312386
Power optimization passes: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2865.625 ; gain = 225.195 ; free physical = 244606 ; free virtual = 312386

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.32 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244652 ; free virtual = 312432


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f33m_mult3 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 4 accepted clusters 4

Number of Slice Registers augmented: 0 newly gated: 4 Total: 4329
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/4 RAMS dropped: 0/0 Clusters dropped: 0/4 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 14ad24c94

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244604 ; free virtual = 312384
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 14ad24c94
Power optimization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.625 ; gain = 257.180 ; free physical = 244676 ; free virtual = 312456
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26645760 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12f792c68

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244781 ; free virtual = 312561
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 12f792c68

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244784 ; free virtual = 312564
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 12f792c68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244775 ; free virtual = 312555
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 12f792c68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244788 ; free virtual = 312568
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 12f792c68

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244787 ; free virtual = 312567

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244787 ; free virtual = 312567
Ending Netlist Obfuscation Task | Checksum: 12f792c68

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244787 ; free virtual = 312567
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244728 ; free virtual = 312508
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f2b08fb2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244737 ; free virtual = 312517
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244737 ; free virtual = 312517

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 60424640

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312554

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f802c140

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244689 ; free virtual = 312477

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f802c140

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244687 ; free virtual = 312475
Phase 1 Placer Initialization | Checksum: f802c140

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244686 ; free virtual = 312474

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10dc70d44

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244656 ; free virtual = 312437

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244507 ; free virtual = 312287

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 7f61bf64

Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244503 ; free virtual = 312283
Phase 2 Global Placement | Checksum: 66c00dc5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244486 ; free virtual = 312266

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 66c00dc5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244489 ; free virtual = 312269

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 93fb860f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244625 ; free virtual = 312405

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 102389c37

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244637 ; free virtual = 312417

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14745764a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244637 ; free virtual = 312417

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10aa34a8d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244592 ; free virtual = 312372

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19e989cbc

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244654 ; free virtual = 312429

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13c62b32e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244678 ; free virtual = 312454
Phase 3 Detail Placement | Checksum: 13c62b32e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244719 ; free virtual = 312495

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18f1b7071

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 18f1b7071

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245799 ; free virtual = 313574
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.350. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: f0e9361f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245821 ; free virtual = 313597
Phase 4.1 Post Commit Optimization | Checksum: f0e9361f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245828 ; free virtual = 313604

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f0e9361f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245840 ; free virtual = 313613

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: f0e9361f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245857 ; free virtual = 313629

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245860 ; free virtual = 313632
Phase 4.4 Final Placement Cleanup | Checksum: 161b1132c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245880 ; free virtual = 313652
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 161b1132c

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245904 ; free virtual = 313677
Ending Placer Task | Checksum: 1452e56fa

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245955 ; free virtual = 313728
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:20 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313736
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 246932 ; free virtual = 314704
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 246916 ; free virtual = 314689
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 246863 ; free virtual = 314645
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b253467a ConstDB: 0 ShapeSum: 92db1080 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "b0[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[348]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[348]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[155]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[155]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "b0[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[154]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[154]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[333]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[333]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[333]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[333]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[333]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[333]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[514]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[514]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[514]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[514]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[514]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[514]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[126]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[126]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[115]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[115]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[309]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[309]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[531]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[531]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[531]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[531]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[531]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[531]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[543]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[543]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[543]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[543]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[543]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[543]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[168]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[168]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[169]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[169]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[150]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[150]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[332]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[332]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[332]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[332]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[332]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[332]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[526]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[526]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[526]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[526]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[526]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[526]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[321]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[321]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[320]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[320]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[515]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[515]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[326]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[326]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[327]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[327]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[503]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[503]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[503]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[503]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[503]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[503]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[308]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[308]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[537]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[537]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[537]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[537]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[537]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[537]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[149]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[149]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[536]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[536]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[536]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[536]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[536]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[536]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[342]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[342]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b1[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b1[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b2[343]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b2[343]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b0[542]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b0[542]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 12e10af90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245417 ; free virtual = 313211
Post Restoration Checksum: NetGraph: 939625c9 NumContArr: 9a7a89c7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12e10af90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245423 ; free virtual = 313217

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12e10af90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245398 ; free virtual = 313192

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12e10af90

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245397 ; free virtual = 313190
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e23205b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245315 ; free virtual = 313108
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.522  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 15ce0fb37

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245190 ; free virtual = 312983

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 236425849

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 244820 ; free virtual = 312615

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1308
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.600  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 180f43a9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245632 ; free virtual = 313408
Phase 4 Rip-up And Reroute | Checksum: 180f43a9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313407

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 180f43a9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245632 ; free virtual = 313408

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 180f43a9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245631 ; free virtual = 313407
Phase 5 Delay and Skew Optimization | Checksum: 180f43a9f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245630 ; free virtual = 313406

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e7b56237

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245634 ; free virtual = 313410
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.600  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e7b56237

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245633 ; free virtual = 313410
Phase 6 Post Hold Fix | Checksum: e7b56237

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245633 ; free virtual = 313409

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.909548 %
  Global Horizontal Routing Utilization  = 1.20419 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1172deac4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245634 ; free virtual = 313410

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1172deac4

Time (s): cpu = 00:00:36 ; elapsed = 00:00:23 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245632 ; free virtual = 313408

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e263550c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245624 ; free virtual = 313401

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.600  | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e263550c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245623 ; free virtual = 313399
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245660 ; free virtual = 313436

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245659 ; free virtual = 313435
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245660 ; free virtual = 313437
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245659 ; free virtual = 313436
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2865.625 ; gain = 0.000 ; free physical = 245649 ; free virtual = 313435
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult3/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2891.727 ; gain = 0.000 ; free physical = 245929 ; free virtual = 313702
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:18:00 2022...
