

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Dec 19 12:54:15 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.33|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   14|   14|    2|    2| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |                                  |                       |  Latency  |  Interval | Pipeline |
        |             Instance             |         Module        | min | max | min | max |   Type   |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+
        |grp_compute_layer_0_0_0_s_fu_143  |compute_layer_0_0_0_s  |    4|    4|    2|    2| function |
        |grp_compute_layer_0_0_0_1_fu_167  |compute_layer_0_0_0_1  |    5|    5|    2|    2| function |
        |call_ret2_relu_fu_203             |relu                   |    0|    0|    1|    1| function |
        |grp_sigmoid_fu_239                |sigmoid                |    2|    2|    1|    1| function |
        +----------------------------------+-----------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        1|    100|    3931|    5626|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       4|
|Register         |        -|      -|    1182|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|    100|    5113|    5630|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      2|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------------------+-----------------------+---------+-------+------+------+
    |grp_compute_layer_0_0_0_1_fu_167  |compute_layer_0_0_0_1  |        0|     16|   888|   762|
    |grp_compute_layer_0_0_0_s_fu_143  |compute_layer_0_0_0_s  |        0|     84|  3026|  3992|
    |call_ret2_relu_fu_203             |relu                   |        0|      0|     0|   768|
    |grp_sigmoid_fu_239                |sigmoid                |        1|      0|    17|   104|
    +----------------------------------+-----------------------+---------+-------+------+------+
    |Total                             |                       |        1|    100|  3931|  5626|
    +----------------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |   1|          3|    1|          3|
    |ap_enable_reg_pp0_iter0                    |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter7                    |   1|          2|    1|          2|
    |grp_compute_layer_0_0_0_s_fu_143_ap_start  |   1|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |   4|          9|    4|          9|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_preg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                           |   1|   0|    1|          0|
    |ap_reg_grp_compute_layer_0_0_0_1_fu_167_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_sigmoid_fu_239_ap_start                |   1|   0|    1|          0|
    |layer1_out_0_V_reg_677                            |  18|   0|   18|          0|
    |layer1_out_10_V_reg_727                           |  18|   0|   18|          0|
    |layer1_out_11_V_reg_732                           |  18|   0|   18|          0|
    |layer1_out_12_V_reg_737                           |  18|   0|   18|          0|
    |layer1_out_13_V_reg_742                           |  18|   0|   18|          0|
    |layer1_out_14_V_reg_747                           |  18|   0|   18|          0|
    |layer1_out_15_V_reg_752                           |  18|   0|   18|          0|
    |layer1_out_16_V_reg_757                           |  18|   0|   18|          0|
    |layer1_out_17_V_reg_762                           |  18|   0|   18|          0|
    |layer1_out_18_V_reg_767                           |  18|   0|   18|          0|
    |layer1_out_19_V_reg_772                           |  18|   0|   18|          0|
    |layer1_out_1_V_reg_682                            |  18|   0|   18|          0|
    |layer1_out_20_V_reg_777                           |  18|   0|   18|          0|
    |layer1_out_21_V_reg_782                           |  18|   0|   18|          0|
    |layer1_out_22_V_reg_787                           |  18|   0|   18|          0|
    |layer1_out_23_V_reg_792                           |  18|   0|   18|          0|
    |layer1_out_24_V_reg_797                           |  18|   0|   18|          0|
    |layer1_out_25_V_reg_802                           |  18|   0|   18|          0|
    |layer1_out_26_V_reg_807                           |  18|   0|   18|          0|
    |layer1_out_27_V_reg_812                           |  18|   0|   18|          0|
    |layer1_out_28_V_reg_817                           |  18|   0|   18|          0|
    |layer1_out_29_V_reg_822                           |  18|   0|   18|          0|
    |layer1_out_2_V_reg_687                            |  18|   0|   18|          0|
    |layer1_out_30_V_reg_827                           |  18|   0|   18|          0|
    |layer1_out_31_V_reg_832                           |  18|   0|   18|          0|
    |layer1_out_3_V_reg_692                            |  18|   0|   18|          0|
    |layer1_out_4_V_reg_697                            |  18|   0|   18|          0|
    |layer1_out_5_V_reg_702                            |  18|   0|   18|          0|
    |layer1_out_6_V_reg_707                            |  18|   0|   18|          0|
    |layer1_out_7_V_reg_712                            |  18|   0|   18|          0|
    |layer1_out_8_V_reg_717                            |  18|   0|   18|          0|
    |layer1_out_9_V_reg_722                            |  18|   0|   18|          0|
    |logits1_0_V_reg_517                               |  18|   0|   18|          0|
    |logits1_10_V_reg_567                              |  18|   0|   18|          0|
    |logits1_11_V_reg_572                              |  18|   0|   18|          0|
    |logits1_12_V_reg_577                              |  18|   0|   18|          0|
    |logits1_13_V_reg_582                              |  18|   0|   18|          0|
    |logits1_14_V_reg_587                              |  18|   0|   18|          0|
    |logits1_15_V_reg_592                              |  18|   0|   18|          0|
    |logits1_16_V_reg_597                              |  18|   0|   18|          0|
    |logits1_17_V_reg_602                              |  18|   0|   18|          0|
    |logits1_18_V_reg_607                              |  18|   0|   18|          0|
    |logits1_19_V_reg_612                              |  18|   0|   18|          0|
    |logits1_1_V_reg_522                               |  18|   0|   18|          0|
    |logits1_20_V_reg_617                              |  18|   0|   18|          0|
    |logits1_21_V_reg_622                              |  18|   0|   18|          0|
    |logits1_22_V_reg_627                              |  18|   0|   18|          0|
    |logits1_23_V_reg_632                              |  18|   0|   18|          0|
    |logits1_24_V_reg_637                              |  18|   0|   18|          0|
    |logits1_25_V_reg_642                              |  18|   0|   18|          0|
    |logits1_26_V_reg_647                              |  18|   0|   18|          0|
    |logits1_27_V_reg_652                              |  18|   0|   18|          0|
    |logits1_28_V_reg_657                              |  18|   0|   18|          0|
    |logits1_29_V_reg_662                              |  18|   0|   18|          0|
    |logits1_2_V_reg_527                               |  18|   0|   18|          0|
    |logits1_30_V_reg_667                              |  18|   0|   18|          0|
    |logits1_31_V_reg_672                              |  18|   0|   18|          0|
    |logits1_3_V_reg_532                               |  18|   0|   18|          0|
    |logits1_4_V_reg_537                               |  18|   0|   18|          0|
    |logits1_5_V_reg_542                               |  18|   0|   18|          0|
    |logits1_6_V_reg_547                               |  18|   0|   18|          0|
    |logits1_7_V_reg_552                               |  18|   0|   18|          0|
    |logits1_8_V_reg_557                               |  18|   0|   18|          0|
    |logits1_9_V_reg_562                               |  18|   0|   18|          0|
    |logits2_0_V_reg_837                               |  18|   0|   18|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1182|   0| 1182|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |    myproject   | return value |
|ap_done                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |    myproject   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |    myproject   | return value |
|data_0_V               |  in |   18|   ap_none  |    data_0_V    |    pointer   |
|data_1_V               |  in |   18|   ap_none  |    data_1_V    |    pointer   |
|data_2_V               |  in |   18|   ap_none  |    data_2_V    |    pointer   |
|data_3_V               |  in |   18|   ap_none  |    data_3_V    |    pointer   |
|data_4_V               |  in |   18|   ap_none  |    data_4_V    |    pointer   |
|data_5_V               |  in |   18|   ap_none  |    data_5_V    |    pointer   |
|data_6_V               |  in |   18|   ap_none  |    data_6_V    |    pointer   |
|data_7_V               |  in |   18|   ap_none  |    data_7_V    |    pointer   |
|data_8_V               |  in |   18|   ap_none  |    data_8_V    |    pointer   |
|data_9_V               |  in |   18|   ap_none  |    data_9_V    |    pointer   |
|res_0_V                | out |   18|   ap_vld   |     res_0_V    |    pointer   |
|res_0_V_ap_vld         | out |    1|   ap_vld   |     res_0_V    |    pointer   |
|const_size_in          | out |   16|   ap_vld   |  const_size_in |    pointer   |
|const_size_in_ap_vld   | out |    1|   ap_vld   |  const_size_in |    pointer   |
|const_size_out         | out |   16|   ap_vld   | const_size_out |    pointer   |
|const_size_out_ap_vld  | out |    1|   ap_vld   | const_size_out |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 1
  Pipeline-0: II = 2, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: data_0_V_read (32)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:17  %data_0_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_0_V)

ST_1: data_1_V_read (33)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:18  %data_1_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_1_V)

ST_1: data_2_V_read (34)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:19  %data_2_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_2_V)

ST_1: data_3_V_read (35)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:20  %data_3_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_3_V)

ST_1: data_4_V_read (36)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:21  %data_4_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_4_V)

ST_1: data_5_V_read (37)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:22  %data_5_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_5_V)

ST_1: data_6_V_read (38)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:23  %data_6_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_6_V)

ST_1: data_7_V_read (39)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:24  %data_7_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_7_V)

ST_1: data_8_V_read (40)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:25  %data_8_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_8_V)

ST_1: data_9_V_read (41)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:26  %data_9_V_read = call i18 @_ssdm_op_Read.ap_auto.i18P(i18* %data_9_V)

ST_1: call_ret1 (42)  [5/5] 1.57ns  loc: firmware/myproject.cpp:61
:27  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @compute_layer.0.0.0.(i18 %data_0_V_read, i18 %data_1_V_read, i18 %data_2_V_read, i18 %data_3_V_read, i18 %data_4_V_read, i18 %data_5_V_read, i18 %data_6_V_read, i18 %data_7_V_read, i18 %data_8_V_read, i18 %data_9_V_read)


 <State 2>: 4.33ns
ST_2: call_ret1 (42)  [4/5] 4.33ns  loc: firmware/myproject.cpp:61
:27  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @compute_layer.0.0.0.(i18 %data_0_V_read, i18 %data_1_V_read, i18 %data_2_V_read, i18 %data_3_V_read, i18 %data_4_V_read, i18 %data_5_V_read, i18 %data_6_V_read, i18 %data_7_V_read, i18 %data_8_V_read, i18 %data_9_V_read)


 <State 3>: 4.33ns
ST_3: call_ret1 (42)  [3/5] 4.33ns  loc: firmware/myproject.cpp:61
:27  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @compute_layer.0.0.0.(i18 %data_0_V_read, i18 %data_1_V_read, i18 %data_2_V_read, i18 %data_3_V_read, i18 %data_4_V_read, i18 %data_5_V_read, i18 %data_6_V_read, i18 %data_7_V_read, i18 %data_8_V_read, i18 %data_9_V_read)


 <State 4>: 4.33ns
ST_4: call_ret1 (42)  [2/5] 4.33ns  loc: firmware/myproject.cpp:61
:27  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @compute_layer.0.0.0.(i18 %data_0_V_read, i18 %data_1_V_read, i18 %data_2_V_read, i18 %data_3_V_read, i18 %data_4_V_read, i18 %data_5_V_read, i18 %data_6_V_read, i18 %data_7_V_read, i18 %data_8_V_read, i18 %data_9_V_read)


 <State 5>: 4.03ns
ST_5: call_ret1 (42)  [1/5] 4.03ns  loc: firmware/myproject.cpp:61
:27  %call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @compute_layer.0.0.0.(i18 %data_0_V_read, i18 %data_1_V_read, i18 %data_2_V_read, i18 %data_3_V_read, i18 %data_4_V_read, i18 %data_5_V_read, i18 %data_6_V_read, i18 %data_7_V_read, i18 %data_8_V_read, i18 %data_9_V_read)

ST_5: logits1_0_V (43)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:28  %logits1_0_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 0

ST_5: logits1_1_V (44)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:29  %logits1_1_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 1

ST_5: logits1_2_V (45)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:30  %logits1_2_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 2

ST_5: logits1_3_V (46)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:31  %logits1_3_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 3

ST_5: logits1_4_V (47)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:32  %logits1_4_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 4

ST_5: logits1_5_V (48)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:33  %logits1_5_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 5

ST_5: logits1_6_V (49)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:34  %logits1_6_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 6

ST_5: logits1_7_V (50)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:35  %logits1_7_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 7

ST_5: logits1_8_V (51)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:36  %logits1_8_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 8

ST_5: logits1_9_V (52)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:37  %logits1_9_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 9

ST_5: logits1_10_V (53)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:38  %logits1_10_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 10

ST_5: logits1_11_V (54)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:39  %logits1_11_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 11

ST_5: logits1_12_V (55)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:40  %logits1_12_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 12

ST_5: logits1_13_V (56)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:41  %logits1_13_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 13

ST_5: logits1_14_V (57)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:42  %logits1_14_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 14

ST_5: logits1_15_V (58)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:43  %logits1_15_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 15

ST_5: logits1_16_V (59)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:44  %logits1_16_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 16

ST_5: logits1_17_V (60)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:45  %logits1_17_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 17

ST_5: logits1_18_V (61)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:46  %logits1_18_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 18

ST_5: logits1_19_V (62)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:47  %logits1_19_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 19

ST_5: logits1_20_V (63)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:48  %logits1_20_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 20

ST_5: logits1_21_V (64)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:49  %logits1_21_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 21

ST_5: logits1_22_V (65)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:50  %logits1_22_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 22

ST_5: logits1_23_V (66)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:51  %logits1_23_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 23

ST_5: logits1_24_V (67)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:52  %logits1_24_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 24

ST_5: logits1_25_V (68)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:53  %logits1_25_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 25

ST_5: logits1_26_V (69)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:54  %logits1_26_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 26

ST_5: logits1_27_V (70)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:55  %logits1_27_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 27

ST_5: logits1_28_V (71)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:56  %logits1_28_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 28

ST_5: logits1_29_V (72)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:57  %logits1_29_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 29

ST_5: logits1_30_V (73)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:58  %logits1_30_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 30

ST_5: logits1_31_V (74)  [1/1] 0.00ns  loc: firmware/myproject.cpp:61
:59  %logits1_31_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 31


 <State 6>: 2.02ns
ST_6: call_ret2 (75)  [1/1] 2.02ns  loc: firmware/myproject.cpp:62
:60  %call_ret2 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } @relu(i18 %logits1_0_V, i18 %logits1_1_V, i18 %logits1_2_V, i18 %logits1_3_V, i18 %logits1_4_V, i18 %logits1_5_V, i18 %logits1_6_V, i18 %logits1_7_V, i18 %logits1_8_V, i18 %logits1_9_V, i18 %logits1_10_V, i18 %logits1_11_V, i18 %logits1_12_V, i18 %logits1_13_V, i18 %logits1_14_V, i18 %logits1_15_V, i18 %logits1_16_V, i18 %logits1_17_V, i18 %logits1_18_V, i18 %logits1_19_V, i18 %logits1_20_V, i18 %logits1_21_V, i18 %logits1_22_V, i18 %logits1_23_V, i18 %logits1_24_V, i18 %logits1_25_V, i18 %logits1_26_V, i18 %logits1_27_V, i18 %logits1_28_V, i18 %logits1_29_V, i18 %logits1_30_V, i18 %logits1_31_V)

ST_6: layer1_out_0_V (76)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:61  %layer1_out_0_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 0

ST_6: layer1_out_1_V (77)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:62  %layer1_out_1_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 1

ST_6: layer1_out_2_V (78)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:63  %layer1_out_2_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 2

ST_6: layer1_out_3_V (79)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:64  %layer1_out_3_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 3

ST_6: layer1_out_4_V (80)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:65  %layer1_out_4_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 4

ST_6: layer1_out_5_V (81)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:66  %layer1_out_5_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 5

ST_6: layer1_out_6_V (82)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:67  %layer1_out_6_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 6

ST_6: layer1_out_7_V (83)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:68  %layer1_out_7_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 7

ST_6: layer1_out_8_V (84)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:69  %layer1_out_8_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 8

ST_6: layer1_out_9_V (85)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:70  %layer1_out_9_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 9

ST_6: layer1_out_10_V (86)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:71  %layer1_out_10_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 10

ST_6: layer1_out_11_V (87)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:72  %layer1_out_11_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 11

ST_6: layer1_out_12_V (88)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:73  %layer1_out_12_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 12

ST_6: layer1_out_13_V (89)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:74  %layer1_out_13_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 13

ST_6: layer1_out_14_V (90)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:75  %layer1_out_14_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 14

ST_6: layer1_out_15_V (91)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:76  %layer1_out_15_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 15

ST_6: layer1_out_16_V (92)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:77  %layer1_out_16_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 16

ST_6: layer1_out_17_V (93)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:78  %layer1_out_17_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 17

ST_6: layer1_out_18_V (94)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:79  %layer1_out_18_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 18

ST_6: layer1_out_19_V (95)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:80  %layer1_out_19_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 19

ST_6: layer1_out_20_V (96)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:81  %layer1_out_20_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 20

ST_6: layer1_out_21_V (97)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:82  %layer1_out_21_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 21

ST_6: layer1_out_22_V (98)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:83  %layer1_out_22_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 22

ST_6: layer1_out_23_V (99)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:84  %layer1_out_23_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 23

ST_6: layer1_out_24_V (100)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:85  %layer1_out_24_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 24

ST_6: layer1_out_25_V (101)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:86  %layer1_out_25_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 25

ST_6: layer1_out_26_V (102)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:87  %layer1_out_26_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 26

ST_6: layer1_out_27_V (103)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:88  %layer1_out_27_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 27

ST_6: layer1_out_28_V (104)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:89  %layer1_out_28_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 28

ST_6: layer1_out_29_V (105)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:90  %layer1_out_29_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 29

ST_6: layer1_out_30_V (106)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:91  %layer1_out_30_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 30

ST_6: layer1_out_31_V (107)  [1/1] 0.00ns  loc: firmware/myproject.cpp:62
:92  %layer1_out_31_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret2, 31


 <State 7>: 2.64ns
ST_7: logits2_0_V (108)  [6/6] 2.64ns  loc: firmware/myproject.cpp:66
:93  %logits2_0_V = call fastcc i18 @compute_layer.0.0.0..1(i18 %layer1_out_0_V, i18 %layer1_out_1_V, i18 %layer1_out_2_V, i18 %layer1_out_3_V, i18 %layer1_out_4_V, i18 %layer1_out_5_V, i18 %layer1_out_6_V, i18 %layer1_out_7_V, i18 %layer1_out_8_V, i18 %layer1_out_9_V, i18 %layer1_out_10_V, i18 %layer1_out_11_V, i18 %layer1_out_12_V, i18 %layer1_out_13_V, i18 %layer1_out_14_V, i18 %layer1_out_15_V, i18 %layer1_out_16_V, i18 %layer1_out_17_V, i18 %layer1_out_18_V, i18 %layer1_out_19_V, i18 %layer1_out_20_V, i18 %layer1_out_21_V, i18 %layer1_out_22_V, i18 %layer1_out_23_V, i18 %layer1_out_24_V, i18 %layer1_out_25_V, i18 %layer1_out_26_V, i18 %layer1_out_27_V, i18 %layer1_out_28_V, i18 %layer1_out_29_V, i18 %layer1_out_30_V, i18 %layer1_out_31_V)


 <State 8>: 4.33ns
ST_8: logits2_0_V (108)  [5/6] 4.33ns  loc: firmware/myproject.cpp:66
:93  %logits2_0_V = call fastcc i18 @compute_layer.0.0.0..1(i18 %layer1_out_0_V, i18 %layer1_out_1_V, i18 %layer1_out_2_V, i18 %layer1_out_3_V, i18 %layer1_out_4_V, i18 %layer1_out_5_V, i18 %layer1_out_6_V, i18 %layer1_out_7_V, i18 %layer1_out_8_V, i18 %layer1_out_9_V, i18 %layer1_out_10_V, i18 %layer1_out_11_V, i18 %layer1_out_12_V, i18 %layer1_out_13_V, i18 %layer1_out_14_V, i18 %layer1_out_15_V, i18 %layer1_out_16_V, i18 %layer1_out_17_V, i18 %layer1_out_18_V, i18 %layer1_out_19_V, i18 %layer1_out_20_V, i18 %layer1_out_21_V, i18 %layer1_out_22_V, i18 %layer1_out_23_V, i18 %layer1_out_24_V, i18 %layer1_out_25_V, i18 %layer1_out_26_V, i18 %layer1_out_27_V, i18 %layer1_out_28_V, i18 %layer1_out_29_V, i18 %layer1_out_30_V, i18 %layer1_out_31_V)


 <State 9>: 4.33ns
ST_9: logits2_0_V (108)  [4/6] 4.33ns  loc: firmware/myproject.cpp:66
:93  %logits2_0_V = call fastcc i18 @compute_layer.0.0.0..1(i18 %layer1_out_0_V, i18 %layer1_out_1_V, i18 %layer1_out_2_V, i18 %layer1_out_3_V, i18 %layer1_out_4_V, i18 %layer1_out_5_V, i18 %layer1_out_6_V, i18 %layer1_out_7_V, i18 %layer1_out_8_V, i18 %layer1_out_9_V, i18 %layer1_out_10_V, i18 %layer1_out_11_V, i18 %layer1_out_12_V, i18 %layer1_out_13_V, i18 %layer1_out_14_V, i18 %layer1_out_15_V, i18 %layer1_out_16_V, i18 %layer1_out_17_V, i18 %layer1_out_18_V, i18 %layer1_out_19_V, i18 %layer1_out_20_V, i18 %layer1_out_21_V, i18 %layer1_out_22_V, i18 %layer1_out_23_V, i18 %layer1_out_24_V, i18 %layer1_out_25_V, i18 %layer1_out_26_V, i18 %layer1_out_27_V, i18 %layer1_out_28_V, i18 %layer1_out_29_V, i18 %layer1_out_30_V, i18 %layer1_out_31_V)


 <State 10>: 4.33ns
ST_10: logits2_0_V (108)  [3/6] 4.33ns  loc: firmware/myproject.cpp:66
:93  %logits2_0_V = call fastcc i18 @compute_layer.0.0.0..1(i18 %layer1_out_0_V, i18 %layer1_out_1_V, i18 %layer1_out_2_V, i18 %layer1_out_3_V, i18 %layer1_out_4_V, i18 %layer1_out_5_V, i18 %layer1_out_6_V, i18 %layer1_out_7_V, i18 %layer1_out_8_V, i18 %layer1_out_9_V, i18 %layer1_out_10_V, i18 %layer1_out_11_V, i18 %layer1_out_12_V, i18 %layer1_out_13_V, i18 %layer1_out_14_V, i18 %layer1_out_15_V, i18 %layer1_out_16_V, i18 %layer1_out_17_V, i18 %layer1_out_18_V, i18 %layer1_out_19_V, i18 %layer1_out_20_V, i18 %layer1_out_21_V, i18 %layer1_out_22_V, i18 %layer1_out_23_V, i18 %layer1_out_24_V, i18 %layer1_out_25_V, i18 %layer1_out_26_V, i18 %layer1_out_27_V, i18 %layer1_out_28_V, i18 %layer1_out_29_V, i18 %layer1_out_30_V, i18 %layer1_out_31_V)


 <State 11>: 4.33ns
ST_11: logits2_0_V (108)  [2/6] 4.33ns  loc: firmware/myproject.cpp:66
:93  %logits2_0_V = call fastcc i18 @compute_layer.0.0.0..1(i18 %layer1_out_0_V, i18 %layer1_out_1_V, i18 %layer1_out_2_V, i18 %layer1_out_3_V, i18 %layer1_out_4_V, i18 %layer1_out_5_V, i18 %layer1_out_6_V, i18 %layer1_out_7_V, i18 %layer1_out_8_V, i18 %layer1_out_9_V, i18 %layer1_out_10_V, i18 %layer1_out_11_V, i18 %layer1_out_12_V, i18 %layer1_out_13_V, i18 %layer1_out_14_V, i18 %layer1_out_15_V, i18 %layer1_out_16_V, i18 %layer1_out_17_V, i18 %layer1_out_18_V, i18 %layer1_out_19_V, i18 %layer1_out_20_V, i18 %layer1_out_21_V, i18 %layer1_out_22_V, i18 %layer1_out_23_V, i18 %layer1_out_24_V, i18 %layer1_out_25_V, i18 %layer1_out_26_V, i18 %layer1_out_27_V, i18 %layer1_out_28_V, i18 %layer1_out_29_V, i18 %layer1_out_30_V, i18 %layer1_out_31_V)


 <State 12>: 3.87ns
ST_12: logits2_0_V (108)  [1/6] 3.87ns  loc: firmware/myproject.cpp:66
:93  %logits2_0_V = call fastcc i18 @compute_layer.0.0.0..1(i18 %layer1_out_0_V, i18 %layer1_out_1_V, i18 %layer1_out_2_V, i18 %layer1_out_3_V, i18 %layer1_out_4_V, i18 %layer1_out_5_V, i18 %layer1_out_6_V, i18 %layer1_out_7_V, i18 %layer1_out_8_V, i18 %layer1_out_9_V, i18 %layer1_out_10_V, i18 %layer1_out_11_V, i18 %layer1_out_12_V, i18 %layer1_out_13_V, i18 %layer1_out_14_V, i18 %layer1_out_15_V, i18 %layer1_out_16_V, i18 %layer1_out_17_V, i18 %layer1_out_18_V, i18 %layer1_out_19_V, i18 %layer1_out_20_V, i18 %layer1_out_21_V, i18 %layer1_out_22_V, i18 %layer1_out_23_V, i18 %layer1_out_24_V, i18 %layer1_out_25_V, i18 %layer1_out_26_V, i18 %layer1_out_27_V, i18 %layer1_out_28_V, i18 %layer1_out_29_V, i18 %layer1_out_30_V, i18 %layer1_out_31_V)


 <State 13>: 4.20ns
ST_13: call_ret (109)  [3/3] 4.20ns  loc: firmware/myproject.cpp:67
:94  %call_ret = call fastcc i10 @sigmoid(i18 %logits2_0_V)


 <State 14>: 4.21ns
ST_14: call_ret (109)  [2/3] 4.21ns  loc: firmware/myproject.cpp:67
:94  %call_ret = call fastcc i10 @sigmoid(i18 %logits2_0_V)


 <State 15>: 2.39ns
ST_15: StgValue_104 (15)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i18* %res_0_V), !map !1238

ST_15: StgValue_105 (16)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_9_V), !map !1244

ST_15: StgValue_106 (17)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_8_V), !map !1250

ST_15: StgValue_107 (18)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_7_V), !map !1256

ST_15: StgValue_108 (19)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_6_V), !map !1262

ST_15: StgValue_109 (20)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_5_V), !map !1268

ST_15: StgValue_110 (21)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_4_V), !map !1274

ST_15: StgValue_111 (22)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_3_V), !map !1280

ST_15: StgValue_112 (23)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_2_V), !map !1286

ST_15: StgValue_113 (24)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_1_V), !map !1292

ST_15: StgValue_114 (25)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i18* %data_0_V), !map !1298

ST_15: StgValue_115 (26)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_in), !map !1302

ST_15: StgValue_116 (27)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16* %const_size_out), !map !1308

ST_15: StgValue_117 (28)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

ST_15: StgValue_118 (29)  [1/1] 0.00ns  loc: firmware/myproject.cpp:46
:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind

ST_15: StgValue_119 (30)  [1/1] 0.00ns  loc: firmware/myproject.cpp:48
:15  call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_in, i16 10)

ST_15: StgValue_120 (31)  [1/1] 0.00ns  loc: firmware/myproject.cpp:49
:16  call void @_ssdm_op_Write.ap_auto.i16P(i16* %const_size_out, i16 1)

ST_15: call_ret (109)  [1/3] 2.39ns  loc: firmware/myproject.cpp:67
:94  %call_ret = call fastcc i10 @sigmoid(i18 %logits2_0_V)

ST_15: p_trunc_ext (110)  [1/1] 0.00ns  loc: firmware/myproject.cpp:67
:95  %p_trunc_ext = zext i10 %call_ret to i18

ST_15: StgValue_123 (111)  [1/1] 0.00ns  loc: firmware/myproject.cpp:67
:96  call void @_ssdm_op_Write.ap_auto.i18P(i18* %res_0_V, i18 %p_trunc_ext)

ST_15: StgValue_124 (112)  [1/1] 0.00ns  loc: firmware/myproject.cpp:70
:97  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ res_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ const_size_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sigmoid_table2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_0_V_read   (read         ) [ 0000000000000000]
data_1_V_read   (read         ) [ 0000000000000000]
data_2_V_read   (read         ) [ 0000000000000000]
data_3_V_read   (read         ) [ 0000000000000000]
data_4_V_read   (read         ) [ 0000000000000000]
data_5_V_read   (read         ) [ 0000000000000000]
data_6_V_read   (read         ) [ 0000000000000000]
data_7_V_read   (read         ) [ 0010000000000000]
data_8_V_read   (read         ) [ 0010000000000000]
data_9_V_read   (read         ) [ 0000000000000000]
call_ret1       (call         ) [ 0000000000000000]
logits1_0_V     (extractvalue ) [ 0010001000000000]
logits1_1_V     (extractvalue ) [ 0010001000000000]
logits1_2_V     (extractvalue ) [ 0010001000000000]
logits1_3_V     (extractvalue ) [ 0010001000000000]
logits1_4_V     (extractvalue ) [ 0010001000000000]
logits1_5_V     (extractvalue ) [ 0010001000000000]
logits1_6_V     (extractvalue ) [ 0010001000000000]
logits1_7_V     (extractvalue ) [ 0010001000000000]
logits1_8_V     (extractvalue ) [ 0010001000000000]
logits1_9_V     (extractvalue ) [ 0010001000000000]
logits1_10_V    (extractvalue ) [ 0010001000000000]
logits1_11_V    (extractvalue ) [ 0010001000000000]
logits1_12_V    (extractvalue ) [ 0010001000000000]
logits1_13_V    (extractvalue ) [ 0010001000000000]
logits1_14_V    (extractvalue ) [ 0010001000000000]
logits1_15_V    (extractvalue ) [ 0010001000000000]
logits1_16_V    (extractvalue ) [ 0010001000000000]
logits1_17_V    (extractvalue ) [ 0010001000000000]
logits1_18_V    (extractvalue ) [ 0010001000000000]
logits1_19_V    (extractvalue ) [ 0010001000000000]
logits1_20_V    (extractvalue ) [ 0010001000000000]
logits1_21_V    (extractvalue ) [ 0010001000000000]
logits1_22_V    (extractvalue ) [ 0010001000000000]
logits1_23_V    (extractvalue ) [ 0010001000000000]
logits1_24_V    (extractvalue ) [ 0010001000000000]
logits1_25_V    (extractvalue ) [ 0010001000000000]
logits1_26_V    (extractvalue ) [ 0010001000000000]
logits1_27_V    (extractvalue ) [ 0010001000000000]
logits1_28_V    (extractvalue ) [ 0010001000000000]
logits1_29_V    (extractvalue ) [ 0010001000000000]
logits1_30_V    (extractvalue ) [ 0010001000000000]
logits1_31_V    (extractvalue ) [ 0010001000000000]
call_ret2       (call         ) [ 0000000000000000]
layer1_out_0_V  (extractvalue ) [ 0110000110000000]
layer1_out_1_V  (extractvalue ) [ 0100000100000000]
layer1_out_2_V  (extractvalue ) [ 0110000110000000]
layer1_out_3_V  (extractvalue ) [ 0100000100000000]
layer1_out_4_V  (extractvalue ) [ 0110000110000000]
layer1_out_5_V  (extractvalue ) [ 0100000100000000]
layer1_out_6_V  (extractvalue ) [ 0110000110000000]
layer1_out_7_V  (extractvalue ) [ 0100000100000000]
layer1_out_8_V  (extractvalue ) [ 0100000100000000]
layer1_out_9_V  (extractvalue ) [ 0100000100000000]
layer1_out_10_V (extractvalue ) [ 0100000100000000]
layer1_out_11_V (extractvalue ) [ 0110000110000000]
layer1_out_12_V (extractvalue ) [ 0100000100000000]
layer1_out_13_V (extractvalue ) [ 0110000110000000]
layer1_out_14_V (extractvalue ) [ 0100000100000000]
layer1_out_15_V (extractvalue ) [ 0100000100000000]
layer1_out_16_V (extractvalue ) [ 0110000110000000]
layer1_out_17_V (extractvalue ) [ 0100000100000000]
layer1_out_18_V (extractvalue ) [ 0100000100000000]
layer1_out_19_V (extractvalue ) [ 0110000110000000]
layer1_out_20_V (extractvalue ) [ 0100000100000000]
layer1_out_21_V (extractvalue ) [ 0100000100000000]
layer1_out_22_V (extractvalue ) [ 0100000100000000]
layer1_out_23_V (extractvalue ) [ 0100000100000000]
layer1_out_24_V (extractvalue ) [ 0110000110000000]
layer1_out_25_V (extractvalue ) [ 0110000110000000]
layer1_out_26_V (extractvalue ) [ 0110000110000000]
layer1_out_27_V (extractvalue ) [ 0110000110000000]
layer1_out_28_V (extractvalue ) [ 0110000110000000]
layer1_out_29_V (extractvalue ) [ 0110000110000000]
layer1_out_30_V (extractvalue ) [ 0110000110000000]
layer1_out_31_V (extractvalue ) [ 0110000110000000]
logits2_0_V     (call         ) [ 0100000000000100]
StgValue_104    (specbitsmap  ) [ 0000000000000000]
StgValue_105    (specbitsmap  ) [ 0000000000000000]
StgValue_106    (specbitsmap  ) [ 0000000000000000]
StgValue_107    (specbitsmap  ) [ 0000000000000000]
StgValue_108    (specbitsmap  ) [ 0000000000000000]
StgValue_109    (specbitsmap  ) [ 0000000000000000]
StgValue_110    (specbitsmap  ) [ 0000000000000000]
StgValue_111    (specbitsmap  ) [ 0000000000000000]
StgValue_112    (specbitsmap  ) [ 0000000000000000]
StgValue_113    (specbitsmap  ) [ 0000000000000000]
StgValue_114    (specbitsmap  ) [ 0000000000000000]
StgValue_115    (specbitsmap  ) [ 0000000000000000]
StgValue_116    (specbitsmap  ) [ 0000000000000000]
StgValue_117    (spectopmodule) [ 0000000000000000]
StgValue_118    (specpipeline ) [ 0000000000000000]
StgValue_119    (write        ) [ 0000000000000000]
StgValue_120    (write        ) [ 0000000000000000]
call_ret        (call         ) [ 0000000000000000]
p_trunc_ext     (zext         ) [ 0000000000000000]
StgValue_123    (write        ) [ 0000000000000000]
StgValue_124    (ret          ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_0_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_0_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="const_size_in">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_in"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="const_size_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="const_size_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sigmoid_table2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid_table2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_layer.0.0.0."/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_layer.0.0.0..1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sigmoid"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i18P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="data_0_V_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="18" slack="0"/>
<pin id="62" dir="0" index="1" bw="18" slack="0"/>
<pin id="63" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_1_V_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="18" slack="0"/>
<pin id="68" dir="0" index="1" bw="18" slack="0"/>
<pin id="69" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="data_2_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="18" slack="0"/>
<pin id="74" dir="0" index="1" bw="18" slack="0"/>
<pin id="75" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_3_V_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="18" slack="0"/>
<pin id="80" dir="0" index="1" bw="18" slack="0"/>
<pin id="81" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="data_4_V_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="18" slack="0"/>
<pin id="86" dir="0" index="1" bw="18" slack="0"/>
<pin id="87" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="data_5_V_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="18" slack="0"/>
<pin id="92" dir="0" index="1" bw="18" slack="0"/>
<pin id="93" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="data_6_V_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="18" slack="0"/>
<pin id="98" dir="0" index="1" bw="18" slack="0"/>
<pin id="99" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_7_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="18" slack="0"/>
<pin id="104" dir="0" index="1" bw="18" slack="0"/>
<pin id="105" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_8_V_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="18" slack="0"/>
<pin id="110" dir="0" index="1" bw="18" slack="0"/>
<pin id="111" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_9_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="18" slack="0"/>
<pin id="116" dir="0" index="1" bw="18" slack="0"/>
<pin id="117" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="StgValue_119_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_119/15 "/>
</bind>
</comp>

<comp id="128" class="1004" name="StgValue_120_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_120/15 "/>
</bind>
</comp>

<comp id="136" class="1004" name="StgValue_123_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="18" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_123/15 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_compute_layer_0_0_0_s_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="576" slack="0"/>
<pin id="145" dir="0" index="1" bw="18" slack="0"/>
<pin id="146" dir="0" index="2" bw="18" slack="0"/>
<pin id="147" dir="0" index="3" bw="18" slack="0"/>
<pin id="148" dir="0" index="4" bw="18" slack="0"/>
<pin id="149" dir="0" index="5" bw="18" slack="0"/>
<pin id="150" dir="0" index="6" bw="18" slack="0"/>
<pin id="151" dir="0" index="7" bw="18" slack="0"/>
<pin id="152" dir="0" index="8" bw="18" slack="0"/>
<pin id="153" dir="0" index="9" bw="18" slack="0"/>
<pin id="154" dir="0" index="10" bw="18" slack="0"/>
<pin id="155" dir="1" index="11" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_compute_layer_0_0_0_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="18" slack="0"/>
<pin id="169" dir="0" index="1" bw="18" slack="1"/>
<pin id="170" dir="0" index="2" bw="18" slack="1"/>
<pin id="171" dir="0" index="3" bw="18" slack="1"/>
<pin id="172" dir="0" index="4" bw="18" slack="1"/>
<pin id="173" dir="0" index="5" bw="18" slack="1"/>
<pin id="174" dir="0" index="6" bw="18" slack="1"/>
<pin id="175" dir="0" index="7" bw="18" slack="1"/>
<pin id="176" dir="0" index="8" bw="18" slack="1"/>
<pin id="177" dir="0" index="9" bw="18" slack="1"/>
<pin id="178" dir="0" index="10" bw="18" slack="1"/>
<pin id="179" dir="0" index="11" bw="18" slack="1"/>
<pin id="180" dir="0" index="12" bw="18" slack="1"/>
<pin id="181" dir="0" index="13" bw="18" slack="1"/>
<pin id="182" dir="0" index="14" bw="18" slack="1"/>
<pin id="183" dir="0" index="15" bw="18" slack="1"/>
<pin id="184" dir="0" index="16" bw="18" slack="1"/>
<pin id="185" dir="0" index="17" bw="18" slack="1"/>
<pin id="186" dir="0" index="18" bw="18" slack="1"/>
<pin id="187" dir="0" index="19" bw="18" slack="1"/>
<pin id="188" dir="0" index="20" bw="18" slack="1"/>
<pin id="189" dir="0" index="21" bw="18" slack="1"/>
<pin id="190" dir="0" index="22" bw="18" slack="1"/>
<pin id="191" dir="0" index="23" bw="18" slack="1"/>
<pin id="192" dir="0" index="24" bw="18" slack="1"/>
<pin id="193" dir="0" index="25" bw="18" slack="1"/>
<pin id="194" dir="0" index="26" bw="18" slack="1"/>
<pin id="195" dir="0" index="27" bw="18" slack="1"/>
<pin id="196" dir="0" index="28" bw="18" slack="1"/>
<pin id="197" dir="0" index="29" bw="18" slack="1"/>
<pin id="198" dir="0" index="30" bw="18" slack="1"/>
<pin id="199" dir="0" index="31" bw="18" slack="1"/>
<pin id="200" dir="0" index="32" bw="18" slack="1"/>
<pin id="201" dir="1" index="33" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="logits2_0_V/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="call_ret2_relu_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="576" slack="0"/>
<pin id="205" dir="0" index="1" bw="18" slack="1"/>
<pin id="206" dir="0" index="2" bw="18" slack="1"/>
<pin id="207" dir="0" index="3" bw="18" slack="1"/>
<pin id="208" dir="0" index="4" bw="18" slack="1"/>
<pin id="209" dir="0" index="5" bw="18" slack="1"/>
<pin id="210" dir="0" index="6" bw="18" slack="1"/>
<pin id="211" dir="0" index="7" bw="18" slack="1"/>
<pin id="212" dir="0" index="8" bw="18" slack="1"/>
<pin id="213" dir="0" index="9" bw="18" slack="1"/>
<pin id="214" dir="0" index="10" bw="18" slack="1"/>
<pin id="215" dir="0" index="11" bw="18" slack="1"/>
<pin id="216" dir="0" index="12" bw="18" slack="1"/>
<pin id="217" dir="0" index="13" bw="18" slack="1"/>
<pin id="218" dir="0" index="14" bw="18" slack="1"/>
<pin id="219" dir="0" index="15" bw="18" slack="1"/>
<pin id="220" dir="0" index="16" bw="18" slack="1"/>
<pin id="221" dir="0" index="17" bw="18" slack="1"/>
<pin id="222" dir="0" index="18" bw="18" slack="1"/>
<pin id="223" dir="0" index="19" bw="18" slack="1"/>
<pin id="224" dir="0" index="20" bw="18" slack="1"/>
<pin id="225" dir="0" index="21" bw="18" slack="1"/>
<pin id="226" dir="0" index="22" bw="18" slack="1"/>
<pin id="227" dir="0" index="23" bw="18" slack="1"/>
<pin id="228" dir="0" index="24" bw="18" slack="1"/>
<pin id="229" dir="0" index="25" bw="18" slack="1"/>
<pin id="230" dir="0" index="26" bw="18" slack="1"/>
<pin id="231" dir="0" index="27" bw="18" slack="1"/>
<pin id="232" dir="0" index="28" bw="18" slack="1"/>
<pin id="233" dir="0" index="29" bw="18" slack="1"/>
<pin id="234" dir="0" index="30" bw="18" slack="1"/>
<pin id="235" dir="0" index="31" bw="18" slack="1"/>
<pin id="236" dir="0" index="32" bw="18" slack="1"/>
<pin id="237" dir="1" index="33" bw="576" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret2/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_sigmoid_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="0" index="1" bw="18" slack="1"/>
<pin id="242" dir="0" index="2" bw="10" slack="0"/>
<pin id="243" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/13 "/>
</bind>
</comp>

<comp id="246" class="1004" name="logits1_0_V_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="576" slack="0"/>
<pin id="248" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_0_V/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="logits1_1_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="576" slack="0"/>
<pin id="252" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_1_V/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="logits1_2_V_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="576" slack="0"/>
<pin id="256" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_2_V/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="logits1_3_V_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="576" slack="0"/>
<pin id="260" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_3_V/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="logits1_4_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="576" slack="0"/>
<pin id="264" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_4_V/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="logits1_5_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="576" slack="0"/>
<pin id="268" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_5_V/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="logits1_6_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="576" slack="0"/>
<pin id="272" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_6_V/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="logits1_7_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="576" slack="0"/>
<pin id="276" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_7_V/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="logits1_8_V_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="576" slack="0"/>
<pin id="280" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_8_V/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="logits1_9_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="576" slack="0"/>
<pin id="284" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_9_V/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="logits1_10_V_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="576" slack="0"/>
<pin id="288" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_10_V/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="logits1_11_V_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="576" slack="0"/>
<pin id="292" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_11_V/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="logits1_12_V_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="576" slack="0"/>
<pin id="296" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_12_V/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="logits1_13_V_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="576" slack="0"/>
<pin id="300" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_13_V/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="logits1_14_V_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="576" slack="0"/>
<pin id="304" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_14_V/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="logits1_15_V_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="576" slack="0"/>
<pin id="308" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_15_V/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="logits1_16_V_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="576" slack="0"/>
<pin id="312" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_16_V/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="logits1_17_V_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="576" slack="0"/>
<pin id="316" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_17_V/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="logits1_18_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="576" slack="0"/>
<pin id="320" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_18_V/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="logits1_19_V_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="576" slack="0"/>
<pin id="324" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_19_V/5 "/>
</bind>
</comp>

<comp id="326" class="1004" name="logits1_20_V_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="576" slack="0"/>
<pin id="328" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_20_V/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="logits1_21_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="576" slack="0"/>
<pin id="332" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_21_V/5 "/>
</bind>
</comp>

<comp id="334" class="1004" name="logits1_22_V_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="576" slack="0"/>
<pin id="336" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_22_V/5 "/>
</bind>
</comp>

<comp id="338" class="1004" name="logits1_23_V_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="576" slack="0"/>
<pin id="340" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_23_V/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="logits1_24_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="576" slack="0"/>
<pin id="344" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_24_V/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="logits1_25_V_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="576" slack="0"/>
<pin id="348" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_25_V/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="logits1_26_V_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="576" slack="0"/>
<pin id="352" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_26_V/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="logits1_27_V_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="576" slack="0"/>
<pin id="356" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_27_V/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="logits1_28_V_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="576" slack="0"/>
<pin id="360" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_28_V/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="logits1_29_V_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="576" slack="0"/>
<pin id="364" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_29_V/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="logits1_30_V_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="576" slack="0"/>
<pin id="368" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_30_V/5 "/>
</bind>
</comp>

<comp id="370" class="1004" name="logits1_31_V_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="576" slack="0"/>
<pin id="372" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="logits1_31_V/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="layer1_out_0_V_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="576" slack="0"/>
<pin id="376" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_0_V/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="layer1_out_1_V_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="576" slack="0"/>
<pin id="380" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_1_V/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="layer1_out_2_V_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="576" slack="0"/>
<pin id="384" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_2_V/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="layer1_out_3_V_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="576" slack="0"/>
<pin id="388" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_3_V/6 "/>
</bind>
</comp>

<comp id="390" class="1004" name="layer1_out_4_V_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="576" slack="0"/>
<pin id="392" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_4_V/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="layer1_out_5_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="576" slack="0"/>
<pin id="396" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_5_V/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="layer1_out_6_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="576" slack="0"/>
<pin id="400" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_6_V/6 "/>
</bind>
</comp>

<comp id="402" class="1004" name="layer1_out_7_V_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="576" slack="0"/>
<pin id="404" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_7_V/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="layer1_out_8_V_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="576" slack="0"/>
<pin id="408" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_8_V/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="layer1_out_9_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="576" slack="0"/>
<pin id="412" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_9_V/6 "/>
</bind>
</comp>

<comp id="414" class="1004" name="layer1_out_10_V_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="576" slack="0"/>
<pin id="416" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_10_V/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="layer1_out_11_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="576" slack="0"/>
<pin id="420" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_11_V/6 "/>
</bind>
</comp>

<comp id="422" class="1004" name="layer1_out_12_V_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="576" slack="0"/>
<pin id="424" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_12_V/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="layer1_out_13_V_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="576" slack="0"/>
<pin id="428" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_13_V/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="layer1_out_14_V_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="576" slack="0"/>
<pin id="432" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_14_V/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="layer1_out_15_V_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="576" slack="0"/>
<pin id="436" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_15_V/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="layer1_out_16_V_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="576" slack="0"/>
<pin id="440" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_16_V/6 "/>
</bind>
</comp>

<comp id="442" class="1004" name="layer1_out_17_V_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="576" slack="0"/>
<pin id="444" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_17_V/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="layer1_out_18_V_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="576" slack="0"/>
<pin id="448" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_18_V/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="layer1_out_19_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="576" slack="0"/>
<pin id="452" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_19_V/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="layer1_out_20_V_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="576" slack="0"/>
<pin id="456" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_20_V/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="layer1_out_21_V_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="576" slack="0"/>
<pin id="460" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_21_V/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="layer1_out_22_V_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="576" slack="0"/>
<pin id="464" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_22_V/6 "/>
</bind>
</comp>

<comp id="466" class="1004" name="layer1_out_23_V_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="576" slack="0"/>
<pin id="468" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_23_V/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="layer1_out_24_V_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="576" slack="0"/>
<pin id="472" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_24_V/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="layer1_out_25_V_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="576" slack="0"/>
<pin id="476" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_25_V/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="layer1_out_26_V_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="576" slack="0"/>
<pin id="480" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_26_V/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="layer1_out_27_V_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="576" slack="0"/>
<pin id="484" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_27_V/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="layer1_out_28_V_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="576" slack="0"/>
<pin id="488" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_28_V/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="layer1_out_29_V_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="576" slack="0"/>
<pin id="492" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_29_V/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="layer1_out_30_V_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="576" slack="0"/>
<pin id="496" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_30_V/6 "/>
</bind>
</comp>

<comp id="498" class="1004" name="layer1_out_31_V_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="576" slack="0"/>
<pin id="500" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="layer1_out_31_V/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_trunc_ext_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_trunc_ext/15 "/>
</bind>
</comp>

<comp id="507" class="1005" name="data_7_V_read_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="18" slack="1"/>
<pin id="509" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_7_V_read "/>
</bind>
</comp>

<comp id="512" class="1005" name="data_8_V_read_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="18" slack="1"/>
<pin id="514" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="data_8_V_read "/>
</bind>
</comp>

<comp id="517" class="1005" name="logits1_0_V_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="18" slack="1"/>
<pin id="519" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_0_V "/>
</bind>
</comp>

<comp id="522" class="1005" name="logits1_1_V_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="18" slack="1"/>
<pin id="524" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_1_V "/>
</bind>
</comp>

<comp id="527" class="1005" name="logits1_2_V_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="1"/>
<pin id="529" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_2_V "/>
</bind>
</comp>

<comp id="532" class="1005" name="logits1_3_V_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="18" slack="1"/>
<pin id="534" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_3_V "/>
</bind>
</comp>

<comp id="537" class="1005" name="logits1_4_V_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="18" slack="1"/>
<pin id="539" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_4_V "/>
</bind>
</comp>

<comp id="542" class="1005" name="logits1_5_V_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="18" slack="1"/>
<pin id="544" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_5_V "/>
</bind>
</comp>

<comp id="547" class="1005" name="logits1_6_V_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="18" slack="1"/>
<pin id="549" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_6_V "/>
</bind>
</comp>

<comp id="552" class="1005" name="logits1_7_V_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="18" slack="1"/>
<pin id="554" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_7_V "/>
</bind>
</comp>

<comp id="557" class="1005" name="logits1_8_V_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="18" slack="1"/>
<pin id="559" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_8_V "/>
</bind>
</comp>

<comp id="562" class="1005" name="logits1_9_V_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="18" slack="1"/>
<pin id="564" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_9_V "/>
</bind>
</comp>

<comp id="567" class="1005" name="logits1_10_V_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="1"/>
<pin id="569" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_10_V "/>
</bind>
</comp>

<comp id="572" class="1005" name="logits1_11_V_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="18" slack="1"/>
<pin id="574" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_11_V "/>
</bind>
</comp>

<comp id="577" class="1005" name="logits1_12_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="18" slack="1"/>
<pin id="579" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_12_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="logits1_13_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="18" slack="1"/>
<pin id="584" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_13_V "/>
</bind>
</comp>

<comp id="587" class="1005" name="logits1_14_V_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="18" slack="1"/>
<pin id="589" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_14_V "/>
</bind>
</comp>

<comp id="592" class="1005" name="logits1_15_V_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="18" slack="1"/>
<pin id="594" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_15_V "/>
</bind>
</comp>

<comp id="597" class="1005" name="logits1_16_V_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="18" slack="1"/>
<pin id="599" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_16_V "/>
</bind>
</comp>

<comp id="602" class="1005" name="logits1_17_V_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="18" slack="1"/>
<pin id="604" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_17_V "/>
</bind>
</comp>

<comp id="607" class="1005" name="logits1_18_V_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="18" slack="1"/>
<pin id="609" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_18_V "/>
</bind>
</comp>

<comp id="612" class="1005" name="logits1_19_V_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="18" slack="1"/>
<pin id="614" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_19_V "/>
</bind>
</comp>

<comp id="617" class="1005" name="logits1_20_V_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="18" slack="1"/>
<pin id="619" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_20_V "/>
</bind>
</comp>

<comp id="622" class="1005" name="logits1_21_V_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="18" slack="1"/>
<pin id="624" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_21_V "/>
</bind>
</comp>

<comp id="627" class="1005" name="logits1_22_V_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="18" slack="1"/>
<pin id="629" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_22_V "/>
</bind>
</comp>

<comp id="632" class="1005" name="logits1_23_V_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="18" slack="1"/>
<pin id="634" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_23_V "/>
</bind>
</comp>

<comp id="637" class="1005" name="logits1_24_V_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="18" slack="1"/>
<pin id="639" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_24_V "/>
</bind>
</comp>

<comp id="642" class="1005" name="logits1_25_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="18" slack="1"/>
<pin id="644" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_25_V "/>
</bind>
</comp>

<comp id="647" class="1005" name="logits1_26_V_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="18" slack="1"/>
<pin id="649" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_26_V "/>
</bind>
</comp>

<comp id="652" class="1005" name="logits1_27_V_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="18" slack="1"/>
<pin id="654" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_27_V "/>
</bind>
</comp>

<comp id="657" class="1005" name="logits1_28_V_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="18" slack="1"/>
<pin id="659" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_28_V "/>
</bind>
</comp>

<comp id="662" class="1005" name="logits1_29_V_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="18" slack="1"/>
<pin id="664" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_29_V "/>
</bind>
</comp>

<comp id="667" class="1005" name="logits1_30_V_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="18" slack="1"/>
<pin id="669" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_30_V "/>
</bind>
</comp>

<comp id="672" class="1005" name="logits1_31_V_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="18" slack="1"/>
<pin id="674" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits1_31_V "/>
</bind>
</comp>

<comp id="677" class="1005" name="layer1_out_0_V_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="18" slack="1"/>
<pin id="679" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_0_V "/>
</bind>
</comp>

<comp id="682" class="1005" name="layer1_out_1_V_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="18" slack="1"/>
<pin id="684" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_1_V "/>
</bind>
</comp>

<comp id="687" class="1005" name="layer1_out_2_V_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="1"/>
<pin id="689" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_2_V "/>
</bind>
</comp>

<comp id="692" class="1005" name="layer1_out_3_V_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="18" slack="1"/>
<pin id="694" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_3_V "/>
</bind>
</comp>

<comp id="697" class="1005" name="layer1_out_4_V_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="18" slack="1"/>
<pin id="699" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_4_V "/>
</bind>
</comp>

<comp id="702" class="1005" name="layer1_out_5_V_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="18" slack="1"/>
<pin id="704" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_5_V "/>
</bind>
</comp>

<comp id="707" class="1005" name="layer1_out_6_V_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="18" slack="1"/>
<pin id="709" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_6_V "/>
</bind>
</comp>

<comp id="712" class="1005" name="layer1_out_7_V_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="18" slack="1"/>
<pin id="714" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_7_V "/>
</bind>
</comp>

<comp id="717" class="1005" name="layer1_out_8_V_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="18" slack="1"/>
<pin id="719" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_8_V "/>
</bind>
</comp>

<comp id="722" class="1005" name="layer1_out_9_V_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="18" slack="1"/>
<pin id="724" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_9_V "/>
</bind>
</comp>

<comp id="727" class="1005" name="layer1_out_10_V_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="18" slack="1"/>
<pin id="729" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_10_V "/>
</bind>
</comp>

<comp id="732" class="1005" name="layer1_out_11_V_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="18" slack="1"/>
<pin id="734" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_11_V "/>
</bind>
</comp>

<comp id="737" class="1005" name="layer1_out_12_V_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="18" slack="1"/>
<pin id="739" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_12_V "/>
</bind>
</comp>

<comp id="742" class="1005" name="layer1_out_13_V_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="18" slack="1"/>
<pin id="744" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_13_V "/>
</bind>
</comp>

<comp id="747" class="1005" name="layer1_out_14_V_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="18" slack="1"/>
<pin id="749" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_14_V "/>
</bind>
</comp>

<comp id="752" class="1005" name="layer1_out_15_V_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="18" slack="1"/>
<pin id="754" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_15_V "/>
</bind>
</comp>

<comp id="757" class="1005" name="layer1_out_16_V_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="18" slack="1"/>
<pin id="759" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_16_V "/>
</bind>
</comp>

<comp id="762" class="1005" name="layer1_out_17_V_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="18" slack="1"/>
<pin id="764" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_17_V "/>
</bind>
</comp>

<comp id="767" class="1005" name="layer1_out_18_V_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="18" slack="1"/>
<pin id="769" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_18_V "/>
</bind>
</comp>

<comp id="772" class="1005" name="layer1_out_19_V_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="18" slack="1"/>
<pin id="774" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_19_V "/>
</bind>
</comp>

<comp id="777" class="1005" name="layer1_out_20_V_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="18" slack="1"/>
<pin id="779" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_20_V "/>
</bind>
</comp>

<comp id="782" class="1005" name="layer1_out_21_V_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="18" slack="1"/>
<pin id="784" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_21_V "/>
</bind>
</comp>

<comp id="787" class="1005" name="layer1_out_22_V_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="18" slack="1"/>
<pin id="789" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_22_V "/>
</bind>
</comp>

<comp id="792" class="1005" name="layer1_out_23_V_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="18" slack="1"/>
<pin id="794" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_23_V "/>
</bind>
</comp>

<comp id="797" class="1005" name="layer1_out_24_V_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="18" slack="1"/>
<pin id="799" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_24_V "/>
</bind>
</comp>

<comp id="802" class="1005" name="layer1_out_25_V_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="18" slack="1"/>
<pin id="804" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_25_V "/>
</bind>
</comp>

<comp id="807" class="1005" name="layer1_out_26_V_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="18" slack="1"/>
<pin id="809" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_26_V "/>
</bind>
</comp>

<comp id="812" class="1005" name="layer1_out_27_V_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="18" slack="1"/>
<pin id="814" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_27_V "/>
</bind>
</comp>

<comp id="817" class="1005" name="layer1_out_28_V_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="18" slack="1"/>
<pin id="819" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_28_V "/>
</bind>
</comp>

<comp id="822" class="1005" name="layer1_out_29_V_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="18" slack="1"/>
<pin id="824" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_29_V "/>
</bind>
</comp>

<comp id="827" class="1005" name="layer1_out_30_V_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="18" slack="1"/>
<pin id="829" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_30_V "/>
</bind>
</comp>

<comp id="832" class="1005" name="layer1_out_31_V_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="18" slack="1"/>
<pin id="834" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="layer1_out_31_V "/>
</bind>
</comp>

<comp id="837" class="1005" name="logits2_0_V_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="18" slack="1"/>
<pin id="839" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="logits2_0_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="28" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="28" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="54" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="56" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="58" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="60" pin="2"/><net_sink comp="143" pin=1"/></net>

<net id="158"><net_src comp="66" pin="2"/><net_sink comp="143" pin=2"/></net>

<net id="159"><net_src comp="72" pin="2"/><net_sink comp="143" pin=3"/></net>

<net id="160"><net_src comp="78" pin="2"/><net_sink comp="143" pin=4"/></net>

<net id="161"><net_src comp="84" pin="2"/><net_sink comp="143" pin=5"/></net>

<net id="162"><net_src comp="90" pin="2"/><net_sink comp="143" pin=6"/></net>

<net id="163"><net_src comp="96" pin="2"/><net_sink comp="143" pin=7"/></net>

<net id="164"><net_src comp="102" pin="2"/><net_sink comp="143" pin=8"/></net>

<net id="165"><net_src comp="108" pin="2"/><net_sink comp="143" pin=9"/></net>

<net id="166"><net_src comp="114" pin="2"/><net_sink comp="143" pin=10"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="26" pin="0"/><net_sink comp="239" pin=2"/></net>

<net id="249"><net_src comp="143" pin="11"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="143" pin="11"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="143" pin="11"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="143" pin="11"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="143" pin="11"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="143" pin="11"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="143" pin="11"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="143" pin="11"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="143" pin="11"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="143" pin="11"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="143" pin="11"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="143" pin="11"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="143" pin="11"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="143" pin="11"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="143" pin="11"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="143" pin="11"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="143" pin="11"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="143" pin="11"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="143" pin="11"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="143" pin="11"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="143" pin="11"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="143" pin="11"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="143" pin="11"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="143" pin="11"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="143" pin="11"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="143" pin="11"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="143" pin="11"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="143" pin="11"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="143" pin="11"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="143" pin="11"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="143" pin="11"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="143" pin="11"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="203" pin="33"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="203" pin="33"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="203" pin="33"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="203" pin="33"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="203" pin="33"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="203" pin="33"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="203" pin="33"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="203" pin="33"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="203" pin="33"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="203" pin="33"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="203" pin="33"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="203" pin="33"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="203" pin="33"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="203" pin="33"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="203" pin="33"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="203" pin="33"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="203" pin="33"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="203" pin="33"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="203" pin="33"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="203" pin="33"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="203" pin="33"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="203" pin="33"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="203" pin="33"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="203" pin="33"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="203" pin="33"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="203" pin="33"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="203" pin="33"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="203" pin="33"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="203" pin="33"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="203" pin="33"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="203" pin="33"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="203" pin="33"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="239" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="510"><net_src comp="102" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="143" pin=8"/></net>

<net id="515"><net_src comp="108" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="143" pin=9"/></net>

<net id="520"><net_src comp="246" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="525"><net_src comp="250" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="530"><net_src comp="254" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="535"><net_src comp="258" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="540"><net_src comp="262" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="203" pin=5"/></net>

<net id="545"><net_src comp="266" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="550"><net_src comp="270" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="203" pin=7"/></net>

<net id="555"><net_src comp="274" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="203" pin=8"/></net>

<net id="560"><net_src comp="278" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="203" pin=9"/></net>

<net id="565"><net_src comp="282" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="203" pin=10"/></net>

<net id="570"><net_src comp="286" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="203" pin=11"/></net>

<net id="575"><net_src comp="290" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="203" pin=12"/></net>

<net id="580"><net_src comp="294" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="203" pin=13"/></net>

<net id="585"><net_src comp="298" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="203" pin=14"/></net>

<net id="590"><net_src comp="302" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="203" pin=15"/></net>

<net id="595"><net_src comp="306" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="203" pin=16"/></net>

<net id="600"><net_src comp="310" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="203" pin=17"/></net>

<net id="605"><net_src comp="314" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="203" pin=18"/></net>

<net id="610"><net_src comp="318" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="203" pin=19"/></net>

<net id="615"><net_src comp="322" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="203" pin=20"/></net>

<net id="620"><net_src comp="326" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="203" pin=21"/></net>

<net id="625"><net_src comp="330" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="203" pin=22"/></net>

<net id="630"><net_src comp="334" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="203" pin=23"/></net>

<net id="635"><net_src comp="338" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="203" pin=24"/></net>

<net id="640"><net_src comp="342" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="203" pin=25"/></net>

<net id="645"><net_src comp="346" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="203" pin=26"/></net>

<net id="650"><net_src comp="350" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="203" pin=27"/></net>

<net id="655"><net_src comp="354" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="203" pin=28"/></net>

<net id="660"><net_src comp="358" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="203" pin=29"/></net>

<net id="665"><net_src comp="362" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="203" pin=30"/></net>

<net id="670"><net_src comp="366" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="203" pin=31"/></net>

<net id="675"><net_src comp="370" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="203" pin=32"/></net>

<net id="680"><net_src comp="374" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="685"><net_src comp="378" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="690"><net_src comp="382" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="695"><net_src comp="386" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="167" pin=4"/></net>

<net id="700"><net_src comp="390" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="167" pin=5"/></net>

<net id="705"><net_src comp="394" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="167" pin=6"/></net>

<net id="710"><net_src comp="398" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="167" pin=7"/></net>

<net id="715"><net_src comp="402" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="167" pin=8"/></net>

<net id="720"><net_src comp="406" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="167" pin=9"/></net>

<net id="725"><net_src comp="410" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="167" pin=10"/></net>

<net id="730"><net_src comp="414" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="167" pin=11"/></net>

<net id="735"><net_src comp="418" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="167" pin=12"/></net>

<net id="740"><net_src comp="422" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="167" pin=13"/></net>

<net id="745"><net_src comp="426" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="167" pin=14"/></net>

<net id="750"><net_src comp="430" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="167" pin=15"/></net>

<net id="755"><net_src comp="434" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="167" pin=16"/></net>

<net id="760"><net_src comp="438" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="167" pin=17"/></net>

<net id="765"><net_src comp="442" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="167" pin=18"/></net>

<net id="770"><net_src comp="446" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="167" pin=19"/></net>

<net id="775"><net_src comp="450" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="167" pin=20"/></net>

<net id="780"><net_src comp="454" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="167" pin=21"/></net>

<net id="785"><net_src comp="458" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="167" pin=22"/></net>

<net id="790"><net_src comp="462" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="167" pin=23"/></net>

<net id="795"><net_src comp="466" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="167" pin=24"/></net>

<net id="800"><net_src comp="470" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="167" pin=25"/></net>

<net id="805"><net_src comp="474" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="167" pin=26"/></net>

<net id="810"><net_src comp="478" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="167" pin=27"/></net>

<net id="815"><net_src comp="482" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="167" pin=28"/></net>

<net id="820"><net_src comp="486" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="167" pin=29"/></net>

<net id="825"><net_src comp="490" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="167" pin=30"/></net>

<net id="830"><net_src comp="494" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="167" pin=31"/></net>

<net id="835"><net_src comp="498" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="167" pin=32"/></net>

<net id="840"><net_src comp="167" pin="33"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="239" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_0_V | {15 }
	Port: const_size_in | {15 }
	Port: const_size_out | {15 }
 - Input state : 
	Port: myproject : data_0_V | {1 }
	Port: myproject : data_1_V | {1 }
	Port: myproject : data_2_V | {1 }
	Port: myproject : data_3_V | {1 }
	Port: myproject : data_4_V | {1 }
	Port: myproject : data_5_V | {1 }
	Port: myproject : data_6_V | {1 }
	Port: myproject : data_7_V | {1 }
	Port: myproject : data_8_V | {1 }
	Port: myproject : data_9_V | {1 }
	Port: myproject : sigmoid_table2 | {14 15 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		logits1_0_V : 1
		logits1_1_V : 1
		logits1_2_V : 1
		logits1_3_V : 1
		logits1_4_V : 1
		logits1_5_V : 1
		logits1_6_V : 1
		logits1_7_V : 1
		logits1_8_V : 1
		logits1_9_V : 1
		logits1_10_V : 1
		logits1_11_V : 1
		logits1_12_V : 1
		logits1_13_V : 1
		logits1_14_V : 1
		logits1_15_V : 1
		logits1_16_V : 1
		logits1_17_V : 1
		logits1_18_V : 1
		logits1_19_V : 1
		logits1_20_V : 1
		logits1_21_V : 1
		logits1_22_V : 1
		logits1_23_V : 1
		logits1_24_V : 1
		logits1_25_V : 1
		logits1_26_V : 1
		logits1_27_V : 1
		logits1_28_V : 1
		logits1_29_V : 1
		logits1_30_V : 1
		logits1_31_V : 1
	State 6
		layer1_out_0_V : 1
		layer1_out_1_V : 1
		layer1_out_2_V : 1
		layer1_out_3_V : 1
		layer1_out_4_V : 1
		layer1_out_5_V : 1
		layer1_out_6_V : 1
		layer1_out_7_V : 1
		layer1_out_8_V : 1
		layer1_out_9_V : 1
		layer1_out_10_V : 1
		layer1_out_11_V : 1
		layer1_out_12_V : 1
		layer1_out_13_V : 1
		layer1_out_14_V : 1
		layer1_out_15_V : 1
		layer1_out_16_V : 1
		layer1_out_17_V : 1
		layer1_out_18_V : 1
		layer1_out_19_V : 1
		layer1_out_20_V : 1
		layer1_out_21_V : 1
		layer1_out_22_V : 1
		layer1_out_23_V : 1
		layer1_out_24_V : 1
		layer1_out_25_V : 1
		layer1_out_26_V : 1
		layer1_out_27_V : 1
		layer1_out_28_V : 1
		layer1_out_29_V : 1
		layer1_out_30_V : 1
		layer1_out_31_V : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		p_trunc_ext : 1
		StgValue_123 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          | grp_compute_layer_0_0_0_s_fu_143 |    84   |  115.96 |   3550  |   4085  |
|   call   | grp_compute_layer_0_0_0_1_fu_167 |    16   |  20.516 |   1195  |   847   |
|          |       call_ret2_relu_fu_203      |    0    |    0    |    0    |   768   |
|          |        grp_sigmoid_fu_239        |    0    |  0.892  |    24   |   113   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |     data_0_V_read_read_fu_60     |    0    |    0    |    0    |    0    |
|          |     data_1_V_read_read_fu_66     |    0    |    0    |    0    |    0    |
|          |     data_2_V_read_read_fu_72     |    0    |    0    |    0    |    0    |
|          |     data_3_V_read_read_fu_78     |    0    |    0    |    0    |    0    |
|   read   |     data_4_V_read_read_fu_84     |    0    |    0    |    0    |    0    |
|          |     data_5_V_read_read_fu_90     |    0    |    0    |    0    |    0    |
|          |     data_6_V_read_read_fu_96     |    0    |    0    |    0    |    0    |
|          |     data_7_V_read_read_fu_102    |    0    |    0    |    0    |    0    |
|          |     data_8_V_read_read_fu_108    |    0    |    0    |    0    |    0    |
|          |     data_9_V_read_read_fu_114    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |     StgValue_119_write_fu_120    |    0    |    0    |    0    |    0    |
|   write  |     StgValue_120_write_fu_128    |    0    |    0    |    0    |    0    |
|          |     StgValue_123_write_fu_136    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        logits1_0_V_fu_246        |    0    |    0    |    0    |    0    |
|          |        logits1_1_V_fu_250        |    0    |    0    |    0    |    0    |
|          |        logits1_2_V_fu_254        |    0    |    0    |    0    |    0    |
|          |        logits1_3_V_fu_258        |    0    |    0    |    0    |    0    |
|          |        logits1_4_V_fu_262        |    0    |    0    |    0    |    0    |
|          |        logits1_5_V_fu_266        |    0    |    0    |    0    |    0    |
|          |        logits1_6_V_fu_270        |    0    |    0    |    0    |    0    |
|          |        logits1_7_V_fu_274        |    0    |    0    |    0    |    0    |
|          |        logits1_8_V_fu_278        |    0    |    0    |    0    |    0    |
|          |        logits1_9_V_fu_282        |    0    |    0    |    0    |    0    |
|          |        logits1_10_V_fu_286       |    0    |    0    |    0    |    0    |
|          |        logits1_11_V_fu_290       |    0    |    0    |    0    |    0    |
|          |        logits1_12_V_fu_294       |    0    |    0    |    0    |    0    |
|          |        logits1_13_V_fu_298       |    0    |    0    |    0    |    0    |
|          |        logits1_14_V_fu_302       |    0    |    0    |    0    |    0    |
|          |        logits1_15_V_fu_306       |    0    |    0    |    0    |    0    |
|          |        logits1_16_V_fu_310       |    0    |    0    |    0    |    0    |
|          |        logits1_17_V_fu_314       |    0    |    0    |    0    |    0    |
|          |        logits1_18_V_fu_318       |    0    |    0    |    0    |    0    |
|          |        logits1_19_V_fu_322       |    0    |    0    |    0    |    0    |
|          |        logits1_20_V_fu_326       |    0    |    0    |    0    |    0    |
|          |        logits1_21_V_fu_330       |    0    |    0    |    0    |    0    |
|          |        logits1_22_V_fu_334       |    0    |    0    |    0    |    0    |
|          |        logits1_23_V_fu_338       |    0    |    0    |    0    |    0    |
|          |        logits1_24_V_fu_342       |    0    |    0    |    0    |    0    |
|          |        logits1_25_V_fu_346       |    0    |    0    |    0    |    0    |
|          |        logits1_26_V_fu_350       |    0    |    0    |    0    |    0    |
|          |        logits1_27_V_fu_354       |    0    |    0    |    0    |    0    |
|          |        logits1_28_V_fu_358       |    0    |    0    |    0    |    0    |
|          |        logits1_29_V_fu_362       |    0    |    0    |    0    |    0    |
|          |        logits1_30_V_fu_366       |    0    |    0    |    0    |    0    |
|extractvalue|        logits1_31_V_fu_370       |    0    |    0    |    0    |    0    |
|          |       layer1_out_0_V_fu_374      |    0    |    0    |    0    |    0    |
|          |       layer1_out_1_V_fu_378      |    0    |    0    |    0    |    0    |
|          |       layer1_out_2_V_fu_382      |    0    |    0    |    0    |    0    |
|          |       layer1_out_3_V_fu_386      |    0    |    0    |    0    |    0    |
|          |       layer1_out_4_V_fu_390      |    0    |    0    |    0    |    0    |
|          |       layer1_out_5_V_fu_394      |    0    |    0    |    0    |    0    |
|          |       layer1_out_6_V_fu_398      |    0    |    0    |    0    |    0    |
|          |       layer1_out_7_V_fu_402      |    0    |    0    |    0    |    0    |
|          |       layer1_out_8_V_fu_406      |    0    |    0    |    0    |    0    |
|          |       layer1_out_9_V_fu_410      |    0    |    0    |    0    |    0    |
|          |      layer1_out_10_V_fu_414      |    0    |    0    |    0    |    0    |
|          |      layer1_out_11_V_fu_418      |    0    |    0    |    0    |    0    |
|          |      layer1_out_12_V_fu_422      |    0    |    0    |    0    |    0    |
|          |      layer1_out_13_V_fu_426      |    0    |    0    |    0    |    0    |
|          |      layer1_out_14_V_fu_430      |    0    |    0    |    0    |    0    |
|          |      layer1_out_15_V_fu_434      |    0    |    0    |    0    |    0    |
|          |      layer1_out_16_V_fu_438      |    0    |    0    |    0    |    0    |
|          |      layer1_out_17_V_fu_442      |    0    |    0    |    0    |    0    |
|          |      layer1_out_18_V_fu_446      |    0    |    0    |    0    |    0    |
|          |      layer1_out_19_V_fu_450      |    0    |    0    |    0    |    0    |
|          |      layer1_out_20_V_fu_454      |    0    |    0    |    0    |    0    |
|          |      layer1_out_21_V_fu_458      |    0    |    0    |    0    |    0    |
|          |      layer1_out_22_V_fu_462      |    0    |    0    |    0    |    0    |
|          |      layer1_out_23_V_fu_466      |    0    |    0    |    0    |    0    |
|          |      layer1_out_24_V_fu_470      |    0    |    0    |    0    |    0    |
|          |      layer1_out_25_V_fu_474      |    0    |    0    |    0    |    0    |
|          |      layer1_out_26_V_fu_478      |    0    |    0    |    0    |    0    |
|          |      layer1_out_27_V_fu_482      |    0    |    0    |    0    |    0    |
|          |      layer1_out_28_V_fu_486      |    0    |    0    |    0    |    0    |
|          |      layer1_out_29_V_fu_490      |    0    |    0    |    0    |    0    |
|          |      layer1_out_30_V_fu_494      |    0    |    0    |    0    |    0    |
|          |      layer1_out_31_V_fu_498      |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   zext   |        p_trunc_ext_fu_502        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |   100   | 137.368 |   4769  |   5813  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|sigmoid_table2|    1   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    1   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| data_7_V_read_reg_507 |   18   |
| data_8_V_read_reg_512 |   18   |
| layer1_out_0_V_reg_677|   18   |
|layer1_out_10_V_reg_727|   18   |
|layer1_out_11_V_reg_732|   18   |
|layer1_out_12_V_reg_737|   18   |
|layer1_out_13_V_reg_742|   18   |
|layer1_out_14_V_reg_747|   18   |
|layer1_out_15_V_reg_752|   18   |
|layer1_out_16_V_reg_757|   18   |
|layer1_out_17_V_reg_762|   18   |
|layer1_out_18_V_reg_767|   18   |
|layer1_out_19_V_reg_772|   18   |
| layer1_out_1_V_reg_682|   18   |
|layer1_out_20_V_reg_777|   18   |
|layer1_out_21_V_reg_782|   18   |
|layer1_out_22_V_reg_787|   18   |
|layer1_out_23_V_reg_792|   18   |
|layer1_out_24_V_reg_797|   18   |
|layer1_out_25_V_reg_802|   18   |
|layer1_out_26_V_reg_807|   18   |
|layer1_out_27_V_reg_812|   18   |
|layer1_out_28_V_reg_817|   18   |
|layer1_out_29_V_reg_822|   18   |
| layer1_out_2_V_reg_687|   18   |
|layer1_out_30_V_reg_827|   18   |
|layer1_out_31_V_reg_832|   18   |
| layer1_out_3_V_reg_692|   18   |
| layer1_out_4_V_reg_697|   18   |
| layer1_out_5_V_reg_702|   18   |
| layer1_out_6_V_reg_707|   18   |
| layer1_out_7_V_reg_712|   18   |
| layer1_out_8_V_reg_717|   18   |
| layer1_out_9_V_reg_722|   18   |
|  logits1_0_V_reg_517  |   18   |
|  logits1_10_V_reg_567 |   18   |
|  logits1_11_V_reg_572 |   18   |
|  logits1_12_V_reg_577 |   18   |
|  logits1_13_V_reg_582 |   18   |
|  logits1_14_V_reg_587 |   18   |
|  logits1_15_V_reg_592 |   18   |
|  logits1_16_V_reg_597 |   18   |
|  logits1_17_V_reg_602 |   18   |
|  logits1_18_V_reg_607 |   18   |
|  logits1_19_V_reg_612 |   18   |
|  logits1_1_V_reg_522  |   18   |
|  logits1_20_V_reg_617 |   18   |
|  logits1_21_V_reg_622 |   18   |
|  logits1_22_V_reg_627 |   18   |
|  logits1_23_V_reg_632 |   18   |
|  logits1_24_V_reg_637 |   18   |
|  logits1_25_V_reg_642 |   18   |
|  logits1_26_V_reg_647 |   18   |
|  logits1_27_V_reg_652 |   18   |
|  logits1_28_V_reg_657 |   18   |
|  logits1_29_V_reg_662 |   18   |
|  logits1_2_V_reg_527  |   18   |
|  logits1_30_V_reg_667 |   18   |
|  logits1_31_V_reg_672 |   18   |
|  logits1_3_V_reg_532  |   18   |
|  logits1_4_V_reg_537  |   18   |
|  logits1_5_V_reg_542  |   18   |
|  logits1_6_V_reg_547  |   18   |
|  logits1_7_V_reg_552  |   18   |
|  logits1_8_V_reg_557  |   18   |
|  logits1_9_V_reg_562  |   18   |
|  logits2_0_V_reg_837  |   18   |
+-----------------------+--------+
|         Total         |  1206  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_compute_layer_0_0_0_s_fu_143 |  p8  |   2  |  18  |   36   ||    18   |
| grp_compute_layer_0_0_0_s_fu_143 |  p9  |   2  |  18  |   36   ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   72   ||  1.784  ||    36   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   100  |   137  |  4769  |  5813  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |    -   |  1206  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |   100  |   139  |  5975  |  5849  |
+-----------+--------+--------+--------+--------+--------+
