LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY regD IS
	GENERIC(	N	: INTEGER := 8);
	PORT(	clk		: IN STD_LOGIC;
			loadreg	: IN STD_LOGIC;
			count		: IN STD_LOGIC;
			valueD	: OUT STD_LOGIC_VECTOR ((N/2)-1 DOWNTO 0)
	);
END regD;

ARCHITECTURE mixed OF regD IS

SIGNAL int_valueD	: STD_LOGIC_VECTOR ((N/2)-1 DOWNTO 0);

BEGIN
	
	PROCESS(clk, loadreg, count)
	BEGIN
		IF RISING_EDGE(clk) THEN
			IF loadreg='1' THEN
				int_valueD <= (OTHERS => '1');
				
			ELSIF count='1' AND int_valueD > 2 THEN
				int_valueD((N/2)-2 DOWNTO 0) <= int_valueD((N/2)-1 DOWNTO 1);
				int_valueD((N/2)-1) <= '0';
			END IF;
		END IF;
	END PROCESS;
	
	valueD <= int_valueD;

END mixed;