--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X37Y125.C5 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X36Y125.A6 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X22Y125.B6 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X37Y127.D6 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X22Y110.C1 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X22Y107.A4 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X22Y110.A2 !
 ! Core0/Hazard_inv                  SLICE_X45Y110.C   SLICE_X23Y118.A1 !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 130561110 paths analyzed, 4999 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   9.298ns.
--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_4 (SLICE_X61Y96.A4), 121841 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.298ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_4 (FF)
  Data Path Delay:      9.171ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X23Y120.C6     net (fanout=280)      0.756   Core0/ID_OpA<1>
    SLICE_X23Y120.C      Tilo                  0.043   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.D2     net (fanout=1)        0.539   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.CMUX   Topdc                 0.237   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y119.A5     net (fanout=1)        0.389   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y119.A      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/uRF/AIsInValid1
    SLICE_X45Y110.C5     net (fanout=2)        0.603   Core0/RF_InValidA
    SLICE_X45Y110.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<26>
                                                       Core0/Hazard
    SLICE_X37Y123.D6     net (fanout=60)       0.780   Core0/Hazard_inv
    SLICE_X37Y123.D      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<22>
                                                       Core0/uDecoder/Mmux_I151
    SLICE_X45Y112.C4     net (fanout=320)      0.847   Core0/ID_OpD<1>
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y105.A6     net (fanout=15)       0.243   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y105.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X52Y103.A5     net (fanout=1)        0.340   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X52Y103.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.AMUX   Tcina                 0.198   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y96.A4      net (fanout=1)        0.736   Core0/ID_NextPC<4>
    SLICE_X61Y96.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<5>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT111
                                                       Core0/REG_PC[15]_dff_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.171ns (2.890ns logic, 6.281ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.295ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_4 (FF)
  Data Path Delay:      9.168ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X23Y120.C6     net (fanout=280)      0.756   Core0/ID_OpA<1>
    SLICE_X23Y120.C      Tilo                  0.043   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.D2     net (fanout=1)        0.539   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.CMUX   Topdc                 0.237   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y119.A5     net (fanout=1)        0.389   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y119.A      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/uRF/AIsInValid1
    SLICE_X45Y110.C5     net (fanout=2)        0.603   Core0/RF_InValidA
    SLICE_X45Y110.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<26>
                                                       Core0/Hazard
    SLICE_X37Y123.D6     net (fanout=60)       0.780   Core0/Hazard_inv
    SLICE_X37Y123.D      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<22>
                                                       Core0/uDecoder/Mmux_I151
    SLICE_X45Y112.C4     net (fanout=320)      0.847   Core0/ID_OpD<1>
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X48Y104.D6     net (fanout=15)       0.269   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X48Y104.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<3>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X52Y103.D6     net (fanout=1)        0.377   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X52Y103.COUT   Topcyd                0.236   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.AMUX   Tcina                 0.198   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y96.A4      net (fanout=1)        0.736   Core0/ID_NextPC<4>
    SLICE_X61Y96.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<5>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT111
                                                       Core0/REG_PC[15]_dff_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.168ns (2.824ns logic, 6.344ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.281ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_4 (FF)
  Data Path Delay:      9.154ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X27Y151.A6     net (fanout=280)      1.408   Core0/ID_OpA<1>
    SLICE_X27Y151.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_954
                                                       Core0/uRF/Mmux_DoutA_954
    SLICE_X27Y150.C2     net (fanout=1)        0.513   Core0/uRF/Mmux_DoutA_954
    SLICE_X27Y150.CMUX   Tilo                  0.244   Core0/uRF/RegisterTable_9<13>
                                                       Core0/uRF/Mmux_DoutA_318
                                                       Core0/uRF/Mmux_DoutA_2_f7_17
    SLICE_X37Y140.A6     net (fanout=2)        0.684   Core0/ID_RegDA<26>
    SLICE_X37Y140.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ5
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X37Y127.B3     net (fanout=1)        0.623   Core0/uBranchCTRL/FlagZ5
    SLICE_X37Y127.B      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<20>
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X45Y112.C6     net (fanout=1)        0.705   Core0/uBranchCTRL/FlagZ
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y105.A6     net (fanout=15)       0.243   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y105.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X52Y103.A5     net (fanout=1)        0.340   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X52Y103.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.AMUX   Tcina                 0.198   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y96.A4      net (fanout=1)        0.736   Core0/ID_NextPC<4>
    SLICE_X61Y96.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<5>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT111
                                                       Core0/REG_PC[15]_dff_2_4
    -------------------------------------------------  ---------------------------
    Total                                      9.154ns (2.854ns logic, 6.300ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_5 (SLICE_X61Y96.B6), 147599 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.221ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_5 (FF)
  Data Path Delay:      9.094ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X23Y120.C6     net (fanout=280)      0.756   Core0/ID_OpA<1>
    SLICE_X23Y120.C      Tilo                  0.043   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.D2     net (fanout=1)        0.539   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.CMUX   Topdc                 0.237   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y119.A5     net (fanout=1)        0.389   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y119.A      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/uRF/AIsInValid1
    SLICE_X45Y110.C5     net (fanout=2)        0.603   Core0/RF_InValidA
    SLICE_X45Y110.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<26>
                                                       Core0/Hazard
    SLICE_X37Y123.D6     net (fanout=60)       0.780   Core0/Hazard_inv
    SLICE_X37Y123.D      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<22>
                                                       Core0/uDecoder/Mmux_I151
    SLICE_X45Y112.C4     net (fanout=320)      0.847   Core0/ID_OpD<1>
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y105.A6     net (fanout=15)       0.243   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y105.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X52Y103.A5     net (fanout=1)        0.340   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X52Y103.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.BMUX   Tcinb                 0.253   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y96.B6      net (fanout=1)        0.603   Core0/ID_NextPC<5>
    SLICE_X61Y96.CLK     Tas                   0.010   Core0/REG_PC[15]_dff_2<5>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT121
                                                       Core0/REG_PC[15]_dff_2_5
    -------------------------------------------------  ---------------------------
    Total                                      9.094ns (2.946ns logic, 6.148ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.218ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_5 (FF)
  Data Path Delay:      9.091ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X23Y120.C6     net (fanout=280)      0.756   Core0/ID_OpA<1>
    SLICE_X23Y120.C      Tilo                  0.043   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.D2     net (fanout=1)        0.539   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.CMUX   Topdc                 0.237   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y119.A5     net (fanout=1)        0.389   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y119.A      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/uRF/AIsInValid1
    SLICE_X45Y110.C5     net (fanout=2)        0.603   Core0/RF_InValidA
    SLICE_X45Y110.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<26>
                                                       Core0/Hazard
    SLICE_X37Y123.D6     net (fanout=60)       0.780   Core0/Hazard_inv
    SLICE_X37Y123.D      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<22>
                                                       Core0/uDecoder/Mmux_I151
    SLICE_X45Y112.C4     net (fanout=320)      0.847   Core0/ID_OpD<1>
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X48Y104.D6     net (fanout=15)       0.269   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X48Y104.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<3>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X52Y103.D6     net (fanout=1)        0.377   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X52Y103.COUT   Topcyd                0.236   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.BMUX   Tcinb                 0.253   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y96.B6      net (fanout=1)        0.603   Core0/ID_NextPC<5>
    SLICE_X61Y96.CLK     Tas                   0.010   Core0/REG_PC[15]_dff_2<5>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT121
                                                       Core0/REG_PC[15]_dff_2_5
    -------------------------------------------------  ---------------------------
    Total                                      9.091ns (2.880ns logic, 6.211ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.204ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_5 (FF)
  Data Path Delay:      9.077ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X27Y151.A6     net (fanout=280)      1.408   Core0/ID_OpA<1>
    SLICE_X27Y151.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_954
                                                       Core0/uRF/Mmux_DoutA_954
    SLICE_X27Y150.C2     net (fanout=1)        0.513   Core0/uRF/Mmux_DoutA_954
    SLICE_X27Y150.CMUX   Tilo                  0.244   Core0/uRF/RegisterTable_9<13>
                                                       Core0/uRF/Mmux_DoutA_318
                                                       Core0/uRF/Mmux_DoutA_2_f7_17
    SLICE_X37Y140.A6     net (fanout=2)        0.684   Core0/ID_RegDA<26>
    SLICE_X37Y140.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ5
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X37Y127.B3     net (fanout=1)        0.623   Core0/uBranchCTRL/FlagZ5
    SLICE_X37Y127.B      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<20>
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X45Y112.C6     net (fanout=1)        0.705   Core0/uBranchCTRL/FlagZ
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y105.A6     net (fanout=15)       0.243   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y105.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X52Y103.A5     net (fanout=1)        0.340   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X52Y103.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.BMUX   Tcinb                 0.253   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y96.B6      net (fanout=1)        0.603   Core0/ID_NextPC<5>
    SLICE_X61Y96.CLK     Tas                   0.010   Core0/REG_PC[15]_dff_2<5>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT121
                                                       Core0/REG_PC[15]_dff_2_5
    -------------------------------------------------  ---------------------------
    Total                                      9.077ns (2.910ns logic, 6.167ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_2_6 (SLICE_X61Y95.C5), 173358 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.209ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_6 (FF)
  Data Path Delay:      9.082ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X23Y120.C6     net (fanout=280)      0.756   Core0/ID_OpA<1>
    SLICE_X23Y120.C      Tilo                  0.043   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.D2     net (fanout=1)        0.539   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.CMUX   Topdc                 0.237   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y119.A5     net (fanout=1)        0.389   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y119.A      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/uRF/AIsInValid1
    SLICE_X45Y110.C5     net (fanout=2)        0.603   Core0/RF_InValidA
    SLICE_X45Y110.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<26>
                                                       Core0/Hazard
    SLICE_X37Y123.D6     net (fanout=60)       0.780   Core0/Hazard_inv
    SLICE_X37Y123.D      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<22>
                                                       Core0/uDecoder/Mmux_I151
    SLICE_X45Y112.C4     net (fanout=320)      0.847   Core0/ID_OpD<1>
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y105.A6     net (fanout=15)       0.243   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y105.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X52Y103.A5     net (fanout=1)        0.340   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X52Y103.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CMUX   Tcinc                 0.198   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y95.C5      net (fanout=1)        0.647   Core0/ID_NextPC<6>
    SLICE_X61Y95.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT131
                                                       Core0/REG_PC[15]_dff_2_6
    -------------------------------------------------  ---------------------------
    Total                                      9.082ns (2.890ns logic, 6.192ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.206ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_6 (FF)
  Data Path Delay:      9.079ns (Levels of Logic = 12)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X23Y120.C6     net (fanout=280)      0.756   Core0/ID_OpA<1>
    SLICE_X23Y120.C      Tilo                  0.043   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_81
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.D2     net (fanout=1)        0.539   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_10
    SLICE_X22Y119.CMUX   Topdc                 0.237   Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_7
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_4
                                                       Core0/uRF/Mmux_OpA[4]_memTable[31]_Mux_36_o_2_f7
    SLICE_X36Y119.A5     net (fanout=1)        0.389   Core0/uRF/OpA[4]_memTable[31]_Mux_36_o
    SLICE_X36Y119.A      Tilo                  0.043   Core0/uRF/RegisterTable_12<15>
                                                       Core0/uRF/AIsInValid1
    SLICE_X45Y110.C5     net (fanout=2)        0.603   Core0/RF_InValidA
    SLICE_X45Y110.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<26>
                                                       Core0/Hazard
    SLICE_X37Y123.D6     net (fanout=60)       0.780   Core0/Hazard_inv
    SLICE_X37Y123.D      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<22>
                                                       Core0/uDecoder/Mmux_I151
    SLICE_X45Y112.C4     net (fanout=320)      0.847   Core0/ID_OpD<1>
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X48Y104.D6     net (fanout=15)       0.269   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X48Y104.D      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<3>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement20
    SLICE_X52Y103.D6     net (fanout=1)        0.377   Core0/uBranchCTRL/PCIncrement<3>
    SLICE_X52Y103.COUT   Topcyd                0.236   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CMUX   Tcinc                 0.198   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y95.C5      net (fanout=1)        0.647   Core0/ID_NextPC<6>
    SLICE_X61Y95.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT131
                                                       Core0/REG_PC[15]_dff_2_6
    -------------------------------------------------  ---------------------------
    Total                                      9.079ns (2.824ns logic, 6.255ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.192ns (data path - clock path skew + uncertainty)
  Source:               CoreMem0/Mram_RAM9 (RAM)
  Destination:          Core0/REG_PC[15]_dff_2_6 (FF)
  Data Path Delay:      9.065ns (Levels of Logic = 11)
  Clock Path Skew:      -0.092ns (1.143 - 1.235)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM9 to Core0/REG_PC[15]_dff_2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y25.DOBDO1  Trcko_DOB             1.800   CoreMem0/Mram_RAM9
                                                       CoreMem0/Mram_RAM9
    SLICE_X36Y125.A5     net (fanout=1)        0.634   I<17>
    SLICE_X36Y125.A      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<17>
                                                       Core0/uDecoder/Mmux_I91
    SLICE_X27Y151.A6     net (fanout=280)      1.408   Core0/ID_OpA<1>
    SLICE_X27Y151.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_954
                                                       Core0/uRF/Mmux_DoutA_954
    SLICE_X27Y150.C2     net (fanout=1)        0.513   Core0/uRF/Mmux_DoutA_954
    SLICE_X27Y150.CMUX   Tilo                  0.244   Core0/uRF/RegisterTable_9<13>
                                                       Core0/uRF/Mmux_DoutA_318
                                                       Core0/uRF/Mmux_DoutA_2_f7_17
    SLICE_X37Y140.A6     net (fanout=2)        0.684   Core0/ID_RegDA<26>
    SLICE_X37Y140.A      Tilo                  0.043   Core0/uBranchCTRL/FlagZ5
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X37Y127.B3     net (fanout=1)        0.623   Core0/uBranchCTRL/FlagZ5
    SLICE_X37Y127.B      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<20>
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X45Y112.C6     net (fanout=1)        0.705   Core0/uBranchCTRL/FlagZ
    SLICE_X45Y112.C      Tilo                  0.043   Core0/uDecoder/REG_I[31]_dff_1<21>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement182_SW0
    SLICE_X49Y106.B6     net (fanout=2)        0.414   N333
    SLICE_X49Y106.B      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<12>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X49Y105.A6     net (fanout=15)       0.243   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X49Y105.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<8>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement2
    SLICE_X52Y103.A5     net (fanout=1)        0.340   Core0/uBranchCTRL/PCIncrement<0>
    SLICE_X52Y103.COUT   Topcya                0.302   Core0/REG_PC[15]_dff_4<3>
                                                       Core0/uBranchCTRL/Madd_NextPC_lut<0>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_NextPC_cy<3>
    SLICE_X52Y104.CMUX   Tcinc                 0.198   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/uBranchCTRL/Madd_NextPC_cy<7>
    SLICE_X61Y95.C5      net (fanout=1)        0.647   Core0/ID_NextPC<6>
    SLICE_X61Y95.CLK     Tas                   0.009   Core0/REG_PC[15]_dff_2<7>
                                                       Core0/Mmux_REG_PC[15]_ID_NextPC[15]_mux_1_OUT131
                                                       Core0/REG_PC[15]_dff_2_6
    -------------------------------------------------  ---------------------------
    Total                                      9.065ns (2.854ns logic, 6.211ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_0_7 (SLICE_X53Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.007ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_4_7 (FF)
  Destination:          Core0/REG_PC[15]_dff_0_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.224ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.744 - 0.527)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_4_7 to Core0/REG_PC[15]_dff_0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.DQ     Tcko                  0.100   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/REG_PC[15]_dff_4_7
    SLICE_X53Y99.DX      net (fanout=1)        0.173   Core0/REG_PC[15]_dff_4<7>
    SLICE_X53Y99.CLK     Tckdi       (-Th)     0.049   Core0/REG_PC[15]_dff_0<7>
                                                       Core0/REG_PC[15]_dff_0_7
    -------------------------------------------------  ---------------------------
    Total                                      0.224ns (0.051ns logic, 0.173ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point Core0/REG_PC[15]_dff_0_4 (SLICE_X53Y99.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_4_4 (FF)
  Destination:          Core0/REG_PC[15]_dff_0_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.217ns (0.744 - 0.527)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_4_4 to Core0/REG_PC[15]_dff_0_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y104.AQ     Tcko                  0.100   Core0/REG_PC[15]_dff_4<7>
                                                       Core0/REG_PC[15]_dff_4_4
    SLICE_X53Y99.AX      net (fanout=1)        0.172   Core0/REG_PC[15]_dff_4<4>
    SLICE_X53Y99.CLK     Tckdi       (-Th)     0.047   Core0/REG_PC[15]_dff_0<7>
                                                       Core0/REG_PC[15]_dff_0_4
    -------------------------------------------------  ---------------------------
    Total                                      0.225ns (0.053ns logic, 0.172ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X2Y19.ADDRBWRADDRL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/REG_PC[15]_dff_2_8 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.245ns (0.772 - 0.527)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/REG_PC[15]_dff_2_8 to CoreMem0/Mram_RAM14
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X53Y104.AQ           Tcko                  0.100   Core0/REG_PC[15]_dff_2<3>
                                                             Core0/REG_PC[15]_dff_2_8
    RAMB36_X2Y19.ADDRBWRADDRL7 net (fanout=35)       0.337   Core0/REG_PC[15]_dff_2<8>
    RAMB36_X2Y19.CLKBWRCLKL    Trckc_ADDRB (-Th)     0.183   CoreMem0/Mram_RAM14
                                                             CoreMem0/Mram_RAM14
    -------------------------------------------------------  ---------------------------
    Total                                            0.254ns (-0.083ns logic, 0.337ns route)
                                                             (-32.7% logic, 132.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 1418 paths analyzed, 1418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   7.294ns.
--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_25_14 (SLICE_X44Y78.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   7.294ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/MEM_ExResult[31]_dff_25_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      10.902ns (Levels of Logic = 1)
  Clock Path Delay:     3.633ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/MEM_ExResult[31]_dff_25_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y78.SR      net (fanout=489)      9.978   reset_IBUF
    SLICE_X44Y78.CLK     Trck                  0.154   Core0/MEM_ExResult[31]_dff_25<15>
                                                       Core0/MEM_ExResult[31]_dff_25_14
    -------------------------------------------------  ---------------------------
    Total                                     10.902ns (0.924ns logic, 9.978ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_25_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X44Y78.CLK     net (fanout=559)      1.077   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.769ns logic, 2.864ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_25_15 (SLICE_X44Y78.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   7.294ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/MEM_ExResult[31]_dff_25_15 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      10.902ns (Levels of Logic = 1)
  Clock Path Delay:     3.633ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/MEM_ExResult[31]_dff_25_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y78.SR      net (fanout=489)      9.978   reset_IBUF
    SLICE_X44Y78.CLK     Trck                  0.154   Core0/MEM_ExResult[31]_dff_25<15>
                                                       Core0/MEM_ExResult[31]_dff_25_15
    -------------------------------------------------  ---------------------------
    Total                                     10.902ns (0.924ns logic, 9.978ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_25_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X44Y78.CLK     net (fanout=559)      1.077   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.633ns (0.769ns logic, 2.864ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_25_6 (SLICE_X40Y76.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   7.235ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/MEM_ExResult[31]_dff_25_6 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      10.838ns (Levels of Logic = 1)
  Clock Path Delay:     3.628ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/MEM_ExResult[31]_dff_25_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X40Y76.SR      net (fanout=489)      9.856   reset_IBUF
    SLICE_X40Y76.CLK     Trck                  0.212   Core0/MEM_ExResult[31]_dff_25<7>
                                                       Core0/MEM_ExResult[31]_dff_25_6
    -------------------------------------------------  ---------------------------
    Total                                     10.838ns (0.982ns logic, 9.856ns route)
                                                       (9.1% logic, 90.9% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_25_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X40Y76.CLK     net (fanout=559)      1.072   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (0.769ns logic, 2.859ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_48_28 (SLICE_X10Y186.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.205ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_48_28 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_48_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y186.SR     net (fanout=489)      1.154   reset_IBUF
    SLICE_X10Y186.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_48<31>
                                                       Core0/WB_StoreData[31]_dff_48_28
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.801ns logic, 1.154ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_48_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y186.CLK    net (fanout=559)      1.381   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (0.854ns logic, 3.282ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_48_29 (SLICE_X10Y186.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.205ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_48_29 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_48_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y186.SR     net (fanout=489)      1.154   reset_IBUF
    SLICE_X10Y186.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_48<31>
                                                       Core0/WB_StoreData[31]_dff_48_29
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.801ns logic, 1.154ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_48_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y186.CLK    net (fanout=559)      1.381   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (0.854ns logic, 3.282ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_48_30 (SLICE_X10Y186.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.205ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_48_30 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.955ns (Levels of Logic = 1)
  Clock Path Delay:     4.136ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_48_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y186.SR     net (fanout=489)      1.154   reset_IBUF
    SLICE_X10Y186.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_48<31>
                                                       Core0/WB_StoreData[31]_dff_48_30
    -------------------------------------------------  ---------------------------
    Total                                      1.955ns (0.801ns logic, 1.154ns route)
                                                       (41.0% logic, 59.0% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_48_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y186.CLK    net (fanout=559)      1.381   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (0.854ns logic, 3.282ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.604ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<6> (D10.PAD), 7 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.604ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_1 (FF)
  Destination:          MemWData<6> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.467ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_1 to MemWData<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_1
    SLICE_X1Y134.B3      net (fanout=64)       2.611   Core0/WB_MemCTRL[2]_dff_50<1>
    SLICE_X1Y134.B       Tilo                  0.043   Core0/Mmux_MemWriteData111
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X8Y151.D2      net (fanout=4)        1.275   Core0/Mmux_MemWriteData111
    SLICE_X8Y151.DMUX    Tilo                  0.138   MemWData_5_OBUF
                                                       Core0/Mmux_MemWriteData581
    D10.O                net (fanout=2)        1.784   MemWData_6_OBUF
    D10.PAD              Tioop                 2.393   MemWData<6>
                                                       MemWData_6_OBUF
                                                       MemWData<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (2.797ns logic, 5.670ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.541ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_0 (FF)
  Destination:          MemWData<6> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.404ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_0 to MemWData<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_0
    SLICE_X1Y134.B1      net (fanout=62)       2.548   Core0/WB_MemCTRL[2]_dff_50<0>
    SLICE_X1Y134.B       Tilo                  0.043   Core0/Mmux_MemWriteData111
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X8Y151.D2      net (fanout=4)        1.275   Core0/Mmux_MemWriteData111
    SLICE_X8Y151.DMUX    Tilo                  0.138   MemWData_5_OBUF
                                                       Core0/Mmux_MemWriteData581
    D10.O                net (fanout=2)        1.784   MemWData_6_OBUF
    D10.PAD              Tioop                 2.393   MemWData<6>
                                                       MemWData_6_OBUF
                                                       MemWData<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.404ns (2.797ns logic, 5.607ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.506ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_2 (FF)
  Destination:          MemWData<6> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.369ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_2 to MemWData<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_2
    SLICE_X1Y134.B4      net (fanout=193)      2.513   Core0/WB_MemCTRL[2]_dff_50<2>
    SLICE_X1Y134.B       Tilo                  0.043   Core0/Mmux_MemWriteData111
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X8Y151.D2      net (fanout=4)        1.275   Core0/Mmux_MemWriteData111
    SLICE_X8Y151.DMUX    Tilo                  0.138   MemWData_5_OBUF
                                                       Core0/Mmux_MemWriteData581
    D10.O                net (fanout=2)        1.784   MemWData_6_OBUF
    D10.PAD              Tioop                 2.393   MemWData<6>
                                                       MemWData_6_OBUF
                                                       MemWData<6>
    -------------------------------------------------  ---------------------------
    Total                                      8.369ns (2.797ns logic, 5.572ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<31> (C13.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.543ns (clock path + data path + uncertainty)
  Source:               CoreMem0/Mram_RAM16 (RAM)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.512ns (Levels of Logic = 2)
  Clock Path Delay:     4.006ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to CoreMem0/Mram_RAM16
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.761   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.093   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X2Y18.CLKARDCLKL net (fanout=559)      1.251   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         4.006ns (0.854ns logic, 3.152ns route)
                                                          (21.3% logic, 78.7% route)

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM16 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y18.DOADO1  Trcko_DOA             1.800   CoreMem0/Mram_RAM16
                                                       CoreMem0/Mram_RAM16
    SLICE_X10Y161.C2     net (fanout=4)        2.875   MemReadData<31>
    SLICE_X10Y161.C      Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    C13.O                net (fanout=2)        1.407   MemWData_31_OBUF
    C13.PAD              Tioop                 2.387   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      8.512ns (4.230ns logic, 4.282ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.139ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_1 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.002ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_1 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_1
    SLICE_X1Y134.B3      net (fanout=64)       2.611   Core0/WB_MemCTRL[2]_dff_50<1>
    SLICE_X1Y134.BMUX    Tilo                  0.148   Core0/Mmux_MemWriteData111
                                                       Core0/PWR_5_o_PWR_5_o_AND_1287_o1
    SLICE_X10Y161.C5     net (fanout=8)        1.183   Core0/PWR_5_o_PWR_5_o_AND_1287_o
    SLICE_X10Y161.C      Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    C13.O                net (fanout=2)        1.407   MemWData_31_OBUF
    C13.PAD              Tioop                 2.387   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      8.002ns (2.801ns logic, 5.201ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.076ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_0 (FF)
  Destination:          MemWData<31> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.939ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_0 to MemWData<31>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_0
    SLICE_X1Y134.B1      net (fanout=62)       2.548   Core0/WB_MemCTRL[2]_dff_50<0>
    SLICE_X1Y134.BMUX    Tilo                  0.148   Core0/Mmux_MemWriteData111
                                                       Core0/PWR_5_o_PWR_5_o_AND_1287_o1
    SLICE_X10Y161.C5     net (fanout=8)        1.183   Core0/PWR_5_o_PWR_5_o_AND_1287_o
    SLICE_X10Y161.C      Tilo                  0.043   Core0/Mmux_MemWriteData342
                                                       Core0/Mmux_MemWriteData50
    C13.O                net (fanout=2)        1.407   MemWData_31_OBUF
    C13.PAD              Tioop                 2.387   MemWData<31>
                                                       MemWData_31_OBUF
                                                       MemWData<31>
    -------------------------------------------------  ---------------------------
    Total                                      7.939ns (2.801ns logic, 5.138ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<5> (E11.PAD), 7 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.428ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_1 (FF)
  Destination:          MemWData<5> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.291ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_1 to MemWData<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_1
    SLICE_X1Y134.B3      net (fanout=64)       2.611   Core0/WB_MemCTRL[2]_dff_50<1>
    SLICE_X1Y134.B       Tilo                  0.043   Core0/Mmux_MemWriteData111
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X8Y151.D2      net (fanout=4)        1.275   Core0/Mmux_MemWriteData111
    SLICE_X8Y151.D       Tilo                  0.043   MemWData_5_OBUF
                                                       Core0/Mmux_MemWriteData561
    E11.O                net (fanout=2)        1.730   MemWData_5_OBUF
    E11.PAD              Tioop                 2.366   MemWData<5>
                                                       MemWData_5_OBUF
                                                       MemWData<5>
    -------------------------------------------------  ---------------------------
    Total                                      8.291ns (2.675ns logic, 5.616ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.365ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_0 (FF)
  Destination:          MemWData<5> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.228ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_0 to MemWData<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.AQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_0
    SLICE_X1Y134.B1      net (fanout=62)       2.548   Core0/WB_MemCTRL[2]_dff_50<0>
    SLICE_X1Y134.B       Tilo                  0.043   Core0/Mmux_MemWriteData111
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X8Y151.D2      net (fanout=4)        1.275   Core0/Mmux_MemWriteData111
    SLICE_X8Y151.D       Tilo                  0.043   MemWData_5_OBUF
                                                       Core0/Mmux_MemWriteData561
    E11.O                net (fanout=2)        1.730   MemWData_5_OBUF
    E11.PAD              Tioop                 2.366   MemWData<5>
                                                       MemWData_5_OBUF
                                                       MemWData<5>
    -------------------------------------------------  ---------------------------
    Total                                      8.228ns (2.675ns logic, 5.553ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 12.330ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_50_2 (FF)
  Destination:          MemWData<5> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.193ns (Levels of Logic = 3)
  Clock Path Delay:     4.112ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_50_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X45Y179.CLK    net (fanout=559)      1.357   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.112ns (0.854ns logic, 3.258ns route)
                                                       (20.8% logic, 79.2% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_50_2 to MemWData<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y179.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_50<2>
                                                       Core0/WB_MemCTRL[2]_dff_50_2
    SLICE_X1Y134.B4      net (fanout=193)      2.513   Core0/WB_MemCTRL[2]_dff_50<2>
    SLICE_X1Y134.B       Tilo                  0.043   Core0/Mmux_MemWriteData111
                                                       Core0/Mmux_MemWriteData1111
    SLICE_X8Y151.D2      net (fanout=4)        1.275   Core0/Mmux_MemWriteData111
    SLICE_X8Y151.D       Tilo                  0.043   MemWData_5_OBUF
                                                       Core0/Mmux_MemWriteData561
    E11.O                net (fanout=2)        1.730   MemWData_5_OBUF
    E11.PAD              Tioop                 2.366   MemWData<5>
                                                       MemWData_5_OBUF
                                                       MemWData<5>
    -------------------------------------------------  ---------------------------
    Total                                      8.193ns (2.675ns logic, 5.518ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<25> (A17.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.714ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_1 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.190ns (Levels of Logic = 2)
  Clock Path Delay:     1.549ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X1Y128.CLK     net (fanout=559)      0.557   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.129ns logic, 1.420ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_1 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y128.BQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/WB_StoreData[31]_dff_48_1
    SLICE_X0Y142.D6      net (fanout=4)        0.407   Core0/WB_StoreData[31]_dff_48<1>
    SLICE_X0Y142.D       Tilo                  0.028   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    A17.O                net (fanout=2)        0.330   MemWData_25_OBUF
    A17.PAD              Tioop                 1.325   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (1.453ns logic, 0.737ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 3.980ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_25 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.365ns (Levels of Logic = 3)
  Clock Path Delay:     1.640ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y154.CLK     net (fanout=559)      0.648   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.129ns logic, 1.511ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_25 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y154.BQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_48<27>
                                                       Core0/WB_StoreData[31]_dff_48_25
    SLICE_X0Y153.A4      net (fanout=1)        0.163   Core0/WB_StoreData[31]_dff_48<25>
    SLICE_X0Y153.A       Tilo                  0.028   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X0Y142.D1      net (fanout=1)        0.373   N16
    SLICE_X0Y142.D       Tilo                  0.028   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    A17.O                net (fanout=2)        0.330   MemWData_25_OBUF
    A17.PAD              Tioop                 1.325   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.499ns logic, 0.866ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.208ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_9 (FF)
  Destination:          MemWData<25> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.605ns (Levels of Logic = 3)
  Clock Path Delay:     1.628ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y171.CLK     net (fanout=559)      0.636   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.129ns logic, 1.499ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_9 to MemWData<25>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y171.BMUX    Tshcko                0.127   Core0/WB_StoreData[31]_dff_48<11>
                                                       Core0/WB_StoreData[31]_dff_48_9
    SLICE_X0Y153.A5      net (fanout=2)        0.394   Core0/WB_StoreData[31]_dff_48<9>
    SLICE_X0Y153.A       Tilo                  0.028   N16
                                                       Core0/Mmux_MemWriteData36_SW0
    SLICE_X0Y142.D1      net (fanout=1)        0.373   N16
    SLICE_X0Y142.D       Tilo                  0.028   MemWData_25_OBUF
                                                       Core0/Mmux_MemWriteData36
    A17.O                net (fanout=2)        0.330   MemWData_25_OBUF
    A17.PAD              Tioop                 1.325   MemWData<25>
                                                       MemWData_25_OBUF
                                                       MemWData<25>
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (1.508ns logic, 1.097ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<18> (B11.PAD), 16 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.861ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_2 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.337ns (Levels of Logic = 3)
  Clock Path Delay:     1.549ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X1Y128.CLK     net (fanout=559)      0.557   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.129ns logic, 1.420ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_2 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y128.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/WB_StoreData[31]_dff_48_2
    SLICE_X0Y128.A5      net (fanout=4)        0.133   Core0/WB_StoreData[31]_dff_48<2>
    SLICE_X0Y128.A       Tilo                  0.028   Core0/Mmux_MemWriteData201
                                                       Core0/Mmux_MemWriteData202
    SLICE_X1Y128.A3      net (fanout=1)        0.127   Core0/Mmux_MemWriteData201
    SLICE_X1Y128.A       Tilo                  0.028   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/Mmux_MemWriteData203
    B11.O                net (fanout=2)        0.609   MemWData_18_OBUF
    B11.PAD              Tioop                 1.312   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (1.468ns logic, 0.869ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.010ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_18 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.488ns (Levels of Logic = 3)
  Clock Path Delay:     1.547ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X0Y126.CLK     net (fanout=559)      0.555   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.547ns (0.129ns logic, 1.418ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_18 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y126.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_48<19>
                                                       Core0/WB_StoreData[31]_dff_48_18
    SLICE_X1Y128.D3      net (fanout=1)        0.255   Core0/WB_StoreData[31]_dff_48<18>
    SLICE_X1Y128.DMUX    Tilo                  0.071   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/Mmux_MemWriteData201
    SLICE_X1Y128.A4      net (fanout=1)        0.113   Core0/Mmux_MemWriteData20
    SLICE_X1Y128.A       Tilo                  0.028   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/Mmux_MemWriteData203
    B11.O                net (fanout=2)        0.609   MemWData_18_OBUF
    B11.PAD              Tioop                 1.312   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      2.488ns (1.511ns logic, 0.977ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.526ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_25_0 (FF)
  Destination:          MemWData<18> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      3.020ns (Levels of Logic = 3)
  Clock Path Delay:     1.531ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_25_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X22Y79.CLK     net (fanout=559)      0.539   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.129ns logic, 1.402ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_25_0 to MemWData<18>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y79.AQ      Tcko                  0.118   Core0/MEM_ExResult[31]_dff_25<1>
                                                       Core0/MEM_ExResult[31]_dff_25_0
    SLICE_X0Y128.A4      net (fanout=21)       0.798   Core0/MEM_ExResult[31]_dff_25<0>
    SLICE_X0Y128.A       Tilo                  0.028   Core0/Mmux_MemWriteData201
                                                       Core0/Mmux_MemWriteData202
    SLICE_X1Y128.A3      net (fanout=1)        0.127   Core0/Mmux_MemWriteData201
    SLICE_X1Y128.A       Tilo                  0.028   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/Mmux_MemWriteData203
    B11.O                net (fanout=2)        0.609   MemWData_18_OBUF
    B11.PAD              Tioop                 1.312   MemWData<18>
                                                       MemWData_18_OBUF
                                                       MemWData<18>
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (1.486ns logic, 1.534ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<24> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.878ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_24 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.263ns (Levels of Logic = 3)
  Clock Path Delay:     1.640ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y154.CLK     net (fanout=559)      0.648   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.129ns logic, 1.511ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_24 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y154.AQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_48<27>
                                                       Core0/WB_StoreData[31]_dff_48_24
    SLICE_X0Y152.D6      net (fanout=1)        0.141   Core0/WB_StoreData[31]_dff_48<24>
    SLICE_X0Y152.D       Tilo                  0.028   N18
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X0Y145.A5      net (fanout=1)        0.203   N18
    SLICE_X0Y145.A       Tilo                  0.028   Core0/Mmux_MemWriteData32
                                                       Core0/Mmux_MemWriteData34
    A12.O                net (fanout=2)        0.415   MemWData_24_OBUF
    A12.PAD              Tioop                 1.330   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (1.504ns logic, 0.759ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.113ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_0 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.589ns (Levels of Logic = 2)
  Clock Path Delay:     1.549ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X1Y128.CLK     net (fanout=559)      0.557   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.129ns logic, 1.420ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_0 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y128.AQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_48<3>
                                                       Core0/WB_StoreData[31]_dff_48_0
    SLICE_X0Y145.A2      net (fanout=4)        0.716   Core0/WB_StoreData[31]_dff_48<0>
    SLICE_X0Y145.A       Tilo                  0.028   Core0/Mmux_MemWriteData32
                                                       Core0/Mmux_MemWriteData34
    A12.O                net (fanout=2)        0.415   MemWData_24_OBUF
    A12.PAD              Tioop                 1.330   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.589ns (1.458ns logic, 1.131ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.370ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_48_8 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.767ns (Levels of Logic = 3)
  Clock Path Delay:     1.628ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_48_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X4Y171.CLK     net (fanout=559)      0.636   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.129ns logic, 1.499ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_48_8 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y171.AMUX    Tshcko                0.129   Core0/WB_StoreData[31]_dff_48<11>
                                                       Core0/WB_StoreData[31]_dff_48_8
    SLICE_X0Y152.D1      net (fanout=2)        0.634   Core0/WB_StoreData[31]_dff_48<8>
    SLICE_X0Y152.D       Tilo                  0.028   N18
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X0Y145.A5      net (fanout=1)        0.203   N18
    SLICE_X0Y145.A       Tilo                  0.028   Core0/Mmux_MemWriteData32
                                                       Core0/Mmux_MemWriteData34
    A12.O                net (fanout=2)        0.415   MemWData_24_OBUF
    A12.PAD              Tioop                 1.330   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (1.515ns logic, 1.252ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    7.294(R)|      SLOW  |    2.206(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |        10.570(R)|      SLOW  |         4.858(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         9.423(R)|      SLOW  |         4.137(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |        10.853(R)|      SLOW  |         4.983(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |        11.531(R)|      SLOW  |         5.543(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |        11.827(R)|      SLOW  |         5.599(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |        11.526(R)|      SLOW  |         5.426(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |        11.251(R)|      SLOW  |         5.227(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         9.945(R)|      SLOW  |         4.521(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |        10.622(R)|      SLOW  |         4.858(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |        10.016(R)|      SLOW  |         4.536(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |        10.767(R)|      SLOW  |         4.974(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |        10.282(R)|      SLOW  |         4.725(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |        10.451(R)|      SLOW  |         4.755(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |        11.216(R)|      SLOW  |         5.250(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |        10.385(R)|      SLOW  |         4.814(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |        10.399(R)|      SLOW  |         4.736(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        12.029(R)|      SLOW  |         3.937(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.952(R)|      SLOW  |         4.002(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        12.150(R)|      SLOW  |         4.312(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        11.939(R)|      SLOW  |         4.317(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        12.355(R)|      SLOW  |         4.648(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        12.428(R)|      SLOW  |         4.394(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        12.604(R)|      SLOW  |         4.415(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        12.384(R)|      SLOW  |         4.687(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        12.413(R)|      SLOW  |         4.387(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        12.239(R)|      SLOW  |         4.225(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        12.383(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        12.287(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        11.429(R)|      SLOW  |         4.375(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        11.639(R)|      SLOW  |         3.912(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.558(R)|      SLOW  |         4.052(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        11.501(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        12.010(R)|      SLOW  |         3.933(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        11.938(R)|      SLOW  |         4.020(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        11.911(R)|      SLOW  |         3.861(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        11.961(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.308(R)|      SLOW  |         3.928(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        11.299(R)|      SLOW  |         3.919(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        11.541(R)|      SLOW  |         4.163(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        11.303(R)|      SLOW  |         3.953(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.980(R)|      SLOW  |         3.878(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        12.032(R)|      SLOW  |         3.714(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        11.940(R)|      SLOW  |         4.023(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        11.896(R)|      SLOW  |         4.028(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        12.025(R)|      SLOW  |         3.982(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.995(R)|      SLOW  |         4.285(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        12.128(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        12.543(R)|      SLOW  |         4.060(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         8.997(R)|      SLOW  |         3.962(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         9.582(R)|      SLOW  |         4.211(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |        10.368(R)|      SLOW  |         4.550(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |        11.136(R)|      SLOW  |         5.065(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |        11.114(R)|      SLOW  |         5.096(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |        11.755(R)|      SLOW  |         5.469(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |        11.456(R)|      SLOW  |         5.305(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |        11.428(R)|      SLOW  |         5.247(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |        11.035(R)|      SLOW  |         5.006(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |        10.110(R)|      SLOW  |         4.529(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |        10.922(R)|      SLOW  |         5.061(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |        11.120(R)|      SLOW  |         5.184(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |        10.642(R)|      SLOW  |         4.816(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |        11.413(R)|      SLOW  |         5.312(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |        11.625(R)|      SLOW  |         5.439(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |        11.345(R)|      SLOW  |         5.429(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |        10.525(R)|      SLOW  |         4.750(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.298|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 130563065 paths, 0 nets, and 14787 connections

Design statistics:
   Minimum period:   9.298ns{1}   (Maximum frequency: 107.550MHz)
   Minimum input required time before clock:   7.294ns
   Maximum output delay after clock:  12.604ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Mar 29 15:54:27 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



