\hypertarget{group___r_c_c___i2_c1___clock___source}{}\doxysection{R\+CC I2\+C1 Clock Source}
\label{group___r_c_c___i2_c1___clock___source}\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
Collaboration diagram for R\+CC I2\+C1 Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___r_c_c___i2_c1___clock___source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}{R\+C\+C\+\_\+\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1d0cd9a6442ea0a9de886f7e2f0ecc}{R\+C\+C\+\_\+\+C\+F\+G\+R3\+\_\+\+I2\+C1\+S\+W\+\_\+\+H\+SI}}
\item 
\#define \mbox{\hyperlink{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}{R\+C\+C\+\_\+\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5654d9fb8dfeb19e55cffc9a7c280ec3}{R\+C\+C\+\_\+\+C\+F\+G\+R3\+\_\+\+I2\+C1\+S\+W\+\_\+\+S\+Y\+S\+C\+LK}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}\label{group___r_c_c___i2_c1___clock___source_ga5645524b292048cfe127da02ba9b3df7}} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}}
\index{RCC\_I2C1CLKSOURCE\_HSI@{RCC\_I2C1CLKSOURCE\_HSI}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_HSI}{RCC\_I2C1CLKSOURCE\_HSI}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+SI~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad1d0cd9a6442ea0a9de886f7e2f0ecc}{R\+C\+C\+\_\+\+C\+F\+G\+R3\+\_\+\+I2\+C1\+S\+W\+\_\+\+H\+SI}}}

\mbox{\Hypertarget{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}\label{group___r_c_c___i2_c1___clock___source_ga1a04c52a4f4665188e40cd7f4018ea3f}} 
\index{RCC I2C1 Clock Source@{RCC I2C1 Clock Source}!RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}}
\index{RCC\_I2C1CLKSOURCE\_SYSCLK@{RCC\_I2C1CLKSOURCE\_SYSCLK}!RCC I2C1 Clock Source@{RCC I2C1 Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_I2C1CLKSOURCE\_SYSCLK}{RCC\_I2C1CLKSOURCE\_SYSCLK}}
{\footnotesize\ttfamily \#define R\+C\+C\+\_\+\+I2\+C1\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+S\+Y\+S\+C\+LK~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5654d9fb8dfeb19e55cffc9a7c280ec3}{R\+C\+C\+\_\+\+C\+F\+G\+R3\+\_\+\+I2\+C1\+S\+W\+\_\+\+S\+Y\+S\+C\+LK}}}

