/* Generated by Yosys 0.38 (git sha1 d2189b06a, gcc 11.2.1 -fPIC -Os) */

module add_output_of_four_multipliers(clk, reset, a, b, y);
  input [13:0] a;
  input [13:0] b;
  input clk;
  input reset;
  output [27:0] y;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire [13:0] \$auto$rs_design_edit.cc:1153:execute$1135.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire [13:0] \$auto$rs_design_edit.cc:1153:execute$1135.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire \$auto$rs_design_edit.cc:1153:execute$1135.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  wire \$auto$rs_design_edit.cc:1153:execute$1135.reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire [27:0] \$auto$rs_design_edit.cc:1153:execute$1135.y ;
  wire \$auto$rs_design_edit.cc:885:execute$1104 ;
  wire \$auto$rs_design_edit.cc:885:execute$1105 ;
  wire \$auto$rs_design_edit.cc:885:execute$1106 ;
  wire \$auto$rs_design_edit.cc:885:execute$1107 ;
  wire \$auto$rs_design_edit.cc:885:execute$1108 ;
  wire \$auto$rs_design_edit.cc:885:execute$1109 ;
  wire \$auto$rs_design_edit.cc:885:execute$1110 ;
  wire \$auto$rs_design_edit.cc:885:execute$1111 ;
  wire \$auto$rs_design_edit.cc:885:execute$1112 ;
  wire \$auto$rs_design_edit.cc:885:execute$1113 ;
  wire \$auto$rs_design_edit.cc:885:execute$1114 ;
  wire \$auto$rs_design_edit.cc:885:execute$1115 ;
  wire \$auto$rs_design_edit.cc:885:execute$1116 ;
  wire \$auto$rs_design_edit.cc:885:execute$1117 ;
  wire \$auto$rs_design_edit.cc:885:execute$1118 ;
  wire \$auto$rs_design_edit.cc:885:execute$1119 ;
  wire \$auto$rs_design_edit.cc:885:execute$1120 ;
  wire \$auto$rs_design_edit.cc:885:execute$1121 ;
  wire \$auto$rs_design_edit.cc:885:execute$1122 ;
  wire \$auto$rs_design_edit.cc:885:execute$1123 ;
  wire \$auto$rs_design_edit.cc:885:execute$1124 ;
  wire \$auto$rs_design_edit.cc:885:execute$1125 ;
  wire \$auto$rs_design_edit.cc:885:execute$1126 ;
  wire \$auto$rs_design_edit.cc:885:execute$1127 ;
  wire \$auto$rs_design_edit.cc:885:execute$1128 ;
  wire \$auto$rs_design_edit.cc:885:execute$1129 ;
  wire \$auto$rs_design_edit.cc:885:execute$1130 ;
  wire \$auto$rs_design_edit.cc:885:execute$1131 ;
  wire \$auto$rs_design_edit.cc:885:execute$1132 ;
  wire \$auto$rs_design_edit.cc:885:execute$1133 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire \$clk_buf_$ibuf_clk ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1104 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1105 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1106 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1107 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1108 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1109 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1110 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1111 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1112 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1113 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1114 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1115 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1116 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1117 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1118 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1119 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1120 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1121 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1122 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1123 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1124 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1125 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1126 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1127 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1128 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1129 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1130 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1131 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1132 ;
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1133 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$clk_buf_$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[10] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[11] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[16] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[17] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[18] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[19] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[20] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[21] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[22] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[23] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[24] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[25] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[26] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[27] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire \$ibuf_a[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[10] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[12] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[13] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire \$ibuf_b[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire \$ibuf_clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  wire \$ibuf_reset ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[0] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[10] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[11] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[12] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[13] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[14] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[15] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[16] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[17] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[18] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[19] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[1] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[20] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[21] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[22] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[23] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[24] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[25] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[26] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[27] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[2] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[3] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[4] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[5] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[6] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[7] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[8] ;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire \$obuf_y[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:15.34-15.35" *)
  wire [13:0] a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:16.34-16.35" *)
  wire [13:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:13.16-13.19" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:14.16-14.21" *)
  wire reset;
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  (* keep = 32'd1 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Validation/RTL_testcases/DSP_Designs/add_output_of_four_multipliers/EDA-3052/rtl/add_output_of_four_multipliers.v:17.35-17.36" *)
  wire [27:0] y;
  fabric_add_output_of_four_multipliers \$auto$rs_design_edit.cc:1151:execute$1134  (
    .\$auto$rs_design_edit.cc:885:execute$1104 (\$auto$rs_design_edit.cc:885:execute$1104 ),
    .\$auto$rs_design_edit.cc:885:execute$1105 (\$auto$rs_design_edit.cc:885:execute$1105 ),
    .\$auto$rs_design_edit.cc:885:execute$1106 (\$auto$rs_design_edit.cc:885:execute$1106 ),
    .\$auto$rs_design_edit.cc:885:execute$1107 (\$auto$rs_design_edit.cc:885:execute$1107 ),
    .\$auto$rs_design_edit.cc:885:execute$1108 (\$auto$rs_design_edit.cc:885:execute$1108 ),
    .\$auto$rs_design_edit.cc:885:execute$1109 (\$auto$rs_design_edit.cc:885:execute$1109 ),
    .\$auto$rs_design_edit.cc:885:execute$1110 (\$auto$rs_design_edit.cc:885:execute$1110 ),
    .\$auto$rs_design_edit.cc:885:execute$1111 (\$auto$rs_design_edit.cc:885:execute$1111 ),
    .\$auto$rs_design_edit.cc:885:execute$1112 (\$auto$rs_design_edit.cc:885:execute$1112 ),
    .\$auto$rs_design_edit.cc:885:execute$1113 (\$auto$rs_design_edit.cc:885:execute$1113 ),
    .\$auto$rs_design_edit.cc:885:execute$1114 (\$auto$rs_design_edit.cc:885:execute$1114 ),
    .\$auto$rs_design_edit.cc:885:execute$1115 (\$auto$rs_design_edit.cc:885:execute$1115 ),
    .\$auto$rs_design_edit.cc:885:execute$1116 (\$auto$rs_design_edit.cc:885:execute$1116 ),
    .\$auto$rs_design_edit.cc:885:execute$1117 (\$auto$rs_design_edit.cc:885:execute$1117 ),
    .\$auto$rs_design_edit.cc:885:execute$1118 (\$auto$rs_design_edit.cc:885:execute$1118 ),
    .\$auto$rs_design_edit.cc:885:execute$1119 (\$auto$rs_design_edit.cc:885:execute$1119 ),
    .\$auto$rs_design_edit.cc:885:execute$1120 (\$auto$rs_design_edit.cc:885:execute$1120 ),
    .\$auto$rs_design_edit.cc:885:execute$1121 (\$auto$rs_design_edit.cc:885:execute$1121 ),
    .\$auto$rs_design_edit.cc:885:execute$1122 (\$auto$rs_design_edit.cc:885:execute$1122 ),
    .\$auto$rs_design_edit.cc:885:execute$1123 (\$auto$rs_design_edit.cc:885:execute$1123 ),
    .\$auto$rs_design_edit.cc:885:execute$1124 (\$auto$rs_design_edit.cc:885:execute$1124 ),
    .\$auto$rs_design_edit.cc:885:execute$1125 (\$auto$rs_design_edit.cc:885:execute$1125 ),
    .\$auto$rs_design_edit.cc:885:execute$1126 (\$auto$rs_design_edit.cc:885:execute$1126 ),
    .\$auto$rs_design_edit.cc:885:execute$1127 (\$auto$rs_design_edit.cc:885:execute$1127 ),
    .\$auto$rs_design_edit.cc:885:execute$1128 (\$auto$rs_design_edit.cc:885:execute$1128 ),
    .\$auto$rs_design_edit.cc:885:execute$1129 (\$auto$rs_design_edit.cc:885:execute$1129 ),
    .\$auto$rs_design_edit.cc:885:execute$1130 (\$auto$rs_design_edit.cc:885:execute$1130 ),
    .\$auto$rs_design_edit.cc:885:execute$1131 (\$auto$rs_design_edit.cc:885:execute$1131 ),
    .\$auto$rs_design_edit.cc:885:execute$1132 (\$auto$rs_design_edit.cc:885:execute$1132 ),
    .\$auto$rs_design_edit.cc:885:execute$1133 (\$auto$rs_design_edit.cc:885:execute$1133 ),
    .\$clk_buf_$ibuf_clk (\$clk_buf_$ibuf_clk ),
    .\$ibuf_a[0] (\$ibuf_a[0] ),
    .\$ibuf_a[10] (\$ibuf_a[10] ),
    .\$ibuf_a[11] (\$ibuf_a[11] ),
    .\$ibuf_a[12] (\$ibuf_a[12] ),
    .\$ibuf_a[13] (\$ibuf_a[13] ),
    .\$ibuf_a[1] (\$ibuf_a[1] ),
    .\$ibuf_a[2] (\$ibuf_a[2] ),
    .\$ibuf_a[3] (\$ibuf_a[3] ),
    .\$ibuf_a[4] (\$ibuf_a[4] ),
    .\$ibuf_a[5] (\$ibuf_a[5] ),
    .\$ibuf_a[6] (\$ibuf_a[6] ),
    .\$ibuf_a[7] (\$ibuf_a[7] ),
    .\$ibuf_a[8] (\$ibuf_a[8] ),
    .\$ibuf_a[9] (\$ibuf_a[9] ),
    .\$ibuf_b[0] (\$ibuf_b[0] ),
    .\$ibuf_b[10] (\$ibuf_b[10] ),
    .\$ibuf_b[11] (\$ibuf_b[11] ),
    .\$ibuf_b[12] (\$ibuf_b[12] ),
    .\$ibuf_b[13] (\$ibuf_b[13] ),
    .\$ibuf_b[1] (\$ibuf_b[1] ),
    .\$ibuf_b[2] (\$ibuf_b[2] ),
    .\$ibuf_b[3] (\$ibuf_b[3] ),
    .\$ibuf_b[4] (\$ibuf_b[4] ),
    .\$ibuf_b[5] (\$ibuf_b[5] ),
    .\$ibuf_b[6] (\$ibuf_b[6] ),
    .\$ibuf_b[7] (\$ibuf_b[7] ),
    .\$ibuf_b[8] (\$ibuf_b[8] ),
    .\$ibuf_b[9] (\$ibuf_b[9] ),
    .\$ibuf_reset (\$ibuf_reset ),
    .\$obuf_y[0] (\$obuf_y[0] ),
    .\$obuf_y[10] (\$obuf_y[10] ),
    .\$obuf_y[11] (\$obuf_y[11] ),
    .\$obuf_y[12] (\$obuf_y[12] ),
    .\$obuf_y[13] (\$obuf_y[13] ),
    .\$obuf_y[14] (\$obuf_y[14] ),
    .\$obuf_y[15] (\$obuf_y[15] ),
    .\$obuf_y[16] (\$obuf_y[16] ),
    .\$obuf_y[17] (\$obuf_y[17] ),
    .\$obuf_y[18] (\$obuf_y[18] ),
    .\$obuf_y[19] (\$obuf_y[19] ),
    .\$obuf_y[1] (\$obuf_y[1] ),
    .\$obuf_y[20] (\$obuf_y[20] ),
    .\$obuf_y[21] (\$obuf_y[21] ),
    .\$obuf_y[22] (\$obuf_y[22] ),
    .\$obuf_y[23] (\$obuf_y[23] ),
    .\$obuf_y[24] (\$obuf_y[24] ),
    .\$obuf_y[25] (\$obuf_y[25] ),
    .\$obuf_y[26] (\$obuf_y[26] ),
    .\$obuf_y[27] (\$obuf_y[27] ),
    .\$obuf_y[2] (\$obuf_y[2] ),
    .\$obuf_y[3] (\$obuf_y[3] ),
    .\$obuf_y[4] (\$obuf_y[4] ),
    .\$obuf_y[5] (\$obuf_y[5] ),
    .\$obuf_y[6] (\$obuf_y[6] ),
    .\$obuf_y[7] (\$obuf_y[7] ),
    .\$obuf_y[8] (\$obuf_y[8] ),
    .\$obuf_y[9] (\$obuf_y[9] )
  );
  (* keep = 32'd1 *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$clkbuf$add_output_of_four_multipliers.$ibuf_clk  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$clk_buf_$ibuf_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1104 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1105 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1106 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1107 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1108 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1109 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1110 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1111 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1112 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1113 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1114 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1115 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1116 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_a_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1117 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1118 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1119 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1120 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1121 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1122 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1123 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1124 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1125 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1126 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1127 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1128 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1129 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1130 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_b_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1131 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.b [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1132 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf$add_output_of_four_multipliers.$ibuf_reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1133 ),
    .I(\$auto$rs_design_edit.cc:1153:execute$1135.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[0] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[1] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[10] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[11] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[12] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[13] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[14] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[15] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[16] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[17] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[18] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[19] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[2] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[20] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[21] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[22] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[23] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[24] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[25] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[26] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[27] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[3] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[4] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[5] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[6] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[7] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[8] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf$add_output_of_four_multipliers.$obuf_y_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[9] ),
    .O(\$auto$rs_design_edit.cc:1153:execute$1135.y [9])
  );
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1133  = \$auto$rs_design_edit.cc:885:execute$1133 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1132  = \$auto$rs_design_edit.cc:885:execute$1132 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1131  = \$auto$rs_design_edit.cc:885:execute$1131 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1130  = \$auto$rs_design_edit.cc:885:execute$1130 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1129  = \$auto$rs_design_edit.cc:885:execute$1129 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1128  = \$auto$rs_design_edit.cc:885:execute$1128 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1127  = \$auto$rs_design_edit.cc:885:execute$1127 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1126  = \$auto$rs_design_edit.cc:885:execute$1126 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1125  = \$auto$rs_design_edit.cc:885:execute$1125 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1124  = \$auto$rs_design_edit.cc:885:execute$1124 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1123  = \$auto$rs_design_edit.cc:885:execute$1123 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1122  = \$auto$rs_design_edit.cc:885:execute$1122 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1121  = \$auto$rs_design_edit.cc:885:execute$1121 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1120  = \$auto$rs_design_edit.cc:885:execute$1120 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1119  = \$auto$rs_design_edit.cc:885:execute$1119 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1118  = \$auto$rs_design_edit.cc:885:execute$1118 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1117  = \$auto$rs_design_edit.cc:885:execute$1117 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1116  = \$auto$rs_design_edit.cc:885:execute$1116 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1115  = \$auto$rs_design_edit.cc:885:execute$1115 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1114  = \$auto$rs_design_edit.cc:885:execute$1114 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1113  = \$auto$rs_design_edit.cc:885:execute$1113 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1112  = \$auto$rs_design_edit.cc:885:execute$1112 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1111  = \$auto$rs_design_edit.cc:885:execute$1111 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1110  = \$auto$rs_design_edit.cc:885:execute$1110 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1109  = \$auto$rs_design_edit.cc:885:execute$1109 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1108  = \$auto$rs_design_edit.cc:885:execute$1108 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1107  = \$auto$rs_design_edit.cc:885:execute$1107 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1106  = \$auto$rs_design_edit.cc:885:execute$1106 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1105  = \$auto$rs_design_edit.cc:885:execute$1105 ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$auto$rs_design_edit.cc:885:execute$1104  = \$auto$rs_design_edit.cc:885:execute$1104 ;
  assign \$clk_buf_$ibuf_clk  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$clk_buf_$ibuf_clk ;
  assign \$ibuf_a[0]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[0] ;
  assign \$ibuf_a[10]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[10] ;
  assign \$ibuf_a[11]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[11] ;
  assign \$ibuf_a[12]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[12] ;
  assign \$ibuf_a[13]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[13] ;
  assign \$ibuf_a[1]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[1] ;
  assign \$ibuf_a[2]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[2] ;
  assign \$ibuf_a[3]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[3] ;
  assign \$ibuf_a[4]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[4] ;
  assign \$ibuf_a[5]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[5] ;
  assign \$ibuf_a[6]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[6] ;
  assign \$ibuf_a[7]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[7] ;
  assign \$ibuf_a[8]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[8] ;
  assign \$ibuf_a[9]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_a[9] ;
  assign \$ibuf_b[0]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[0] ;
  assign \$ibuf_b[10]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[10] ;
  assign \$ibuf_b[11]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[11] ;
  assign \$ibuf_b[12]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[12] ;
  assign \$ibuf_b[13]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[13] ;
  assign \$ibuf_b[1]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[1] ;
  assign \$ibuf_b[2]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[2] ;
  assign \$ibuf_b[3]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[3] ;
  assign \$ibuf_b[4]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[4] ;
  assign \$ibuf_b[5]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[5] ;
  assign \$ibuf_b[6]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[6] ;
  assign \$ibuf_b[7]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[7] ;
  assign \$ibuf_b[8]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[8] ;
  assign \$ibuf_b[9]  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_b[9] ;
  assign \$ibuf_reset  = \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$ibuf_reset ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[0]  = \$obuf_y[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[10]  = \$obuf_y[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[11]  = \$obuf_y[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[12]  = \$obuf_y[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[13]  = \$obuf_y[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[14]  = \$obuf_y[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[15]  = \$obuf_y[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[16]  = \$obuf_y[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[17]  = \$obuf_y[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[18]  = \$obuf_y[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[19]  = \$obuf_y[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[1]  = \$obuf_y[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[20]  = \$obuf_y[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[21]  = \$obuf_y[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[22]  = \$obuf_y[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[23]  = \$obuf_y[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[24]  = \$obuf_y[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[25]  = \$obuf_y[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[26]  = \$obuf_y[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[27]  = \$obuf_y[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[2]  = \$obuf_y[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[3]  = \$obuf_y[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[4]  = \$obuf_y[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[5]  = \$obuf_y[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[6]  = \$obuf_y[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[7]  = \$obuf_y[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[8]  = \$obuf_y[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1153:execute$1135.$obuf_y[9]  = \$obuf_y[9] ;
  assign \$auto$rs_design_edit.cc:1153:execute$1135.a  = a;
  assign \$auto$rs_design_edit.cc:1153:execute$1135.b  = b;
  assign \$auto$rs_design_edit.cc:1153:execute$1135.clk  = clk;
  assign \$auto$rs_design_edit.cc:1153:execute$1135.reset  = reset;
  assign y = \$auto$rs_design_edit.cc:1153:execute$1135.y ;
endmodule
