{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1563445544278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445544279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:43 2019 " "Processing started: Thu Jul 18 06:25:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445544279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1563445544279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1563445544279 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1563445544378 ""}
{ "Info" "0" "" "Project  = LogicalStep_Lab4" {  } {  } 0 0 "Project  = LogicalStep_Lab4" 0 0 "Fitter" 0 0 1563445544379 ""}
{ "Info" "0" "" "Revision = LogicalStep_Lab4_top" {  } {  } 0 0 "Revision = LogicalStep_Lab4_top" 0 0 "Fitter" 0 0 1563445544379 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1563445562740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:02 2019 " "Processing started: Thu Jul 18 06:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bin_counter\[23\] " "Node: bin_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] bin_counter\[23\] " "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] is being clocked by bin_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|bin_counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pb\[3\] " "Node: pb\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Xcount pb\[3\] " "Latch MEALY_SM:INST5\|Xcount is being clocked by pb\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|pb[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bin_counter\[23\] clkin_50 " "Register bin_counter\[23\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.MOVE " "Node: MEALY_SM:INST5\|current_state.MOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|clk_en_Y MEALY_SM:INST5\|current_state.MOVE " "Latch MEALY_SM:INST5\|clk_en_Y is being clocked by MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.MOVE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.ERROR " "Node: MEALY_SM:INST5\|current_state.ERROR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Extender_en MEALY_SM:INST5\|current_state.ERROR " "Latch MEALY_SM:INST5\|Extender_en is being clocked by MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.ERROR"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563411 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563412 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563414 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564062 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564347 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.83 mW " "Total thermal power estimate for the design is 159.83 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:04 2019 " "Processing ended: Thu Jul 18 06:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445562740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:02 2019 " "Processing started: Thu Jul 18 06:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bin_counter\[23\] " "Node: bin_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] bin_counter\[23\] " "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] is being clocked by bin_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|bin_counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pb\[3\] " "Node: pb\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Xcount pb\[3\] " "Latch MEALY_SM:INST5\|Xcount is being clocked by pb\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|pb[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bin_counter\[23\] clkin_50 " "Register bin_counter\[23\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.MOVE " "Node: MEALY_SM:INST5\|current_state.MOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|clk_en_Y MEALY_SM:INST5\|current_state.MOVE " "Latch MEALY_SM:INST5\|clk_en_Y is being clocked by MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.MOVE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.ERROR " "Node: MEALY_SM:INST5\|current_state.ERROR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Extender_en MEALY_SM:INST5\|current_state.ERROR " "Latch MEALY_SM:INST5\|Extender_en is being clocked by MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.ERROR"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563411 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563412 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563414 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564062 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564347 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.83 mW " "Total thermal power estimate for the design is 159.83 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:04 2019 " "Processing ended: Thu Jul 18 06:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445569087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:08 2019 " "Processing started: Thu Jul 18 06:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569770 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\] " "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb\[3\] pb\[3\] " "create_clock -period 1.000 -name pb\[3\] pb\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin_50 clkin_50 " "create_clock -period 1.000 -name clkin_50 clkin_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445569805 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569805 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569807 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569845 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.010 " "Worst-case setup slack is -10.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE  " "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.530             -24.614 pb\[3\]  " "   -8.530             -24.614 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.316             -65.399 bin_counter\[23\]  " "   -5.316             -65.399 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR  " "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -36.406 clkin_50  " "   -2.337             -36.406 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.232 " "Worst-case hold slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232              -2.232 pb\[3\]  " "   -2.232              -2.232 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 bin_counter\[23\]  " "    0.362               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clkin_50  " "    0.381               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445570737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.828 " "Worst-case setup slack is -9.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE  " "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.499             -24.605 pb\[3\]  " "   -8.499             -24.605 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.878             -58.576 bin_counter\[23\]  " "   -4.878             -58.576 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR  " "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -30.756 clkin_50  " "   -2.002             -30.756 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.119 " "Worst-case hold slack is -2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119              -2.119 pb\[3\]  " "   -2.119              -2.119 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 bin_counter\[23\]  " "    0.325               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clkin_50  " "    0.341               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570822 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445570847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445571118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.557 " "Worst-case setup slack is -3.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE  " "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.902              -7.880 pb\[3\]  " "   -2.902              -7.880 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542             -17.954 bin_counter\[23\]  " "   -1.542             -17.954 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR  " "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.624 clkin_50  " "   -0.364              -1.624 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.907 " "Worst-case hold slack is -0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.982 pb\[3\]  " "   -0.907              -0.982 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 bin_counter\[23\]  " "    0.152               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clkin_50  " "    0.156               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.080 clkin_50  " "   -3.000             -31.080 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.650 pb\[3\]  " "   -3.000              -4.650 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 bin_counter\[23\]  " "   -1.000             -25.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:12 2019 " "Processing ended: Thu Jul 18 06:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445562740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:02 2019 " "Processing started: Thu Jul 18 06:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bin_counter\[23\] " "Node: bin_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] bin_counter\[23\] " "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] is being clocked by bin_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|bin_counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pb\[3\] " "Node: pb\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Xcount pb\[3\] " "Latch MEALY_SM:INST5\|Xcount is being clocked by pb\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|pb[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bin_counter\[23\] clkin_50 " "Register bin_counter\[23\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.MOVE " "Node: MEALY_SM:INST5\|current_state.MOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|clk_en_Y MEALY_SM:INST5\|current_state.MOVE " "Latch MEALY_SM:INST5\|clk_en_Y is being clocked by MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.MOVE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.ERROR " "Node: MEALY_SM:INST5\|current_state.ERROR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Extender_en MEALY_SM:INST5\|current_state.ERROR " "Latch MEALY_SM:INST5\|Extender_en is being clocked by MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.ERROR"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563411 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563412 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563414 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564062 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564347 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.83 mW " "Total thermal power estimate for the design is 159.83 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:04 2019 " "Processing ended: Thu Jul 18 06:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445569087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:08 2019 " "Processing started: Thu Jul 18 06:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569770 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\] " "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb\[3\] pb\[3\] " "create_clock -period 1.000 -name pb\[3\] pb\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin_50 clkin_50 " "create_clock -period 1.000 -name clkin_50 clkin_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445569805 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569805 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569807 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569845 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.010 " "Worst-case setup slack is -10.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE  " "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.530             -24.614 pb\[3\]  " "   -8.530             -24.614 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.316             -65.399 bin_counter\[23\]  " "   -5.316             -65.399 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR  " "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -36.406 clkin_50  " "   -2.337             -36.406 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.232 " "Worst-case hold slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232              -2.232 pb\[3\]  " "   -2.232              -2.232 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 bin_counter\[23\]  " "    0.362               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clkin_50  " "    0.381               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445570737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.828 " "Worst-case setup slack is -9.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE  " "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.499             -24.605 pb\[3\]  " "   -8.499             -24.605 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.878             -58.576 bin_counter\[23\]  " "   -4.878             -58.576 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR  " "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -30.756 clkin_50  " "   -2.002             -30.756 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.119 " "Worst-case hold slack is -2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119              -2.119 pb\[3\]  " "   -2.119              -2.119 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 bin_counter\[23\]  " "    0.325               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clkin_50  " "    0.341               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570822 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445570847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445571118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.557 " "Worst-case setup slack is -3.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE  " "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.902              -7.880 pb\[3\]  " "   -2.902              -7.880 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542             -17.954 bin_counter\[23\]  " "   -1.542             -17.954 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR  " "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.624 clkin_50  " "   -0.364              -1.624 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.907 " "Worst-case hold slack is -0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.982 pb\[3\]  " "   -0.907              -0.982 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 bin_counter\[23\]  " "    0.152               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clkin_50  " "    0.156               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.080 clkin_50  " "   -3.000             -31.080 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.650 pb\[3\]  " "   -3.000              -4.650 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 bin_counter\[23\]  " "   -1.000             -25.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:12 2019 " "Processing ended: Thu Jul 18 06:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445576967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445576968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:16 2019 " "Processing started: Thu Jul 18 06:26:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445576968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445576968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445576968 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445562740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:02 2019 " "Processing started: Thu Jul 18 06:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bin_counter\[23\] " "Node: bin_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] bin_counter\[23\] " "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] is being clocked by bin_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|bin_counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pb\[3\] " "Node: pb\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Xcount pb\[3\] " "Latch MEALY_SM:INST5\|Xcount is being clocked by pb\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|pb[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bin_counter\[23\] clkin_50 " "Register bin_counter\[23\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.MOVE " "Node: MEALY_SM:INST5\|current_state.MOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|clk_en_Y MEALY_SM:INST5\|current_state.MOVE " "Latch MEALY_SM:INST5\|clk_en_Y is being clocked by MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.MOVE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.ERROR " "Node: MEALY_SM:INST5\|current_state.ERROR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Extender_en MEALY_SM:INST5\|current_state.ERROR " "Latch MEALY_SM:INST5\|Extender_en is being clocked by MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.ERROR"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563411 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563412 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563414 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564062 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564347 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.83 mW " "Total thermal power estimate for the design is 159.83 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:04 2019 " "Processing ended: Thu Jul 18 06:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445569087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:08 2019 " "Processing started: Thu Jul 18 06:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569770 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\] " "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb\[3\] pb\[3\] " "create_clock -period 1.000 -name pb\[3\] pb\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin_50 clkin_50 " "create_clock -period 1.000 -name clkin_50 clkin_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445569805 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569805 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569807 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569845 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.010 " "Worst-case setup slack is -10.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE  " "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.530             -24.614 pb\[3\]  " "   -8.530             -24.614 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.316             -65.399 bin_counter\[23\]  " "   -5.316             -65.399 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR  " "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -36.406 clkin_50  " "   -2.337             -36.406 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.232 " "Worst-case hold slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232              -2.232 pb\[3\]  " "   -2.232              -2.232 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 bin_counter\[23\]  " "    0.362               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clkin_50  " "    0.381               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445570737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.828 " "Worst-case setup slack is -9.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE  " "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.499             -24.605 pb\[3\]  " "   -8.499             -24.605 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.878             -58.576 bin_counter\[23\]  " "   -4.878             -58.576 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR  " "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -30.756 clkin_50  " "   -2.002             -30.756 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.119 " "Worst-case hold slack is -2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119              -2.119 pb\[3\]  " "   -2.119              -2.119 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 bin_counter\[23\]  " "    0.325               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clkin_50  " "    0.341               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570822 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445570847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445571118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.557 " "Worst-case setup slack is -3.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE  " "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.902              -7.880 pb\[3\]  " "   -2.902              -7.880 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542             -17.954 bin_counter\[23\]  " "   -1.542             -17.954 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR  " "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.624 clkin_50  " "   -0.364              -1.624 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.907 " "Worst-case hold slack is -0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.982 pb\[3\]  " "   -0.907              -0.982 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 bin_counter\[23\]  " "    0.152               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clkin_50  " "    0.156               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.080 clkin_50  " "   -3.000             -31.080 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.650 pb\[3\]  " "   -3.000              -4.650 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 bin_counter\[23\]  " "   -1.000             -25.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:12 2019 " "Processing ended: Thu Jul 18 06:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572664 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1563445577617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LogicalStep_Lab4_top.vho N:/ECE124/Lab 4/simulation/modelsim/ simulation " "Generated file LogicalStep_Lab4_top.vho in folder \"N:/ECE124/Lab 4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1563445577803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445577881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:17 2019 " "Processing ended: Thu Jul 18 06:26:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445577881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445577881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445577881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445577881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445525822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:25 2019 " "Processing started: Thu Jul 18 06:25:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445525824 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445525824 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563445526348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-SimpleCircuit " "Found design unit 1: LogicalStep_Lab4_top-SimpleCircuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE124/Lab 4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE124/Lab 4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx4-comp_main_logic " "Found design unit 1: Compx4-comp_main_logic" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx4 " "Found entity 1: Compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Compx1-comp_logic " "Found design unit 1: Compx1-comp_logic" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compx1 " "Found entity 1: Compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE124/Lab 4/compx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE124/Lab 4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter8bit-one " "Found design unit 1: U_D_Bin_Counter8bit-one" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter8bit " "Found entity 1: U_D_Bin_Counter8bit" {  } { { "U_D_Bin_Counter8bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_d_bin_counter4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_d_bin_counter4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEALY_SM-SM " "Found design unit 1: MEALY_SM-SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEALY_SM " "Found entity 1: MEALY_SM" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moore_sm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file moore_sm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM-SM " "Found design unit 1: MOORE_SM-SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM " "Found entity 1: MOORE_SM" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "selector_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file selector_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 selector_mux-logic " "Found design unit 1: selector_mux-logic" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""} { "Info" "ISGN_ENTITY_NAME" "1 selector_mux " "Found entity 1: selector_mux" {  } { { "selector_mux.vhd" "" { Text "N:/ECE124/Lab 4/selector_mux.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/errorflash.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/errorflash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Error_SM-errorcode " "Found design unit 1: Error_SM-errorcode" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""} { "Info" "ISGN_ENTITY_NAME" "1 Error_SM " "Found entity 1: Error_SM" {  } { { "output_files/ErrorFlash.vhd" "" { Text "N:/ECE124/Lab 4/output_files/ErrorFlash.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 8 4 " "Found 8 design units, including 4 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl-SM " "Found design unit 1: vhdl-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 abcd-SM " "Found design unit 2: abcd-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ghj-SM " "Found design unit 3: ghj-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 421 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 dadada-SM " "Found design unit 4: dadada-SM" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 606 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl " "Found entity 1: vhdl" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "2 abcd " "Found entity 2: abcd" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "3 ghj " "Found entity 3: ghj" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""} { "Info" "ISGN_ENTITY_NAME" "4 dadada " "Found entity 4: dadada" {  } { { "Vhdl1.vhd" "" { Text "N:/ECE124/Lab 4/Vhdl1.vhd" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563445538397 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[2..1\] LogicalStep_Lab4_top.vhd(13) " "Using initial value X (don't care) for net \"leds\[2..1\]\" at LogicalStep_Lab4_top.vhd(13)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538400 "|LogicalStep_Lab4_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST1 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx4 Compx4:INST2 " "Elaborating entity \"Compx4\" for hierarchy \"Compx4:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Compx1 Compx4:INST2\|Compx1:INST1 " "Elaborating entity \"Compx1\" for hierarchy \"Compx4:INST2\|Compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE124/Lab 4/compx4.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEALY_SM MEALY_SM:INST5 " "Elaborating entity \"MEALY_SM\" for hierarchy \"MEALY_SM:INST5\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST5" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state Mealy_SM.vhd(39) " "VHDL Process Statement warning at Mealy_SM.vhd(39): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Extender_en Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Extender_en\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538443 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_X Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_X\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en_Y Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"clk_en_Y\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Xcount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Xcount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ycount Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"Ycount\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ERROR_led Mealy_SM.vhd(79) " "VHDL Process Statement warning at Mealy_SM.vhd(79): inferring latch(es) for signal or variable \"ERROR_led\", which holds its previous value in one or more paths through the process" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ERROR_led Mealy_SM.vhd(79) " "Inferred latch for \"ERROR_led\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ycount Mealy_SM.vhd(79) " "Inferred latch for \"Ycount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538444 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Xcount Mealy_SM.vhd(79) " "Inferred latch for \"Xcount\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_Y Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_Y\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_en_X Mealy_SM.vhd(79) " "Inferred latch for \"clk_en_X\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Extender_en Mealy_SM.vhd(79) " "Inferred latch for \"Extender_en\" at Mealy_SM.vhd(79)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.ERROR Mealy_SM.vhd(39) " "Inferred latch for \"next_state.ERROR\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.STOP Mealy_SM.vhd(39) " "Inferred latch for \"next_state.STOP\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MOVE Mealy_SM.vhd(39) " "Inferred latch for \"next_state.MOVE\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.INIT Mealy_SM.vhd(39) " "Inferred latch for \"next_state.INIT\" at Mealy_SM.vhd(39)" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538445 "|LogicalStep_Lab4_top|MEALY_SM:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM MOORE_SM:INST6 " "Elaborating entity \"MOORE_SM\" for hierarchy \"MOORE_SM:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST7 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538477 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore_sm2.vhd 2 1 " "Using design file moore_sm2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOORE_SM2-SM2 " "Found design unit 1: MOORE_SM2-SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOORE_SM2 " "Found entity 1: MOORE_SM2" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563445538494 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1563445538494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOORE_SM2 MOORE_SM2:INST8 " "Elaborating entity \"MOORE_SM2\" for hierarchy \"MOORE_SM2:INST8\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST8" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538495 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state moore_sm2.vhd(46) " "VHDL Process Statement warning at moore_sm2.vhd(46): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "button moore_sm2.vhd(82) " "VHDL Process Statement warning at moore_sm2.vhd(82): signal \"button\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led moore_sm2.vhd(74) " "VHDL Process Statement warning at moore_sm2.vhd(74): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led moore_sm2.vhd(74) " "Inferred latch for \"led\" at moore_sm2.vhd(74)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_off moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_off\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.light_on moore_sm2.vhd(46) " "Inferred latch for \"next_state.light_on\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538499 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.start moore_sm2.vhd(46) " "Inferred latch for \"next_state.start\" at moore_sm2.vhd(46)" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 "|LogicalStep_Lab4_top|MOORE_SM2:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Error_SM Error_SM:INST9 " "Elaborating entity \"Error_SM\" for hierarchy \"Error_SM:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST11 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST13 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445538518 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_on_116 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_on_116\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MOORE_SM2:INST8\|next_state.light_off_99 " "LATCH primitive \"MOORE_SM2:INST8\|next_state.light_off_99\" is permanently enabled" {  } { { "moore_sm2.vhd" "" { Text "N:/ECE124/Lab 4/moore_sm2.vhd" 46 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1563445538889 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Ycount " "Latch MEALY_SM:INST5\|Ycount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[2\] " "Ports D and ENA on the latch are fed by the same signal pb\[2\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|Xcount " "Latch MEALY_SM:INST5\|Xcount has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pb\[3\] " "Ports D and ENA on the latch are fed by the same signal pb\[3\]" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.ERROR_200 " "Latch MEALY_SM:INST5\|next_state.ERROR_200 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MOORE_SM:INST6\|current_state.Start " "Ports D and ENA on the latch are fed by the same signal MOORE_SM:INST6\|current_state.Start" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539161 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.MOVE_226 " "Latch MEALY_SM:INST5\|next_state.MOVE_226 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.STOP_213 " "Latch MEALY_SM:INST5\|next_state.STOP_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MEALY_SM:INST5\|current_state.MOVE " "Ports D and ENA on the latch are fed by the same signal MEALY_SM:INST5\|current_state.MOVE" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MEALY_SM:INST5\|next_state.INIT_239 " "Latch MEALY_SM:INST5\|next_state.INIT_239 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Compx4:INST2\|AEQB " "Ports D and ENA on the latch are fed by the same signal Compx4:INST2\|AEQB" {  } { { "compx4.vhd" "" { Text "N:/ECE124/Lab 4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1563445539162 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1563445539162 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563445539236 "|LogicalStep_Lab4_top|leds[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563445539236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563445539284 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563445539555 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563445539820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563445539820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "171 " "Implemented 171 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563445539994 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563445539994 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563445539994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4988 " "Peak virtual memory: 4988 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:40 2019 " "Processing ended: Thu Jul 18 06:25:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445540033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563445540033 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563445544550 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LogicalStep_Lab4_top 10M08SAE144C8G " "Selected device 10M08SAE144C8G for design \"LogicalStep_Lab4_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563445544638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1563445544669 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1563445544756 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1563445544847 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1563445544856 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1563445544856 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 470 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 472 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 474 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 476 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1563445544858 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1563445544858 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563445544860 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1563445545334 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1563445545335 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datac  to: combout " "Cell: INST5\|Selector8~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445545337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563445545337 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1563445545338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563445545339 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1563445545340 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node clkin_50~input (placed in PIN 29 (CLK1p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 463 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bin_counter\[23\]  " "Automatically promoted node bin_counter\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 254 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 253 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 252 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 201 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[2\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 200 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[3\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 199 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bin_counter\[23\]~67 " "Destination node bin_counter\[23\]~67" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 383 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 198 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\] " "Destination node U_D_Bin_Counter4bit:INST3\|ud_bin_counter\[0\]" {  } { { "U_D_Bin_Counter4bit.vhd" "" { Text "N:/ECE124/Lab 4/U_D_Bin_Counter4bit.vhd" 24 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 250 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOORE_SM:INST6\|current_state.Retracted " "Destination node MOORE_SM:INST6\|current_state.Retracted" {  } { { "Moore_SM.vhd" "" { Text "N:/ECE124/Lab 4/Moore_SM.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 170 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545352 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1563445545352 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 161 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 237 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|Selector8~0  " "Automatically promoted node MEALY_SM:INST5\|Selector8~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545352 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 414 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545352 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.ERROR  " "Automatically promoted node MEALY_SM:INST5\|current_state.ERROR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector4~0 " "Destination node MEALY_SM:INST5\|Selector4~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 421 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 178 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEALY_SM:INST5\|current_state.MOVE  " "Automatically promoted node MEALY_SM:INST5\|current_state.MOVE " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Xcount~3 " "Destination node MEALY_SM:INST5\|Xcount~3" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 396 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Ycount~4 " "Destination node MEALY_SM:INST5\|Ycount~4" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 408 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEALY_SM:INST5\|Selector6~0 " "Destination node MEALY_SM:INST5\|Selector6~0" {  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 413 10611 11489 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1563445545353 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1563445545353 ""}  } { { "Mealy_SM.vhd" "" { Text "N:/ECE124/Lab 4/Mealy_SM.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 175 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1563445545353 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1563445546132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546133 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1563445546135 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1563445546136 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1563445546152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1563445546153 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1563445546153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_dat " "Node \"aud_adc_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_adc_lrck " "Node \"aud_adc_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_adc_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_bclk " "Node \"aud_bclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_bclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_dat " "Node \"aud_dac_dat\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_dat" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_dac_lrck " "Node \"aud_dac_lrck\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_dac_lrck" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_mclk " "Node \"aud_mclk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_mclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_scl " "Node \"aud_scl\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_scl" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "aud_sda " "Node \"aud_sda\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "aud_sda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[0\] " "Node \"lcd_d\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[1\] " "Node \"lcd_d\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[2\] " "Node \"lcd_d\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[3\] " "Node \"lcd_d\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[4\] " "Node \"lcd_d\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[5\] " "Node \"lcd_d\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[6\] " "Node \"lcd_d\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_d\[7\] " "Node \"lcd_d\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_d\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_en " "Node \"lcd_en\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_clk " "Node \"sd_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_cmd " "Node \"sd_cmd\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat0 " "Node \"sd_dat0\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sd_dat3 " "Node \"sd_dat3\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[0\] " "Node \"sdram_a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[10\] " "Node \"sdram_a\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[11\] " "Node \"sdram_a\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[12\] " "Node \"sdram_a\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[1\] " "Node \"sdram_a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[2\] " "Node \"sdram_a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[3\] " "Node \"sdram_a\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[4\] " "Node \"sdram_a\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[5\] " "Node \"sdram_a\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[6\] " "Node \"sdram_a\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[7\] " "Node \"sdram_a\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[8\] " "Node \"sdram_a\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_a\[9\] " "Node \"sdram_a\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_a\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[0\] " "Node \"sdram_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ba\[1\] " "Node \"sdram_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cas_n " "Node \"sdram_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cke " "Node \"sdram_cke\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cke" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_cs_n " "Node \"sdram_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[0\] " "Node \"sdram_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[10\] " "Node \"sdram_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[11\] " "Node \"sdram_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[12\] " "Node \"sdram_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[13\] " "Node \"sdram_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[14\] " "Node \"sdram_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[15\] " "Node \"sdram_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[1\] " "Node \"sdram_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[2\] " "Node \"sdram_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[3\] " "Node \"sdram_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[4\] " "Node \"sdram_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[5\] " "Node \"sdram_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[6\] " "Node \"sdram_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[7\] " "Node \"sdram_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[8\] " "Node \"sdram_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dq\[9\] " "Node \"sdram_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[0\] " "Node \"sdram_dqm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_dqm\[1\] " "Node \"sdram_dqm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dqm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_ras_n " "Node \"sdram_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_we_n " "Node \"sdram_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg7_data\[7\] " "Node \"seg7_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg7_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_rx " "Node \"uart_rx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "uart_tx " "Node \"uart_tx\" is assigned to location or region, but does not exist in design" {  } { { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_tx" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1563445546198 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1563445546198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445546203 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1563445546260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1563445547399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1563445547456 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445547949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1563445548659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X9_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12" {  } { { "loc" "" { Generic "N:/ECE124/Lab 4/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X9_Y12"} { { 12 { 0 ""} 0 0 10 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1563445549043 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1563445549043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1563445549863 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1563445549863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445549866 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1563445549874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550074 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550331 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1563445550438 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1563445550806 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563445551480 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1563445551607 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS at 8" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[4] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[4\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 36 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[3\] 3.3-V LVCMOS 43 " "Pin pb\[3\] uses I/O standard 3.3-V LVCMOS at 43" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 31 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS at 6" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[5] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[5\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 37 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[6\] 3.3-V LVCMOS 39 " "Pin sw\[6\] uses I/O standard 3.3-V LVCMOS at 39" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[6] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[6\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 38 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[7] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[7\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 39 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[0\] 3.3-V LVCMOS 30 " "Pin sw\[0\] uses I/O standard 3.3-V LVCMOS at 30" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 32 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[2\] 3.3-V LVCMOS 44 " "Pin pb\[2\] uses I/O standard 3.3-V LVCMOS at 44" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 30 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS at 13" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 33 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS at 14" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[2] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[2\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 34 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS at 11" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { sw[3] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw\[3\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 35 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[0\] 3.3-V LVCMOS 46 " "Pin pb\[0\] uses I/O standard 3.3-V LVCMOS at 46" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[0] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[0\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 28 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVCMOS 32 " "Pin rst_n uses I/O standard 3.3-V LVCMOS at 32" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 56 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clkin_50 3.3-V LVCMOS 29 " "Pin clkin_50 uses I/O standard 3.3-V LVCMOS at 29" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { clkin_50 } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin_50" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 55 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "pb\[1\] 3.3-V LVCMOS 45 " "Pin pb\[1\] uses I/O standard 3.3-V LVCMOS at 45" {  } { { "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/software/altera/15.1/quartus/bin64/pin_planner.ppl" { pb[1] } } } { "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/software/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb\[1\]" } } } } { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE124/Lab 4/LogicalStep_Lab4_top.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "N:/ECE124/Lab 4/" { { 0 { 0 ""} 0 29 10611 11489 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1563445551612 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1563445551612 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[2\] 3.3-V LVCMOS 17 " "Pin leds\[2\] uses I/O standard 3.3-V LVCMOS located at 17 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[3\] 3.3-V LVCMOS 12 " "Pin leds\[3\] uses I/O standard 3.3-V LVCMOS located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[4\] 3.3-V LVCMOS 10 " "Pin leds\[4\] uses I/O standard 3.3-V LVCMOS located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551614 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "leds\[5\] 3.3-V LVCMOS 7 " "Pin leds\[5\] uses I/O standard 3.3-V LVCMOS located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[0\] 3.3-V LVCMOS 123 " "Pin seg7_data\[0\] uses I/O standard 3.3-V LVCMOS located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[1\] 3.3-V LVCMOS 138 " "Pin seg7_data\[1\] uses I/O standard 3.3-V LVCMOS located at 138 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[2\] 3.3-V LVCMOS 140 " "Pin seg7_data\[2\] uses I/O standard 3.3-V LVCMOS located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[4\] 3.3-V LVCMOS 121 " "Pin seg7_data\[4\] uses I/O standard 3.3-V LVCMOS located at 121 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[5\] 3.3-V LVCMOS 134 " "Pin seg7_data\[5\] uses I/O standard 3.3-V LVCMOS located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_data\[6\] 3.3-V LVCMOS 136 " "Pin seg7_data\[6\] uses I/O standard 3.3-V LVCMOS located at 136 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char1 3.3-V LVCMOS 122 " "Pin seg7_char1 uses I/O standard 3.3-V LVCMOS located at 122 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551615 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "seg7_char2 3.3-V LVCMOS 120 " "Pin seg7_char2 uses I/O standard 3.3-V LVCMOS located at 120 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[4\] 3.3-V LVCMOS 8 " "Pin sw\[4\] uses I/O standard 3.3-V LVCMOS located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[5\] 3.3-V LVCMOS 6 " "Pin sw\[5\] uses I/O standard 3.3-V LVCMOS located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[7\] 3.3-V LVCMOS 141 " "Pin sw\[7\] uses I/O standard 3.3-V LVCMOS located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[1\] 3.3-V LVCMOS 13 " "Pin sw\[1\] uses I/O standard 3.3-V LVCMOS located at 13 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[2\] 3.3-V LVCMOS 14 " "Pin sw\[2\] uses I/O standard 3.3-V LVCMOS located at 14 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "sw\[3\] 3.3-V LVCMOS 11 " "Pin sw\[3\] uses I/O standard 3.3-V LVCMOS located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1563445551616 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg " "Generated suppressed messages file N:/ECE124/Lab 4/output_files/LogicalStep_Lab4_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1563445551722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 90 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 90 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5582 " "Peak virtual memory: 5582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:52 2019 " "Processing ended: Thu Jul 18 06:25:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445552841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1563445552841 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445557089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:25:56 2019 " "Processing started: Thu Jul 18 06:25:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445557091 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1563445557091 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1563445557844 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1563445557936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:25:58 2019 " "Processing ended: Thu Jul 18 06:25:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445558668 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1563445558668 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445562740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:02 2019 " "Processing started: Thu Jul 18 06:26:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445562741 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445562741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563055 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563405 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "bin_counter\[23\] " "Node: bin_counter\[23\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] bin_counter\[23\] " "Register U_D_Bin_Counter4bit:INST1\|ud_bin_counter\[1\] is being clocked by bin_counter\[23\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|bin_counter[23]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pb\[3\] " "Node: pb\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Xcount pb\[3\] " "Latch MEALY_SM:INST5\|Xcount is being clocked by pb\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|pb[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkin_50 " "Node: clkin_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register bin_counter\[23\] clkin_50 " "Register bin_counter\[23\] is being clocked by clkin_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563406 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563406 "|LogicalStep_Lab4_top|clkin_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.MOVE " "Node: MEALY_SM:INST5\|current_state.MOVE was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|clk_en_Y MEALY_SM:INST5\|current_state.MOVE " "Latch MEALY_SM:INST5\|clk_en_Y is being clocked by MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.MOVE"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MEALY_SM:INST5\|current_state.ERROR " "Node: MEALY_SM:INST5\|current_state.ERROR was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch MEALY_SM:INST5\|Extender_en MEALY_SM:INST5\|current_state.ERROR " "Latch MEALY_SM:INST5\|Extender_en is being clocked by MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563445563407 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 "|LogicalStep_Lab4_top|MEALY_SM:INST5|current_state.ERROR"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563407 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563411 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563412 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563414 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563593 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445563653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564062 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564347 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "159.83 mW " "Total thermal power estimate for the design is 159.83 mW" {  } { { "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/software/altera/15.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 9 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4987 " "Peak virtual memory: 4987 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:04 2019 " "Processing ended: Thu Jul 18 06:26:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445564873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1563445564873 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445569087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:08 2019 " "Processing started: Thu Jul 18 06:26:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445569088 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_sta LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569088 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569413 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569452 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LogicalStep_Lab4_top.sdc " "Synopsys Design Constraints File file not found: 'LogicalStep_Lab4_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569769 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569770 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\] " "create_clock -period 1.000 -name bin_counter\[23\] bin_counter\[23\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pb\[3\] pb\[3\] " "create_clock -period 1.000 -name pb\[3\] pb\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkin_50 clkin_50 " "create_clock -period 1.000 -name clkin_50 clkin_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.MOVE MEALY_SM:INST5\|current_state.MOVE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR " "create_clock -period 1.000 -name MEALY_SM:INST5\|current_state.ERROR MEALY_SM:INST5\|current_state.ERROR" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1563445569771 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569771 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445569805 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569805 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569807 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569808 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569845 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.010 " "Worst-case setup slack is -10.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE  " "  -10.010             -40.131 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.530             -24.614 pb\[3\]  " "   -8.530             -24.614 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.316             -65.399 bin_counter\[23\]  " "   -5.316             -65.399 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR  " "   -2.410              -3.645 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.337             -36.406 clkin_50  " "   -2.337             -36.406 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569866 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.232 " "Worst-case hold slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232              -2.232 pb\[3\]  " "   -2.232              -2.232 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 bin_counter\[23\]  " "    0.362               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clkin_50  " "    0.381               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.386               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.403               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569876 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.212               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.443               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445569972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445569972 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445569989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570006 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445570737 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.828 " "Worst-case setup slack is -9.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE  " "   -9.828             -39.589 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.499             -24.605 pb\[3\]  " "   -8.499             -24.605 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.878             -58.576 bin_counter\[23\]  " "   -4.878             -58.576 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR  " "   -2.236              -3.558 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.002             -30.756 clkin_50  " "   -2.002             -30.756 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.119 " "Worst-case hold slack is -2.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.119              -2.119 pb\[3\]  " "   -2.119              -2.119 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 bin_counter\[23\]  " "    0.325               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clkin_50  " "    0.341               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.501               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.539               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -38.688 clkin_50  " "   -3.000             -38.688 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pb\[3\]  " "   -3.000              -3.000 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -37.175 bin_counter\[23\]  " "   -1.487             -37.175 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.125               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.309               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445570822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445570822 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1563445570847 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: INST5\|Selector8~0  from: datad  to: combout " "Cell: INST5\|Selector8~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563445571118 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571118 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571119 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.557 " "Worst-case setup slack is -3.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE  " "   -3.557             -12.422 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.902              -7.880 pb\[3\]  " "   -2.902              -7.880 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.542             -17.954 bin_counter\[23\]  " "   -1.542             -17.954 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR  " "   -0.452              -0.452 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.364              -1.624 clkin_50  " "   -0.364              -1.624 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.907 " "Worst-case hold slack is -0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.907              -0.982 pb\[3\]  " "   -0.907              -0.982 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 bin_counter\[23\]  " "    0.152               0.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clkin_50  " "    0.156               0.000 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.159               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.177               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571231 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571239 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.080 clkin_50  " "   -3.000             -31.080 clkin_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.650 pb\[3\]  " "   -3.000              -4.650 pb\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -25.000 bin_counter\[23\]  " "   -1.000             -25.000 bin_counter\[23\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE  " "    0.334               0.000 MEALY_SM:INST5\|current_state.MOVE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR  " "    0.370               0.000 MEALY_SM:INST5\|current_state.ERROR " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1563445571260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445571260 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572409 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572410 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4963 " "Peak virtual memory: 4963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:12 2019 " "Processing ended: Thu Jul 18 06:26:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445572664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1563445572664 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563445576967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563445576968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:26:16 2019 " "Processing started: Thu Jul 18 06:26:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563445576968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445576968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445576968 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1563445577617 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LogicalStep_Lab4_top.vho N:/ECE124/Lab 4/simulation/modelsim/ simulation " "Generated file LogicalStep_Lab4_top.vho in folder \"N:/ECE124/Lab 4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1563445577803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563445577881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:26:17 2019 " "Processing ended: Thu Jul 18 06:26:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563445577881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563445577881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563445577881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445577881 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 135 s " "Quartus Prime Full Compilation was successful. 0 errors, 135 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1563445578659 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563446527567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563446527567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:42:06 2019 " "Processing started: Thu Jul 18 06:42:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563446527567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1563446527567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sgate " "Command: quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1563446527567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563446527797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:42:07 2019 " "Processing ended: Thu Jul 18 06:42:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563446527797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563446527797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563446527797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1563446527797 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563446531767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563446531767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 18 06:42:11 2019 " "Processing started: Thu Jul 18 06:42:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563446531767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1563446531767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sm_process " "Command: quartus_npp LogicalStep_Lab4 -c LogicalStep_Lab4_top --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1563446531767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563446531967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 18 06:42:11 2019 " "Processing ended: Thu Jul 18 06:42:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563446531967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563446531967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563446531967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1563446531967 ""}
