{"vcs1":{"timestamp_begin":1681297471.279050021, "rt":0.66, "ut":0.22, "st":0.12}}
{"vcselab":{"timestamp_begin":1681297471.978210736, "rt":1.15, "ut":0.20, "st":0.17}}
{"link":{"timestamp_begin":1681297473.148166228, "rt":1.00, "ut":0.06, "st":0.89}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681297470.987448886}
{"VCS_COMP_START_TIME": 1681297470.987448886}
{"VCS_COMP_END_TIME": 1681297475.260058584}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338288}}
{"stitch_vcselab": {"peak_mem": 222604}}
