@P:  Worst Slack : -0.901
@P:  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 - Estimated Frequency : 91.7 MHz
@P:  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 - Requested Frequency : 100.0 MHz
@P:  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 - Estimated Period : 10.901
@P:  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 - Requested Period : 10.000
@P:  CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 - Slack : -0.901
@P:  CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK - Estimated Frequency : NA
@P:  CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK - Requested Frequency : 160.0 MHz
@P:  CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK - Estimated Period : NA
@P:  CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK - Requested Period : 6.250
@P:  CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK - Slack : NA
@P:  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock - Estimated Frequency : 142.9 MHz
@P:  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock - Requested Frequency : 100.0 MHz
@P:  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock - Estimated Period : 6.998
@P:  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock - Requested Period : 10.000
@P:  COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock - Slack : 1.501
@P:  System - Estimated Frequency : 295.6 MHz
@P:  System - Requested Frequency : 100.0 MHz
@P:  System - Estimated Period : 3.383
@P:  System - Requested Period : 10.000
@P:  System - Slack : 6.617
@P: TOP Part : mpf300tfcg1152-1
@P: TOP Register bits  : 5557 
@P: TOP DSP Blocks  : 2
@P: TOP I/O primitives : 8
@P: TOP RAM1K20 :  76
@P: TOP RAM64x12 :  8
@P:  CPU Time : 0h:01m:40s
