#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Wed Apr 05 16:04:04 2017
# Process ID: 7916
# Current directory: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1
# Command line: vivado.exe -log desigf_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source desigf_wrapper.tcl
# Log file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/desigf_wrapper.vds
# Journal file: C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source desigf_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top desigf_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 294.828 ; gain = 84.555
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'desigf_wrapper' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf_wrapper.vhd:25]
INFO: [Synth 8-3491] module 'desigf' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:14' bound to instance 'desigf_i' of component 'desigf' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf_wrapper.vhd:37]
INFO: [Synth 8-638] synthesizing module 'desigf' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:29]
INFO: [Synth 8-3491] module 'desigf_ClockDivider_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_ClockDivider_0_0_stub.vhdl:5' bound to instance 'ClockDivider_0' of component 'desigf_ClockDivider_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:102]
INFO: [Synth 8-638] synthesizing module 'desigf_ClockDivider_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_ClockDivider_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'desigf_Control_1_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_Control_1_0_0_stub.vhdl:5' bound to instance 'Control_1_0' of component 'desigf_Control_1_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:108]
INFO: [Synth 8-638] synthesizing module 'desigf_Control_1_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_Control_1_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'desigf_EightDispControl_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_EightDispControl_0_0_stub.vhdl:5' bound to instance 'EightDispControl_0' of component 'desigf_EightDispControl_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:119]
INFO: [Synth 8-638] synthesizing module 'desigf_EightDispControl_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_EightDispControl_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'desigf_Sort_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_Sort_0_0_stub.vhdl:5' bound to instance 'Sort_0' of component 'desigf_Sort_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:133]
INFO: [Synth 8-638] synthesizing module 'desigf_Sort_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_Sort_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'desigf_blk_mem_gen_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'desigf_blk_mem_gen_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'desigf_blk_mem_gen_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'desigf_xlconstant_0_0' declared at 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'desigf_xlconstant_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:144]
INFO: [Synth 8-638] synthesizing module 'desigf_xlconstant_0_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/realtime/desigf_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'desigf' (1#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'desigf_wrapper' (2#1) [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf_wrapper.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 332.063 ; gain = 121.789
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 332.063 ; gain = 121.789
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'desigf_ClockDivider_0_0' instantiated as 'desigf_i/ClockDivider_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:102]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'desigf_Control_1_0_0' instantiated as 'desigf_i/Control_1_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:108]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'desigf_EightDispControl_0_0' instantiated as 'desigf_i/EightDispControl_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:119]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'desigf_Sort_0_0' instantiated as 'desigf_i/Sort_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:133]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'desigf_blk_mem_gen_0_0' instantiated as 'desigf_i/blk_mem_gen_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:138]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'desigf_xlconstant_0_0' instantiated as 'desigf_i/xlconstant_0' [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.srcs/sources_1/bd/desigf/hdl/desigf.vhd:144]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp/desigf_ClockDivider_0_0_in_context.xdc] for cell 'desigf_i/ClockDivider_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp/desigf_ClockDivider_0_0_in_context.xdc] for cell 'desigf_i/ClockDivider_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_2/desigf_Sort_0_0_in_context.xdc] for cell 'desigf_i/Sort_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_2/desigf_Sort_0_0_in_context.xdc] for cell 'desigf_i/Sort_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_3/desigf_EightDispControl_0_0_in_context.xdc] for cell 'desigf_i/EightDispControl_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_3/desigf_EightDispControl_0_0_in_context.xdc] for cell 'desigf_i/EightDispControl_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_4/desigf_Control_1_0_0_in_context.xdc] for cell 'desigf_i/Control_1_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_4/desigf_Control_1_0_0_in_context.xdc] for cell 'desigf_i/Control_1_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_5/desigf_blk_mem_gen_0_0_in_context.xdc] for cell 'desigf_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_5/desigf_blk_mem_gen_0_0_in_context.xdc] for cell 'desigf_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_6/desigf_xlconstant_0_0_in_context.xdc] for cell 'desigf_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/.Xil/Vivado-7916-DESKTOP-2SMIO6T/dcp_6/desigf_xlconstant_0_0_in_context.xdc] for cell 'desigf_i/xlconstant_0'
Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 575.336 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'desigf_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for desigf_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desigf_i/ClockDivider_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desigf_i/Control_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desigf_i/EightDispControl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desigf_i/Sort_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desigf_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for desigf_i/xlconstant_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'desigf_i/Control_1_0/clk' to pin 'desigf_i/ClockDivider_0/bbstub_divided_clock/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 575.336 ; gain = 365.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |desigf_ClockDivider_0_0     |         1|
|2     |desigf_Control_1_0_0        |         1|
|3     |desigf_EightDispControl_0_0 |         1|
|4     |desigf_Sort_0_0             |         1|
|5     |desigf_blk_mem_gen_0_0      |         1|
|6     |desigf_xlconstant_0_0       |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |desigf_ClockDivider_0_0_bbox     |     1|
|2     |desigf_Control_1_0_0_bbox        |     1|
|3     |desigf_EightDispControl_0_0_bbox |     1|
|4     |desigf_Sort_0_0_bbox             |     1|
|5     |desigf_blk_mem_gen_0_0_bbox      |     1|
|6     |desigf_xlconstant_0_0_bbox       |     1|
|7     |IBUF                             |     5|
|8     |OBUF                             |    17|
+------+---------------------------------+------+

Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   118|
|2     |  desigf_i |desigf |    96|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 581.559 ; gain = 371.285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 581.559 ; gain = 117.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 581.559 ; gain = 371.285
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 595.613 ; gain = 380.172
INFO: [Common 17-1381] The checkpoint 'C:/Users/Joao/Desktop/cr/Git/Reconfigurable_Computing/Exame/Toplevel/Toplevel.runs/synth_1/desigf_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 595.613 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 05 16:04:42 2017...
