vendor_name = ModelSim
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/NOT_gate.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/AND_gate.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/OR_gate.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/NAND_gate.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/TB_NAND.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/ALU.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/XOR_gate.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/drbha/quartus_main/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/drbha/sem3_iitb_material/ee224/vhdl_assgnmnts/main_ass/db/ALU.cbx.xml
design_name = XOR_gate
instance = comp, \O~output\, O~output, XOR_gate, 1
instance = comp, \I1~input\, I1~input, XOR_gate, 1
instance = comp, \I0~input\, I0~input, XOR_gate, 1
instance = comp, \final_or|OUT2~0\, final_or|OUT2~0, XOR_gate, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, XOR_gate, 1
