<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'fftBlock/ovflo' has no fanin or fanout and is left dangling.&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="FFTBlock" solutionName="solution1" date="2022-06-17T09:59:54.682-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="FFTBlock" solutionName="solution1" date="2022-06-17T09:59:54.669-0500" type="Warning"/>
        <logs message="WARNING: [SYN 201-103] Legalizing function name 'fft&lt;param1>' to 'fft_param1_s'." projectName="FFTBlock" solutionName="solution1" date="2022-06-17T09:59:52.678-0500" type="Warning"/>
        <logs message="WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'outArray.im'&#xA;Resolution: For help on HLS 214-142 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-142.html" projectName="FFTBlock" solutionName="solution1" date="2022-06-17T09:59:52.108-0500" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
