pragma solidity ^0.8.20;

contract VMX{
    uint256 private _sw_var_0 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa0030301;
    uint256 private _sw_var_1 = 0x0000000000000000000000000000000000000000000000000000000058030902;
    uint256 private _sw_var_2 = 0x0000000000000000000000000000000000000000000000000000000060030901;
    uint256 private _sw_var_3 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa8090b02;
    uint256 private _sw_var_4 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa0090c02;
    uint256 private _sw_var_5 = 0x0000000000000000000000000000000000000000000000000000000f00dc1003;
    uint256 private _sw_var_6 = 0xfffffffffffffffffffffffffffffffffffffffffffffffffffffffabe101001;
    uint256 private _sw_var_7 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffb8091005;
    uint256 private _sw_var_8 = 0x0000000000000000000000000000000000000000000000000000000deadc1003;
    uint256 private _sw_var_9 = 0xfffffffffffffffffffffffffffffffffffffffffffffffffffffffeef101001;
    uint256 private _sw_var_10 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffbc091005;
    uint256 private _sw_var_11 = 0x0000000000000000000000000000000000000000000000000000000badc11003;
    uint256 private _sw_var_12 = 0xfffffffffffffffffffffffffffffffffffffffffffffffffffffffffe101001;
    uint256 private _sw_var_13 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffc0091005;
    uint256 private _sw_var_14 = 0x0000000000000000000000000000000000000000000000000000000feee01003;
    uint256 private _sw_var_15 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffface101001;
    uint256 private _sw_var_16 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffc4091005;
    uint256 private _sw_var_17 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe8090102;
    uint256 private _sw_var_18 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa0090f09;
    uint256 private _sw_var_19 = 0x0000000000000000000000000000000000000000000000000000000008011001;
    uint256 private _sw_var_20 = 0x00000000000000000000000000000000000000000000000000000000020f1016;
    uint256 private _sw_var_21 = 0x0000000000000000000000000000000000000000000000000000000008011001;
    uint256 private _sw_var_22 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa0091002;
    uint256 private _sw_var_23 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe0090102;
    uint256 private _sw_var_24 = 0x0000000000000000000000000000000000000000000000000000000000001006;
    uint256 private _sw_var_25 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa8090f09;
    uint256 private _sw_var_26 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe0091009;
    uint256 private _sw_var_27 = 0x00000000000000000000000000000000000000000000000000000000100f1004;
    uint256 private _sw_var_28 = 0x0000000000000000000000000000000000000000000000000000000000101011;
    uint256 private _sw_var_29 = 0x0000000000000000000000000000000000000000000000000000000000100f14;
    uint256 private _sw_var_30 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe0091009;
    uint256 private _sw_var_31 = 0x000000000000000000000000000000000000000000000000000000000010100d;
    uint256 private _sw_var_32 = 0x0000000000000000000000000000000000000000000000000000000003101017;
    uint256 private _sw_var_33 = 0x000000000000000000000000000000000000000000000000000000000010100d;
    uint256 private _sw_var_34 = 0x00000000000000000000000000000000000000000000000000000000100f1018;
    uint256 private _sw_var_35 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe8090f09;
    uint256 private _sw_var_36 = 0x00000000000000000000000000000000000000000000000000000000100f1019;
    uint256 private _sw_var_37 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe8091002;
    uint256 private _sw_var_38 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe0091009;
    uint256 private _sw_var_39 = 0x0000000000000000000000000000000000000000000000000000000001101001;
    uint256 private _sw_var_40 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe0091002;
    uint256 private _sw_var_41 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe0090f09;
    uint256 private _sw_var_42 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffa0091009;
    uint256 private _sw_var_43 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffed100f1a;
    uint256 private _sw_var_44 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe8091009;
    uint256 private _sw_var_45 = 0x000000000000000000000000000000000000000000000000000000002010100f;
    uint256 private _sw_var_46 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffdc091005;
    uint256 private _sw_var_47 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffe8091009;
    uint256 private _sw_var_48 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd8091005;
    uint256 private _sw_var_49 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd4090105;
    uint256 private _sw_var_50 = 0x0000000000000000000000000000000000000000000000000000000000002906;
    uint256 private _sw_var_51 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd8091007;
    uint256 private _sw_var_52 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd0091005;
    uint256 private _sw_var_53 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd4091007;
    uint256 private _sw_var_54 = 0x0000000000000000000000000000000000000000000000000000000002101008;
    uint256 private _sw_var_55 = 0xfffffffffffffffffffffffffffffffffffffffffffffffffffffffff0101001;
    uint256 private _sw_var_56 = 0x0000000000000000000000000000000000000000000000000000000009101004;
    uint256 private _sw_var_57 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffc8101007;
    uint256 private _sw_var_58 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd8090f07;
    uint256 private _sw_var_59 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc090f05;
    uint256 private _sw_var_60 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffc8091005;
    uint256 private _sw_var_61 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091007;
    uint256 private _sw_var_62 = 0x0000000000000000000000000000000000000000000000000000000000100f14;
    uint256 private _sw_var_63 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffc8091007;
    uint256 private _sw_var_64 = 0x00000000000000000000000000000000000000000000000000000000100f100b;
    uint256 private _sw_var_65 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091005;
    uint256 private _sw_var_66 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091007;
    uint256 private _sw_var_67 = 0x0000000000000000000000000000000000000000000000000000000005100f17;
    uint256 private _sw_var_68 = 0x000000000000000000000000000000000000000000000000000000001b10101b;
    uint256 private _sw_var_69 = 0x00000000000000000000000000000000000000000000000000000000100f1019;
    uint256 private _sw_var_70 = 0x0000000000000000000000000000000000000000000000000000000000100f0d;
    uint256 private _sw_var_71 = 0x0000000000000000000000000000000000000000000000000000000045da1003;
    uint256 private _sw_var_72 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffff3b10100c;
    uint256 private _sw_var_73 = 0x00000000000000000000000000000000000000000000000000000000100f101c;
    uint256 private _sw_var_74 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091005;
    uint256 private _sw_var_75 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091007;
    uint256 private _sw_var_76 = 0x000000000000000000000000000000000000000000000000000000001010101b;
    uint256 private _sw_var_77 = 0x000000000000000000000000000000000000000000000000000000000010100d;
    uint256 private _sw_var_78 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc090f07;
    uint256 private _sw_var_79 = 0x00000000000000000000000000000000000000000000000000000000100f100b;
    uint256 private _sw_var_80 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091005;
    uint256 private _sw_var_81 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffcc091007;
    uint256 private _sw_var_82 = 0x000000000000000000000000000000000000000000000000000000000010100d;
    uint256 private _sw_var_83 = 0x000000000000000000000000000000000000000000000000000000000010100d;
    uint256 private _sw_var_84 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffdc090f07;
    uint256 private _sw_var_85 = 0x00000000000000000000000000000000000000000000000000000000100f100b;
    uint256 private _sw_var_86 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd8091005;
    uint256 private _sw_var_87 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd0091007;
    uint256 private _sw_var_88 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffdc091005;
    uint256 private _sw_var_89 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd4091007;
    uint256 private _sw_var_90 = 0x000000000000000000000000000000000000000000000000000000000110100c;
    uint256 private _sw_var_91 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd4091005;
    uint256 private _sw_var_92 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd4091007;
    uint256 private _sw_var_93 = 0x0000000000000000000000000000000000000000000000000000000000100f0d;
    uint256 private _sw_var_94 = 0x0000000000000000000000000000000000000000000000000000000003011001;
    uint256 private _sw_var_95 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd30f100e;
    uint256 private _sw_var_96 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffdc09101d;
    uint256 private _sw_var_97 = 0x0000000000000000000000000000000000000000000000000000000020100f08;
    uint256 private _sw_var_98 = 0xffffffffffffffffffffffffffffffffffffffffffffffffffffffffd809101d;
    uint256 private _sw_var_99 = 0x00000000000000000000000000000000000000000000000000000000100f1019;
    uint256 private _sw_var_100 = 0x0000000000000000000000000000000000000000000000000000000000100b14;
    uint256 private _sw_var_101 = 0x0000000000000000000000000000000000000000000000000000000058030909;
    uint256 private _sw_var_102 = 0x0000000000000000000000000000000000000000000000000000000060030301;
    uint256 private _sw_var_103 = 0x0000000000000000000000000000000000000000000000000000000000000015;

    function validate(string calldata _sw_key) view external returns (
        uint256[17] memory _sw_regs,
        uint256[4] memory _sw_mem) {

        uint256 _sw_len = bytes(_sw_key).length;        
        uint256 _sw_offset = 4*32 - _sw_len;
        _sw_regs[3] = _sw_offset;
        _sw_regs[11] = _sw_offset;
        _sw_regs[12] = _sw_len;

        assembly {
            let _sw_dst := add(_sw_mem, _sw_offset)

            for { let _sw_i := 0 } lt(_sw_i, _sw_len) { _sw_i := add(_sw_i, 32) } {
                mstore(add(_sw_dst, _sw_i), calldataload(add(_sw_key.offset, _sw_i)))
            }

            for { let _sw_i := 0 } 1 { _sw_i := add(_sw_i, 1) } {
                let _sw_data := sload(_sw_i)
                
                let _sw_op := and(_sw_data, 255)
                _sw_data := sar(8, _sw_data)

                switch _sw_op
                case 1 {//addi
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,add(sar(196,shl(196,_sw_data)),mload(_sw_reg2)))
                }
                case 2 {//sd
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    let _sw_mem_value := and(mload(_sw_mem_addr),6277101735386680763835789423207666416102355444464034512895)
                    _sw_mem_value := or(shl(192,mload(_sw_reg1)),_sw_mem_value)
                    mstore(_sw_mem_addr,_sw_mem_value)
                }
                case 3 {//lui
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,sar(224,shl(236,_sw_data)))
                }
                case 4 {//add
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg3:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,add(mload(_sw_reg2),mload(_sw_reg3)))
                }
                case 5 {//sw
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    let _sw_mem_value := and(mload(_sw_mem_addr),26959946667150639794667015087019630673637144422540572481103610249215)
                    _sw_mem_value := or(shl(224,mload(_sw_reg1)),_sw_mem_value)
                    mstore(_sw_mem_addr,_sw_mem_value)
                }
                case 6 {//j
                    _sw_i := add(_sw_i,_sw_data)
                }
                case 7 {//lw
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    mstore(_sw_reg1,sar(224,mload(_sw_mem_addr)))
                }
                case 8 {//slli
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,shl(_sw_data,mload(_sw_reg2)))
                }
                case 9 {//ld
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    mstore(_sw_reg1,sar(192,mload(_sw_mem_addr)))
                }
                case 10 {//bgez
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    if iszero(slt(mload(_sw_reg1),0)) {
                        _sw_i := add(_sw_i,_sw_data)
                    }
                }
                case 11 {//xor
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg3:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,xor(mload(_sw_reg2),mload(_sw_reg3)))
                }
                case 12 {//addiw
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)

                    mstore(_sw_reg1,add(sar(224,shl(224,_sw_data)),mload(_sw_reg2)))
                }
                case 13 {//sext.w
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,sar(224,shl(224,mload(_sw_reg2))))
                }
                case 14 {//bge
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    if iszero(slt(mload(_sw_reg1), mload(_sw_reg2))) {
                        _sw_i := add(_sw_i,_sw_data)
                    }
                }
                case 15 {//srli
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,shr(_sw_data,mload(_sw_reg2)))
                }
                case 16 {//andi
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,and(_sw_data,mload(_sw_reg2)))
                }
                case 17 {//lbu
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    mstore(_sw_reg1,shr(248,mload(_sw_mem_addr)))
                }
                case 18 {//sb
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    let _sw_mem_value := and(mload(_sw_mem_addr),452312848583266388373324160190187140051835877600158453279131187530910662655)
                    _sw_mem_value := or(shl(248,mload(_sw_reg1)),_sw_mem_value)
                    mstore(_sw_mem_addr,_sw_mem_value)
                }
                case 19 {//bnez
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    if mload(_sw_reg1) {
                        _sw_i := add(_sw_i,_sw_data)
                    }
                }
                case 20 {//mv
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,mload(_sw_reg2))
                }
                case 21 {//ret
                    break
                }
                case 22 {//bgeu
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    if iszero(lt(mload(_sw_reg1), mload(_sw_reg2))) {
                        _sw_i := add(_sw_i,_sw_data)
                    }
                }
                case 23 {//slliw
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,shl(_sw_data,sar(224,shl(224,mload(_sw_reg2)))))
                }
                case 24 {//sll
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg3:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,shl(mload(_sw_reg3),mload(_sw_reg2)))
                }
                case 25 {//or
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg3:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,or(mload(_sw_reg2),mload(_sw_reg3)))
                }
                case 26 {//bltu
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    if lt(mload(_sw_reg1), mload(_sw_reg2)) {
                        _sw_i := add(_sw_i,_sw_data)
                    }
                }
                case 27 {//srliw
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,shr(_sw_data,shr(224,shl(224,mload(_sw_reg2)))))
                }
                case 28 {//mulw
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    mstore(_sw_reg1,mul(sar(224,shl(224,mload(_sw_reg1))),sar(224,shl(224,mload(_sw_reg2)))))
                }
                case 29 {//lwu
                    let _sw_reg1:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_reg2:= add(_sw_regs, mul(and(_sw_data, 255),32))
                    _sw_data := sar(8, _sw_data)
                    let _sw_mem_addr := add(_sw_mem,add(mload(_sw_reg2),_sw_data))
                    mstore(_sw_reg1,shr(224,mload(_sw_mem_addr)))
                }
                default{ revert(0,0) }
            }
        }

        require(_sw_regs[11] == 0x16c11e3b4fe39c85);
    }
}
