<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › mach-pnx8550 › kernel-entry-init.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>kernel-entry-init.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005 Embedded Alley Solutions, Inc</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __ASM_MACH_KERNEL_ENTRY_INIT_H</span>
<span class="cp">#define __ASM_MACH_KERNEL_ENTRY_INIT_H</span>

<span class="cp">#include &lt;asm/cacheops.h&gt;</span>
<span class="cp">#include &lt;asm/addrspace.h&gt;</span>

<span class="cp">#define CO_CONFIGPR_VALID  0x3F1F41FF    </span><span class="cm">/* valid bits to write to ConfigPR */</span><span class="cp"></span>
<span class="cp">#define HAZARD_CP0 nop; nop; nop; nop; nop; nop; nop; nop; nop; nop; nop; nop;</span>
<span class="cp">#define CACHE_OPC      0xBC000000  </span><span class="cm">/* MIPS cache instruction opcode */</span><span class="cp"></span>
<span class="cp">#define ICACHE_LINE_SIZE        32      </span><span class="cm">/* Instruction cache line size bytes */</span><span class="cp"></span>
<span class="cp">#define DCACHE_LINE_SIZE        32      </span><span class="cm">/* Data cache line size in bytes */</span><span class="cp"></span>

<span class="cp">#define ICACHE_SET_COUNT        256     </span><span class="cm">/* Instruction cache set count */</span><span class="cp"></span>
<span class="cp">#define DCACHE_SET_COUNT        128     </span><span class="cm">/* Data cache set count */</span><span class="cp"></span>

<span class="cp">#define ICACHE_SET_SIZE         (ICACHE_SET_COUNT * ICACHE_LINE_SIZE)</span>
<span class="cp">#define DCACHE_SET_SIZE         (DCACHE_SET_COUNT * DCACHE_LINE_SIZE)</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">kernel_entry_setup</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">push</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">noreorder</span>
	<span class="cm">/*</span>
<span class="cm">	 * PNX8550 entry point, when running a non compressed</span>
<span class="cm">	 * kernel. When loading a zImage, the head.S code in</span>
<span class="cm">	 * arch/mips/zboot/pnx8550 will init the caches and,</span>
<span class="cm">	 * decompress the kernel, and branch to kernel_entry.</span>
<span class="cm">		 */</span>
<span class="nl">cache_begin:</span>	<span class="n">li</span>	<span class="n">t0</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">28</span><span class="p">)</span>
	<span class="n">mtc0</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_STATUS</span> <span class="cm">/* cp0 usable */</span>
	<span class="n">HAZARD_CP0</span>

	<span class="n">mtc0</span> 	<span class="n">zero</span><span class="p">,</span> <span class="n">CP0_CAUSE</span>
	<span class="n">HAZARD_CP0</span>


	<span class="cm">/* Set static virtual to phys address translation and TLB disabled */</span>
	<span class="n">mfc0</span> 	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_CONFIG</span><span class="p">,</span> <span class="mi">7</span>
	<span class="n">HAZARD_CP0</span>

	<span class="n">and</span>	<span class="n">t0</span><span class="p">,</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">20</span><span class="p">))</span>     <span class="cm">/* TLB/MAP cleared */</span>
	<span class="n">mtc0</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_CONFIG</span><span class="p">,</span> <span class="mi">7</span>
	<span class="n">HAZARD_CP0</span>

	<span class="cm">/* CPU boots with kseg0 cache algo set to 0x2 -- uncached */</span>

	<span class="n">init_icache</span>
	<span class="n">nop</span>
	<span class="n">init_dcache</span>
	<span class="n">nop</span>

	<span class="n">cachePr4450ICReset</span>
	<span class="n">nop</span>

	<span class="n">cachePr4450DCReset</span>
	<span class="n">nop</span>

	<span class="cm">/* read ConfigPR into t0 */</span>
	<span class="n">mfc0</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_CONFIG</span><span class="p">,</span> <span class="mi">7</span>
	<span class="n">HAZARD_CP0</span>

	<span class="cm">/*  enable the TLB */</span>
	<span class="n">or</span>      <span class="n">t0</span><span class="p">,</span> <span class="p">(</span><span class="mi">1</span><span class="o">&lt;&lt;</span><span class="mi">19</span><span class="p">)</span>

	<span class="cm">/* disable the ICACHE: at least 10x slower */</span>
	<span class="cm">/* or      t0, (1&lt;&lt;26) */</span>

	<span class="cm">/* disable the DCACHE; CONFIG_CPU_HAS_LLSC should not be set  */</span>
	<span class="cm">/* or      t0, (1&lt;&lt;27) */</span>

	<span class="n">and</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CO_CONFIGPR_VALID</span>

	<span class="cm">/* enable TLB. */</span>
	<span class="n">mtc0</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_CONFIG</span><span class="p">,</span> <span class="mi">7</span>
	<span class="n">HAZARD_CP0</span>
<span class="nl">cache_end:</span>
	<span class="cm">/* Setup CMEM_0 to MMIO address space, 2MB */</span>
	<span class="n">lui</span>    <span class="n">t0</span><span class="p">,</span> <span class="mh">0x1BE0</span>
	<span class="n">addi</span>   <span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="mh">0x3</span>
	<span class="n">mtc0</span>   <span class="err">$</span><span class="mi">8</span><span class="p">,</span> <span class="err">$</span><span class="mi">22</span><span class="p">,</span> <span class="mi">4</span>
	<span class="n">nop</span>

	<span class="cm">/* Setup CMEM_1, 128MB */</span>
	<span class="n">lui</span>    <span class="n">t0</span><span class="p">,</span> <span class="mh">0x1000</span>
	<span class="n">addi</span>   <span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="mh">0xf</span>
	<span class="n">mtc0</span>   <span class="err">$</span><span class="mi">8</span><span class="p">,</span> <span class="err">$</span><span class="mi">22</span><span class="p">,</span> <span class="mi">5</span>
	<span class="n">nop</span>


	<span class="cm">/* Setup CMEM_2, 32MB */</span>
	<span class="n">lui</span>    <span class="n">t0</span><span class="p">,</span> <span class="mh">0x1C00</span>
	<span class="n">addi</span>   <span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="mh">0xb</span>
	<span class="n">mtc0</span>   <span class="err">$</span><span class="mi">8</span><span class="p">,</span> <span class="err">$</span><span class="mi">22</span><span class="p">,</span> <span class="mi">6</span>
	<span class="n">nop</span>

	<span class="cm">/* Setup CMEM_3, 0MB */</span>
	<span class="n">lui</span>    <span class="n">t0</span><span class="p">,</span> <span class="mh">0x0</span>
	<span class="n">addi</span>   <span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="mh">0x0</span>
	<span class="n">mtc0</span>   <span class="err">$</span><span class="mi">8</span><span class="p">,</span> <span class="err">$</span><span class="mi">22</span><span class="p">,</span> <span class="mi">7</span>
	<span class="n">nop</span>

	<span class="cm">/* Enable cache */</span>
	<span class="n">mfc0</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_CONFIG</span>
	<span class="n">HAZARD_CP0</span>
	<span class="n">and</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="mh">0xFFFFFFF8</span>
	<span class="n">or</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="mi">3</span>
	<span class="n">mtc0</span>	<span class="n">t0</span><span class="p">,</span> <span class="n">CP0_CONFIG</span>
	<span class="n">HAZARD_CP0</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">pop</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">init_icache</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">push</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">noreorder</span>

	<span class="cm">/* Get Cache Configuration */</span>
	<span class="n">mfc0</span>	<span class="n">t3</span><span class="p">,</span> <span class="n">CP0_CONFIG</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">HAZARD_CP0</span>

	<span class="cm">/* get cache Line size */</span>

	<span class="n">srl</span>   <span class="n">t1</span><span class="p">,</span> <span class="n">t3</span><span class="p">,</span> <span class="mi">19</span>   <span class="cm">/* C0_CONFIGPR_IL_SHIFT */</span>
	<span class="n">andi</span>  <span class="n">t1</span><span class="p">,</span> <span class="n">t1</span><span class="p">,</span> <span class="mh">0x7</span>  <span class="cm">/* C0_CONFIGPR_IL_MASK */</span>
	<span class="n">beq</span>   <span class="n">t1</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">pr4450_instr_cache_invalidated</span> <span class="cm">/* if zero instruction cache is absent */</span>
	<span class="n">nop</span>
	<span class="n">addiu</span> <span class="n">t0</span><span class="p">,</span> <span class="n">t1</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">ori</span>   <span class="n">t1</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">sllv</span>  <span class="n">t1</span><span class="p">,</span> <span class="n">t1</span><span class="p">,</span> <span class="n">t0</span>

	<span class="cm">/* get max cache Index */</span>
	<span class="n">srl</span>   <span class="n">t2</span><span class="p">,</span> <span class="n">t3</span><span class="p">,</span> <span class="mi">22</span>  <span class="cm">/* C0_CONFIGPR_IS_SHIFT */</span>
	<span class="n">andi</span>  <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="mh">0x7</span> <span class="cm">/* C0_CONFIGPR_IS_MASK */</span>
	<span class="n">addiu</span> <span class="n">t0</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="mi">6</span>
	<span class="n">ori</span>   <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="mi">1</span>
	<span class="n">sllv</span>  <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t0</span>

	<span class="cm">/* get max cache way */</span>
	<span class="n">srl</span>   <span class="n">t3</span><span class="p">,</span> <span class="n">t3</span><span class="p">,</span> <span class="mi">16</span>  <span class="cm">/* C0_CONFIGPR_IA_SHIFT */</span>
	<span class="n">andi</span>  <span class="n">t3</span><span class="p">,</span> <span class="n">t3</span><span class="p">,</span> <span class="mh">0x7</span> <span class="cm">/* C0_CONFIGPR_IA_MASK */</span>
	<span class="n">addiu</span> <span class="n">t3</span><span class="p">,</span> <span class="n">t3</span><span class="p">,</span> <span class="mi">1</span>

	<span class="cm">/* total no of cache lines */</span>
	<span class="n">multu</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t3</span>             <span class="cm">/* max index * max way */</span>
	<span class="n">mflo</span>  <span class="n">t2</span>
	<span class="n">addiu</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>

	<span class="n">move</span>  <span class="n">t0</span><span class="p">,</span> <span class="n">zero</span>
<span class="nl">pr4450_next_instruction_cache_set:</span>
	<span class="n">cache</span>  <span class="n">Index_Invalidate_I</span><span class="p">,</span> <span class="mi">0</span><span class="p">(</span><span class="n">t0</span><span class="p">)</span>
	<span class="n">addu</span>  <span class="n">t0</span><span class="p">,</span> <span class="n">t0</span><span class="p">,</span> <span class="n">t1</span>         <span class="cm">/* add bytes in a line */</span>
	<span class="n">bne</span>   <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">pr4450_next_instruction_cache_set</span>
	<span class="n">addiu</span> <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>   <span class="cm">/* reduce no of lines to invalidate by one */</span>
<span class="nl">pr4450_instr_cache_invalidated:</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">pop</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">init_dcache</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">push</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">noreorder</span>
	<span class="n">move</span> <span class="n">t1</span><span class="p">,</span> <span class="n">zero</span>

	<span class="cm">/* Store Tag Information */</span>
	<span class="n">mtc0</span>	<span class="n">zero</span><span class="p">,</span> <span class="n">CP0_TAGLO</span><span class="p">,</span> <span class="mi">0</span>
	<span class="n">HAZARD_CP0</span>

	<span class="n">mtc0</span>	<span class="n">zero</span><span class="p">,</span> <span class="n">CP0_TAGHI</span><span class="p">,</span> <span class="mi">0</span>
	<span class="n">HAZARD_CP0</span>

	<span class="cm">/* Cache size is 16384 = 512 lines x 32 bytes per line */</span>
	<span class="n">or</span>       <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="p">(</span><span class="mi">128</span><span class="o">*</span><span class="mi">4</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span>  <span class="cm">/* 512 lines  */</span>
	<span class="cm">/* Invalidate all lines */</span>
<span class="mi">2</span><span class="o">:</span>
	<span class="n">cache</span> <span class="n">Index_Store_Tag_D</span><span class="p">,</span> <span class="mi">0</span><span class="p">(</span><span class="n">t1</span><span class="p">)</span>
	<span class="n">addiu</span>    <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>
	<span class="n">bne</span>      <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="mi">2</span><span class="n">b</span>
	<span class="n">addiu</span>    <span class="n">t1</span><span class="p">,</span> <span class="n">t1</span><span class="p">,</span> <span class="mi">32</span>        <span class="cm">/* 32 bytes in a line */</span>
	<span class="p">.</span><span class="n">set</span> <span class="n">pop</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">cachePr4450ICReset</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">push</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">noreorder</span>

	<span class="cm">/* Save CP0 status reg on entry; */</span>
	<span class="cm">/* disable interrupts during cache reset */</span>
	<span class="n">mfc0</span>    <span class="n">t0</span><span class="p">,</span> <span class="n">CP0_STATUS</span>      <span class="cm">/* T0 = interrupt status on entry */</span>
	<span class="n">HAZARD_CP0</span>

	<span class="n">mtc0</span>    <span class="n">zero</span><span class="p">,</span> <span class="n">CP0_STATUS</span>   <span class="cm">/* disable CPU interrupts */</span>
	<span class="n">HAZARD_CP0</span>

	<span class="n">or</span>      <span class="n">t1</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">zero</span>              <span class="cm">/* T1 = starting cache index (0) */</span>
	<span class="n">ori</span>     <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="p">(</span><span class="mi">256</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* T2 = inst cache set cnt - 1 */</span>

	<span class="nl">icache_invd_loop:</span>
	<span class="cm">/* 9 == register t1 */</span>
	<span class="p">.</span><span class="n">word</span>   <span class="n">CACHE_OPC</span> <span class="o">|</span> <span class="p">(</span><span class="mi">9</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">Index_Invalidate_I</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> \
		<span class="p">(</span><span class="mi">0</span> <span class="o">*</span> <span class="n">ICACHE_SET_SIZE</span><span class="p">)</span>  <span class="cm">/* invalidate inst cache WAY0 */</span>
	<span class="p">.</span><span class="n">word</span>   <span class="n">CACHE_OPC</span> <span class="o">|</span> <span class="p">(</span><span class="mi">9</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">Index_Invalidate_I</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> \
		<span class="p">(</span><span class="mi">1</span> <span class="o">*</span> <span class="n">ICACHE_SET_SIZE</span><span class="p">)</span>  <span class="cm">/* invalidate inst cache WAY1 */</span>

	<span class="n">addiu</span>   <span class="n">t1</span><span class="p">,</span> <span class="n">t1</span><span class="p">,</span> <span class="n">ICACHE_LINE_SIZE</span>    <span class="cm">/* T1 = next cache line index */</span>
	<span class="n">bne</span>     <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">icache_invd_loop</span> <span class="cm">/* T2 = 0 if all sets invalidated */</span>
	<span class="n">addiu</span>   <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>        <span class="cm">/* decrement T2 set cnt (delay slot) */</span>

	<span class="cm">/* Initialize the latches in the instruction cache tag */</span>
	<span class="cm">/* that drive the way selection tri-state bus drivers, by doing a */</span>
	<span class="cm">/* dummy load while the instruction cache is still disabled. */</span>
	<span class="cm">/* TODO: Is this needed ? */</span>
	<span class="n">la</span>      <span class="n">t1</span><span class="p">,</span> <span class="n">KSEG0</span>            <span class="cm">/* T1 = cached memory base address */</span>
	<span class="n">lw</span>      <span class="n">zero</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">(</span><span class="n">t1</span><span class="p">)</span>      <span class="cm">/* (dummy read of first memory word) */</span>

	<span class="n">mtc0</span>    <span class="n">t0</span><span class="p">,</span> <span class="n">CP0_STATUS</span>        <span class="cm">/* restore interrupt status on entry */</span>
	<span class="n">HAZARD_CP0</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">pop</span>
	<span class="p">.</span><span class="n">endm</span>

	<span class="p">.</span><span class="n">macro</span>	<span class="n">cachePr4450DCReset</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">push</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">noreorder</span>
	<span class="n">mfc0</span>    <span class="n">t0</span><span class="p">,</span> <span class="n">CP0_STATUS</span>           <span class="cm">/* T0 = interrupt status on entry */</span>
	<span class="n">HAZARD_CP0</span>
	<span class="n">mtc0</span>    <span class="n">zero</span><span class="p">,</span> <span class="n">CP0_STATUS</span>         <span class="cm">/* disable CPU interrupts */</span>
	<span class="n">HAZARD_CP0</span>

	<span class="cm">/* Writeback/invalidate entire data cache sets/ways/lines */</span>
	<span class="n">or</span>      <span class="n">t1</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">zero</span>              <span class="cm">/* T1 = starting cache index (0) */</span>
	<span class="n">ori</span>     <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="p">(</span><span class="n">DCACHE_SET_COUNT</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="cm">/* T2 = data cache set cnt - 1 */</span>

	<span class="nl">dcache_wbinvd_loop:</span>
	<span class="cm">/* 9 == register t1 */</span>
	<span class="p">.</span><span class="n">word</span>   <span class="n">CACHE_OPC</span> <span class="o">|</span> <span class="p">(</span><span class="mi">9</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">Index_Writeback_Inv_D</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> \
		<span class="p">(</span><span class="mi">0</span> <span class="o">*</span> <span class="n">DCACHE_SET_SIZE</span><span class="p">)</span>  <span class="cm">/* writeback/invalidate WAY0 */</span>
	<span class="p">.</span><span class="n">word</span>   <span class="n">CACHE_OPC</span> <span class="o">|</span> <span class="p">(</span><span class="mi">9</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">Index_Writeback_Inv_D</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> \
		<span class="p">(</span><span class="mi">1</span> <span class="o">*</span> <span class="n">DCACHE_SET_SIZE</span><span class="p">)</span>  <span class="cm">/* writeback/invalidate WAY1 */</span>
	<span class="p">.</span><span class="n">word</span>   <span class="n">CACHE_OPC</span> <span class="o">|</span> <span class="p">(</span><span class="mi">9</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">Index_Writeback_Inv_D</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> \
		<span class="p">(</span><span class="mi">2</span> <span class="o">*</span> <span class="n">DCACHE_SET_SIZE</span><span class="p">)</span>  <span class="cm">/* writeback/invalidate WAY2 */</span>
	<span class="p">.</span><span class="n">word</span>   <span class="n">CACHE_OPC</span> <span class="o">|</span> <span class="p">(</span><span class="mi">9</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">Index_Writeback_Inv_D</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> \
		<span class="p">(</span><span class="mi">3</span> <span class="o">*</span> <span class="n">DCACHE_SET_SIZE</span><span class="p">)</span>  <span class="cm">/* writeback/invalidate WAY3 */</span>

	<span class="n">addiu</span>   <span class="n">t1</span><span class="p">,</span> <span class="n">t1</span><span class="p">,</span> <span class="n">DCACHE_LINE_SIZE</span>  <span class="cm">/* T1 = next data cache line index */</span>
	<span class="n">bne</span>     <span class="n">t2</span><span class="p">,</span> <span class="n">zero</span><span class="p">,</span> <span class="n">dcache_wbinvd_loop</span> <span class="cm">/* T2 = 0 when wbinvd entire cache */</span>
	<span class="n">addiu</span>   <span class="n">t2</span><span class="p">,</span> <span class="n">t2</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span>          <span class="cm">/* decrement T2 set cnt (delay slot) */</span>

	<span class="cm">/* Initialize the latches in the data cache tag that drive the way</span>
<span class="cm">	selection tri-state bus drivers, by doing a dummy load while the</span>
<span class="cm">	data cache is still in the disabled mode.  TODO: Is this needed ? */</span>
	<span class="n">la</span>      <span class="n">t1</span><span class="p">,</span> <span class="n">KSEG0</span>            <span class="cm">/* T1 = cached memory base address */</span>
	<span class="n">lw</span>      <span class="n">zero</span><span class="p">,</span> <span class="mh">0x0000</span><span class="p">(</span><span class="n">t1</span><span class="p">)</span>      <span class="cm">/* (dummy read of first memory word) */</span>

	<span class="n">mtc0</span>    <span class="n">t0</span><span class="p">,</span> <span class="n">CP0_STATUS</span>       <span class="cm">/* restore interrupt status on entry */</span>
	<span class="n">HAZARD_CP0</span>
	<span class="p">.</span><span class="n">set</span>	<span class="n">pop</span>
	<span class="p">.</span><span class="n">endm</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_MACH_KERNEL_ENTRY_INIT_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
