

================================================================
== Vitis HLS Report for 'compute_Pipeline_GRAD_GRAD_INNER'
================================================================
* Date:           Tue Dec 17 15:07:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GRAD_GRAD_INNER  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       97|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      150|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      150|      201|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+------------------------+-----------+
    |          Instance          |         Module         | Expression|
    +----------------------------+------------------------+-----------+
    |mul_mul_28s_16s_44_4_1_U11  |mul_mul_28s_16s_44_4_1  |    i0 * i1|
    +----------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln177_1_fu_150_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln177_fu_124_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln180_fu_191_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln181_fu_180_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln177_fu_118_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln180_fu_136_p2      |      icmp|   0|  0|  10|           6|           7|
    |select_ln177_1_fu_156_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln177_fu_142_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  97|          53|          41|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load                |   9|          2|    6|         12|
    |i_fu_56                                |   9|          2|    6|         12|
    |indvar_flatten9_fu_60                  |   9|          2|   11|         22|
    |j_fu_52                                |   9|          2|    6|         12|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   48|         96|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_56                           |   6|   0|    6|          0|
    |indvar_flatten9_fu_60             |  11|   0|   11|          0|
    |j_fu_52                           |   6|   0|    6|          0|
    |sext_ln177_cast_reg_253           |  44|   0|   44|          0|
    |zext_ln1270_reg_262               |  10|   0|   64|         54|
    |zext_ln1270_reg_262               |  64|  32|   64|         54|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 150|  32|  204|        108|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  compute_Pipeline_GRAD_GRAD_INNER|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  compute_Pipeline_GRAD_GRAD_INNER|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  compute_Pipeline_GRAD_GRAD_INNER|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  compute_Pipeline_GRAD_GRAD_INNER|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  compute_Pipeline_GRAD_GRAD_INNER|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  compute_Pipeline_GRAD_GRAD_INNER|  return value|
|sext_ln177                    |   in|   28|     ap_none|                        sext_ln177|        scalar|
|gradient_V_address0           |  out|   10|   ap_memory|                        gradient_V|         array|
|gradient_V_ce0                |  out|    1|   ap_memory|                        gradient_V|         array|
|gradient_V_we0                |  out|    1|   ap_memory|                        gradient_V|         array|
|gradient_V_d0                 |  out|   32|   ap_memory|                        gradient_V|         array|
|training_instance_V_address0  |  out|   10|   ap_memory|               training_instance_V|         array|
|training_instance_V_ce0       |  out|    1|   ap_memory|               training_instance_V|         array|
|training_instance_V_q0        |   in|   16|   ap_memory|               training_instance_V|         array|
+------------------------------+-----+-----+------------+----------------------------------+--------------+

