gate:0.048402890361
ssl:0.0426321888252
excitable:0.0368169370649
migses:0.0281541283437
gses:0.0270712772536
mies:0.0238227239831
wies:0.0211156612989
mges:0.0194913196226
faults:0.0175567210542
xnor:0.0157476857149
nand:0.0136089113698
circuit:0.0131572276253
gates:0.0125888584154
xor:0.0125707651741
sigses:0.0108285109014
wie:0.0097891570866
stuck:0.00939716070782
attachment:0.00939353313097
errors:0.00920630478327
eges:0.00881024137794
eies:0.00866280872114
irredundant:0.00847669501688
netlist:0.00758449557551
ices:0.007579957631
injected:0.00703818098537
coverage:0.00662249925124
migse:0.00649710654086
atpg:0.00627603659577
module:0.00588348548759
inputs:0.00587182474456
detected:0.00563248081773
gse:0.00541425545071
redundant:0.00540303796264
verification:0.00530371990317
circuits:0.00525555485774
mie:0.0048945785433
detects:0.00471104535183
gi:0.00459700578392
fault:0.00457749206663
null:0.00444126496164
mg:0.00434144054629
undetectable:0.00433547682968
eie:0.00433140436057
gces:0.00433140436057
mge:0.00433140436057
odd:0.00426255239264
tests:0.00421851533038
det:0.00385905826337
net:0.00384903871656
missing:0.00372218887249
detectable:0.00370526589703
eg:0.00357889754962
replacement:0.00344246217293
fanout:0.00342120655162
controllable:0.00339107098717
combinational:0.00322804968593
observable:0.00310344545391
detect:0.00298905106928
redundancy:0.00291965759904
wrong:0.00287742454236
inverter:0.00283774622432
ege:0.00275421669116
sensitizable:0.00275421669116
asaad:0.00275421669116
hayes:0.00262686044796
buf:0.00262686044796
partially:0.00258689257457
substitution:0.00255771070432
ice:0.00231182591369
uncontrollable:0.002258569998
testing:0.00221563436885
vectors:0.00220804958533
esim:0.00216570218029
sigse:0.00216570218029
detection:0.00214683192792
mi:0.00204508431407
forced:0.00204183892101
dundant:0.00195783141732
campenhout:0.00195783141732
wi:0.00194413019569
nonempty:0.00181023019893
undetected:0.00179419453645
abadir:0.00174974285721
irre:0.00174974285721
simulation:0.00172938992074
signal:0.00172110804443
responses:0.00167051702144
targeting:0.0016667739432
hussain:0.00162783762839
count:0.00159187932621
tao:0.00153381323555
detecting:0.00151378599815
lv:0.001505713332
inverters:0.001505713332
extra:0.00149826186604
modifier:0.00144515894323
cover:0.00143712331206
primary:0.00142065627639
foregoing:0.00141887311216
ttl:0.00141887311216
injecting:0.00139467479906
mistakenly:0.00137225425719
mudge:0.00137225425719
buffer:0.00134257424748
logic:0.00133042579588
automation:0.00127427975817
comparator:0.00124924564902
electronic:0.00123428607299
simulator:0.00122140279922
universal:0.00120872924688
testable:0.00120858017919
observability:0.00120858017919
error:0.00118480103597
wei:0.00112661529273
weak:0.00112250774756
propagated:0.0011219627505
xiao:0.00109311001514
juin:0.00108285109014
kypros:0.00108285109014
levelization:0.00108285109014
jhayes:0.00108285109014
gce:0.00108285109014
orshansky:0.00108285109014
atalanta:0.00108285109014
halasaad:0.00108285109014
yeu:0.00108285109014
excit:0.00108285109014
irredun:0.00108285109014
benchmark:0.00104271769419
quantifying:0.00103692678922
jian:0.00100877646195
erroneous:0.00100210896299
response:0.000991650728163
condense:0.00097891570866
sensitiz:0.00097891570866
blome:0.00097891570866
constantinides:0.00097891570866
undetect:0.00097891570866
chakrabarty:0.00097891570866
microarchitecturevalidation:0.00097891570866
unateness:0.00097891570866
fully:0.000922491770908
microprocessors:0.000920837414183
tectable:0.000918072230387
plaza:0.000918072230387
simulatable:0.000918072230387
katarzyna:0.000918072230387
zilic:0.000918072230387
zeljko:0.000918072230387
radecka:0.000918072230387
sas:0.000918072230387
architecting:0.000918072230387
diagno:0.000918072230387
dant:0.000918072230387
verify:0.000913870023548
pattern:0.000898714706405
generation:0.000893235191621
category:0.000887985254895
percentage:0.000875016377036
bertacco:0.000874871428606
krishnendu:0.000874871428606
patterns:0.00087287469224
unate:0.000841337791742
sensitize:0.000841337791742
xiu:0.000841337791742
specs:0.000841337791742
detectability:0.000841337791742
functional:0.0008228072863
valeria:0.000813918814193
umich:0.000813918814193
kwang:0.000790719481233
affecting:0.00078029871352
sequential:0.000774379108212
unde:0.000770608637898
erage:0.000770608637898
strong:0.000767713065842
ssl faults:0.043320532601
test set:0.0246353912508
complete test:0.0241666639123
design errors:0.0241666639123
gate g:0.0223325280622
partially excitable:0.0189905583801
v null:0.0173282130404
design error:0.0166440601659
net attachment:0.0154298286839
test sets:0.0149072311255
v odd:0.0142429187851
attachment module:0.0130560088864
fully excitable:0.0118690989876
input gate:0.0113750324413
design verification:0.0109390298531
excitable gate:0.0106821890888
null v:0.00949527919007
n input:0.00939494040185
even v:0.00830836929131
wrong input:0.00830836929131
ssl fault:0.00830836929131
injected ssl:0.00830836929131
v even:0.00783249890159
det d:0.00783249890159
test vectors:0.00780447363722
c sets:0.00734567815438
even even:0.00715550604592
count errors:0.00712145939255
strong partially:0.00712145939255
replacement module:0.00712145939255
circuit c:0.00685842119381
gate substitution:0.00649807989015
nand gate:0.00600111854459
weak partially:0.0059345494938
primary output:0.00553586558756
xor xnor:0.00541506657513
g g:0.00532324126123
g 3:0.00522263112957
atpg tools:0.00489531181349
test generation:0.00484213157146
ssl irredundant:0.00474763959504
input count:0.00474763959504
gi irredundant:0.00474763959504
nonempty c:0.00474763959504
error simulation:0.00474763959504
gate replacement:0.00474763959504
size det:0.00474763959504
m g:0.00447951343287
gate errors:0.0043320532601
tests needed:0.0043320532601
xnor gate:0.0043320532601
missing gate:0.0043320532601
missing input:0.00408886059767
gate count:0.00408886059767
extra gate:0.00408886059767
extra input:0.00408886059767
input nand:0.00378231299425
p hayes:0.00367283907719
single input:0.0036485586004
multiple input:0.00358024650552
ssl redundancy:0.00356072969628
input fully:0.00356072969628
errors ices:0.00356072969628
net errors:0.00356072969628
p stuck:0.00356072969628
gate design:0.00356072969628
five migses:0.00356072969628
redundant gses:0.00356072969628
wi u:0.00356072969628
modified netlist:0.00356072969628
faults detects:0.00356072969628
line ssl:0.00324903994508
gate types:0.00324903994508
inputs connected:0.00324903994508
mg g:0.00324903994508
al asaad:0.00324903994508
pattern 00:0.00324903994508
stuck line:0.00324903994508
equivalent circuit:0.00324903994508
input errors:0.00306664544825
error types:0.00306664544825
set generated:0.0029371870881
verification via:0.0029371870881
errors detected:0.0029371870881
benchmark circuits:0.00291884688032
near minimal:0.00283673474569
complete test set:0.0218407238772
mies and wies:0.0137264465702
net attachment module:0.0137264465702
set for ssl:0.0124785877911
v null v:0.00998287023284
stuck at 0:0.00918347349425
n input gate:0.00800775318313
strong partially excitable:0.00748715267463
partially excitable gate:0.00748715267463
inputs of g:0.00748715267463
complete test sets:0.00686378844268
weak partially excitable:0.00623929389553
observable at g:0.00623929389553
migses and mges:0.00623929389553
stuck at 1:0.00541514617287
even v null:0.00499143511642
injected ssl fault:0.00499143511642
v all v:0.00499143511642
one from v:0.00499143511642
set for mies:0.00499143511642
set size det:0.00499143511642
size det d:0.00499143511642
sets for ssl:0.00457585896179
number of tests:0.00451262181073
output of g:0.00433270235409
test set size:0.00433270235409
gate design error:0.00374357633732
xor or xnor:0.00374357633732
fully excitable gate:0.00374357633732
odd and v:0.00374357633732
design error detection:0.00374357633732
even even v:0.00374357633732
gate count errors:0.00374357633732
injected ssl faults:0.00374357633732
sets v null:0.00374357633732
null v odd:0.00374357633732
nonempty c sets:0.00374357633732
detect all gses:0.00374357633732
excitable or strong:0.00374357633732
design errors using:0.00374357633732
also a complete:0.00374357633732
g is excitable:0.00374357633732
input gate g:0.00374357633732
input count errors:0.00374357633732
n input fully:0.00374357633732
ssl faults detects:0.00374357633732
even or even:0.00374357633732
input fully excitable:0.00374357633732
count errors ices:0.00374357633732
three test vectors:0.00374357633732
mg g g:0.00374357633732
gate replacement module:0.00374357633732
coverage of design:0.00374357633732
shown in table:0.00346402390646
stuck line ssl:0.00343189422134
design verification via:0.00343189422134
single stuck line:0.00343189422134
test set generated:0.00343189422134
using the generated:0.00324952676556
needed to test:0.00324952676556
xor and xnor:0.00324952676556
simulation and automatic:0.00324952676556
input nand gate:0.00324952676556
gate s output:0.00324952676556
number of inputs:0.00319321316679
john p hayes:0.00293762718206
automatic test pattern:0.00270757308644
cannot be detected:0.00270757308644
electronic testing theory:0.00252476974723
test pattern generation:0.00252476974723
testing for eies:0.00249571755821
count errors gces:0.00249571755821
errors into ssl:0.00249571755821
missing gate design:0.00249571755821
modifier netlist test:0.00249571755821
multiple input gate:0.00249571755821
