Analysis & Synthesis Status : Successful - Thu Apr 13 11:20:00 2023
Quartus Prime Version : 15.1.0 Build 185 10/21/2015 SJ Standard Edition
Revision Name : marc_antoine_nadeau_jatin_patel_vhdl4
Top-level Entity Name : marc_antoine_nadeau_jatin_patel_wrapper2
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 58
Total pins : 16
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
