<snippet>
  <tabTrigger>slv</tabTrigger>
  <scope>source.vhdl</scope>
  <content>std_logic_vector(${1:x} downto ${2:0}) ;$0</content>
  <description>std_logic_vector downto</description>
</snippet>