NoC Router Project

A SystemVerilogâ€“based network-on-chip communication protocol focused on high-throughput packet data flowâ€”featuring escape-based framing, FIFO buffering, and fixed-priority routing across a scalable 2D mesh, with end-to-end verification via comprehensive testbenches.

ğŸ“ Repository Layout

.
â”œâ”€â”€ LICENSE
â”œâ”€â”€ README.md
â”œâ”€â”€ .gitignore
â”‚
â”œâ”€â”€ src/                   â† all synthesizable RTL
â”‚   â”œâ”€â”€ noc_params.sv
â”‚   â”œâ”€â”€ packet_receiver.sv
â”‚   â”œâ”€â”€ packet_sender.sv
â”‚   â”œâ”€â”€ fifo_buffer.sv
â”‚   â”œâ”€â”€ arbiter.sv
â”‚   â”œâ”€â”€ router.sv
â”‚   â”œâ”€â”€ tile.sv
â”‚   â””â”€â”€ network.sv
â”‚
â”œâ”€â”€ tb/                    â† all your testbenches
â”‚   â”œâ”€â”€ packet_receiver_tb.sv
â”‚   â”œâ”€â”€ router_tb.sv
â”‚   â”œâ”€â”€ router_routing_tb.sv
â”‚   â”œâ”€â”€ network_tb.sv
â”‚   â””â”€â”€ network_advanced_tb.sv
â”‚
â”œâ”€â”€ scripts/               â† helper scripts
â”‚   â””â”€â”€ run_sim.sh         â† e.g. ModelSim or Icarus invocation
â”‚
â””â”€â”€ docs/                  â† design docs, whitepapers
    â””â”€â”€ design_notes.md

ğŸ”§ Prerequisites
	â€¢	ModelSim / Questa or Icarus Verilog for RTL simulation
	â€¢	Quartus / Vivado / Synplify for FPGA synthesis (optional)
	â€¢	Unix-style shell for helper scripts

ğŸƒ Quickstart (Simulation)

# from repo root
chmod +x scripts/run_sim.sh
scripts/run_sim.sh

You should see all testbenches pass:
	â€¢	packet_receiver_tb
	â€¢	router_tb
	â€¢	router_routing_tb
	â€¢	network_tb
	â€¢	network_advanced_tb

ğŸ¯ Project Highlights
	â€¢	Configurable packet size via noc_params.sv
	â€¢	Escape-based framing (0x7E start/end, 0x7D escape)
	â€¢	Fixed-priority arbiter (easily replaceable)
	â€¢	2D mesh generator for arbitrary MESH_SIZE_X, MESH_SIZE_Y
	â€¢	Processing element (PE) that accumulates payloads

ğŸ“œ License

This code is released under the MIT License. See LICENSE for details.

ğŸ¤ Contributing

Feel free to open issues or pull requests. Please follow the existing style:
	â€¢	2-space indentation
	â€¢	Doxygen-style comments
	â€¢	Separate combinational and sequential blocks

â¸»

Happy routing! ğŸš€
