

================================================================
== Vitis HLS Report for 'harness'
================================================================
* Date:           Mon Feb 10 13:36:05 2025

* Version:        2024.2.1 (Build 5263293 on Dec 12 2024)
* Project:        harness
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.03 ns|  2.892 ns|     0.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |                              |            |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |           Instance           |   Module   |   min   |   max   |    min    |    max   | min | max |   Type  |
        +------------------------------+------------+---------+---------+-----------+----------+-----+-----+---------+
        |call_ln142_entry_proc_fu_178  |entry_proc  |        0|        0|       0 ns|      0 ns|    0|    0|       no|
        |grp_load_fu_188               |load        |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        |grp_inference_fu_203          |inference   |       31|        ?|  93.930 ns|         ?|   31|    ?|       no|
        |grp_store_fu_216              |store       |        ?|        ?|          ?|         ?|    ?|    ?|       no|
        +------------------------------+------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%outFeatureList_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %outFeatureList" [../src/harness.cpp:142]   --->   Operation 8 'read' 'outFeatureList_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%outputNumList_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %outputNumList" [../src/harness.cpp:142]   --->   Operation 9 'read' 'outputNumList_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%inFeatureList_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inFeatureList" [../src/harness.cpp:142]   --->   Operation 10 'read' 'inFeatureList_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (1.00ns)   --->   "%inputNumList_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %inputNumList" [../src/harness.cpp:142]   --->   Operation 11 'read' 'inputNumList_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 124 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%outFeatureList_c = alloca i64 1" [../src/harness.cpp:142]   --->   Operation 12 'alloca' 'outFeatureList_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%outputNumList_c = alloca i64 1" [../src/harness.cpp:142]   --->   Operation 13 'alloca' 'outputNumList_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%inputStream_0 = alloca i64 1"   --->   Operation 14 'alloca' 'inputStream_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%inputStream_1 = alloca i64 1"   --->   Operation 15 'alloca' 'inputStream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 296> <Depth = 4> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%numStream = alloca i64 1" [../src/harness.cpp:145]   --->   Operation 16 'alloca' 'numStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8192> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%outputStream_0 = alloca i64 1"   --->   Operation 17 'alloca' 'outputStream_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%outputStream_1 = alloca i64 1"   --->   Operation 18 'alloca' 'outputStream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.95> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lastStream = alloca i64 1" [../src/harness.cpp:147]   --->   Operation 19 'alloca' 'lastStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lastStream_1 = alloca i64 1" [../src/harness.cpp:147]   --->   Operation 20 'alloca' 'lastStream_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 84 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_1 : Operation 21 [1/1] (0.75ns)   --->   "%call_ln142 = call void @entry_proc, i64 %outputNumList_read, i64 %outputNumList_c, i64 %outFeatureList_read, i64 %outFeatureList_c" [../src/harness.cpp:142]   --->   Operation 21 'call' 'call_ln142' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 22 [2/2] (1.94ns)   --->   "%call_ln149 = call void @load, i32 %numEvents, i1024 %gmem0, i64 %inputNumList_read, i64 %inFeatureList_read, i296 %inputStream_0, i296 %inputStream_1, i32 %numStream, i32 %nums_1" [../src/harness.cpp:149]   --->   Operation 22 'call' 'call_ln149' <Predicate = true> <Delay = 1.94> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (0.00ns)   --->   "%call_ln149 = call void @load, i32 %numEvents, i1024 %gmem0, i64 %inputNumList_read, i64 %inFeatureList_read, i296 %inputStream_0, i296 %inputStream_1, i32 %numStream, i32 %nums_1" [../src/harness.cpp:149]   --->   Operation 23 'call' 'call_ln149' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln150 = call void @inference, i32 %numEvents, i296 %inputStream_0, i296 %inputStream_1, i128 %outputStream_0, i128 %outputStream_1, i1 %lastStream, i1 %lastStream_1, i32 %numStream" [../src/harness.cpp:150]   --->   Operation 24 'call' 'call_ln150' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 25 [1/2] (0.71ns)   --->   "%call_ln150 = call void @inference, i32 %numEvents, i296 %inputStream_0, i296 %inputStream_1, i128 %outputStream_0, i128 %outputStream_1, i1 %lastStream, i1 %lastStream_1, i32 %numStream" [../src/harness.cpp:150]   --->   Operation 25 'call' 'call_ln150' <Predicate = true> <Delay = 0.71> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 1.13>
ST_6 : Operation 26 [2/2] (1.13ns)   --->   "%call_ln151 = call void @store, i32 %numEvents, i512 %gmem1, i64 %outputNumList_c, i64 %outFeatureList_c, i128 %outputStream_0, i128 %outputStream_1, i1 %lastStream, i1 %lastStream_1, i32 %nums" [../src/harness.cpp:151]   --->   Operation 26 'call' 'call_ln151' <Predicate = true> <Delay = 1.13> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @outFeatureList_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %outFeatureList_c, i64 %outFeatureList_c" [../src/harness.cpp:142]   --->   Operation 27 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln142 = specinterface void @_ssdm_op_SpecInterface, i64 %outFeatureList_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [../src/harness.cpp:142]   --->   Operation 28 'specinterface' 'specinterface_ln142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%empty_58 = specchannel i32 @_ssdm_op_SpecChannel, void @outputNumList_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %outputNumList_c, i64 %outputNumList_c" [../src/harness.cpp:142]   --->   Operation 29 'specchannel' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln142 = specinterface void @_ssdm_op_SpecInterface, i64 %outputNumList_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0" [../src/harness.cpp:142]   --->   Operation 30 'specinterface' 'specinterface_ln142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln142 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [../src/harness.cpp:142]   --->   Operation 31 'specdataflowpipeline' 'specdataflowpipeline_ln142' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%spectopmodule_ln128 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty" [../src/harness.cpp:128]   --->   Operation 32 'spectopmodule' 'spectopmodule_ln128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln128 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0" [../src/harness.cpp:128]   --->   Operation 33 'specinterface' 'specinterface_ln128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %gmem0, void @empty_0, i32 0, i32 0, void @empty_24, i32 64, i32 2, void @empty_23, void @empty_22, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1024 %gmem0"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_0, i32 0, i32 0, void @empty_24, i32 64, i32 4, void @empty_21, void @empty_22, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numEvents"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numEvents, void @empty_20, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, void @empty_18, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numEvents, void @empty_17, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputNumList, void @empty_20, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, void @empty_16, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inputNumList, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inFeatureList, void @empty_20, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %inFeatureList, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputNumList, void @empty_20, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outputNumList, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outFeatureList, void @empty_20, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, void @empty_4, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %outFeatureList, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_15, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_20, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_19, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @inputStream_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i296 %inputStream_0, i296 %inputStream_0"   --->   Operation 50 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @inputStream_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i296 %inputStream_1, i296 %inputStream_1"   --->   Operation 52 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i296 %inputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @numStream_str, i32 1, void @p_str, void @p_str, i32 8192, i32 8192, i32 %numStream, i32 %numStream"   --->   Operation 54 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @outputStream_0_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %outputStream_0, i128 %outputStream_0"   --->   Operation 56 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outputStream_0, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @outputStream_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i128 %outputStream_1, i128 %outputStream_1"   --->   Operation 58 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %outputStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%empty_64 = specchannel i32 @_ssdm_op_SpecChannel, void @lastStream_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i1 %lastStream, i1 %lastStream"   --->   Operation 60 'specchannel' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lastStream, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%empty_65 = specchannel i32 @_ssdm_op_SpecChannel, void @lastStream_OC_1_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i1 %lastStream_1, i1 %lastStream_1"   --->   Operation 62 'specchannel' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %lastStream_1, void @empty_3, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%specstablecontent_ln134 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %numEvents, void " [../src/harness.cpp:134]   --->   Operation 64 'specstablecontent' 'specstablecontent_ln134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln151 = call void @store, i32 %numEvents, i512 %gmem1, i64 %outputNumList_c, i64 %outFeatureList_c, i128 %outputStream_0, i128 %outputStream_1, i1 %lastStream, i1 %lastStream_1, i32 %nums" [../src/harness.cpp:151]   --->   Operation 65 'call' 'call_ln151' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln152 = ret" [../src/harness.cpp:152]   --->   Operation 66 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ numEvents]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputNumList]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inFeatureList]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outputNumList]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outFeatureList]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nums_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ nums]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
outFeatureList_read        (read                ) [ 00000000]
outputNumList_read         (read                ) [ 00000000]
inFeatureList_read         (read                ) [ 00110000]
inputNumList_read          (read                ) [ 00110000]
outFeatureList_c           (alloca              ) [ 01111111]
outputNumList_c            (alloca              ) [ 01111111]
inputStream_0              (alloca              ) [ 00111111]
inputStream_1              (alloca              ) [ 00111111]
numStream                  (alloca              ) [ 00111111]
outputStream_0             (alloca              ) [ 00111111]
outputStream_1             (alloca              ) [ 00111111]
lastStream                 (alloca              ) [ 00111111]
lastStream_1               (alloca              ) [ 00111111]
call_ln142                 (call                ) [ 00000000]
call_ln149                 (call                ) [ 00000000]
call_ln150                 (call                ) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln142        (specinterface       ) [ 00000000]
empty_58                   (specchannel         ) [ 00000000]
specinterface_ln142        (specinterface       ) [ 00000000]
specdataflowpipeline_ln142 (specdataflowpipeline) [ 00000000]
spectopmodule_ln128        (spectopmodule       ) [ 00000000]
specinterface_ln128        (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_59                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_60                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_61                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_62                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_63                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_64                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
empty_65                   (specchannel         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specstablecontent_ln134    (specstablecontent   ) [ 00000000]
call_ln151                 (call                ) [ 00000000]
ret_ln152                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="numEvents">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numEvents"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputNumList">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputNumList"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inFeatureList">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inFeatureList"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outputNumList">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputNumList"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="outFeatureList">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outFeatureList"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nums_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nums_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nums">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nums"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inference"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outFeatureList_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputNumList_c_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_0_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputStream_1_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="numStream_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_0_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputStream_1_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastStream_str"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastStream_OC_1_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1004" name="outFeatureList_c_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outFeatureList_c/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="outputNumList_c_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputNumList_c/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inputStream_0_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputStream_0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inputStream_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputStream_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="numStream_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="numStream/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="outputStream_0_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputStream_0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="outputStream_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="outputStream_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lastStream_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lastStream/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="lastStream_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lastStream_1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="outFeatureList_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outFeatureList_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="outputNumList_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="outputNumList_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="inFeatureList_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inFeatureList_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="inputNumList_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputNumList_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="call_ln142_entry_proc_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="64" slack="0"/>
<pin id="181" dir="0" index="2" bw="64" slack="0"/>
<pin id="182" dir="0" index="3" bw="64" slack="0"/>
<pin id="183" dir="0" index="4" bw="64" slack="0"/>
<pin id="184" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln142/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="1024" slack="0"/>
<pin id="192" dir="0" index="3" bw="64" slack="1"/>
<pin id="193" dir="0" index="4" bw="64" slack="1"/>
<pin id="194" dir="0" index="5" bw="296" slack="1"/>
<pin id="195" dir="0" index="6" bw="296" slack="1"/>
<pin id="196" dir="0" index="7" bw="32" slack="1"/>
<pin id="197" dir="0" index="8" bw="32" slack="0"/>
<pin id="198" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln149/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_inference_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="0" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="296" slack="3"/>
<pin id="207" dir="0" index="3" bw="296" slack="3"/>
<pin id="208" dir="0" index="4" bw="128" slack="3"/>
<pin id="209" dir="0" index="5" bw="128" slack="3"/>
<pin id="210" dir="0" index="6" bw="1" slack="3"/>
<pin id="211" dir="0" index="7" bw="1" slack="3"/>
<pin id="212" dir="0" index="8" bw="32" slack="3"/>
<pin id="213" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/4 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="512" slack="0"/>
<pin id="220" dir="0" index="3" bw="64" slack="5"/>
<pin id="221" dir="0" index="4" bw="64" slack="5"/>
<pin id="222" dir="0" index="5" bw="128" slack="5"/>
<pin id="223" dir="0" index="6" bw="128" slack="5"/>
<pin id="224" dir="0" index="7" bw="1" slack="5"/>
<pin id="225" dir="0" index="8" bw="1" slack="5"/>
<pin id="226" dir="0" index="9" bw="32" slack="0"/>
<pin id="227" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln151/6 "/>
</bind>
</comp>

<comp id="232" class="1005" name="inFeatureList_read_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="1"/>
<pin id="234" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inFeatureList_read "/>
</bind>
</comp>

<comp id="237" class="1005" name="inputNumList_read_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputNumList_read "/>
</bind>
</comp>

<comp id="242" class="1005" name="outFeatureList_c_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outFeatureList_c "/>
</bind>
</comp>

<comp id="248" class="1005" name="outputNumList_c_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="0"/>
<pin id="250" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outputNumList_c "/>
</bind>
</comp>

<comp id="254" class="1005" name="inputStream_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="296" slack="1"/>
<pin id="256" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opset="inputStream_0 "/>
</bind>
</comp>

<comp id="260" class="1005" name="inputStream_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="296" slack="1"/>
<pin id="262" dir="1" index="1" bw="296" slack="1"/>
</pin_list>
<bind>
<opset="inputStream_1 "/>
</bind>
</comp>

<comp id="266" class="1005" name="numStream_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numStream "/>
</bind>
</comp>

<comp id="272" class="1005" name="outputStream_0_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="128" slack="3"/>
<pin id="274" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="outputStream_0 "/>
</bind>
</comp>

<comp id="278" class="1005" name="outputStream_1_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="128" slack="3"/>
<pin id="280" dir="1" index="1" bw="128" slack="3"/>
</pin_list>
<bind>
<opset="outputStream_1 "/>
</bind>
</comp>

<comp id="284" class="1005" name="lastStream_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="3"/>
<pin id="286" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="lastStream "/>
</bind>
</comp>

<comp id="290" class="1005" name="lastStream_1_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="3"/>
<pin id="292" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="lastStream_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="10" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="8" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="6" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="185"><net_src comp="22" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="160" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="154" pin="2"/><net_sink comp="178" pin=3"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="188" pin=8"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="216" pin=9"/></net>

<net id="235"><net_src comp="166" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="188" pin=4"/></net>

<net id="240"><net_src comp="172" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="188" pin=3"/></net>

<net id="245"><net_src comp="118" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="216" pin=4"/></net>

<net id="251"><net_src comp="122" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="216" pin=3"/></net>

<net id="257"><net_src comp="126" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="188" pin=5"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="263"><net_src comp="130" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="188" pin=6"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="203" pin=3"/></net>

<net id="269"><net_src comp="134" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="188" pin=7"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="203" pin=8"/></net>

<net id="275"><net_src comp="138" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="203" pin=4"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="216" pin=5"/></net>

<net id="281"><net_src comp="142" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="203" pin=5"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="216" pin=6"/></net>

<net id="287"><net_src comp="146" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="203" pin=6"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="216" pin=7"/></net>

<net id="293"><net_src comp="150" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="203" pin=7"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="216" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {6 7 }
	Port: nums_1 | {2 3 }
	Port: nums | {6 7 }
 - Input state : 
	Port: harness : gmem0 | {2 3 }
	Port: harness : gmem1 | {6 7 }
	Port: harness : numEvents | {2 3 4 5 6 7 }
	Port: harness : inputNumList | {1 }
	Port: harness : inFeatureList | {1 }
	Port: harness : outputNumList | {1 }
	Port: harness : outFeatureList | {1 }
	Port: harness : nums_1 | {2 3 }
	Port: harness : nums | {6 7 }
  - Chain level:
	State 1
		call_ln142 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |   call_ln142_entry_proc_fu_178  |    0    |    0    |    0    |    0    |
|   call   |         grp_load_fu_188         |    0    |  5.062  |  38551  |  19345  |
|          |       grp_inference_fu_203      |    94   |  5.462  |   9402  |  23081  |
|          |         grp_store_fu_216        |    0    |  2.492  |   2324  |   2729  |
|----------|---------------------------------|---------|---------|---------|---------|
|          | outFeatureList_read_read_fu_154 |    0    |    0    |    0    |    0    |
|   read   |  outputNumList_read_read_fu_160 |    0    |    0    |    0    |    0    |
|          |  inFeatureList_read_read_fu_166 |    0    |    0    |    0    |    0    |
|          |  inputNumList_read_read_fu_172  |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    94   |  13.016 |  50277  |  45155  |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| nums |    0   |    0   |    0   |    1   |
|nums_1|    0   |    0   |    0   |    1   |
+------+--------+--------+--------+--------+
| Total|    0   |    0   |    0   |    2   |
+------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|inFeatureList_read_reg_232|   64   |
| inputNumList_read_reg_237|   64   |
|   inputStream_0_reg_254  |   296  |
|   inputStream_1_reg_260  |   296  |
|   lastStream_1_reg_290   |    1   |
|    lastStream_reg_284    |    1   |
|     numStream_reg_266    |   32   |
| outFeatureList_c_reg_242 |   64   |
|  outputNumList_c_reg_248 |   64   |
|  outputStream_0_reg_272  |   128  |
|  outputStream_1_reg_278  |   128  |
+--------------------------+--------+
|           Total          |  1138  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   94   |   13   |  50277 |  45155 |    -   |
|   Memory  |    0   |    -   |    -   |    0   |    0   |    2   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |  1138  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |   94   |   13   |  51415 |  45155 |    2   |
+-----------+--------+--------+--------+--------+--------+--------+
