Analysis & Synthesis report for Ram
Mon Aug 01 21:48:42 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit|state_reg
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated
 17. Source assignments for RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated
 18. Source assignments for RAM:inst2|KBD:K1|altsyncram:altsyncram_component|altsyncram_vba2:auto_generated
 19. Parameter Settings for User Entity Instance: VGA1:inst31|vga_pll:V1|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: VGA1:inst31|VGA_SYNC:V2
 21. Parameter Settings for User Entity Instance: RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: RAM:inst2|SCR:S1|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: RAM:inst2|KBD:K1|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: KBDS:inst5|kb_code:K1
 25. Parameter Settings for User Entity Instance: KBDS:inst5|kb_code:K1|fifo:fifo_key_unit
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. altpll Parameter Settings by Entity Instance
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"
 30. Port Connectivity Checks: "KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit"
 31. Port Connectivity Checks: "CPU:inst1|PC:P1|reg16bit:R1"
 32. Port Connectivity Checks: "CPU:inst1|PC:P1|mux2_1_16bit:M3"
 33. Port Connectivity Checks: "CPU:inst1|PC:P1|FullAdder16:F1"
 34. Port Connectivity Checks: "CPU:inst1|PC:P1"
 35. Port Connectivity Checks: "CPU:inst1|ALU:A1|FullAdder16:Add1"
 36. Port Connectivity Checks: "CPU:inst1|ALU:A1|mux2_1_16bit:m3"
 37. Port Connectivity Checks: "CPU:inst1|ALU:A1|mux2_1_16bit:m1"
 38. Port Connectivity Checks: "RAM:inst2|KBD:K1"
 39. Port Connectivity Checks: "RAM:inst2|SCR:S1"
 40. Port Connectivity Checks: "RAM:inst2|DEMUX1bit:D1"
 41. Port Connectivity Checks: "VGA1:inst31|ImageGenerator:V3"
 42. SignalTap II Logic Analyzer Settings
 43. Elapsed Time Per Partition
 44. Connections to In-System Debugging Instance "auto_signaltap_0"
 45. Analysis & Synthesis Messages
 46. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 01 21:48:42 2022           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Ram                                             ;
; Top-level Entity Name              ; RamTest                                         ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 2,204                                           ;
;     Total combinational functions  ; 1,233                                           ;
;     Dedicated logic registers      ; 1,510                                           ;
; Total registers                    ; 1510                                            ;
; Total pins                         ; 151                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 404,096                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; RamTest            ; Ram                ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; VERIFIED_SAFE            ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+
; SCR.v                            ; yes             ; User Wizard-Generated File         ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v                  ;         ;
; REG.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/REG.v                  ;         ;
; prescaler.v                      ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/prescaler.v            ;         ;
; PC.v                             ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/PC.v                   ;         ;
; MUX.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX.v                  ;         ;
; I_GATE.v                         ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/I_GATE.v               ;         ;
; INV.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/INV.v                  ;         ;
; FullAdder16.v                    ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder16.v          ;         ;
; FullAdder.v                      ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FullAdder.v            ;         ;
; CPU.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/CPU.v                  ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ALU.v                  ;         ;
; vga_sync.v                       ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_sync.v             ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File         ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v              ;         ;
; VGA1.v                           ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/VGA1.v                 ;         ;
; vga.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga.v                  ;         ;
; RAM16K.v                         ; yes             ; User Wizard-Generated File         ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v               ;         ;
; ps2_rx.v                         ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ps2_rx.v               ;         ;
; MUX16.v                          ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/MUX16.v                ;         ;
; key2ascii.v                      ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/key2ascii.v            ;         ;
; kb_code.v                        ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/kb_code.v              ;         ;
; KBDSymbol.v                      ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBDSymbol.v            ;         ;
; KBD.v                            ; yes             ; User Wizard-Generated File         ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v                  ;         ;
; HACKRAM.v                        ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/HACKRAM.v              ;         ;
; FIFO.v                           ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/FIFO.v                 ;         ;
; DMUX.v                           ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/DMUX.v                 ;         ;
; BCD.v                            ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/BCD.v                  ;         ;
; ASCIIToData.v                    ; yes             ; User Verilog HDL File              ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/ASCIIToData.v          ;         ;
; RamTest.bdf                      ; yes             ; User Block Diagram/Schematic File  ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RamTest.bdf            ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altpll.tdf                     ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/aglobal130.inc                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratix_pll.inc                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratixii_pll.inc              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_une1.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_une1.tdf ;         ;
; db/decode_4oa.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_4oa.tdf      ;         ;
; db/mux_3kb.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_3kb.tdf         ;         ;
; db/altsyncram_9a52.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_9a52.tdf ;         ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_1oa.tdf      ;         ;
; db/mux_0kb.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_0kb.tdf         ;         ;
; db/altsyncram_vba2.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_vba2.tdf ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap.vhd              ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd         ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_ela_control.vhd            ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_shiftreg.tdf               ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_constant.inc               ;         ;
; dffeea.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/dffeea.inc                     ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_mbpmg.vhd                  ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd   ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd         ;         ;
; db/altsyncram_ob54.tdf           ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/altsyncram_ob54.tdf ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altdpram.tdf                   ;         ;
; memmodes.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/others/maxplus2/memmodes.inc                 ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/a_hdffe.inc                    ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_le_rden_reg.inc            ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altsyncram.inc                 ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf                    ;         ;
; muxlut.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/muxlut.inc                     ;         ;
; bypassff.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/bypassff.inc                   ;         ;
; altshift.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/altshift.inc                   ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/mux_aoc.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf                 ;         ;
; declut.inc                       ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/declut.inc                     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_compare.inc                ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/decode_rqf.tdf      ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf                ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/cmpconst.inc                   ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/lpm_counter.inc                ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                       ; e:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc        ;         ;
; db/cntr_4ci.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_4ci.tdf        ;         ;
; db/cmpr_bcc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_bcc.tdf        ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_02j.tdf        ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_sbi.tdf        ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_8cc.tdf        ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cntr_gui.tdf        ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction        ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/db/cmpr_5cc.tdf        ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_rom_sr.vhd                 ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_hub.vhd                    ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction             ; e:/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd               ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 2,204                     ;
;                                             ;                           ;
; Total combinational functions               ; 1233                      ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 733                       ;
;     -- 3 input functions                    ; 268                       ;
;     -- <=2 input functions                  ; 232                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 1074                      ;
;     -- arithmetic mode                      ; 159                       ;
;                                             ;                           ;
; Total registers                             ; 1510                      ;
;     -- Dedicated logic registers            ; 1510                      ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 151                       ;
; Total memory bits                           ; 404096                    ;
; Embedded Multiplier 9-bit elements          ; 0                         ;
; Total PLLs                                  ; 1                         ;
;     -- PLLs                                 ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; prescaler:inst0|Clock_RAM ;
; Maximum fan-out                             ; 964                       ;
; Total fan-out                               ; 12352                     ;
; Average fan-out                             ; 3.99                      ;
+---------------------------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |RamTest                                                                                                ; 1233 (2)          ; 1510 (0)     ; 404096      ; 0            ; 0       ; 0         ; 151  ; 0            ; |RamTest                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |BCD:inst100|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst100                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |BCD:inst120|                                                                                        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst120                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |BCD:inst13|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst13                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |BCD:inst14|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst14                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |BCD:inst15|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst15                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |BCD:inst16|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst16                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |BCD:inst17|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst17                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |BCD:inst20|                                                                                         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|BCD:inst20                                                                                                                                                                                                                                                                                                                           ; work         ;
;    |CPU:inst1|                                                                                          ; 192 (11)          ; 48 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |ALU:A1|                                                                                          ; 110 (4)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |FullAdder16:Add1|                                                                             ; 20 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1                                                                                                                                                                                                                                                                                                    ; work         ;
;             |FullAdder:F11|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F11                                                                                                                                                                                                                                                                                      ; work         ;
;             |FullAdder:F14|                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F14                                                                                                                                                                                                                                                                                      ; work         ;
;             |FullAdder:F15|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F15                                                                                                                                                                                                                                                                                      ; work         ;
;             |FullAdder:F16|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F16                                                                                                                                                                                                                                                                                      ; work         ;
;             |FullAdder:F2|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F2                                                                                                                                                                                                                                                                                       ; work         ;
;             |FullAdder:F4|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F4                                                                                                                                                                                                                                                                                       ; work         ;
;             |FullAdder:F5|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F5                                                                                                                                                                                                                                                                                       ; work         ;
;             |FullAdder:F6|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F6                                                                                                                                                                                                                                                                                       ; work         ;
;             |FullAdder:F8|                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F8                                                                                                                                                                                                                                                                                       ; work         ;
;             |FullAdder:F9|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F9                                                                                                                                                                                                                                                                                       ; work         ;
;          |I_Gate:And1|                                                                                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|I_Gate:And1                                                                                                                                                                                                                                                                                                         ; work         ;
;          |mux2_1_16bit:m2|                                                                              ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m2                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mux2_1_16bit:m4|                                                                              ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m4                                                                                                                                                                                                                                                                                                     ; work         ;
;          |mux2_1_16bit:m6|                                                                              ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m6                                                                                                                                                                                                                                                                                                     ; work         ;
;       |PC:P1|                                                                                           ; 37 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1                                                                                                                                                                                                                                                                                                                      ; work         ;
;          |FullAdder16:F1|                                                                               ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1                                                                                                                                                                                                                                                                                                       ; work         ;
;             |FullAdder:F10|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F10                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F11|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F11                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F12|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F12                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F13|                                                                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F13                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F14|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F14                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F15|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F15                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F16|                                                                             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F16                                                                                                                                                                                                                                                                                         ; work         ;
;             |FullAdder:F2|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F2                                                                                                                                                                                                                                                                                          ; work         ;
;             |FullAdder:F3|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F3                                                                                                                                                                                                                                                                                          ; work         ;
;             |FullAdder:F4|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F4                                                                                                                                                                                                                                                                                          ; work         ;
;             |FullAdder:F6|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F6                                                                                                                                                                                                                                                                                          ; work         ;
;             |FullAdder:F7|                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F7                                                                                                                                                                                                                                                                                          ; work         ;
;             |FullAdder:F9|                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|FullAdder16:F1|FullAdder:F9                                                                                                                                                                                                                                                                                          ; work         ;
;          |reg16bit:R1|                                                                                  ; 20 (20)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|PC:P1|reg16bit:R1                                                                                                                                                                                                                                                                                                          ; work         ;
;       |reg16bit:regA|                                                                                   ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|reg16bit:regA                                                                                                                                                                                                                                                                                                              ; work         ;
;       |reg16bit:regD|                                                                                   ; 17 (17)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|CPU:inst1|reg16bit:regD                                                                                                                                                                                                                                                                                                              ; work         ;
;    |KBDS:inst5|                                                                                         ; 108 (0)           ; 47 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|KBDS:inst5                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |kb_code:K1|                                                                                      ; 40 (4)            ; 47 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|KBDS:inst5|kb_code:K1                                                                                                                                                                                                                                                                                                                ; work         ;
;          |fifo:fifo_key_unit|                                                                           ; 15 (15)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|KBDS:inst5|kb_code:K1|fifo:fifo_key_unit                                                                                                                                                                                                                                                                                             ; work         ;
;          |ps2_rx:ps2_rx_unit|                                                                           ; 21 (21)           ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit                                                                                                                                                                                                                                                                                             ; work         ;
;       |key2ascii:K2|                                                                                    ; 68 (68)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|KBDS:inst5|key2ascii:K2                                                                                                                                                                                                                                                                                                              ; work         ;
;    |RAM:inst2|                                                                                          ; 93 (1)            ; 7 (0)        ; 393472      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |KBD:K1|                                                                                          ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|KBD:K1                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|KBD:K1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_vba2:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|KBD:K1|altsyncram:altsyncram_component|altsyncram_vba2:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;       |Mux16bit:M2|                                                                                     ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|Mux16bit:M2                                                                                                                                                                                                                                                                                                                ; work         ;
;       |RAM16K:R1|                                                                                       ; 40 (0)            ; 3 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|RAM16K:R1                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 40 (0)            ; 3 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_une1:auto_generated|                                                            ; 40 (0)            ; 3 (3)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                |decode_4oa:decode3|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:decode3                                                                                                                                                                                                                                ; work         ;
;                |decode_4oa:deep_decode|                                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:deep_decode                                                                                                                                                                                                                            ; work         ;
;                |mux_3kb:mux2|                                                                           ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|mux_3kb:mux2                                                                                                                                                                                                                                      ; work         ;
;       |SCR:S1|                                                                                          ; 18 (0)            ; 4 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|SCR:S1                                                                                                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|                                                              ; 18 (0)            ; 4 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                     ; work         ;
;             |altsyncram_9a52:auto_generated|                                                            ; 18 (0)            ; 4 (4)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;                |decode_1oa:decode2|                                                                     ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode2                                                                                                                                                                                                                                   ; work         ;
;                |mux_0kb:mux5|                                                                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|mux_0kb:mux5                                                                                                                                                                                                                                         ; work         ;
;    |VGA1:inst31|                                                                                        ; 69 (0)            ; 45 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|VGA1:inst31                                                                                                                                                                                                                                                                                                                          ; work         ;
;       |ImageGenerator:V3|                                                                               ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|VGA1:inst31|ImageGenerator:V3                                                                                                                                                                                                                                                                                                        ; work         ;
;       |VGA_SYNC:V2|                                                                                     ; 57 (57)           ; 45 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|VGA1:inst31|VGA_SYNC:V2                                                                                                                                                                                                                                                                                                              ; work         ;
;       |vga_pll:V1|                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|VGA1:inst31|vga_pll:V1                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altpll:altpll_component|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|VGA1:inst31|vga_pll:V1|altpll:altpll_component                                                                                                                                                                                                                                                                                       ; work         ;
;    |prescaler:inst0|                                                                                    ; 108 (108)         ; 68 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|prescaler:inst0                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 125 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 124 (86)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 480 (1)           ; 1209 (166)   ; 10624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 479 (0)           ; 1043 (0)     ; 10624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 479 (20)          ; 1043 (358)   ; 10624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 10624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ob54:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 10624       ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob54:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 196 (1)           ; 431 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 166 (0)           ; 415 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 249 (249)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 166 (0)           ; 166 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 29 (29)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 150 (12)          ; 132 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_4ci:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_4ci:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 83 (83)           ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RamTest|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; RAM:inst2|KBD:K1|altsyncram:altsyncram_component|altsyncram_vba2:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; True Dual Port   ; 16           ; 16           ; 16           ; 16           ; 256    ; None ;
; RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|ALTSYNCRAM                                                                                                         ; M4K  ; Single Port      ; 16384        ; 16           ; --           ; --           ; 262144 ; None ;
; RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|ALTSYNCRAM                                                                                                            ; AUTO ; True Dual Port   ; 8192         ; 16           ; 8192         ; 16           ; 131072 ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ob54:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 83           ; 128          ; 83           ; 10624  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+---------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File                                              ;
+--------+--------------+---------+--------------+--------------+---------------------------------+--------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |RamTest|RAM:inst2|KBD:K1       ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/KBD.v     ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |RamTest|RAM:inst2|RAM16K:R1    ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/RAM16K.v  ;
; Altera ; RAM: 2-PORT  ; 13.0    ; N/A          ; N/A          ; |RamTest|RAM:inst2|SCR:S1       ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/SCR.v     ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |RamTest|VGA1:inst31|vga_pll:V1 ; E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/vga_pll.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit|state_reg ;
+----------------+----------------+----------------+--------------------------+
; Name           ; state_reg.idle ; state_reg.load ; state_reg.dps            ;
+----------------+----------------+----------------+--------------------------+
; state_reg.idle ; 0              ; 0              ; 0                        ;
; state_reg.dps  ; 1              ; 0              ; 1                        ;
; state_reg.load ; 1              ; 1              ; 0                        ;
+----------------+----------------+----------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                                                                           ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+
; RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|address_reg_a[0] ; Merged with RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|address_reg_a[0] ;
; VGA1:inst31|VGA_SYNC:V2|pixel_row[9]                                                                ; Stuck at GND due to stuck port data_in                                                                       ;
; Total Number of Removed Registers = 2                                                               ;                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1510  ;
; Number of registers using Synchronous Clear  ; 95    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 495   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 529   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; KBDS:inst5|kb_code:K1|fifo:fifo_key_unit|empty_reg                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 13                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit|b_reg[2]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RamTest|CPU:inst1|reg16bit:regD|q[0]                        ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |RamTest|VGA1:inst31|VGA_SYNC:V2|v_count[6]                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |RamTest|CPU:inst1|PC:P1|reg16bit:R1|q[0]                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |RamTest|CPU:inst1|reg16bit:regA|q[4]                        ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit|n_reg[3]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |RamTest|KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit|state_next ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RamTest|RAM:inst2|Mux16bit:M2|Y[4]                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m2|Y[14]              ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[3]               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |RamTest|CPU:inst1|ALU:A1|mux2_1_16bit:m4|Y[7]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst2|KBD:K1|altsyncram:altsyncram_component|altsyncram_vba2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA1:inst31|vga_pll:V1|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------------+
; Parameter Name                ; Value                     ; Type                            ;
+-------------------------------+---------------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                         ;
; PLL_TYPE                      ; AUTO                      ; Untyped                         ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                         ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                         ;
; LOCK_HIGH                     ; 1                         ; Untyped                         ;
; LOCK_LOW                      ; 1                         ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                         ;
; SKIP_VCO                      ; OFF                       ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                         ;
; BANDWIDTH                     ; 0                         ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                         ;
; DOWN_SPREAD                   ; 0                         ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                         ;
; DPA_DIVIDER                   ; 0                         ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                         ;
; VCO_MIN                       ; 0                         ; Untyped                         ;
; VCO_MAX                       ; 0                         ; Untyped                         ;
; VCO_CENTER                    ; 0                         ; Untyped                         ;
; PFD_MIN                       ; 0                         ; Untyped                         ;
; PFD_MAX                       ; 0                         ; Untyped                         ;
; M_INITIAL                     ; 0                         ; Untyped                         ;
; M                             ; 0                         ; Untyped                         ;
; N                             ; 1                         ; Untyped                         ;
; M2                            ; 1                         ; Untyped                         ;
; N2                            ; 1                         ; Untyped                         ;
; SS                            ; 1                         ; Untyped                         ;
; C0_HIGH                       ; 0                         ; Untyped                         ;
; C1_HIGH                       ; 0                         ; Untyped                         ;
; C2_HIGH                       ; 0                         ; Untyped                         ;
; C3_HIGH                       ; 0                         ; Untyped                         ;
; C4_HIGH                       ; 0                         ; Untyped                         ;
; C5_HIGH                       ; 0                         ; Untyped                         ;
; C6_HIGH                       ; 0                         ; Untyped                         ;
; C7_HIGH                       ; 0                         ; Untyped                         ;
; C8_HIGH                       ; 0                         ; Untyped                         ;
; C9_HIGH                       ; 0                         ; Untyped                         ;
; C0_LOW                        ; 0                         ; Untyped                         ;
; C1_LOW                        ; 0                         ; Untyped                         ;
; C2_LOW                        ; 0                         ; Untyped                         ;
; C3_LOW                        ; 0                         ; Untyped                         ;
; C4_LOW                        ; 0                         ; Untyped                         ;
; C5_LOW                        ; 0                         ; Untyped                         ;
; C6_LOW                        ; 0                         ; Untyped                         ;
; C7_LOW                        ; 0                         ; Untyped                         ;
; C8_LOW                        ; 0                         ; Untyped                         ;
; C9_LOW                        ; 0                         ; Untyped                         ;
; C0_INITIAL                    ; 0                         ; Untyped                         ;
; C1_INITIAL                    ; 0                         ; Untyped                         ;
; C2_INITIAL                    ; 0                         ; Untyped                         ;
; C3_INITIAL                    ; 0                         ; Untyped                         ;
; C4_INITIAL                    ; 0                         ; Untyped                         ;
; C5_INITIAL                    ; 0                         ; Untyped                         ;
; C6_INITIAL                    ; 0                         ; Untyped                         ;
; C7_INITIAL                    ; 0                         ; Untyped                         ;
; C8_INITIAL                    ; 0                         ; Untyped                         ;
; C9_INITIAL                    ; 0                         ; Untyped                         ;
; C0_MODE                       ; BYPASS                    ; Untyped                         ;
; C1_MODE                       ; BYPASS                    ; Untyped                         ;
; C2_MODE                       ; BYPASS                    ; Untyped                         ;
; C3_MODE                       ; BYPASS                    ; Untyped                         ;
; C4_MODE                       ; BYPASS                    ; Untyped                         ;
; C5_MODE                       ; BYPASS                    ; Untyped                         ;
; C6_MODE                       ; BYPASS                    ; Untyped                         ;
; C7_MODE                       ; BYPASS                    ; Untyped                         ;
; C8_MODE                       ; BYPASS                    ; Untyped                         ;
; C9_MODE                       ; BYPASS                    ; Untyped                         ;
; C0_PH                         ; 0                         ; Untyped                         ;
; C1_PH                         ; 0                         ; Untyped                         ;
; C2_PH                         ; 0                         ; Untyped                         ;
; C3_PH                         ; 0                         ; Untyped                         ;
; C4_PH                         ; 0                         ; Untyped                         ;
; C5_PH                         ; 0                         ; Untyped                         ;
; C6_PH                         ; 0                         ; Untyped                         ;
; C7_PH                         ; 0                         ; Untyped                         ;
; C8_PH                         ; 0                         ; Untyped                         ;
; C9_PH                         ; 0                         ; Untyped                         ;
; L0_HIGH                       ; 1                         ; Untyped                         ;
; L1_HIGH                       ; 1                         ; Untyped                         ;
; G0_HIGH                       ; 1                         ; Untyped                         ;
; G1_HIGH                       ; 1                         ; Untyped                         ;
; G2_HIGH                       ; 1                         ; Untyped                         ;
; G3_HIGH                       ; 1                         ; Untyped                         ;
; E0_HIGH                       ; 1                         ; Untyped                         ;
; E1_HIGH                       ; 1                         ; Untyped                         ;
; E2_HIGH                       ; 1                         ; Untyped                         ;
; E3_HIGH                       ; 1                         ; Untyped                         ;
; L0_LOW                        ; 1                         ; Untyped                         ;
; L1_LOW                        ; 1                         ; Untyped                         ;
; G0_LOW                        ; 1                         ; Untyped                         ;
; G1_LOW                        ; 1                         ; Untyped                         ;
; G2_LOW                        ; 1                         ; Untyped                         ;
; G3_LOW                        ; 1                         ; Untyped                         ;
; E0_LOW                        ; 1                         ; Untyped                         ;
; E1_LOW                        ; 1                         ; Untyped                         ;
; E2_LOW                        ; 1                         ; Untyped                         ;
; E3_LOW                        ; 1                         ; Untyped                         ;
; L0_INITIAL                    ; 1                         ; Untyped                         ;
; L1_INITIAL                    ; 1                         ; Untyped                         ;
; G0_INITIAL                    ; 1                         ; Untyped                         ;
; G1_INITIAL                    ; 1                         ; Untyped                         ;
; G2_INITIAL                    ; 1                         ; Untyped                         ;
; G3_INITIAL                    ; 1                         ; Untyped                         ;
; E0_INITIAL                    ; 1                         ; Untyped                         ;
; E1_INITIAL                    ; 1                         ; Untyped                         ;
; E2_INITIAL                    ; 1                         ; Untyped                         ;
; E3_INITIAL                    ; 1                         ; Untyped                         ;
; L0_MODE                       ; BYPASS                    ; Untyped                         ;
; L1_MODE                       ; BYPASS                    ; Untyped                         ;
; G0_MODE                       ; BYPASS                    ; Untyped                         ;
; G1_MODE                       ; BYPASS                    ; Untyped                         ;
; G2_MODE                       ; BYPASS                    ; Untyped                         ;
; G3_MODE                       ; BYPASS                    ; Untyped                         ;
; E0_MODE                       ; BYPASS                    ; Untyped                         ;
; E1_MODE                       ; BYPASS                    ; Untyped                         ;
; E2_MODE                       ; BYPASS                    ; Untyped                         ;
; E3_MODE                       ; BYPASS                    ; Untyped                         ;
; L0_PH                         ; 0                         ; Untyped                         ;
; L1_PH                         ; 0                         ; Untyped                         ;
; G0_PH                         ; 0                         ; Untyped                         ;
; G1_PH                         ; 0                         ; Untyped                         ;
; G2_PH                         ; 0                         ; Untyped                         ;
; G3_PH                         ; 0                         ; Untyped                         ;
; E0_PH                         ; 0                         ; Untyped                         ;
; E1_PH                         ; 0                         ; Untyped                         ;
; E2_PH                         ; 0                         ; Untyped                         ;
; E3_PH                         ; 0                         ; Untyped                         ;
; M_PH                          ; 0                         ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                         ;
; CLK0_COUNTER                  ; G0                        ; Untyped                         ;
; CLK1_COUNTER                  ; G0                        ; Untyped                         ;
; CLK2_COUNTER                  ; G0                        ; Untyped                         ;
; CLK3_COUNTER                  ; G0                        ; Untyped                         ;
; CLK4_COUNTER                  ; G0                        ; Untyped                         ;
; CLK5_COUNTER                  ; G0                        ; Untyped                         ;
; CLK6_COUNTER                  ; E0                        ; Untyped                         ;
; CLK7_COUNTER                  ; E1                        ; Untyped                         ;
; CLK8_COUNTER                  ; E2                        ; Untyped                         ;
; CLK9_COUNTER                  ; E3                        ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                         ;
; M_TIME_DELAY                  ; 0                         ; Untyped                         ;
; N_TIME_DELAY                  ; 0                         ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                         ;
; VCO_POST_SCALE                ; 0                         ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                         ;
; CBXI_PARAMETER                ; NOTHING                   ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                         ;
; WIDTH_CLOCK                   ; 6                         ; Untyped                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone II                ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                  ;
+-------------------------------+---------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA1:inst31|VGA_SYNC:V2 ;
+-----------------+-------+--------------------------------------------+
; Parameter Name  ; Value ; Type                                       ;
+-----------------+-------+--------------------------------------------+
; H_pixels_across ; 640   ; Signed Integer                             ;
; H_sync_low      ; 664   ; Signed Integer                             ;
; H_sync_high     ; 760   ; Signed Integer                             ;
; H_end_count     ; 800   ; Signed Integer                             ;
; V_pixels_down   ; 480   ; Signed Integer                             ;
; V_sync_low      ; 491   ; Signed Integer                             ;
; V_sync_high     ; 493   ; Signed Integer                             ;
; V_end_count     ; 525   ; Signed Integer                             ;
+-----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                       ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; CLEAR1               ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 1                    ; Untyped                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_une1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst2|SCR:S1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                    ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_9a52      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst2|KBD:K1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                    ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK1               ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; CLEAR1               ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_B                          ; 4                    ; Signed Integer                    ;
; NUMWORDS_B                         ; 16                   ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; CLEAR1               ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_vba2      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KBDS:inst5|kb_code:K1 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; W_SIZE         ; 1     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KBDS:inst5|kb_code:K1|fifo:fifo_key_unit ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; B              ; 8     ; Signed Integer                                               ;
; W              ; 1     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 83                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 83                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 57619                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 27696                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 270                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 1                                              ;
; Entity Instance               ; VGA1:inst31|vga_pll:V1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 3                                                   ;
; Entity Instance                           ; RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 16384                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; RAM:inst2|SCR:S1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 8192                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 16                                                  ;
;     -- NUMWORDS_B                         ; 8192                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; RAM:inst2|KBD:K1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 16                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK1                                              ;
;     -- WIDTH_B                            ; 16                                                  ;
;     -- NUMWORDS_B                         ; 16                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "KBDS:inst5|kb_code:K1|fifo:fifo_key_unit" ;
+------+--------+----------+-------------------------------------------+
; Port ; Type   ; Severity ; Details                                   ;
+------+--------+----------+-------------------------------------------+
; full ; Output ; Info     ; Explicitly unconnected                    ;
+------+--------+----------+-------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit" ;
+-------+-------+----------+-------------------------------------------+
; Port  ; Type  ; Severity ; Details                                   ;
+-------+-------+----------+-------------------------------------------+
; rx_en ; Input ; Info     ; Stuck at VCC                              ;
+-------+-------+----------+-------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|PC:P1|reg16bit:R1" ;
+------+-------+----------+-------------------------------+
; Port ; Type  ; Severity ; Details                       ;
+------+-------+----------+-------------------------------+
; load ; Input ; Info     ; Stuck at VCC                  ;
+------+-------+----------+-------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|PC:P1|mux2_1_16bit:M3" ;
+------+-------+----------+-----------------------------------+
; Port ; Type  ; Severity ; Details                           ;
+------+-------+----------+-----------------------------------+
; B    ; Input ; Info     ; Stuck at GND                      ;
+------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|PC:P1|FullAdder16:F1"                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; B    ; Input  ; Info     ; Stuck at GND                                                                        ;
; Cin  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|PC:P1" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; inc  ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|ALU:A1|FullAdder16:Add1"                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Cin  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|ALU:A1|mux2_1_16bit:m3" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "CPU:inst1|ALU:A1|mux2_1_16bit:m1" ;
+------+-------+----------+------------------------------------+
; Port ; Type  ; Severity ; Details                            ;
+------+-------+----------+------------------------------------+
; B    ; Input ; Info     ; Stuck at GND                       ;
+------+-------+----------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAM:inst2|KBD:K1"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; address_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "RAM:inst2|SCR:S1" ;
+--------+-------+----------+------------------+
; Port   ; Type  ; Severity ; Details          ;
+--------+-------+----------+------------------+
; data_b ; Input ; Info     ; Stuck at GND     ;
; wren_b ; Input ; Info     ; Stuck at GND     ;
+--------+-------+----------+------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "RAM:inst2|DEMUX1bit:D1" ;
+------+-------+----------+--------------------------+
; Port ; Type  ; Severity ; Details                  ;
+------+-------+----------+--------------------------+
; y    ; Input ; Info     ; Stuck at VCC             ;
+------+-------+----------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA1:inst31|ImageGenerator:V3"                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; UBout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; LBout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; WEout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; OEout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; CEout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 83                  ; 83               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                   ;
+---------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+---------+
; Name                      ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                         ; Details ;
+---------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+---------+
; CPU:inst1|addresM[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[0]              ; N/A     ;
; CPU:inst1|addresM[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[0]              ; N/A     ;
; CPU:inst1|addresM[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[10]             ; N/A     ;
; CPU:inst1|addresM[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[10]             ; N/A     ;
; CPU:inst1|addresM[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[11]             ; N/A     ;
; CPU:inst1|addresM[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[11]             ; N/A     ;
; CPU:inst1|addresM[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[12]             ; N/A     ;
; CPU:inst1|addresM[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[12]             ; N/A     ;
; CPU:inst1|addresM[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[13]             ; N/A     ;
; CPU:inst1|addresM[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[13]             ; N/A     ;
; CPU:inst1|addresM[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[14]             ; N/A     ;
; CPU:inst1|addresM[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[14]             ; N/A     ;
; CPU:inst1|addresM[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[15]             ; N/A     ;
; CPU:inst1|addresM[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[15]             ; N/A     ;
; CPU:inst1|addresM[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[1]              ; N/A     ;
; CPU:inst1|addresM[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[1]              ; N/A     ;
; CPU:inst1|addresM[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[2]              ; N/A     ;
; CPU:inst1|addresM[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[2]              ; N/A     ;
; CPU:inst1|addresM[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[3]              ; N/A     ;
; CPU:inst1|addresM[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[3]              ; N/A     ;
; CPU:inst1|addresM[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[4]              ; N/A     ;
; CPU:inst1|addresM[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[4]              ; N/A     ;
; CPU:inst1|addresM[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[5]              ; N/A     ;
; CPU:inst1|addresM[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[5]              ; N/A     ;
; CPU:inst1|addresM[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[6]              ; N/A     ;
; CPU:inst1|addresM[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[6]              ; N/A     ;
; CPU:inst1|addresM[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[7]              ; N/A     ;
; CPU:inst1|addresM[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[7]              ; N/A     ;
; CPU:inst1|addresM[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[8]              ; N/A     ;
; CPU:inst1|addresM[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[8]              ; N/A     ;
; CPU:inst1|addresM[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[9]              ; N/A     ;
; CPU:inst1|addresM[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|reg16bit:regA|q[9]              ; N/A     ;
; CPU:inst1|inM[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[0]~3              ; N/A     ;
; CPU:inst1|inM[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[0]~3              ; N/A     ;
; CPU:inst1|inM[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[10]~19            ; N/A     ;
; CPU:inst1|inM[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[10]~19            ; N/A     ;
; CPU:inst1|inM[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[11]~21            ; N/A     ;
; CPU:inst1|inM[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[11]~21            ; N/A     ;
; CPU:inst1|inM[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[12]~23            ; N/A     ;
; CPU:inst1|inM[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[12]~23            ; N/A     ;
; CPU:inst1|inM[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[13]~25            ; N/A     ;
; CPU:inst1|inM[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[13]~25            ; N/A     ;
; CPU:inst1|inM[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[14]~27            ; N/A     ;
; CPU:inst1|inM[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[14]~27            ; N/A     ;
; CPU:inst1|inM[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[15]~29            ; N/A     ;
; CPU:inst1|inM[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[15]~29            ; N/A     ;
; CPU:inst1|inM[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[1]~5              ; N/A     ;
; CPU:inst1|inM[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[1]~5              ; N/A     ;
; CPU:inst1|inM[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[2]~7              ; N/A     ;
; CPU:inst1|inM[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[2]~7              ; N/A     ;
; CPU:inst1|inM[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[3]~9              ; N/A     ;
; CPU:inst1|inM[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[3]~9              ; N/A     ;
; CPU:inst1|inM[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[4]~11             ; N/A     ;
; CPU:inst1|inM[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[4]~11             ; N/A     ;
; CPU:inst1|inM[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[5]~13             ; N/A     ;
; CPU:inst1|inM[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[5]~13             ; N/A     ;
; CPU:inst1|inM[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[6]~15             ; N/A     ;
; CPU:inst1|inM[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[6]~15             ; N/A     ;
; CPU:inst1|inM[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[7]~17             ; N/A     ;
; CPU:inst1|inM[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[7]~17             ; N/A     ;
; CPU:inst1|inM[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[8]~31             ; N/A     ;
; CPU:inst1|inM[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[8]~31             ; N/A     ;
; CPU:inst1|inM[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[9]~33             ; N/A     ;
; CPU:inst1|inM[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; RAM:inst2|Mux16bit:M2|Y[9]~33             ; N/A     ;
; CPU:inst1|inst[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]                                ; N/A     ;
; CPU:inst1|inst[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[0]                                ; N/A     ;
; CPU:inst1|inst[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]                               ; N/A     ;
; CPU:inst1|inst[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[10]                               ; N/A     ;
; CPU:inst1|inst[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]                               ; N/A     ;
; CPU:inst1|inst[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[11]                               ; N/A     ;
; CPU:inst1|inst[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]                               ; N/A     ;
; CPU:inst1|inst[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[12]                               ; N/A     ;
; CPU:inst1|inst[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]                               ; N/A     ;
; CPU:inst1|inst[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[13]                               ; N/A     ;
; CPU:inst1|inst[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]                               ; N/A     ;
; CPU:inst1|inst[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[14]                               ; N/A     ;
; CPU:inst1|inst[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]                               ; N/A     ;
; CPU:inst1|inst[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[15]                               ; N/A     ;
; CPU:inst1|inst[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]                                ; N/A     ;
; CPU:inst1|inst[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[1]                                ; N/A     ;
; CPU:inst1|inst[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]                                ; N/A     ;
; CPU:inst1|inst[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[2]                                ; N/A     ;
; CPU:inst1|inst[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]                                ; N/A     ;
; CPU:inst1|inst[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[3]                                ; N/A     ;
; CPU:inst1|inst[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]                                ; N/A     ;
; CPU:inst1|inst[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[4]                                ; N/A     ;
; CPU:inst1|inst[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]                                ; N/A     ;
; CPU:inst1|inst[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[5]                                ; N/A     ;
; CPU:inst1|inst[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]                                ; N/A     ;
; CPU:inst1|inst[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[6]                                ; N/A     ;
; CPU:inst1|inst[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]                                ; N/A     ;
; CPU:inst1|inst[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[7]                                ; N/A     ;
; CPU:inst1|inst[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]                                ; N/A     ;
; CPU:inst1|inst[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[8]                                ; N/A     ;
; CPU:inst1|inst[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]                                ; N/A     ;
; CPU:inst1|inst[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SRAM_DQ[9]                                ; N/A     ;
; CPU:inst1|outM[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[0]~0   ; N/A     ;
; CPU:inst1|outM[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[0]~0   ; N/A     ;
; CPU:inst1|outM[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[10]~16 ; N/A     ;
; CPU:inst1|outM[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[10]~16 ; N/A     ;
; CPU:inst1|outM[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[11]~18 ; N/A     ;
; CPU:inst1|outM[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[11]~18 ; N/A     ;
; CPU:inst1|outM[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[12]~21 ; N/A     ;
; CPU:inst1|outM[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[12]~21 ; N/A     ;
; CPU:inst1|outM[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[13]~22 ; N/A     ;
; CPU:inst1|outM[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[13]~22 ; N/A     ;
; CPU:inst1|outM[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[14]~24 ; N/A     ;
; CPU:inst1|outM[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[14]~24 ; N/A     ;
; CPU:inst1|outM[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[15]~26 ; N/A     ;
; CPU:inst1|outM[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[15]~26 ; N/A     ;
; CPU:inst1|outM[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[1]~2   ; N/A     ;
; CPU:inst1|outM[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[1]~2   ; N/A     ;
; CPU:inst1|outM[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[2]~5   ; N/A     ;
; CPU:inst1|outM[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[2]~5   ; N/A     ;
; CPU:inst1|outM[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[3]~6   ; N/A     ;
; CPU:inst1|outM[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[3]~6   ; N/A     ;
; CPU:inst1|outM[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[4]~8   ; N/A     ;
; CPU:inst1|outM[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[4]~8   ; N/A     ;
; CPU:inst1|outM[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[5]~11  ; N/A     ;
; CPU:inst1|outM[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[5]~11  ; N/A     ;
; CPU:inst1|outM[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[6]~14  ; N/A     ;
; CPU:inst1|outM[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[6]~14  ; N/A     ;
; CPU:inst1|outM[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[7]~15  ; N/A     ;
; CPU:inst1|outM[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[7]~15  ; N/A     ;
; CPU:inst1|outM[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[8]~28  ; N/A     ;
; CPU:inst1|outM[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[8]~28  ; N/A     ;
; CPU:inst1|outM[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[9]~30  ; N/A     ;
; CPU:inst1|outM[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|ALU:A1|mux2_1_16bit:m6|Y[9]~30  ; N/A     ;
; CPU:inst1|pc[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[0]          ; N/A     ;
; CPU:inst1|pc[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[0]          ; N/A     ;
; CPU:inst1|pc[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[10]         ; N/A     ;
; CPU:inst1|pc[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[10]         ; N/A     ;
; CPU:inst1|pc[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[11]         ; N/A     ;
; CPU:inst1|pc[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[11]         ; N/A     ;
; CPU:inst1|pc[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[12]         ; N/A     ;
; CPU:inst1|pc[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[12]         ; N/A     ;
; CPU:inst1|pc[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[13]         ; N/A     ;
; CPU:inst1|pc[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[13]         ; N/A     ;
; CPU:inst1|pc[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[14]         ; N/A     ;
; CPU:inst1|pc[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[14]         ; N/A     ;
; CPU:inst1|pc[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[15]         ; N/A     ;
; CPU:inst1|pc[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[15]         ; N/A     ;
; CPU:inst1|pc[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[1]          ; N/A     ;
; CPU:inst1|pc[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[1]          ; N/A     ;
; CPU:inst1|pc[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[2]          ; N/A     ;
; CPU:inst1|pc[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[2]          ; N/A     ;
; CPU:inst1|pc[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[3]          ; N/A     ;
; CPU:inst1|pc[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[3]          ; N/A     ;
; CPU:inst1|pc[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[4]          ; N/A     ;
; CPU:inst1|pc[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[4]          ; N/A     ;
; CPU:inst1|pc[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[5]          ; N/A     ;
; CPU:inst1|pc[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[5]          ; N/A     ;
; CPU:inst1|pc[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[6]          ; N/A     ;
; CPU:inst1|pc[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[6]          ; N/A     ;
; CPU:inst1|pc[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[7]          ; N/A     ;
; CPU:inst1|pc[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[7]          ; N/A     ;
; CPU:inst1|pc[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[8]          ; N/A     ;
; CPU:inst1|pc[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[8]          ; N/A     ;
; CPU:inst1|pc[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[9]          ; N/A     ;
; CPU:inst1|pc[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|PC:P1|reg16bit:R1|q[9]          ; N/A     ;
; CPU:inst1|writeM          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|writeM                          ; N/A     ;
; CPU:inst1|writeM          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CPU:inst1|writeM                          ; N/A     ;
; RAM:inst2|writeM          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst4                                     ; N/A     ;
; RAM:inst2|writeM          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; inst4                                     ; N/A     ;
; prescaler:inst0|Clock_CPU ; pre-synthesis ; connected ; Top            ; post-synthesis    ; prescaler:inst0|Clock_CPU                 ; N/A     ;
; prescaler:inst0|Clock_CPU ; pre-synthesis ; connected ; Top            ; post-synthesis    ; prescaler:inst0|Clock_CPU                 ; N/A     ;
; prescaler:inst0|Clock_RAM ; pre-synthesis ; connected ; Top            ; post-synthesis    ; prescaler:inst0|Clock_RAM                 ; N/A     ;
+---------------------------+---------------+-----------+----------------+-------------------+-------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Aug 01 21:48:32 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hack -c Ram
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file scr.v
    Info (12023): Found entity 1: SCR
Info (12021): Found 1 design units, including 1 entities, in source file reg.v
    Info (12023): Found entity 1: reg16bit
Info (12021): Found 1 design units, including 1 entities, in source file ram.v
    Info (12023): Found entity 1: VGA
Info (12021): Found 1 design units, including 1 entities, in source file prescaler.v
    Info (12023): Found entity 1: prescaler
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux2_1_16bit
Info (12021): Found 1 design units, including 1 entities, in source file i_gate.v
    Info (12023): Found entity 1: I_Gate
Info (12021): Found 1 design units, including 1 entities, in source file inv.v
    Info (12023): Found entity 1: INV
Info (12021): Found 1 design units, including 1 entities, in source file fulladder16.v
    Info (12023): Found entity 1: FullAdder16
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.v
    Info (12023): Found entity 1: FullAdder
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v
    Info (12023): Found entity 1: VGA_SYNC
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga1.v
    Info (12023): Found entity 1: VGA1
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: ImageGenerator
Info (12021): Found 1 design units, including 1 entities, in source file ram16k.v
    Info (12023): Found entity 1: RAM16K
Info (12021): Found 1 design units, including 1 entities, in source file ps2_rx.v
    Info (12023): Found entity 1: ps2_rx
Info (12021): Found 1 design units, including 1 entities, in source file mux16.v
    Info (12023): Found entity 1: Mux16bit
Info (12021): Found 1 design units, including 1 entities, in source file key2ascii.v
    Info (12023): Found entity 1: key2ascii
Info (12021): Found 1 design units, including 1 entities, in source file kb_code.v
    Info (12023): Found entity 1: kb_code
Info (12021): Found 1 design units, including 1 entities, in source file kbdsymbol.v
    Info (12023): Found entity 1: KBDS
Info (12021): Found 1 design units, including 1 entities, in source file kbd.v
    Info (12023): Found entity 1: KBD
Info (12021): Found 1 design units, including 1 entities, in source file hackram.v
    Info (12023): Found entity 1: RAM
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo
Info (12021): Found 1 design units, including 1 entities, in source file dmux.v
    Info (12023): Found entity 1: DEMUX1bit
Info (12021): Found 1 design units, including 1 entities, in source file bcd.v
    Info (12023): Found entity 1: BCD
Info (12021): Found 1 design units, including 1 entities, in source file asciitodata.v
    Info (12023): Found entity 1: ASCIItoData
Info (12021): Found 1 design units, including 1 entities, in source file ramtest.bdf
    Info (12023): Found entity 1: RamTest
Info (12127): Elaborating entity "RamTest" for the top level hierarchy
Warning (275011): Block or symbol "GND" of instance "inst61" overlaps another block or symbol
Warning (275011): Block or symbol "BCD" of instance "inst13" overlaps another block or symbol
Warning (275011): Block or symbol "BCD" of instance "inst20" overlaps another block or symbol
Info (12128): Elaborating entity "VGA1" for hierarchy "VGA1:inst31"
Info (12128): Elaborating entity "vga_pll" for hierarchy "VGA1:inst31|vga_pll:V1"
Info (12128): Elaborating entity "altpll" for hierarchy "VGA1:inst31|vga_pll:V1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "VGA1:inst31|vga_pll:V1|altpll:altpll_component"
Info (12133): Instantiated megafunction "VGA1:inst31|vga_pll:V1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "VGA_SYNC" for hierarchy "VGA1:inst31|VGA_SYNC:V2"
Warning (10230): Verilog HDL assignment warning at vga_sync.v(40): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_sync.v(51): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "ImageGenerator" for hierarchy "VGA1:inst31|ImageGenerator:V3"
Warning (10235): Verilog HDL Always Construct warning at vga.v(28): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(29): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(30): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(31): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(32): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(33): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(34): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(35): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(36): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(37): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(38): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(39): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(40): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(41): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(42): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at vga.v(43): variable "data" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable "X", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable "red", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable "green", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at vga.v(21): inferring latch(es) for variable "blue", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "blue[0]" at vga.v(70)
Info (10041): Inferred latch for "blue[1]" at vga.v(70)
Info (10041): Inferred latch for "blue[2]" at vga.v(70)
Info (10041): Inferred latch for "blue[3]" at vga.v(70)
Info (10041): Inferred latch for "blue[4]" at vga.v(70)
Info (10041): Inferred latch for "blue[5]" at vga.v(70)
Info (10041): Inferred latch for "blue[6]" at vga.v(70)
Info (10041): Inferred latch for "blue[7]" at vga.v(70)
Info (10041): Inferred latch for "blue[8]" at vga.v(70)
Info (10041): Inferred latch for "blue[9]" at vga.v(70)
Info (10041): Inferred latch for "green[0]" at vga.v(70)
Info (10041): Inferred latch for "green[1]" at vga.v(70)
Info (10041): Inferred latch for "green[2]" at vga.v(70)
Info (10041): Inferred latch for "green[3]" at vga.v(70)
Info (10041): Inferred latch for "green[4]" at vga.v(70)
Info (10041): Inferred latch for "green[5]" at vga.v(70)
Info (10041): Inferred latch for "green[6]" at vga.v(70)
Info (10041): Inferred latch for "green[7]" at vga.v(70)
Info (10041): Inferred latch for "green[8]" at vga.v(70)
Info (10041): Inferred latch for "green[9]" at vga.v(70)
Info (10041): Inferred latch for "red[0]" at vga.v(70)
Info (10041): Inferred latch for "red[1]" at vga.v(70)
Info (10041): Inferred latch for "red[2]" at vga.v(70)
Info (10041): Inferred latch for "red[3]" at vga.v(70)
Info (10041): Inferred latch for "red[4]" at vga.v(70)
Info (10041): Inferred latch for "red[5]" at vga.v(70)
Info (10041): Inferred latch for "red[6]" at vga.v(70)
Info (10041): Inferred latch for "red[7]" at vga.v(70)
Info (10041): Inferred latch for "red[8]" at vga.v(70)
Info (10041): Inferred latch for "red[9]" at vga.v(70)
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst2"
Info (12128): Elaborating entity "DEMUX1bit" for hierarchy "RAM:inst2|DEMUX1bit:D1"
Warning (10235): Verilog HDL Always Construct warning at DMUX.v(6): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DMUX.v(13): variable "y" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "RAM16K" for hierarchy "RAM:inst2|RAM16K:R1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_une1.tdf
    Info (12023): Found entity 1: altsyncram_une1
Info (12128): Elaborating entity "altsyncram_une1" for hierarchy "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf
    Info (12023): Found entity 1: decode_4oa
Info (12128): Elaborating entity "decode_4oa" for hierarchy "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:decode3"
Info (12128): Elaborating entity "decode_4oa" for hierarchy "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|decode_4oa:deep_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3kb.tdf
    Info (12023): Found entity 1: mux_3kb
Info (12128): Elaborating entity "mux_3kb" for hierarchy "RAM:inst2|RAM16K:R1|altsyncram:altsyncram_component|altsyncram_une1:auto_generated|mux_3kb:mux2"
Info (12128): Elaborating entity "SCR" for hierarchy "RAM:inst2|SCR:S1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst2|SCR:S1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:inst2|SCR:S1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:inst2|SCR:S1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9a52.tdf
    Info (12023): Found entity 1: altsyncram_9a52
Info (12128): Elaborating entity "altsyncram_9a52" for hierarchy "RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode2"
Info (12128): Elaborating entity "decode_1oa" for hierarchy "RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|decode_1oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf
    Info (12023): Found entity 1: mux_0kb
Info (12128): Elaborating entity "mux_0kb" for hierarchy "RAM:inst2|SCR:S1|altsyncram:altsyncram_component|altsyncram_9a52:auto_generated|mux_0kb:mux4"
Info (12128): Elaborating entity "KBD" for hierarchy "RAM:inst2|KBD:K1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst2|KBD:K1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "RAM:inst2|KBD:K1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "RAM:inst2|KBD:K1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "CLEAR1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vba2.tdf
    Info (12023): Found entity 1: altsyncram_vba2
Info (12128): Elaborating entity "altsyncram_vba2" for hierarchy "RAM:inst2|KBD:K1|altsyncram:altsyncram_component|altsyncram_vba2:auto_generated"
Info (12128): Elaborating entity "Mux16bit" for hierarchy "RAM:inst2|Mux16bit:M1"
Warning (10235): Verilog HDL Always Construct warning at MUX16.v(8): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MUX16.v(12): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:inst1"
Info (12128): Elaborating entity "mux2_1_16bit" for hierarchy "CPU:inst1|mux2_1_16bit:M1"
Warning (10235): Verilog HDL Always Construct warning at MUX.v(7): variable "A" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at MUX.v(11): variable "B" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at MUX.v(5): inferring latch(es) for variable "Y", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "Y[0]" at MUX.v(10)
Info (10041): Inferred latch for "Y[1]" at MUX.v(10)
Info (10041): Inferred latch for "Y[2]" at MUX.v(10)
Info (10041): Inferred latch for "Y[3]" at MUX.v(10)
Info (10041): Inferred latch for "Y[4]" at MUX.v(10)
Info (10041): Inferred latch for "Y[5]" at MUX.v(10)
Info (10041): Inferred latch for "Y[6]" at MUX.v(10)
Info (10041): Inferred latch for "Y[7]" at MUX.v(10)
Info (10041): Inferred latch for "Y[8]" at MUX.v(10)
Info (10041): Inferred latch for "Y[9]" at MUX.v(10)
Info (10041): Inferred latch for "Y[10]" at MUX.v(10)
Info (10041): Inferred latch for "Y[11]" at MUX.v(10)
Info (10041): Inferred latch for "Y[12]" at MUX.v(10)
Info (10041): Inferred latch for "Y[13]" at MUX.v(10)
Info (10041): Inferred latch for "Y[14]" at MUX.v(10)
Info (10041): Inferred latch for "Y[15]" at MUX.v(10)
Info (12128): Elaborating entity "reg16bit" for hierarchy "CPU:inst1|reg16bit:regA"
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:inst1|ALU:A1"
Info (12128): Elaborating entity "INV" for hierarchy "CPU:inst1|ALU:A1|INV:I1"
Info (12128): Elaborating entity "I_Gate" for hierarchy "CPU:inst1|ALU:A1|I_Gate:And1"
Info (12128): Elaborating entity "FullAdder16" for hierarchy "CPU:inst1|ALU:A1|FullAdder16:Add1"
Info (12128): Elaborating entity "FullAdder" for hierarchy "CPU:inst1|ALU:A1|FullAdder16:Add1|FullAdder:F1"
Info (12128): Elaborating entity "PC" for hierarchy "CPU:inst1|PC:P1"
Info (12128): Elaborating entity "prescaler" for hierarchy "prescaler:inst0"
Warning (10855): Verilog HDL warning at prescaler.v(12): initial value for variable internal_count_CPU should be constant
Info (12128): Elaborating entity "ASCIItoData" for hierarchy "ASCIItoData:inst"
Info (12128): Elaborating entity "KBDS" for hierarchy "KBDS:inst5"
Info (12128): Elaborating entity "kb_code" for hierarchy "KBDS:inst5|kb_code:K1"
Info (12128): Elaborating entity "ps2_rx" for hierarchy "KBDS:inst5|kb_code:K1|ps2_rx:ps2_rx_unit"
Warning (10230): Verilog HDL assignment warning at ps2_rx.v(80): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "fifo" for hierarchy "KBDS:inst5|kb_code:K1|fifo:fifo_key_unit"
Warning (10230): Verilog HDL assignment warning at FIFO.v(51): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at FIFO.v(52): truncated value with size 32 to match size of target (1)
Warning (10270): Verilog HDL Case Statement warning at FIFO.v(58): incomplete case statement has no default case item
Info (12128): Elaborating entity "key2ascii" for hierarchy "KBDS:inst5|key2ascii:K2"
Warning (10272): Verilog HDL Case Statement warning at key2ascii.v(32): case item expression covers a value already covered by a previous case item
Info (12128): Elaborating entity "BCD" for hierarchy "BCD:inst20"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ob54.tdf
    Info (12023): Found entity 1: altsyncram_ob54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4ci.tdf
    Info (12023): Found entity 1: cntr_4ci
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf
    Info (12023): Found entity 1: cmpr_bcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "KBDS:inst5|kb_code:K1|fifo:fifo_key_unit|array_reg" is uninferred due to inappropriate RAM size
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at VCC
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
Info (144001): Generated suppressed messages file E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 167 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2602 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 40 input pins
    Info (21059): Implemented 115 output pins
    Info (21061): Implemented 2250 logic cells
    Info (21064): Implemented 195 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4707 megabytes
    Info: Processing ended: Mon Aug 01 21:48:42 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Faks/Diplomski rad/Hack/Diplomski Rad Hack/Hack/output_files/Ram.map.smsg.


