#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Mon Mar  1 11:43:02 2021
# Process ID: 2015
# Current directory: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex
# Command line: vivado tri_mode_ethernet_mac_0_ex.xpr
# Log file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.log
# Journal file: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/vivado.jou
#-----------------------------------------------------------
start_gui
open_project tri_mode_ethernet_mac_0_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 6489.789 ; gain = 194.930 ; free physical = 4734 ; free virtual = 8225
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 11:52:00 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
[Mon Mar  1 11:52:01 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 11:52:20 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking_wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0.dcp' for cell 'mii_to_rmii'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.dcp' for cell 'nn/N1/M0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.dcp' for cell 'nn/N1/M1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 291 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[3].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[2].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[0].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[1].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_wizard/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 7382.867 ; gain = 498.520 ; free physical = 3814 ; free virtual = 7420
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
WARNING: [Vivado 12-507] No nets matched 'ip_layer_inst/rx/n_0_5_BUFG'. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7382.867 ; gain = 0.000 ; free physical = 3827 ; free virtual = 7434
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 7445.535 ; gain = 819.496 ; free physical = 3742 ; free virtual = 7355
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clocking_wizard/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clocking_wizard/inst/clk_out2 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ip_address_from_rx[0]} {ip_address_from_rx[1]} {ip_address_from_rx[2]} {ip_address_from_rx[3]} {ip_address_from_rx[4]} {ip_address_from_rx[5]} {ip_address_from_rx[6]} {ip_address_from_rx[7]} {ip_address_from_rx[8]} {ip_address_from_rx[9]} {ip_address_from_rx[10]} {ip_address_from_rx[11]} {ip_address_from_rx[12]} {ip_address_from_rx[13]} {ip_address_from_rx[14]} {ip_address_from_rx[15]} {ip_address_from_rx[16]} {ip_address_from_rx[17]} {ip_address_from_rx[18]} {ip_address_from_rx[19]} {ip_address_from_rx[20]} {ip_address_from_rx[21]} {ip_address_from_rx[22]} {ip_address_from_rx[23]} {ip_address_from_rx[24]} {ip_address_from_rx[25]} {ip_address_from_rx[26]} {ip_address_from_rx[27]} {ip_address_from_rx[28]} {ip_address_from_rx[29]} {ip_address_from_rx[30]} {ip_address_from_rx[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mac_address_from_rx[0]} {mac_address_from_rx[1]} {mac_address_from_rx[2]} {mac_address_from_rx[3]} {mac_address_from_rx[4]} {mac_address_from_rx[5]} {mac_address_from_rx[6]} {mac_address_from_rx[7]} {mac_address_from_rx[8]} {mac_address_from_rx[9]} {mac_address_from_rx[10]} {mac_address_from_rx[11]} {mac_address_from_rx[12]} {mac_address_from_rx[13]} {mac_address_from_rx[14]} {mac_address_from_rx[15]} {mac_address_from_rx[16]} {mac_address_from_rx[17]} {mac_address_from_rx[18]} {mac_address_from_rx[19]} {mac_address_from_rx[20]} {mac_address_from_rx[21]} {mac_address_from_rx[22]} {mac_address_from_rx[23]} {mac_address_from_rx[24]} {mac_address_from_rx[25]} {mac_address_from_rx[26]} {mac_address_from_rx[27]} {mac_address_from_rx[28]} {mac_address_from_rx[29]} {mac_address_from_rx[30]} {mac_address_from_rx[31]} {mac_address_from_rx[32]} {mac_address_from_rx[33]} {mac_address_from_rx[34]} {mac_address_from_rx[35]} {mac_address_from_rx[36]} {mac_address_from_rx[37]} {mac_address_from_rx[38]} {mac_address_from_rx[39]} {mac_address_from_rx[40]} {mac_address_from_rx[41]} {mac_address_from_rx[42]} {mac_address_from_rx[43]} {mac_address_from_rx[44]} {mac_address_from_rx[45]} {mac_address_from_rx[46]} {mac_address_from_rx[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {recipient_message_to_tx[0]} {recipient_message_to_tx[1]} {recipient_message_to_tx[2]} {recipient_message_to_tx[3]} {recipient_message_to_tx[4]} {recipient_message_to_tx[5]} {recipient_message_to_tx[6]} {recipient_message_to_tx[7]} {recipient_message_to_tx[8]} {recipient_message_to_tx[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {rx_axis_fifo_tdata[0]} {rx_axis_fifo_tdata[1]} {rx_axis_fifo_tdata[2]} {rx_axis_fifo_tdata[3]} {rx_axis_fifo_tdata[4]} {rx_axis_fifo_tdata[5]} {rx_axis_fifo_tdata[6]} {rx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {tx_axis_fifo_tdata[0]} {tx_axis_fifo_tdata[1]} {tx_axis_fifo_tdata[2]} {tx_axis_fifo_tdata[3]} {tx_axis_fifo_tdata[4]} {tx_axis_fifo_tdata[5]} {tx_axis_fifo_tdata[6]} {tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ip_layer_inst/rx/dst_ip_address[0]} {ip_layer_inst/rx/dst_ip_address[1]} {ip_layer_inst/rx/dst_ip_address[2]} {ip_layer_inst/rx/dst_ip_address[3]} {ip_layer_inst/rx/dst_ip_address[4]} {ip_layer_inst/rx/dst_ip_address[5]} {ip_layer_inst/rx/dst_ip_address[6]} {ip_layer_inst/rx/dst_ip_address[7]} {ip_layer_inst/rx/dst_ip_address[8]} {ip_layer_inst/rx/dst_ip_address[9]} {ip_layer_inst/rx/dst_ip_address[10]} {ip_layer_inst/rx/dst_ip_address[11]} {ip_layer_inst/rx/dst_ip_address[12]} {ip_layer_inst/rx/dst_ip_address[13]} {ip_layer_inst/rx/dst_ip_address[14]} {ip_layer_inst/rx/dst_ip_address[15]} {ip_layer_inst/rx/dst_ip_address[16]} {ip_layer_inst/rx/dst_ip_address[17]} {ip_layer_inst/rx/dst_ip_address[18]} {ip_layer_inst/rx/dst_ip_address[19]} {ip_layer_inst/rx/dst_ip_address[20]} {ip_layer_inst/rx/dst_ip_address[21]} {ip_layer_inst/rx/dst_ip_address[22]} {ip_layer_inst/rx/dst_ip_address[23]} {ip_layer_inst/rx/dst_ip_address[24]} {ip_layer_inst/rx/dst_ip_address[25]} {ip_layer_inst/rx/dst_ip_address[26]} {ip_layer_inst/rx/dst_ip_address[27]} {ip_layer_inst/rx/dst_ip_address[28]} {ip_layer_inst/rx/dst_ip_address[29]} {ip_layer_inst/rx/dst_ip_address[30]} {ip_layer_inst/rx/dst_ip_address[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ip_layer_inst/rx/dst_mac_address[0]} {ip_layer_inst/rx/dst_mac_address[1]} {ip_layer_inst/rx/dst_mac_address[2]} {ip_layer_inst/rx/dst_mac_address[3]} {ip_layer_inst/rx/dst_mac_address[4]} {ip_layer_inst/rx/dst_mac_address[5]} {ip_layer_inst/rx/dst_mac_address[6]} {ip_layer_inst/rx/dst_mac_address[7]} {ip_layer_inst/rx/dst_mac_address[8]} {ip_layer_inst/rx/dst_mac_address[9]} {ip_layer_inst/rx/dst_mac_address[10]} {ip_layer_inst/rx/dst_mac_address[11]} {ip_layer_inst/rx/dst_mac_address[12]} {ip_layer_inst/rx/dst_mac_address[13]} {ip_layer_inst/rx/dst_mac_address[14]} {ip_layer_inst/rx/dst_mac_address[15]} {ip_layer_inst/rx/dst_mac_address[16]} {ip_layer_inst/rx/dst_mac_address[17]} {ip_layer_inst/rx/dst_mac_address[18]} {ip_layer_inst/rx/dst_mac_address[19]} {ip_layer_inst/rx/dst_mac_address[20]} {ip_layer_inst/rx/dst_mac_address[21]} {ip_layer_inst/rx/dst_mac_address[22]} {ip_layer_inst/rx/dst_mac_address[23]} {ip_layer_inst/rx/dst_mac_address[24]} {ip_layer_inst/rx/dst_mac_address[25]} {ip_layer_inst/rx/dst_mac_address[26]} {ip_layer_inst/rx/dst_mac_address[27]} {ip_layer_inst/rx/dst_mac_address[28]} {ip_layer_inst/rx/dst_mac_address[29]} {ip_layer_inst/rx/dst_mac_address[30]} {ip_layer_inst/rx/dst_mac_address[31]} {ip_layer_inst/rx/dst_mac_address[32]} {ip_layer_inst/rx/dst_mac_address[33]} {ip_layer_inst/rx/dst_mac_address[34]} {ip_layer_inst/rx/dst_mac_address[35]} {ip_layer_inst/rx/dst_mac_address[36]} {ip_layer_inst/rx/dst_mac_address[37]} {ip_layer_inst/rx/dst_mac_address[38]} {ip_layer_inst/rx/dst_mac_address[39]} {ip_layer_inst/rx/dst_mac_address[40]} {ip_layer_inst/rx/dst_mac_address[41]} {ip_layer_inst/rx/dst_mac_address[42]} {ip_layer_inst/rx/dst_mac_address[43]} {ip_layer_inst/rx/dst_mac_address[44]} {ip_layer_inst/rx/dst_mac_address[45]} {ip_layer_inst/rx/dst_mac_address[46]} {ip_layer_inst/rx/dst_mac_address[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ip_layer_inst/rx/nextstate[0]} {ip_layer_inst/rx/nextstate[1]} {ip_layer_inst/rx/nextstate[2]} {ip_layer_inst/rx/nextstate[3]} {ip_layer_inst/rx/nextstate[4]} {ip_layer_inst/rx/nextstate[5]} {ip_layer_inst/rx/nextstate[6]} {ip_layer_inst/rx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ip_layer_inst/rx/eth_header_data[0]} {ip_layer_inst/rx/eth_header_data[1]} {ip_layer_inst/rx/eth_header_data[2]} {ip_layer_inst/rx/eth_header_data[3]} {ip_layer_inst/rx/eth_header_data[4]} {ip_layer_inst/rx/eth_header_data[5]} {ip_layer_inst/rx/eth_header_data[6]} {ip_layer_inst/rx/eth_header_data[7]} {ip_layer_inst/rx/eth_header_data[8]} {ip_layer_inst/rx/eth_header_data[9]} {ip_layer_inst/rx/eth_header_data[10]} {ip_layer_inst/rx/eth_header_data[11]} {ip_layer_inst/rx/eth_header_data[12]} {ip_layer_inst/rx/eth_header_data[13]} {ip_layer_inst/rx/eth_header_data[14]} {ip_layer_inst/rx/eth_header_data[15]} {ip_layer_inst/rx/eth_header_data[16]} {ip_layer_inst/rx/eth_header_data[17]} {ip_layer_inst/rx/eth_header_data[18]} {ip_layer_inst/rx/eth_header_data[19]} {ip_layer_inst/rx/eth_header_data[20]} {ip_layer_inst/rx/eth_header_data[21]} {ip_layer_inst/rx/eth_header_data[22]} {ip_layer_inst/rx/eth_header_data[23]} {ip_layer_inst/rx/eth_header_data[24]} {ip_layer_inst/rx/eth_header_data[25]} {ip_layer_inst/rx/eth_header_data[26]} {ip_layer_inst/rx/eth_header_data[27]} {ip_layer_inst/rx/eth_header_data[28]} {ip_layer_inst/rx/eth_header_data[29]} {ip_layer_inst/rx/eth_header_data[30]} {ip_layer_inst/rx/eth_header_data[31]} {ip_layer_inst/rx/eth_header_data[32]} {ip_layer_inst/rx/eth_header_data[33]} {ip_layer_inst/rx/eth_header_data[34]} {ip_layer_inst/rx/eth_header_data[35]} {ip_layer_inst/rx/eth_header_data[36]} {ip_layer_inst/rx/eth_header_data[37]} {ip_layer_inst/rx/eth_header_data[38]} {ip_layer_inst/rx/eth_header_data[39]} {ip_layer_inst/rx/eth_header_data[40]} {ip_layer_inst/rx/eth_header_data[41]} {ip_layer_inst/rx/eth_header_data[42]} {ip_layer_inst/rx/eth_header_data[43]} {ip_layer_inst/rx/eth_header_data[44]} {ip_layer_inst/rx/eth_header_data[45]} {ip_layer_inst/rx/eth_header_data[46]} {ip_layer_inst/rx/eth_header_data[47]} {ip_layer_inst/rx/eth_header_data[96]} {ip_layer_inst/rx/eth_header_data[97]} {ip_layer_inst/rx/eth_header_data[98]} {ip_layer_inst/rx/eth_header_data[99]} {ip_layer_inst/rx/eth_header_data[100]} {ip_layer_inst/rx/eth_header_data[101]} {ip_layer_inst/rx/eth_header_data[102]} {ip_layer_inst/rx/eth_header_data[103]} {ip_layer_inst/rx/eth_header_data[104]} {ip_layer_inst/rx/eth_header_data[105]} {ip_layer_inst/rx/eth_header_data[106]} {ip_layer_inst/rx/eth_header_data[107]} {ip_layer_inst/rx/eth_header_data[108]} {ip_layer_inst/rx/eth_header_data[109]} {ip_layer_inst/rx/eth_header_data[110]} {ip_layer_inst/rx/eth_header_data[111]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ip_layer_inst/rx/ip_header_data[0]} {ip_layer_inst/rx/ip_header_data[1]} {ip_layer_inst/rx/ip_header_data[2]} {ip_layer_inst/rx/ip_header_data[3]} {ip_layer_inst/rx/ip_header_data[4]} {ip_layer_inst/rx/ip_header_data[5]} {ip_layer_inst/rx/ip_header_data[6]} {ip_layer_inst/rx/ip_header_data[7]} {ip_layer_inst/rx/ip_header_data[8]} {ip_layer_inst/rx/ip_header_data[9]} {ip_layer_inst/rx/ip_header_data[10]} {ip_layer_inst/rx/ip_header_data[11]} {ip_layer_inst/rx/ip_header_data[12]} {ip_layer_inst/rx/ip_header_data[13]} {ip_layer_inst/rx/ip_header_data[14]} {ip_layer_inst/rx/ip_header_data[15]} {ip_layer_inst/rx/ip_header_data[16]} {ip_layer_inst/rx/ip_header_data[17]} {ip_layer_inst/rx/ip_header_data[18]} {ip_layer_inst/rx/ip_header_data[19]} {ip_layer_inst/rx/ip_header_data[20]} {ip_layer_inst/rx/ip_header_data[21]} {ip_layer_inst/rx/ip_header_data[22]} {ip_layer_inst/rx/ip_header_data[23]} {ip_layer_inst/rx/ip_header_data[24]} {ip_layer_inst/rx/ip_header_data[25]} {ip_layer_inst/rx/ip_header_data[26]} {ip_layer_inst/rx/ip_header_data[27]} {ip_layer_inst/rx/ip_header_data[28]} {ip_layer_inst/rx/ip_header_data[29]} {ip_layer_inst/rx/ip_header_data[30]} {ip_layer_inst/rx/ip_header_data[31]} {ip_layer_inst/rx/ip_header_data[32]} {ip_layer_inst/rx/ip_header_data[33]} {ip_layer_inst/rx/ip_header_data[34]} {ip_layer_inst/rx/ip_header_data[35]} {ip_layer_inst/rx/ip_header_data[36]} {ip_layer_inst/rx/ip_header_data[37]} {ip_layer_inst/rx/ip_header_data[38]} {ip_layer_inst/rx/ip_header_data[39]} {ip_layer_inst/rx/ip_header_data[40]} {ip_layer_inst/rx/ip_header_data[41]} {ip_layer_inst/rx/ip_header_data[42]} {ip_layer_inst/rx/ip_header_data[43]} {ip_layer_inst/rx/ip_header_data[44]} {ip_layer_inst/rx/ip_header_data[45]} {ip_layer_inst/rx/ip_header_data[46]} {ip_layer_inst/rx/ip_header_data[47]} {ip_layer_inst/rx/ip_header_data[48]} {ip_layer_inst/rx/ip_header_data[49]} {ip_layer_inst/rx/ip_header_data[50]} {ip_layer_inst/rx/ip_header_data[51]} {ip_layer_inst/rx/ip_header_data[52]} {ip_layer_inst/rx/ip_header_data[53]} {ip_layer_inst/rx/ip_header_data[54]} {ip_layer_inst/rx/ip_header_data[55]} {ip_layer_inst/rx/ip_header_data[56]} {ip_layer_inst/rx/ip_header_data[57]} {ip_layer_inst/rx/ip_header_data[58]} {ip_layer_inst/rx/ip_header_data[59]} {ip_layer_inst/rx/ip_header_data[60]} {ip_layer_inst/rx/ip_header_data[61]} {ip_layer_inst/rx/ip_header_data[62]} {ip_layer_inst/rx/ip_header_data[63]} {ip_layer_inst/rx/ip_header_data[64]} {ip_layer_inst/rx/ip_header_data[65]} {ip_layer_inst/rx/ip_header_data[66]} {ip_layer_inst/rx/ip_header_data[67]} {ip_layer_inst/rx/ip_header_data[68]} {ip_layer_inst/rx/ip_header_data[69]} {ip_layer_inst/rx/ip_header_data[70]} {ip_layer_inst/rx/ip_header_data[71]} {ip_layer_inst/rx/ip_header_data[72]} {ip_layer_inst/rx/ip_header_data[73]} {ip_layer_inst/rx/ip_header_data[74]} {ip_layer_inst/rx/ip_header_data[75]} {ip_layer_inst/rx/ip_header_data[76]} {ip_layer_inst/rx/ip_header_data[77]} {ip_layer_inst/rx/ip_header_data[78]} {ip_layer_inst/rx/ip_header_data[79]} {ip_layer_inst/rx/ip_header_data[80]} {ip_layer_inst/rx/ip_header_data[81]} {ip_layer_inst/rx/ip_header_data[82]} {ip_layer_inst/rx/ip_header_data[83]} {ip_layer_inst/rx/ip_header_data[84]} {ip_layer_inst/rx/ip_header_data[85]} {ip_layer_inst/rx/ip_header_data[86]} {ip_layer_inst/rx/ip_header_data[87]} {ip_layer_inst/rx/ip_header_data[88]} {ip_layer_inst/rx/ip_header_data[89]} {ip_layer_inst/rx/ip_header_data[90]} {ip_layer_inst/rx/ip_header_data[91]} {ip_layer_inst/rx/ip_header_data[92]} {ip_layer_inst/rx/ip_header_data[93]} {ip_layer_inst/rx/ip_header_data[94]} {ip_layer_inst/rx/ip_header_data[95]} {ip_layer_inst/rx/ip_header_data[128]} {ip_layer_inst/rx/ip_header_data[129]} {ip_layer_inst/rx/ip_header_data[130]} {ip_layer_inst/rx/ip_header_data[131]} {ip_layer_inst/rx/ip_header_data[132]} {ip_layer_inst/rx/ip_header_data[133]} {ip_layer_inst/rx/ip_header_data[134]} {ip_layer_inst/rx/ip_header_data[135]} {ip_layer_inst/rx/ip_header_data[136]} {ip_layer_inst/rx/ip_header_data[137]} {ip_layer_inst/rx/ip_header_data[138]} {ip_layer_inst/rx/ip_header_data[139]} {ip_layer_inst/rx/ip_header_data[140]} {ip_layer_inst/rx/ip_header_data[141]} {ip_layer_inst/rx/ip_header_data[142]} {ip_layer_inst/rx/ip_header_data[143]} {ip_layer_inst/rx/ip_header_data[144]} {ip_layer_inst/rx/ip_header_data[145]} {ip_layer_inst/rx/ip_header_data[146]} {ip_layer_inst/rx/ip_header_data[147]} {ip_layer_inst/rx/ip_header_data[148]} {ip_layer_inst/rx/ip_header_data[149]} {ip_layer_inst/rx/ip_header_data[150]} {ip_layer_inst/rx/ip_header_data[151]} {ip_layer_inst/rx/ip_header_data[152]} {ip_layer_inst/rx/ip_header_data[153]} {ip_layer_inst/rx/ip_header_data[154]} {ip_layer_inst/rx/ip_header_data[155]} {ip_layer_inst/rx/ip_header_data[156]} {ip_layer_inst/rx/ip_header_data[157]} {ip_layer_inst/rx/ip_header_data[158]} {ip_layer_inst/rx/ip_header_data[159]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ip_layer_inst/rx/state[0]} {ip_layer_inst/rx/state[1]} {ip_layer_inst/rx/state[2]} {ip_layer_inst/rx/state[3]} {ip_layer_inst/rx/state[4]} {ip_layer_inst/rx/state[5]} {ip_layer_inst/rx/state[6]} {ip_layer_inst/rx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ip_layer_inst/rx/state_counter[0]} {ip_layer_inst/rx/state_counter[1]} {ip_layer_inst/rx/state_counter[2]} {ip_layer_inst/rx/state_counter[3]} {ip_layer_inst/rx/state_counter[4]} {ip_layer_inst/rx/state_counter[5]} {ip_layer_inst/rx/state_counter[6]} {ip_layer_inst/rx/state_counter[7]} {ip_layer_inst/rx/state_counter[8]} {ip_layer_inst/rx/state_counter[9]} {ip_layer_inst/rx/state_counter[10]} {ip_layer_inst/rx/state_counter[11]} {ip_layer_inst/rx/state_counter[12]} {ip_layer_inst/rx/state_counter[13]} {ip_layer_inst/rx/state_counter[14]} {ip_layer_inst/rx/state_counter[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ip_layer_inst/rx/data_frame_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ip_layer_inst/rx/eth_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list frame_ready_from_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ip_layer_inst/rx/ip_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ready_for_send_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list rx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list rx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list start_ip_txn_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list ip_layer_inst/rx/state_counter_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list ip_layer_inst/rx/state_counter_reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list tx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list tx_axis_fifo_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list tx_axis_fifo_tvalid ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {mii_rxd[0]} {mii_rxd[1]} {mii_rxd[2]} {mii_rxd[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {phy2rmii_rxd_IBUF[0]} {phy2rmii_rxd_IBUF[1]} ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7446.547 ; gain = 0.000 ; free physical = 3718 ; free virtual = 7333
close_design
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 11:58:39 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clocking_wizard'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0.dcp' for cell 'mii_to_rmii'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.dcp' for cell 'vio'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.dcp' for cell 'nn/N1/M0'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.dcp' for cell 'nn/N1/M1'
INFO: [Project 1-454] Reading design checkpoint '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0.dcp' for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[0].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[1].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[2].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/ibuf_data[3].mii_rxd_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_dv_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_rx_er_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_clk_ibuf_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[3].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[2].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_en_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/mii_tx_er_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[0].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst/mii_interface/obuf_data[1].mii_txd_obuf_i 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, clocking_wizard/inst/clkin1_ibufg, from the path connected to top-level port: sys_clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clocking_wizard/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_dv' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rx_er' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[2]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_rxd[3]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_clk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_en' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_tx_er' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[2]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DRIVE' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for DRIVE but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/mii_txd[3]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Chipscope 16-324] Core: vio UUID: 1be27d51-1a4c-50dc-974f-3e22d2c609b9 
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_board.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/accelerator_controls/accelerator_controls.xdc] for cell 'vio'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clocking_wizard/inst'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/mii_to_rmii_0/mii_to_rmii_0_board.xdc] for cell 'mii_to_rmii/U0'
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
WARNING: [Vivado 12-507] No nets matched 'ip_layer_inst/rx/n_0_5_BUFG'. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_2' was not found. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc:15]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:27]
CRITICAL WARNING: [Constraints 18-602] set_input_delay: list contains '6' objects of types '(pin)' other than the types '(input port,internal pin)' supported by the constraint. These objects will not be used for this constraint. Please review the object list and ensure unsupported object types are removed. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
CRITICAL WARNING: [Constraints 18-472] set_input_delay: list does not contain any object of type(s) '(input port,internal pin)' supported by the constraint. The constraint will not be applied. Please check to make sure that this is intended. [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc:28]
Finished Parsing XDC File [/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/synth/tri_mode_ethernet_mac_0_clocks.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7465.551 ; gain = 0.000 ; free physical = 3733 ; free virtual = 7348
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 161 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 160 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 7520.578 ; gain = 55.027 ; free physical = 3663 ; free virtual = 7279
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clocking_wizard/inst/clk_out1 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list clocking_wizard/inst/clk_out2 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ip_layer_inst/tx/nextstate[0]} {ip_layer_inst/tx/nextstate[1]} {ip_layer_inst/tx/nextstate[2]} {ip_layer_inst/tx/nextstate[3]} {ip_layer_inst/tx/nextstate[4]} {ip_layer_inst/tx/nextstate[5]} {ip_layer_inst/tx/nextstate[6]} {ip_layer_inst/tx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {ip_layer_inst/tx/state[0]} {ip_layer_inst/tx/state[1]} {ip_layer_inst/tx/state[2]} {ip_layer_inst/tx/state[3]} {ip_layer_inst/tx/state[4]} {ip_layer_inst/tx/state[5]} {ip_layer_inst/tx/state[6]} {ip_layer_inst/tx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {tx_axis_fifo_tdata[0]} {tx_axis_fifo_tdata[1]} {tx_axis_fifo_tdata[2]} {tx_axis_fifo_tdata[3]} {tx_axis_fifo_tdata[4]} {tx_axis_fifo_tdata[5]} {tx_axis_fifo_tdata[6]} {tx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {recipient_message_to_tx[0]} {recipient_message_to_tx[1]} {recipient_message_to_tx[2]} {recipient_message_to_tx[3]} {recipient_message_to_tx[4]} {recipient_message_to_tx[5]} {recipient_message_to_tx[6]} {recipient_message_to_tx[7]} {recipient_message_to_tx[8]} {recipient_message_to_tx[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {rx_axis_fifo_tdata[0]} {rx_axis_fifo_tdata[1]} {rx_axis_fifo_tdata[2]} {rx_axis_fifo_tdata[3]} {rx_axis_fifo_tdata[4]} {rx_axis_fifo_tdata[5]} {rx_axis_fifo_tdata[6]} {rx_axis_fifo_tdata[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ip_layer_inst/rx/dst_mac_address[0]} {ip_layer_inst/rx/dst_mac_address[1]} {ip_layer_inst/rx/dst_mac_address[2]} {ip_layer_inst/rx/dst_mac_address[3]} {ip_layer_inst/rx/dst_mac_address[4]} {ip_layer_inst/rx/dst_mac_address[5]} {ip_layer_inst/rx/dst_mac_address[6]} {ip_layer_inst/rx/dst_mac_address[7]} {ip_layer_inst/rx/dst_mac_address[8]} {ip_layer_inst/rx/dst_mac_address[9]} {ip_layer_inst/rx/dst_mac_address[10]} {ip_layer_inst/rx/dst_mac_address[11]} {ip_layer_inst/rx/dst_mac_address[12]} {ip_layer_inst/rx/dst_mac_address[13]} {ip_layer_inst/rx/dst_mac_address[14]} {ip_layer_inst/rx/dst_mac_address[15]} {ip_layer_inst/rx/dst_mac_address[16]} {ip_layer_inst/rx/dst_mac_address[17]} {ip_layer_inst/rx/dst_mac_address[18]} {ip_layer_inst/rx/dst_mac_address[19]} {ip_layer_inst/rx/dst_mac_address[20]} {ip_layer_inst/rx/dst_mac_address[21]} {ip_layer_inst/rx/dst_mac_address[22]} {ip_layer_inst/rx/dst_mac_address[23]} {ip_layer_inst/rx/dst_mac_address[24]} {ip_layer_inst/rx/dst_mac_address[25]} {ip_layer_inst/rx/dst_mac_address[26]} {ip_layer_inst/rx/dst_mac_address[27]} {ip_layer_inst/rx/dst_mac_address[28]} {ip_layer_inst/rx/dst_mac_address[29]} {ip_layer_inst/rx/dst_mac_address[30]} {ip_layer_inst/rx/dst_mac_address[31]} {ip_layer_inst/rx/dst_mac_address[32]} {ip_layer_inst/rx/dst_mac_address[33]} {ip_layer_inst/rx/dst_mac_address[34]} {ip_layer_inst/rx/dst_mac_address[35]} {ip_layer_inst/rx/dst_mac_address[36]} {ip_layer_inst/rx/dst_mac_address[37]} {ip_layer_inst/rx/dst_mac_address[38]} {ip_layer_inst/rx/dst_mac_address[39]} {ip_layer_inst/rx/dst_mac_address[40]} {ip_layer_inst/rx/dst_mac_address[41]} {ip_layer_inst/rx/dst_mac_address[42]} {ip_layer_inst/rx/dst_mac_address[43]} {ip_layer_inst/rx/dst_mac_address[44]} {ip_layer_inst/rx/dst_mac_address[45]} {ip_layer_inst/rx/dst_mac_address[46]} {ip_layer_inst/rx/dst_mac_address[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ip_layer_inst/rx/dst_ip_address[0]} {ip_layer_inst/rx/dst_ip_address[1]} {ip_layer_inst/rx/dst_ip_address[2]} {ip_layer_inst/rx/dst_ip_address[3]} {ip_layer_inst/rx/dst_ip_address[4]} {ip_layer_inst/rx/dst_ip_address[5]} {ip_layer_inst/rx/dst_ip_address[6]} {ip_layer_inst/rx/dst_ip_address[7]} {ip_layer_inst/rx/dst_ip_address[8]} {ip_layer_inst/rx/dst_ip_address[9]} {ip_layer_inst/rx/dst_ip_address[10]} {ip_layer_inst/rx/dst_ip_address[11]} {ip_layer_inst/rx/dst_ip_address[12]} {ip_layer_inst/rx/dst_ip_address[13]} {ip_layer_inst/rx/dst_ip_address[14]} {ip_layer_inst/rx/dst_ip_address[15]} {ip_layer_inst/rx/dst_ip_address[16]} {ip_layer_inst/rx/dst_ip_address[17]} {ip_layer_inst/rx/dst_ip_address[18]} {ip_layer_inst/rx/dst_ip_address[19]} {ip_layer_inst/rx/dst_ip_address[20]} {ip_layer_inst/rx/dst_ip_address[21]} {ip_layer_inst/rx/dst_ip_address[22]} {ip_layer_inst/rx/dst_ip_address[23]} {ip_layer_inst/rx/dst_ip_address[24]} {ip_layer_inst/rx/dst_ip_address[25]} {ip_layer_inst/rx/dst_ip_address[26]} {ip_layer_inst/rx/dst_ip_address[27]} {ip_layer_inst/rx/dst_ip_address[28]} {ip_layer_inst/rx/dst_ip_address[29]} {ip_layer_inst/rx/dst_ip_address[30]} {ip_layer_inst/rx/dst_ip_address[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ip_layer_inst/rx/nextstate[0]} {ip_layer_inst/rx/nextstate[1]} {ip_layer_inst/rx/nextstate[2]} {ip_layer_inst/rx/nextstate[3]} {ip_layer_inst/rx/nextstate[4]} {ip_layer_inst/rx/nextstate[5]} {ip_layer_inst/rx/nextstate[6]} {ip_layer_inst/rx/nextstate[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ip_layer_inst/rx/eth_header_data[0]} {ip_layer_inst/rx/eth_header_data[1]} {ip_layer_inst/rx/eth_header_data[2]} {ip_layer_inst/rx/eth_header_data[3]} {ip_layer_inst/rx/eth_header_data[4]} {ip_layer_inst/rx/eth_header_data[5]} {ip_layer_inst/rx/eth_header_data[6]} {ip_layer_inst/rx/eth_header_data[7]} {ip_layer_inst/rx/eth_header_data[8]} {ip_layer_inst/rx/eth_header_data[9]} {ip_layer_inst/rx/eth_header_data[10]} {ip_layer_inst/rx/eth_header_data[11]} {ip_layer_inst/rx/eth_header_data[12]} {ip_layer_inst/rx/eth_header_data[13]} {ip_layer_inst/rx/eth_header_data[14]} {ip_layer_inst/rx/eth_header_data[15]} {ip_layer_inst/rx/eth_header_data[16]} {ip_layer_inst/rx/eth_header_data[17]} {ip_layer_inst/rx/eth_header_data[18]} {ip_layer_inst/rx/eth_header_data[19]} {ip_layer_inst/rx/eth_header_data[20]} {ip_layer_inst/rx/eth_header_data[21]} {ip_layer_inst/rx/eth_header_data[22]} {ip_layer_inst/rx/eth_header_data[23]} {ip_layer_inst/rx/eth_header_data[24]} {ip_layer_inst/rx/eth_header_data[25]} {ip_layer_inst/rx/eth_header_data[26]} {ip_layer_inst/rx/eth_header_data[27]} {ip_layer_inst/rx/eth_header_data[28]} {ip_layer_inst/rx/eth_header_data[29]} {ip_layer_inst/rx/eth_header_data[30]} {ip_layer_inst/rx/eth_header_data[31]} {ip_layer_inst/rx/eth_header_data[32]} {ip_layer_inst/rx/eth_header_data[33]} {ip_layer_inst/rx/eth_header_data[34]} {ip_layer_inst/rx/eth_header_data[35]} {ip_layer_inst/rx/eth_header_data[36]} {ip_layer_inst/rx/eth_header_data[37]} {ip_layer_inst/rx/eth_header_data[38]} {ip_layer_inst/rx/eth_header_data[39]} {ip_layer_inst/rx/eth_header_data[40]} {ip_layer_inst/rx/eth_header_data[41]} {ip_layer_inst/rx/eth_header_data[42]} {ip_layer_inst/rx/eth_header_data[43]} {ip_layer_inst/rx/eth_header_data[44]} {ip_layer_inst/rx/eth_header_data[45]} {ip_layer_inst/rx/eth_header_data[46]} {ip_layer_inst/rx/eth_header_data[47]} {ip_layer_inst/rx/eth_header_data[96]} {ip_layer_inst/rx/eth_header_data[97]} {ip_layer_inst/rx/eth_header_data[98]} {ip_layer_inst/rx/eth_header_data[99]} {ip_layer_inst/rx/eth_header_data[100]} {ip_layer_inst/rx/eth_header_data[101]} {ip_layer_inst/rx/eth_header_data[102]} {ip_layer_inst/rx/eth_header_data[103]} {ip_layer_inst/rx/eth_header_data[104]} {ip_layer_inst/rx/eth_header_data[105]} {ip_layer_inst/rx/eth_header_data[106]} {ip_layer_inst/rx/eth_header_data[107]} {ip_layer_inst/rx/eth_header_data[108]} {ip_layer_inst/rx/eth_header_data[109]} {ip_layer_inst/rx/eth_header_data[110]} {ip_layer_inst/rx/eth_header_data[111]} ]]
create_debug_port u_ila_0 probe
set_property port_width 128 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ip_layer_inst/rx/ip_header_data[0]} {ip_layer_inst/rx/ip_header_data[1]} {ip_layer_inst/rx/ip_header_data[2]} {ip_layer_inst/rx/ip_header_data[3]} {ip_layer_inst/rx/ip_header_data[4]} {ip_layer_inst/rx/ip_header_data[5]} {ip_layer_inst/rx/ip_header_data[6]} {ip_layer_inst/rx/ip_header_data[7]} {ip_layer_inst/rx/ip_header_data[8]} {ip_layer_inst/rx/ip_header_data[9]} {ip_layer_inst/rx/ip_header_data[10]} {ip_layer_inst/rx/ip_header_data[11]} {ip_layer_inst/rx/ip_header_data[12]} {ip_layer_inst/rx/ip_header_data[13]} {ip_layer_inst/rx/ip_header_data[14]} {ip_layer_inst/rx/ip_header_data[15]} {ip_layer_inst/rx/ip_header_data[16]} {ip_layer_inst/rx/ip_header_data[17]} {ip_layer_inst/rx/ip_header_data[18]} {ip_layer_inst/rx/ip_header_data[19]} {ip_layer_inst/rx/ip_header_data[20]} {ip_layer_inst/rx/ip_header_data[21]} {ip_layer_inst/rx/ip_header_data[22]} {ip_layer_inst/rx/ip_header_data[23]} {ip_layer_inst/rx/ip_header_data[24]} {ip_layer_inst/rx/ip_header_data[25]} {ip_layer_inst/rx/ip_header_data[26]} {ip_layer_inst/rx/ip_header_data[27]} {ip_layer_inst/rx/ip_header_data[28]} {ip_layer_inst/rx/ip_header_data[29]} {ip_layer_inst/rx/ip_header_data[30]} {ip_layer_inst/rx/ip_header_data[31]} {ip_layer_inst/rx/ip_header_data[32]} {ip_layer_inst/rx/ip_header_data[33]} {ip_layer_inst/rx/ip_header_data[34]} {ip_layer_inst/rx/ip_header_data[35]} {ip_layer_inst/rx/ip_header_data[36]} {ip_layer_inst/rx/ip_header_data[37]} {ip_layer_inst/rx/ip_header_data[38]} {ip_layer_inst/rx/ip_header_data[39]} {ip_layer_inst/rx/ip_header_data[40]} {ip_layer_inst/rx/ip_header_data[41]} {ip_layer_inst/rx/ip_header_data[42]} {ip_layer_inst/rx/ip_header_data[43]} {ip_layer_inst/rx/ip_header_data[44]} {ip_layer_inst/rx/ip_header_data[45]} {ip_layer_inst/rx/ip_header_data[46]} {ip_layer_inst/rx/ip_header_data[47]} {ip_layer_inst/rx/ip_header_data[48]} {ip_layer_inst/rx/ip_header_data[49]} {ip_layer_inst/rx/ip_header_data[50]} {ip_layer_inst/rx/ip_header_data[51]} {ip_layer_inst/rx/ip_header_data[52]} {ip_layer_inst/rx/ip_header_data[53]} {ip_layer_inst/rx/ip_header_data[54]} {ip_layer_inst/rx/ip_header_data[55]} {ip_layer_inst/rx/ip_header_data[56]} {ip_layer_inst/rx/ip_header_data[57]} {ip_layer_inst/rx/ip_header_data[58]} {ip_layer_inst/rx/ip_header_data[59]} {ip_layer_inst/rx/ip_header_data[60]} {ip_layer_inst/rx/ip_header_data[61]} {ip_layer_inst/rx/ip_header_data[62]} {ip_layer_inst/rx/ip_header_data[63]} {ip_layer_inst/rx/ip_header_data[64]} {ip_layer_inst/rx/ip_header_data[65]} {ip_layer_inst/rx/ip_header_data[66]} {ip_layer_inst/rx/ip_header_data[67]} {ip_layer_inst/rx/ip_header_data[68]} {ip_layer_inst/rx/ip_header_data[69]} {ip_layer_inst/rx/ip_header_data[70]} {ip_layer_inst/rx/ip_header_data[71]} {ip_layer_inst/rx/ip_header_data[72]} {ip_layer_inst/rx/ip_header_data[73]} {ip_layer_inst/rx/ip_header_data[74]} {ip_layer_inst/rx/ip_header_data[75]} {ip_layer_inst/rx/ip_header_data[76]} {ip_layer_inst/rx/ip_header_data[77]} {ip_layer_inst/rx/ip_header_data[78]} {ip_layer_inst/rx/ip_header_data[79]} {ip_layer_inst/rx/ip_header_data[80]} {ip_layer_inst/rx/ip_header_data[81]} {ip_layer_inst/rx/ip_header_data[82]} {ip_layer_inst/rx/ip_header_data[83]} {ip_layer_inst/rx/ip_header_data[84]} {ip_layer_inst/rx/ip_header_data[85]} {ip_layer_inst/rx/ip_header_data[86]} {ip_layer_inst/rx/ip_header_data[87]} {ip_layer_inst/rx/ip_header_data[88]} {ip_layer_inst/rx/ip_header_data[89]} {ip_layer_inst/rx/ip_header_data[90]} {ip_layer_inst/rx/ip_header_data[91]} {ip_layer_inst/rx/ip_header_data[92]} {ip_layer_inst/rx/ip_header_data[93]} {ip_layer_inst/rx/ip_header_data[94]} {ip_layer_inst/rx/ip_header_data[95]} {ip_layer_inst/rx/ip_header_data[128]} {ip_layer_inst/rx/ip_header_data[129]} {ip_layer_inst/rx/ip_header_data[130]} {ip_layer_inst/rx/ip_header_data[131]} {ip_layer_inst/rx/ip_header_data[132]} {ip_layer_inst/rx/ip_header_data[133]} {ip_layer_inst/rx/ip_header_data[134]} {ip_layer_inst/rx/ip_header_data[135]} {ip_layer_inst/rx/ip_header_data[136]} {ip_layer_inst/rx/ip_header_data[137]} {ip_layer_inst/rx/ip_header_data[138]} {ip_layer_inst/rx/ip_header_data[139]} {ip_layer_inst/rx/ip_header_data[140]} {ip_layer_inst/rx/ip_header_data[141]} {ip_layer_inst/rx/ip_header_data[142]} {ip_layer_inst/rx/ip_header_data[143]} {ip_layer_inst/rx/ip_header_data[144]} {ip_layer_inst/rx/ip_header_data[145]} {ip_layer_inst/rx/ip_header_data[146]} {ip_layer_inst/rx/ip_header_data[147]} {ip_layer_inst/rx/ip_header_data[148]} {ip_layer_inst/rx/ip_header_data[149]} {ip_layer_inst/rx/ip_header_data[150]} {ip_layer_inst/rx/ip_header_data[151]} {ip_layer_inst/rx/ip_header_data[152]} {ip_layer_inst/rx/ip_header_data[153]} {ip_layer_inst/rx/ip_header_data[154]} {ip_layer_inst/rx/ip_header_data[155]} {ip_layer_inst/rx/ip_header_data[156]} {ip_layer_inst/rx/ip_header_data[157]} {ip_layer_inst/rx/ip_header_data[158]} {ip_layer_inst/rx/ip_header_data[159]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ip_layer_inst/rx/state[0]} {ip_layer_inst/rx/state[1]} {ip_layer_inst/rx/state[2]} {ip_layer_inst/rx/state[3]} {ip_layer_inst/rx/state[4]} {ip_layer_inst/rx/state[5]} {ip_layer_inst/rx/state[6]} {ip_layer_inst/rx/state[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ip_layer_inst/rx/state_counter[0]} {ip_layer_inst/rx/state_counter[1]} {ip_layer_inst/rx/state_counter[2]} {ip_layer_inst/rx/state_counter[3]} {ip_layer_inst/rx/state_counter[4]} {ip_layer_inst/rx/state_counter[5]} {ip_layer_inst/rx/state_counter[6]} {ip_layer_inst/rx/state_counter[7]} {ip_layer_inst/rx/state_counter[8]} {ip_layer_inst/rx/state_counter[9]} {ip_layer_inst/rx/state_counter[10]} {ip_layer_inst/rx/state_counter[11]} {ip_layer_inst/rx/state_counter[12]} {ip_layer_inst/rx/state_counter[13]} {ip_layer_inst/rx/state_counter[14]} {ip_layer_inst/rx/state_counter[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ip_address_from_rx[0]} {ip_address_from_rx[1]} {ip_address_from_rx[2]} {ip_address_from_rx[3]} {ip_address_from_rx[4]} {ip_address_from_rx[5]} {ip_address_from_rx[6]} {ip_address_from_rx[7]} {ip_address_from_rx[8]} {ip_address_from_rx[9]} {ip_address_from_rx[10]} {ip_address_from_rx[11]} {ip_address_from_rx[12]} {ip_address_from_rx[13]} {ip_address_from_rx[14]} {ip_address_from_rx[15]} {ip_address_from_rx[16]} {ip_address_from_rx[17]} {ip_address_from_rx[18]} {ip_address_from_rx[19]} {ip_address_from_rx[20]} {ip_address_from_rx[21]} {ip_address_from_rx[22]} {ip_address_from_rx[23]} {ip_address_from_rx[24]} {ip_address_from_rx[25]} {ip_address_from_rx[26]} {ip_address_from_rx[27]} {ip_address_from_rx[28]} {ip_address_from_rx[29]} {ip_address_from_rx[30]} {ip_address_from_rx[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 48 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {mac_address_from_rx[0]} {mac_address_from_rx[1]} {mac_address_from_rx[2]} {mac_address_from_rx[3]} {mac_address_from_rx[4]} {mac_address_from_rx[5]} {mac_address_from_rx[6]} {mac_address_from_rx[7]} {mac_address_from_rx[8]} {mac_address_from_rx[9]} {mac_address_from_rx[10]} {mac_address_from_rx[11]} {mac_address_from_rx[12]} {mac_address_from_rx[13]} {mac_address_from_rx[14]} {mac_address_from_rx[15]} {mac_address_from_rx[16]} {mac_address_from_rx[17]} {mac_address_from_rx[18]} {mac_address_from_rx[19]} {mac_address_from_rx[20]} {mac_address_from_rx[21]} {mac_address_from_rx[22]} {mac_address_from_rx[23]} {mac_address_from_rx[24]} {mac_address_from_rx[25]} {mac_address_from_rx[26]} {mac_address_from_rx[27]} {mac_address_from_rx[28]} {mac_address_from_rx[29]} {mac_address_from_rx[30]} {mac_address_from_rx[31]} {mac_address_from_rx[32]} {mac_address_from_rx[33]} {mac_address_from_rx[34]} {mac_address_from_rx[35]} {mac_address_from_rx[36]} {mac_address_from_rx[37]} {mac_address_from_rx[38]} {mac_address_from_rx[39]} {mac_address_from_rx[40]} {mac_address_from_rx[41]} {mac_address_from_rx[42]} {mac_address_from_rx[43]} {mac_address_from_rx[44]} {mac_address_from_rx[45]} {mac_address_from_rx[46]} {mac_address_from_rx[47]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list ip_layer_inst/rx/data_frame_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list ip_layer_inst/rx/eth_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list frame_ready_from_rx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list ip_layer_inst/rx/ip_header_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list ready_for_send_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list rx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list rx_axis_fifo_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list start_ip_txn_to_tx ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list ip_layer_inst/rx/state_counter_enable ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list ip_layer_inst/rx/state_counter_reset ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list tx_axis_fifo_tlast ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list tx_axis_fifo_tready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list tx_axis_fifo_tvalid ]]
set_property port_width 4 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {mii_rxd[0]} {mii_rxd[1]} {mii_rxd[2]} {mii_rxd[3]} ]]
create_debug_port u_ila_1 probe
set_property port_width 2 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {phy2rmii_rxd_IBUF[0]} {phy2rmii_rxd_IBUF[1]} ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7520.578 ; gain = 0.000 ; free physical = 3619 ; free virtual = 7235
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 12:05:43 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 18:12:32 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 18:13:41 2021] Launched synth_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/runme.log
launch_runs impl_1 -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 18:17:36 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_COL/Mult_Add_COL.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/Mult_Add_NC/Mult_Add_NC.xci' is already up-to-date
[Mon Mar  1 18:30:33 2021] Launched impl_1...
Run output will be captured here: /home/quinn/ece532-project/accelerator/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 18:46:18 2021...
