
Loading design for application trce from file div00_div0.ncd.
Design name: topdiv00
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Mon Sep 02 11:59:52 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o div00_div0.twr -gui -msgset C:/Users/sony/Desktop/Trabajos/projectArqui3cm2/div00/promote.xml div00_div0.ncd div00_div0.prf 
Design file:     div00_div0.ncd
Preference file: div00_div0.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            3584 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 465.773ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.830ns  (51.5% logic, 48.5% route), 21 logic levels.

 Constraint Details:

     14.830ns physical path delay D01/SLICE_2 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 465.773ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     0.453     R21C14B.F0 to     R21C14B.C1 D01/N_38
CTOF_DEL    ---     0.495     R21C14B.C1 to     R21C14B.F1 D01/SLICE_14
ROUTE         1     1.299     R21C14B.F1 to     R21C11A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     1.023     R21C11A.A0 to    R21C11A.FCO D01/SLICE_0
ROUTE         1     0.000    R21C11A.FCO to    R21C11B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R21C11B.FCI to    R21C11B.FCO D01/SLICE_11
ROUTE         1     0.000    R21C11B.FCO to    R21C11C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R21C11C.FCI to    R21C11C.FCO D01/SLICE_10
ROUTE         1     0.000    R21C11C.FCO to    R21C11D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R21C11D.FCI to    R21C11D.FCO D01/SLICE_9
ROUTE         1     0.000    R21C11D.FCO to    R21C12A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R21C12A.FCI to    R21C12A.FCO D01/SLICE_8
ROUTE         1     0.000    R21C12A.FCO to    R21C12B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R21C12B.FCI to    R21C12B.FCO D01/SLICE_7
ROUTE         1     0.000    R21C12B.FCO to    R21C12C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R21C12C.FCI to    R21C12C.FCO D01/SLICE_6
ROUTE         1     0.000    R21C12C.FCO to    R21C12D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R21C12D.FCI to    R21C12D.FCO D01/SLICE_5
ROUTE         1     0.000    R21C12D.FCO to    R21C13A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R21C13A.FCI to    R21C13A.FCO D01/SLICE_4
ROUTE         1     0.000    R21C13A.FCO to    R21C13B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R21C13B.FCI to    R21C13B.FCO D01/SLICE_3
ROUTE         1     0.000    R21C13B.FCO to    R21C13C.FCI D01/un1_sdiv_cry_18
FCITOFCO_D  ---     0.162    R21C13C.FCI to    R21C13C.FCO D01/SLICE_2
ROUTE         1     0.000    R21C13C.FCO to    R21C13D.FCI D01/un1_sdiv_cry_20
FCITOF0_DE  ---     0.585    R21C13D.FCI to     R21C13D.F0 D01/SLICE_1
ROUTE         1     0.000     R21C13D.F0 to    R21C13D.DI0 D01/un1_sdiv[22] (to sclk)
                  --------
                   14.830   (51.5% logic, 48.5% route), 21 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13D.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.877ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[20]  (to sclk +)

   Delay:              14.726ns  (51.2% logic, 48.8% route), 20 logic levels.

 Constraint Details:

     14.726ns physical path delay D01/SLICE_2 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 465.877ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     0.453     R21C14B.F0 to     R21C14B.C1 D01/N_38
CTOF_DEL    ---     0.495     R21C14B.C1 to     R21C14B.F1 D01/SLICE_14
ROUTE         1     1.299     R21C14B.F1 to     R21C11A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     1.023     R21C11A.A0 to    R21C11A.FCO D01/SLICE_0
ROUTE         1     0.000    R21C11A.FCO to    R21C11B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R21C11B.FCI to    R21C11B.FCO D01/SLICE_11
ROUTE         1     0.000    R21C11B.FCO to    R21C11C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R21C11C.FCI to    R21C11C.FCO D01/SLICE_10
ROUTE         1     0.000    R21C11C.FCO to    R21C11D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R21C11D.FCI to    R21C11D.FCO D01/SLICE_9
ROUTE         1     0.000    R21C11D.FCO to    R21C12A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R21C12A.FCI to    R21C12A.FCO D01/SLICE_8
ROUTE         1     0.000    R21C12A.FCO to    R21C12B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R21C12B.FCI to    R21C12B.FCO D01/SLICE_7
ROUTE         1     0.000    R21C12B.FCO to    R21C12C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R21C12C.FCI to    R21C12C.FCO D01/SLICE_6
ROUTE         1     0.000    R21C12C.FCO to    R21C12D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R21C12D.FCI to    R21C12D.FCO D01/SLICE_5
ROUTE         1     0.000    R21C12D.FCO to    R21C13A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R21C13A.FCI to    R21C13A.FCO D01/SLICE_4
ROUTE         1     0.000    R21C13A.FCO to    R21C13B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R21C13B.FCI to    R21C13B.FCO D01/SLICE_3
ROUTE         1     0.000    R21C13B.FCO to    R21C13C.FCI D01/un1_sdiv_cry_18
FCITOF1_DE  ---     0.643    R21C13C.FCI to     R21C13C.F1 D01/SLICE_2
ROUTE         1     0.000     R21C13C.F1 to    R21C13C.DI1 D01/un1_sdiv[21] (to sclk)
                  --------
                   14.726   (51.2% logic, 48.8% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 465.935ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[19]  (to sclk +)

   Delay:              14.668ns  (51.0% logic, 49.0% route), 20 logic levels.

 Constraint Details:

     14.668ns physical path delay D01/SLICE_2 to D01/SLICE_2 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 465.935ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     0.453     R21C14B.F0 to     R21C14B.C1 D01/N_38
CTOF_DEL    ---     0.495     R21C14B.C1 to     R21C14B.F1 D01/SLICE_14
ROUTE         1     1.299     R21C14B.F1 to     R21C11A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     1.023     R21C11A.A0 to    R21C11A.FCO D01/SLICE_0
ROUTE         1     0.000    R21C11A.FCO to    R21C11B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R21C11B.FCI to    R21C11B.FCO D01/SLICE_11
ROUTE         1     0.000    R21C11B.FCO to    R21C11C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R21C11C.FCI to    R21C11C.FCO D01/SLICE_10
ROUTE         1     0.000    R21C11C.FCO to    R21C11D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R21C11D.FCI to    R21C11D.FCO D01/SLICE_9
ROUTE         1     0.000    R21C11D.FCO to    R21C12A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R21C12A.FCI to    R21C12A.FCO D01/SLICE_8
ROUTE         1     0.000    R21C12A.FCO to    R21C12B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R21C12B.FCI to    R21C12B.FCO D01/SLICE_7
ROUTE         1     0.000    R21C12B.FCO to    R21C12C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R21C12C.FCI to    R21C12C.FCO D01/SLICE_6
ROUTE         1     0.000    R21C12C.FCO to    R21C12D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R21C12D.FCI to    R21C12D.FCO D01/SLICE_5
ROUTE         1     0.000    R21C12D.FCO to    R21C13A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R21C13A.FCI to    R21C13A.FCO D01/SLICE_4
ROUTE         1     0.000    R21C13A.FCO to    R21C13B.FCI D01/un1_sdiv_cry_16
FCITOFCO_D  ---     0.162    R21C13B.FCI to    R21C13B.FCO D01/SLICE_3
ROUTE         1     0.000    R21C13B.FCO to    R21C13C.FCI D01/un1_sdiv_cry_18
FCITOF0_DE  ---     0.585    R21C13C.FCI to     R21C13C.F0 D01/SLICE_2
ROUTE         1     0.000     R21C13C.F0 to    R21C13C.DI0 D01/un1_sdiv[20] (to sclk)
                  --------
                   14.668   (51.0% logic, 49.0% route), 20 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.039ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[18]  (to sclk +)

   Delay:              14.564ns  (50.6% logic, 49.4% route), 19 logic levels.

 Constraint Details:

     14.564ns physical path delay D01/SLICE_2 to D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.166ns DIN_SET requirement (totaling 480.603ns) by 466.039ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     0.453     R21C14B.F0 to     R21C14B.C1 D01/N_38
CTOF_DEL    ---     0.495     R21C14B.C1 to     R21C14B.F1 D01/SLICE_14
ROUTE         1     1.299     R21C14B.F1 to     R21C11A.A0 D01/un1_sdiv77_i
C0TOFCO_DE  ---     1.023     R21C11A.A0 to    R21C11A.FCO D01/SLICE_0
ROUTE         1     0.000    R21C11A.FCO to    R21C11B.FCI D01/un1_sdiv_cry_0
FCITOFCO_D  ---     0.162    R21C11B.FCI to    R21C11B.FCO D01/SLICE_11
ROUTE         1     0.000    R21C11B.FCO to    R21C11C.FCI D01/un1_sdiv_cry_2
FCITOFCO_D  ---     0.162    R21C11C.FCI to    R21C11C.FCO D01/SLICE_10
ROUTE         1     0.000    R21C11C.FCO to    R21C11D.FCI D01/un1_sdiv_cry_4
FCITOFCO_D  ---     0.162    R21C11D.FCI to    R21C11D.FCO D01/SLICE_9
ROUTE         1     0.000    R21C11D.FCO to    R21C12A.FCI D01/un1_sdiv_cry_6
FCITOFCO_D  ---     0.162    R21C12A.FCI to    R21C12A.FCO D01/SLICE_8
ROUTE         1     0.000    R21C12A.FCO to    R21C12B.FCI D01/un1_sdiv_cry_8
FCITOFCO_D  ---     0.162    R21C12B.FCI to    R21C12B.FCO D01/SLICE_7
ROUTE         1     0.000    R21C12B.FCO to    R21C12C.FCI D01/un1_sdiv_cry_10
FCITOFCO_D  ---     0.162    R21C12C.FCI to    R21C12C.FCO D01/SLICE_6
ROUTE         1     0.000    R21C12C.FCO to    R21C12D.FCI D01/un1_sdiv_cry_12
FCITOFCO_D  ---     0.162    R21C12D.FCI to    R21C12D.FCO D01/SLICE_5
ROUTE         1     0.000    R21C12D.FCO to    R21C13A.FCI D01/un1_sdiv_cry_14
FCITOFCO_D  ---     0.162    R21C13A.FCI to    R21C13A.FCO D01/SLICE_4
ROUTE         1     0.000    R21C13A.FCO to    R21C13B.FCI D01/un1_sdiv_cry_16
FCITOF1_DE  ---     0.643    R21C13B.FCI to     R21C13B.F1 D01/SLICE_3
ROUTE         1     0.000     R21C13B.F1 to    R21C13B.DI1 D01/un1_sdiv[19] (to sclk)
                  --------
                   14.564   (50.6% logic, 49.4% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13B.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[4]  (to sclk +)
                   FF                        D01/sdiv[3]

   Delay:              14.416ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.416ns physical path delay D01/SLICE_2 to D01/SLICE_10 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 466.079ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     1.295     R21C14B.F0 to     R21C18D.C0 D01/N_38
CTOF_DEL    ---     0.495     R21C18D.C0 to     R21C18D.F0 D01/SLICE_18
ROUTE        12     3.271     R21C18D.F0 to    R21C11C.LSR D01/oscout_0_sqmuxa_i_RNIAN8G (to sclk)
                  --------
                   14.416   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C11C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:              14.416ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.416ns physical path delay D01/SLICE_2 to D01/SLICE_1 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 466.079ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     1.295     R21C14B.F0 to     R21C18D.C0 D01/N_38
CTOF_DEL    ---     0.495     R21C18D.C0 to     R21C18D.F0 D01/SLICE_18
ROUTE        12     3.271     R21C18D.F0 to    R21C13D.LSR D01/oscout_0_sqmuxa_i_RNIAN8G (to sclk)
                  --------
                   14.416   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13D.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[10]  (to sclk +)
                   FF                        D01/sdiv[9]

   Delay:              14.416ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.416ns physical path delay D01/SLICE_2 to D01/SLICE_7 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 466.079ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     1.295     R21C14B.F0 to     R21C18D.C0 D01/N_38
CTOF_DEL    ---     0.495     R21C18D.C0 to     R21C18D.F0 D01/SLICE_18
ROUTE        12     3.271     R21C18D.F0 to    R21C12B.LSR D01/oscout_0_sqmuxa_i_RNIAN8G (to sclk)
                  --------
                   14.416   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C12B.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[6]  (to sclk +)
                   FF                        D01/sdiv[5]

   Delay:              14.416ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.416ns physical path delay D01/SLICE_2 to D01/SLICE_9 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 466.079ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     1.295     R21C14B.F0 to     R21C18D.C0 D01/N_38
CTOF_DEL    ---     0.495     R21C18D.C0 to     R21C18D.F0 D01/SLICE_18
ROUTE        12     3.271     R21C18D.F0 to    R21C11D.LSR D01/oscout_0_sqmuxa_i_RNIAN8G (to sclk)
                  --------
                   14.416   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C11D.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[18]  (to sclk +)
                   FF                        D01/sdiv[17]

   Delay:              14.416ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.416ns physical path delay D01/SLICE_2 to D01/SLICE_3 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 466.079ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     1.295     R21C14B.F0 to     R21C18D.C0 D01/N_38
CTOF_DEL    ---     0.495     R21C18D.C0 to     R21C18D.F0 D01/SLICE_18
ROUTE        12     3.271     R21C18D.F0 to    R21C13B.LSR D01/oscout_0_sqmuxa_i_RNIAN8G (to sclk)
                  --------
                   14.416   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13B.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 466.079ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[20]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[14]  (to sclk +)
                   FF                        D01/sdiv[13]

   Delay:              14.416ns  (30.6% logic, 69.4% route), 9 logic levels.

 Constraint Details:

     14.416ns physical path delay D01/SLICE_2 to D01/SLICE_5 meets
    480.769ns delay constraint less
      0.000ns skew and
      0.274ns LSR_SET requirement (totaling 480.495ns) by 466.079ns

 Physical Path Details:

      Data path D01/SLICE_2 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R21C13C.CLK to     R21C13C.Q1 D01/SLICE_2 (from sclk)
ROUTE         5     1.004     R21C13C.Q1 to     R21C14D.A1 D01/sdiv[20]
CTOF_DEL    ---     0.495     R21C14D.A1 to     R21C14D.F1 D01/SLICE_23
ROUTE         2     0.445     R21C14D.F1 to     R21C14D.C0 D01/N_65
CTOF_DEL    ---     0.495     R21C14D.C0 to     R21C14D.F0 D01/SLICE_23
ROUTE         1     0.766     R21C14D.F0 to     R22C14D.C0 D01/N_60
CTOF_DEL    ---     0.495     R22C14D.C0 to     R22C14D.F0 D01/SLICE_16
ROUTE         1     0.964     R22C14D.F0 to     R22C13D.A1 D01/un1_sdiv77_7_i_o2_1
CTOF_DEL    ---     0.495     R22C13D.A1 to     R22C13D.F1 D01/SLICE_15
ROUTE         1     0.436     R22C13D.F1 to     R22C13D.C0 D01/un1_sdiv77_7_i_o2_2
CTOF_DEL    ---     0.495     R22C13D.C0 to     R22C13D.F0 D01/SLICE_15
ROUTE         1     0.744     R22C13D.F0 to     R22C12A.C1 D01/un1_sdiv77_7_i_o2_3
CTOF_DEL    ---     0.495     R22C12A.C1 to     R22C12A.F1 D01/SLICE_13
ROUTE         1     1.079     R22C12A.F1 to     R21C14B.C0 D01/un1_sdiv77_7_i_o2_5
CTOF_DEL    ---     0.495     R21C14B.C0 to     R21C14B.F0 D01/SLICE_14
ROUTE         3     1.295     R21C14B.F0 to     R21C18D.C0 D01/N_38
CTOF_DEL    ---     0.495     R21C18D.C0 to     R21C18D.F0 D01/SLICE_18
ROUTE        12     3.271     R21C18D.F0 to    R21C12D.LSR D01/oscout_0_sqmuxa_i_RNIAN8G (to sclk)
                  --------
                   14.416   (30.6% logic, 69.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C13C.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     4.162        OSC.OSC to    R21C12D.CLK sclk
                  --------
                    4.162   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.684MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |    2.080 MHz|   66.684 MHz|  21  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3584 paths, 1 nets, and 170 connections (79.07% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Mon Sep 02 11:59:52 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o div00_div0.twr -gui -msgset C:/Users/sony/Desktop/Trabajos/projectArqui3cm2/div00/promote.xml div00_div0.ncd div00_div0.prf 
Design file:     div00_div0.ncd
Preference file: div00_div0.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sclk" 2.080000 MHz ;
            3584 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[21]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[21]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_1 to D01/SLICE_1 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_1 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C13D.CLK to     R21C13D.Q0 D01/SLICE_1 (from sclk)
ROUTE         3     0.132     R21C13D.Q0 to     R21C13D.A0 D01/sdiv[21]
CTOF_DEL    ---     0.101     R21C13D.A0 to     R21C13D.F0 D01/SLICE_1
ROUTE         1     0.000     R21C13D.F0 to    R21C13D.DI0 D01/un1_sdiv[22] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C13D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C13D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[7]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[7]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_8 to D01/SLICE_8 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_8 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C12A.CLK to     R21C12A.Q0 D01/SLICE_8 (from sclk)
ROUTE         2     0.132     R21C12A.Q0 to     R21C12A.A0 D01/sdiv[7]
CTOF_DEL    ---     0.101     R21C12A.A0 to     R21C12A.F0 D01/SLICE_8
ROUTE         1     0.000     R21C12A.F0 to    R21C12A.DI0 D01/un1_sdiv[8] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12A.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12A.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[2]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[2]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_11 to D01/SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_11 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C11B.CLK to     R21C11B.Q1 D01/SLICE_11 (from sclk)
ROUTE         2     0.132     R21C11B.Q1 to     R21C11B.A1 D01/sdiv[2]
CTOF_DEL    ---     0.101     R21C11B.A1 to     R21C11B.F1 D01/SLICE_11
ROUTE         1     0.000     R21C11B.F1 to    R21C11B.DI1 D01/un1_sdiv[3] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C11B.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C11B.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[14]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[14]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_5 to D01/SLICE_5 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_5 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C12D.CLK to     R21C12D.Q1 D01/SLICE_5 (from sclk)
ROUTE         5     0.132     R21C12D.Q1 to     R21C12D.A1 D01/sdiv[14]
CTOF_DEL    ---     0.101     R21C12D.A1 to     R21C12D.F1 D01/SLICE_5
ROUTE         1     0.000     R21C12D.F1 to    R21C12D.DI1 D01/un1_sdiv[15] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[12]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[12]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_6 to D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_6 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C12C.CLK to     R21C12C.Q1 D01/SLICE_6 (from sclk)
ROUTE         2     0.132     R21C12C.Q1 to     R21C12C.A1 D01/sdiv[12]
CTOF_DEL    ---     0.101     R21C12C.A1 to     R21C12C.F1 D01/SLICE_6
ROUTE         1     0.000     R21C12C.F1 to    R21C12C.DI1 D01/un1_sdiv[13] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12C.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12C.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[10]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[10]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_7 to D01/SLICE_7 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_7 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C12B.CLK to     R21C12B.Q1 D01/SLICE_7 (from sclk)
ROUTE         2     0.132     R21C12B.Q1 to     R21C12B.A1 D01/sdiv[10]
CTOF_DEL    ---     0.101     R21C12B.A1 to     R21C12B.F1 D01/SLICE_7
ROUTE         1     0.000     R21C12B.F1 to    R21C12B.DI1 D01/un1_sdiv[11] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12B.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12B.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[6]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[6]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_9 to D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_9 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C11D.CLK to     R21C11D.Q1 D01/SLICE_9 (from sclk)
ROUTE         2     0.132     R21C11D.Q1 to     R21C11D.A1 D01/sdiv[6]
CTOF_DEL    ---     0.101     R21C11D.A1 to     R21C11D.F1 D01/SLICE_9
ROUTE         1     0.000     R21C11D.F1 to    R21C11D.DI1 D01/un1_sdiv[7] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C11D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C11D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/oscout  (from sclk +)
   Destination:    FF         Data in        D01/oscout  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_12 to D01/SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_12 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R22C14A.CLK to     R22C14A.Q0 D01/SLICE_12 (from sclk)
ROUTE         2     0.132     R22C14A.Q0 to     R22C14A.A0 oscout0_c
CTOF_DEL    ---     0.101     R22C14A.A0 to     R22C14A.F0 D01/SLICE_12
ROUTE         1     0.000     R22C14A.F0 to    R22C14A.DI0 D01/oscout_RNO (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C14A.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R22C14A.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[5]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[5]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_9 to D01/SLICE_9 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_9 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C11D.CLK to     R21C11D.Q0 D01/SLICE_9 (from sclk)
ROUTE         2     0.132     R21C11D.Q0 to     R21C11D.A0 D01/sdiv[5]
CTOF_DEL    ---     0.101     R21C11D.A0 to     R21C11D.F0 D01/SLICE_9
ROUTE         1     0.000     R21C11D.F0 to    R21C11D.DI0 D01/un1_sdiv[6] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C11D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C11D.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              D01/sdiv[11]  (from sclk +)
   Destination:    FF         Data in        D01/sdiv[11]  (to sclk +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay D01/SLICE_6 to D01/SLICE_6 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path D01/SLICE_6 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R21C12C.CLK to     R21C12C.Q0 D01/SLICE_6 (from sclk)
ROUTE         2     0.132     R21C12C.Q0 to     R21C12C.A0 D01/sdiv[11]
CTOF_DEL    ---     0.101     R21C12C.A0 to     R21C12C.F0 D01/SLICE_6
ROUTE         1     0.000     R21C12C.F0 to    R21C12C.DI0 D01/un1_sdiv[12] (to sclk)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12C.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path D00/OSCInst0 to D01/SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        13     1.425        OSC.OSC to    R21C12C.CLK sclk
                  --------
                    1.425   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sclk" 2.080000 MHz ;     |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: sclk   Source: D00/OSCInst0.OSC   Loads: 13
   Covered under: FREQUENCY NET "sclk" 2.080000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3584 paths, 1 nets, and 170 connections (79.07% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

