-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_22_ROM_AUxdS is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "00111101100111100110011110000101", 1 => "10111101001001101101011110001001", 2 => "00111101000010001000111101110010", 3 => "10111100111010110011110001100001", 
    4 => "10111101000111000010000100011101", 5 => "10111100011101101000101011000001", 6 => "00111101101011011110111111000101", 7 => "10111100011101101011101101001100", 
    8 => "10111101011010101111100010101110", 9 => "00111101011011110100110100111011", 10 => "10111101001001110000000111001010", 11 => "00111100010110110111000111000000", 
    12 => "10111100100001100110110111100010", 13 => "00111101110101111011110011010010", 14 => "00111100100000011111011111000111", 15 => "10111101101000100011001110100111", 
    16 => "00111100000000010101001100101011", 17 => "10111101111011001010110101110100", 18 => "10111101001000110110110100010011", 19 => "00111100000110110100000010010000", 
    20 => "10111100011010011010000011110101", 21 => "00111101000000100111101110010001", 22 => "10111100100101110111011000100011", 23 => "10111100001010001110110001001100", 
    24 => "10111101111011101101001001100011", 25 => "10111110000100000001100001101110", 26 => "00111100001000010001010010100011", 27 => "00111101011011000001111101001101", 
    28 => "10111101000000111010001100110011", 29 => "10111100111101100100111001111110", 30 => "10111100010101011101000011000110", 31 => "00111100011011011011011001011010", 
    32 => "00111101001101010000011100110010", 33 => "00111100100001111101111001100100", 34 => "00111100111100001000111101101010", 35 => "10111101000011110000100101000111", 
    36 => "10111101011100111000010010010001", 37 => "00111101101111010001011111110011", 38 => "00111011110001111011111000100111", 39 => "10111101100100010110110010111110", 
    40 => "10111101011100010010101100111010", 41 => "10111100101010011011010110011000", 42 => "10111100110010101101100111000010", 43 => "10111100110100100010110101000100", 
    44 => "10111101001110011001011001110110", 45 => "00111101000010000010011000100011", 46 => "10111011110100000001100101101000", 47 => "10111101001000000110010101000011", 
    48 => "10111100011110101111110101010100", 49 => "10111100101110000001010010000011", 50 => "00111101100000000011101011011100", 51 => "00111100110001111000000001111011", 
    52 => "10111100100001100001000110100011", 53 => "00111101100101011011110110100010", 54 => "00111011111100000010010001100101", 55 => "00111101001110100010101011001111", 
    56 => "00111100111011100100110011001010", 57 => "10111101010101110100001100111101", 58 => "00111100101000111001101001111011", 59 => "00111101011010000010110011011111", 
    60 => "00111101111101011100001010001010", 61 => "10111101101110110110100011011100", 62 => "00111100000110011110001001011110", 63 => "10111011011011111100100111000110", 
    64 => "00111101010101100111000001110111", 65 => "10111101000111001100101101001111", 66 => "00111101101011000001001011010101", 67 => "00111101000101011000101110110011", 
    68 => "10111101110010010100011011010010", 69 => "00111100101111101100101001010010", 70 => "00111110000010111000110101101111", 71 => "00111101001101101000001110101011", 
    72 => "00111101101011111001000101110111", 73 => "10111101011010001000110011011011", 74 => "00111100111111101000000111010011", 75 => "00111101101001100100110011010110", 
    76 => "00111101010110001110000101101000", 77 => "10111011011110000111111101000101", 78 => "10111101110000110101111110000110", 79 => "00111011100101000010100001100110", 
    80 => "00111011000000011110111100010101", 81 => "10111100101011011111101101110101", 82 => "00111100101101000010111011011100", 83 => "10111101101110110000101000000000", 
    84 => "00111101111100110010111011101001", 85 => "00111101000101001001111101111111", 86 => "10111100000111001001001101011011", 87 => "00111100111111111101010011110101", 
    88 => "00111101100010111001010000111110", 89 => "00111101001001001010011101001011", 90 => "10111100111110010111101011001110", 91 => "00111101100100001101100101110110", 
    92 => "00111101100101000001001100110111", 93 => "00111100001001111101110110100100", 94 => "00111101010100000010000011100100", 95 => "00111101111011011111000100001011", 
    96 => "10111101110011011010100001101011", 97 => "00111100101011101110111100011110", 98 => "00111101000111011111010100110101", 99 => "10111110000011000101001110001001");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

