# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Jul 24 22:20:06 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-942vc2h, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro/specctra.did
# Current time = Sun Jul 24 22:20:07 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-16.6625 ylo= -8.4950 xhi= 16.6125 yhi= 11.1950
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.5000 ylo= -0.5000 xhi=  0.5000 yhi=  0.5000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 95, Vias Processed 27
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 31, Images Processed 39, Padstacks Processed 8
# Nets Processed 25, Net Terminals 110
# PCB Area=  541.475  EIC=6  Area/EIC= 90.246  SMDs=19
# Total Pin Count: 93
# Signal Connections Created 4
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 4
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 9 Total Vias 27
# Percent Connected   71.43
# Manhattan Length 499.3559 Horizontal 333.1592 Vertical 166.1967
# Routed Length 557.6625 Horizontal 382.7230 Vertical 174.9395
# Ratio Actual / Manhattan   1.1168
# Unconnected Length  19.6500 Horizontal  14.3230 Vertical   5.3270
# Total Conflicts: 30 (Cross: 0, Clear: 30, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaas00988.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM orthogonal
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: This board is already 71.43% completed. 
# Using modified smart_route algorithm.
# Smart Route: Executing 50 route passes.
# Current time = Sun Jul 24 22:20:10 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 4
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 9 Total Vias 27
# Percent Connected   71.43
# Manhattan Length 499.3559 Horizontal 333.1592 Vertical 166.1967
# Routed Length 557.6625 Horizontal 382.7230 Vertical 174.9395
# Ratio Actual / Manhattan   1.1168
# Unconnected Length  19.6500 Horizontal  14.3230 Vertical   5.3270
# Start Route Pass 1 of 50
# Routing 16 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 16 Successes 16 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 50
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 50
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 50
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 4 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 50
# <<WARNING:>> Smart Route: Average reduction ratio only 2 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 50
# <<WARNING:>> Smart Route: Average reduction ratio only 2 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 50
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 50
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 8 of 50
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 50
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 50
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 50
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 50
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 12 of 50
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 50
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 50
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 50
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 50
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 16 of 50
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 17 of 50
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 50
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 50
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 20 of 50
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 21 of 50
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 50
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 50
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 50
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 50
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 24 of 50
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 50
# Smart Route: Smart_route progressing normally after 25 passes.
# Start Route Pass 26 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 26 of 50
# Cpu Time = 0:00:07  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 8 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 585.0866 Horizontal 400.1910 Vertical 184.8956
# Ratio Actual / Manhattan   1.1717
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Sun Jul 24 22:20:17 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 8 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 585.0866 Horizontal 400.1910 Vertical 184.8956
# Ratio Actual / Manhattan   1.1717
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 502.7956 Horizontal 335.7478 Vertical 167.0478
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1552
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:20:18 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 502.7956 Horizontal 335.7478 Vertical 167.0478
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1552
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:20:20 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:20:22 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 45|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 46|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:20:24 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 45|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 46|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 50|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 51|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:20:26 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 45|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 46|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 50|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 51|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 54|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 55|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 56|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:04
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:20:28 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 27
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 45|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 46|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 50|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 51|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 54|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 55|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 56|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 57|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 58|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 59|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 60|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 61|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:20:30 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 499.3559 Horizontal 333.5185 Vertical 165.8374
# Routed Length 580.8329 Horizontal 400.1910 Vertical 180.6419
# Ratio Actual / Manhattan   1.1632
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 98 wires.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 65 Failures 12 Vias 28
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 98 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 64 Failures 12 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 45|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 46|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 50|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 51|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 54|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 55|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 56|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 57|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 58|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 59|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 60|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 61|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 62|     0|    14|  12|    0|   28|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 63|     0|    14|  12|    0|   28|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 500.0010 Horizontal 333.9064 Vertical 166.0946
# Routed Length 580.9254 Horizontal 400.1911 Vertical 180.7343
# Ratio Actual / Manhattan   1.1618
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:20:31 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 500.0010 Horizontal 333.9064 Vertical 166.0946
# Routed Length 580.9254 Horizontal 400.1911 Vertical 180.7343
# Ratio Actual / Manhattan   1.1618
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 64 Failures 12 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 98 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 64 Failures 12 Vias 28
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Route    |  1|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  3|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  5|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  6|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  7|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  8|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  9|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 10|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 11|     0|    13|   0|    0|   29|    0|   0|  7|  0:00:00|  0:00:00|
# Route    | 12|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 13|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 14|     0|    14|   0|    0|   28|    0|   0|  6|  0:00:00|  0:00:00|
# Route    | 15|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 16|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 17|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 18|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 19|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 20|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 21|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 22|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 23|     0|    15|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:00|
# Route    | 24|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:01|  0:00:01|
# Route    | 25|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 26|     0|    15|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 27|     0|    14|   0|    0|   27|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 28|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 29|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 30|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 31|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 32|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 33|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 34|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 35|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 36|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 37|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 38|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 39|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 40|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 41|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 42|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 43|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 44|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 45|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 46|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 47|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 48|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 49|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 50|     0|    14|   0|    0|   29|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 51|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 52|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 53|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:04|
# Route    | 54|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 55|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 56|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 57|     0|    14|   0|    0|   27|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 58|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:01|  0:00:05|
# Route    | 59|     0|    13|   0|    0|   28|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 60|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 61|     0|    14|   0|    0|   28|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 62|     0|    14|  12|    0|   28|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 63|     0|    14|  12|    0|   28|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 64|     0|    14|  12|    0|   28|    0|   0|   |  0:00:00|  0:00:06|
# Clean    | 65|     0|    14|  12|    0|   28|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 9 Total Vias 28
# Percent Connected   78.57
# Manhattan Length 500.1301 Horizontal 333.9822 Vertical 166.1479
# Routed Length 581.4045 Horizontal 400.1912 Vertical 181.2133
# Ratio Actual / Manhattan   1.1625
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 78.57.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaat00988.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaat00988.tmp
quit
