/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  reg [16:0] _02_;
  reg [31:0] _03_;
  wire [2:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  reg [24:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [16:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire [33:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [32:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [16:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  reg [12:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [2:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_65z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_76z;
  wire [19:0] celloutsig_0_77z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[188] ? in_data[142] : in_data[151];
  assign celloutsig_1_9z = celloutsig_1_6z ? celloutsig_1_6z : celloutsig_1_2z[1];
  assign celloutsig_1_16z = ~(celloutsig_1_7z[2] & in_data[173]);
  assign celloutsig_0_13z = ~(celloutsig_0_4z & celloutsig_0_9z[7]);
  assign celloutsig_0_38z = ~(celloutsig_0_34z | celloutsig_0_24z[29]);
  assign celloutsig_0_39z = ~(celloutsig_0_9z[0] | celloutsig_0_35z);
  assign celloutsig_0_4z = ~(in_data[32] | celloutsig_0_2z[31]);
  assign celloutsig_0_54z = ~(celloutsig_0_12z[5] | celloutsig_0_39z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z | celloutsig_1_3z);
  assign celloutsig_0_17z = ~(celloutsig_0_1z[1] | celloutsig_0_15z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_1z[0] | celloutsig_0_19z);
  assign celloutsig_0_22z = ~(celloutsig_0_2z[20] | celloutsig_0_11z[1]);
  assign celloutsig_0_25z = ~(celloutsig_0_15z[1] | celloutsig_0_11z[1]);
  assign celloutsig_0_8z = ~_00_;
  assign celloutsig_1_15z = ~celloutsig_1_14z[2];
  assign celloutsig_0_30z = ~celloutsig_0_28z;
  assign celloutsig_1_11z = celloutsig_1_9z ^ celloutsig_1_6z;
  assign celloutsig_0_28z = celloutsig_0_4z ^ celloutsig_0_8z;
  assign celloutsig_1_7z = { celloutsig_1_4z[2], celloutsig_1_0z, celloutsig_1_3z } + { celloutsig_1_2z[2:1], celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_2z[8:6], _01_[6:3], _00_, _01_[1:0] } + { celloutsig_0_0z, _01_[6:3], _00_, _01_[1:0] };
  assign celloutsig_0_18z = { celloutsig_0_7z[1:0], celloutsig_0_4z, celloutsig_0_8z } + celloutsig_0_6z[4:1];
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 32'd0;
    else _03_ <= { in_data[44], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_8z };
  reg [6:0] _26_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _26_ <= 7'h00;
    else _26_ <= { celloutsig_0_2z[14:11], celloutsig_0_0z };
  assign { _01_[6:3], _00_, _01_[1:0] } = _26_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 17'h00000;
    else _02_ <= { celloutsig_0_21z[10:4], celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_1_6z = { in_data[102:99], celloutsig_1_3z } > { celloutsig_1_1z[6:4], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[168:167], celloutsig_1_5z } % { 1'h1, celloutsig_1_13z[3:2] };
  assign celloutsig_1_18z = in_data[118:110] % { 1'h1, celloutsig_1_4z[15:8] };
  assign celloutsig_0_10z = { in_data[27:24], celloutsig_0_6z } % { 1'h1, celloutsig_0_6z[3:0], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_21z = { celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_20z } % { 1'h1, _03_[28:18], celloutsig_0_6z };
  assign celloutsig_0_36z = - { celloutsig_0_30z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_5z = - { in_data[1:0], celloutsig_0_4z };
  assign celloutsig_1_4z = - { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = - in_data[73:69];
  assign celloutsig_0_15z = - celloutsig_0_12z[22:19];
  assign celloutsig_0_23z = ~ { celloutsig_0_21z[5:2], celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_0_76z = celloutsig_0_2z[16] & celloutsig_0_65z[0];
  assign celloutsig_0_29z = celloutsig_0_23z[0] & celloutsig_0_15z[3];
  assign celloutsig_0_34z = ^ { _02_[11:8], celloutsig_0_19z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[11:9] >> in_data[34:32];
  assign celloutsig_1_1z = { in_data[122:116], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >> { in_data[105:97], celloutsig_1_0z };
  assign celloutsig_0_6z = { _01_[6:5], celloutsig_0_5z } << { _01_[5:3], _00_, _01_[1] };
  assign celloutsig_1_2z = in_data[132:128] << celloutsig_1_1z[4:0];
  assign celloutsig_1_13z = { celloutsig_1_1z[9:6], celloutsig_1_5z } << { celloutsig_1_4z[16:15], celloutsig_1_7z };
  assign celloutsig_0_77z = { celloutsig_0_12z[23:5], celloutsig_0_39z } >> celloutsig_0_24z[24:5];
  assign celloutsig_0_2z = { in_data[78:55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } >> in_data[82:50];
  assign celloutsig_0_65z = { celloutsig_0_43z[8:7], celloutsig_0_1z, celloutsig_0_54z, celloutsig_0_11z } - in_data[41:30];
  assign celloutsig_0_7z = celloutsig_0_6z[3:0] - { celloutsig_0_6z[2:0], celloutsig_0_4z };
  assign celloutsig_1_17z = { celloutsig_1_1z[4:0], celloutsig_1_11z } - { celloutsig_1_4z[3:0], celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_0_24z = { celloutsig_0_12z[20:4], celloutsig_0_21z } - { celloutsig_0_7z[3], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_1z[4:2], celloutsig_0_8z } ^ { _01_[4:3], _00_, _01_[1] };
  assign celloutsig_0_35z = ~((celloutsig_0_20z & celloutsig_0_28z) | celloutsig_0_21z[7]);
  always_latch
    if (clkin_data[32]) celloutsig_0_43z = 13'h0000;
    else if (!clkin_data[64]) celloutsig_0_43z = { celloutsig_0_36z[14:10], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_38z, celloutsig_0_25z };
  always_latch
    if (clkin_data[32]) celloutsig_0_12z = 25'h0000000;
    else if (clkin_data[96]) celloutsig_0_12z = in_data[72:48];
  assign celloutsig_1_3z = ~((celloutsig_1_0z & in_data[177]) | (celloutsig_1_0z & celloutsig_1_0z));
  assign celloutsig_1_19z = ~((celloutsig_1_18z[2] & celloutsig_1_17z[1]) | (celloutsig_1_7z[2] & celloutsig_1_13z[4]));
  assign celloutsig_0_14z = ~((celloutsig_0_6z[3] & celloutsig_0_7z[3]) | (celloutsig_0_6z[0] & celloutsig_0_11z[3]));
  assign celloutsig_0_19z = ~((celloutsig_0_9z[1] & celloutsig_0_8z) | (in_data[76] & celloutsig_0_14z));
  assign { _01_[10:7], _01_[2] } = { celloutsig_0_11z, _00_ };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[19:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_76z, celloutsig_0_77z };
endmodule
