{
	"route__net": 5095,
	"route__net__special": 4,
	"route__drc_errors__iter:1": 2980,
	"route__wirelength__iter:1": 216654,
	"route__drc_errors__iter:2": 1374,
	"route__wirelength__iter:2": 215103,
	"route__drc_errors__iter:3": 1375,
	"route__wirelength__iter:3": 214770,
	"route__drc_errors__iter:4": 100,
	"route__wirelength__iter:4": 214292,
	"route__drc_errors__iter:5": 0,
	"route__wirelength__iter:5": 214252,
	"route__drc_errors": 0,
	"route__wirelength": 214252,
	"route__vias": 43592,
	"route__vias__singlecut": 43592,
	"route__vias__multicut": 0,
	"design__io": 114,
	"design__die__area": 551731,
	"design__core__area": 527497,
	"design__instance__count": 14277,
	"design__instance__area": 236261,
	"design__instance__count__stdcell": 14276,
	"design__instance__area__stdcell": 70960.6,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 165300,
	"design__instance__utilization": 0.44789,
	"design__instance__utilization__stdcell": 0.195917,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 872,
	"design__instance__count__class:tap_cell": 4884,
	"design__instance__count__class:antenna_cell": 4337,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 88,
	"design__instance__count__class:timing_repair_buffer": 1062,
	"design__instance__count__class:inverter": 557,
	"design__instance__count__class:clock_inverter": 60,
	"design__instance__count__class:sequential_cell": 755,
	"design__instance__count__class:multi_input_combinational_cell": 2531,
	"flow__warnings__count": 23,
	"flow__errors__count": 0
}