<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=799" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2005-12-05T07:16:23-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=799</id>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-12-05T07:16:23-07:00</updated>
<published>2005-12-05T07:16:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7206#p7206</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7206#p7206"/>
<title type="html"><![CDATA[IRQ counter oddity]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7206#p7206"><![CDATA[
It doesn't propagate straight through immediately. There is always some delay; trust me.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Mon Dec 05, 2005 7:16 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2005-12-04T22:38:29-07:00</updated>
<published>2005-12-04T22:38:29-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7196#p7196</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7196#p7196"/>
<title type="html"><![CDATA[IRQ counter oddity]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7196#p7196"><![CDATA[
Thanks for the input but are you sure it's delayed? I looked into this too, datasheets (and a rather shite simulation app) don't suggest such that there is one, it appears that Q immediately latches D on active /load.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Sun Dec 04, 2005 10:38 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2005-12-04T22:08:59-07:00</updated>
<published>2005-12-04T22:08:59-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7192#p7192</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7192#p7192"/>
<title type="html"><![CDATA[IRQ counter oddity]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7192#p7192"><![CDATA[
Tracing the carries (RCO), I find U7 high order, then U8, then U5, then U6.<br /><br />The signal at QA-QD is delayed by one load cycle. This means if you write once, the values in U7 and U8 get copied into U5 and U6, and the new values will be stored in U7 and U8. Do this twice and you've filled both pairs of counters.<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">Operation   7856<br />----------------<br />Starting    1234<br />Write $CD   CD12<br />Write $AB   ABCD<br /></div><br />In an emulator written in C, do this on write:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">counter = &#40;counter &gt;&gt; 8&#41; | &#40;written_value &lt;&lt; 8&#41;;</div><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Sun Dec 04, 2005 10:08 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[kyuusaku]]></name></author>
<updated>2005-12-04T12:40:43-07:00</updated>
<published>2005-12-04T12:40:43-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7182#p7182</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7182#p7182"/>
<title type="html"><![CDATA[IRQ counter oddity]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=799&amp;p=7182#p7182"><![CDATA[
I have part of this bizzare IRQ counter here, I can't get my head around how strange it is. I've checked it a number of times and I'm sure the diagram is correct.<br /><br />Here's the rundown: it appears to be double write where you write the LSB then MSB, but it's not...Due to the common load, D0-7 is loaded into MSB and LSB of the 16-bit counter. I looked at the datasheet and ENP doesn't appear to have any affect on the outputs to control which byte gets loaded, perhaps I'm wrong about this. (I really hope I am!) Another thing that seems out of place is the ability to reset U7. Any insights would be appreciated.<br /><br /><img src="http://img441.imageshack.us/img441/208/counter4jm.png" alt="Image" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=20">kyuusaku</a> — Sun Dec 04, 2005 12:40 pm</p><hr />
]]></content>
</entry>
</feed>