

================================================================
== Vitis HLS Report for 'cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s'
================================================================
* Date:           Thu Jan 27 12:44:18 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.624 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                 Pipeline                 |
    |   min   |   max   |    min    |    max    | min | max |                   Type                   |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+
    |        5|        6|  20.000 ns|  24.000 ns|    4|    4|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- cacheDataDR_LOverRLooP  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3 = alloca i32 1"   --->   Operation 5 'alloca' 'temp_M_imag_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_15 = alloca i32 1"   --->   Operation 6 'alloca' 'temp_M_imag_V_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_16 = alloca i32 1"   --->   Operation 7 'alloca' 'temp_M_imag_V_3_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_17 = alloca i32 1"   --->   Operation 8 'alloca' 'temp_M_imag_V_3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_M_real_V_3 = alloca i32 1"   --->   Operation 9 'alloca' 'temp_M_real_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_15 = alloca i32 1"   --->   Operation 10 'alloca' 'temp_M_real_V_3_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_16 = alloca i32 1"   --->   Operation 11 'alloca' 'temp_M_real_V_3_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_17 = alloca i32 1"   --->   Operation 12 'alloca' 'temp_M_real_V_3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_inData_0_1_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln171 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 21 'br' 'br_ln171' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split43475..split4_crit_edge, i1 1, void"   --->   Operation 22 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r53 = phi i2 0, void, i2 %r, void %.split43475..split4_crit_edge, i2 0, void"   --->   Operation 23 'phi' 'r53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split4, void %rewind_init"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_inData_0_0_0_0_0, i32 %p_inData_0_0_0_0_01, i32 %p_inData_0_0_0_0_02, i32 %p_inData_0_0_0_0_03, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_inData_0_1_0_0_0, i32 %p_inData_0_1_0_0_04, i32 %p_inData_0_1_0_0_05, i32 %p_inData_0_1_0_0_06, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln171 = br void %.split4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 27 'br' 'br_ln171' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.38ns)   --->   "%empty_390 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_0, i32 %p_inData_0_1_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'read' 'empty_390' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%temp_M_real_V_0 = extractvalue i64 %empty_390" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'extractvalue' 'temp_M_real_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0 = extractvalue i64 %empty_390" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'extractvalue' 'temp_M_imag_V_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.43ns)   --->   "%r = add i2 %r53, i2 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.38ns)   --->   "%empty_391 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_01, i32 %p_inData_0_1_0_0_04" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 32 'read' 'empty_391' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_7 = extractvalue i64 %empty_391" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'extractvalue' 'temp_M_real_V_0_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_7 = extractvalue i64 %empty_391" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 34 'extractvalue' 'temp_M_imag_V_0_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.34ns)   --->   "%icmp_ln171 = icmp_eq  i2 %r53, i2 3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 35 'icmp' 'icmp_ln171' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln171 = br i1 %icmp_ln171, void %.split43475..split4_crit_edge, void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 36 'br' 'br_ln171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln171 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 37 'br' 'br_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln191 = br void %rewind_header" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:191]   --->   Operation 38 'br' 'br_ln191' <Predicate = (icmp_ln171)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_load = load i32 %temp_M_imag_V_3"   --->   Operation 39 'load' 'temp_M_imag_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_15_load = load i32 %temp_M_imag_V_3_15"   --->   Operation 40 'load' 'temp_M_imag_V_3_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_16_load = load i32 %temp_M_imag_V_3_16"   --->   Operation 41 'load' 'temp_M_imag_V_3_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_17_load = load i32 %temp_M_imag_V_3_17"   --->   Operation 42 'load' 'temp_M_imag_V_3_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_load = load i32 %temp_M_real_V_3"   --->   Operation 43 'load' 'temp_M_real_V_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_15_load = load i32 %temp_M_real_V_3_15"   --->   Operation 44 'load' 'temp_M_real_V_3_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_16_load = load i32 %temp_M_real_V_3_16"   --->   Operation 45 'load' 'temp_M_real_V_3_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_17_load = load i32 %temp_M_real_V_3_17"   --->   Operation 46 'load' 'temp_M_real_V_3_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln174 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:174]   --->   Operation 48 'specpipeline' 'specpipeline_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln174 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:174]   --->   Operation 49 'specloopname' 'specloopname_ln174' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch15, i2 0, void %.split449, i2 1, void %branch13, i2 2, void %branch14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 51 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split449" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 52 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split449" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 53 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split449" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_1 = phi i32 %temp_M_real_V_0, void %branch15, i32 %temp_M_real_V_3_load, void %branch14, i32 %temp_M_real_V_3_load, void %branch13, i32 %temp_M_real_V_3_load, void %.split4"   --->   Operation 54 'phi' 'temp_M_real_V_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_1 = phi i32 %temp_M_real_V_3_15_load, void %branch15, i32 %temp_M_real_V_0, void %branch14, i32 %temp_M_real_V_3_15_load, void %branch13, i32 %temp_M_real_V_3_15_load, void %.split4"   --->   Operation 55 'phi' 'temp_M_real_V_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_1 = phi i32 %temp_M_real_V_3_16_load, void %branch15, i32 %temp_M_real_V_3_16_load, void %branch14, i32 %temp_M_real_V_0, void %branch13, i32 %temp_M_real_V_3_16_load, void %.split4"   --->   Operation 56 'phi' 'temp_M_real_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_1 = phi i32 %temp_M_real_V_3_17_load, void %branch15, i32 %temp_M_real_V_3_17_load, void %branch14, i32 %temp_M_real_V_3_17_load, void %branch13, i32 %temp_M_real_V_0, void %.split4"   --->   Operation 57 'phi' 'temp_M_real_V_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch31, i2 0, void %.split44993, i2 1, void %branch29, i2 2, void %branch30" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 59 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44993" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 59 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 60 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44993" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 60 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 61 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44993" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 61 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_1 = phi i32 %temp_M_imag_V_0, void %branch31, i32 %temp_M_imag_V_3_load, void %branch30, i32 %temp_M_imag_V_3_load, void %branch29, i32 %temp_M_imag_V_3_load, void %.split449"   --->   Operation 62 'phi' 'temp_M_imag_V_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_1 = phi i32 %temp_M_imag_V_3_15_load, void %branch31, i32 %temp_M_imag_V_0, void %branch30, i32 %temp_M_imag_V_3_15_load, void %branch29, i32 %temp_M_imag_V_3_15_load, void %.split449"   --->   Operation 63 'phi' 'temp_M_imag_V_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_1 = phi i32 %temp_M_imag_V_3_16_load, void %branch31, i32 %temp_M_imag_V_3_16_load, void %branch30, i32 %temp_M_imag_V_0, void %branch29, i32 %temp_M_imag_V_3_16_load, void %.split449"   --->   Operation 64 'phi' 'temp_M_imag_V_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_1 = phi i32 %temp_M_imag_V_3_17_load, void %branch31, i32 %temp_M_imag_V_3_17_load, void %branch30, i32 %temp_M_imag_V_3_17_load, void %branch29, i32 %temp_M_imag_V_0, void %.split449"   --->   Operation 65 'phi' 'temp_M_imag_V_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch11, i2 3, void %.split444, i2 0, void %branch9, i2 1, void %branch10" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split444" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split444" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 68 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split444" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_2 = phi i32 %temp_M_real_V_0_7, void %branch11, i32 %temp_M_real_V_3_1, void %branch10, i32 %temp_M_real_V_3_1, void %branch9, i32 %temp_M_real_V_3_1, void %.split44993"   --->   Operation 70 'phi' 'temp_M_real_V_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_2 = phi i32 %temp_M_real_V_2_1, void %branch11, i32 %temp_M_real_V_0_7, void %branch10, i32 %temp_M_real_V_2_1, void %branch9, i32 %temp_M_real_V_2_1, void %.split44993"   --->   Operation 71 'phi' 'temp_M_real_V_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_2 = phi i32 %temp_M_real_V_1_1, void %branch11, i32 %temp_M_real_V_1_1, void %branch10, i32 %temp_M_real_V_0_7, void %branch9, i32 %temp_M_real_V_1_1, void %.split44993"   --->   Operation 72 'phi' 'temp_M_real_V_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_2 = phi i32 %temp_M_real_V_0_1, void %branch11, i32 %temp_M_real_V_0_1, void %branch10, i32 %temp_M_real_V_0_1, void %branch9, i32 %temp_M_real_V_0_7, void %.split44993"   --->   Operation 73 'phi' 'temp_M_real_V_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch27, i2 3, void %.split44487, i2 0, void %branch25, i2 1, void %branch26" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 74 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44487" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 75 'br' 'br_ln145' <Predicate = (r53 == 1)> <Delay = 0.38>
ST_3 : Operation 76 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44487" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 77 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split44487" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_2 = phi i32 %temp_M_imag_V_0_7, void %branch27, i32 %temp_M_imag_V_3_1, void %branch26, i32 %temp_M_imag_V_3_1, void %branch25, i32 %temp_M_imag_V_3_1, void %.split444"   --->   Operation 78 'phi' 'temp_M_imag_V_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_2 = phi i32 %temp_M_imag_V_2_1, void %branch27, i32 %temp_M_imag_V_0_7, void %branch26, i32 %temp_M_imag_V_2_1, void %branch25, i32 %temp_M_imag_V_2_1, void %.split444"   --->   Operation 79 'phi' 'temp_M_imag_V_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_2 = phi i32 %temp_M_imag_V_1_1, void %branch27, i32 %temp_M_imag_V_1_1, void %branch26, i32 %temp_M_imag_V_0_7, void %branch25, i32 %temp_M_imag_V_1_1, void %.split444"   --->   Operation 80 'phi' 'temp_M_imag_V_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_2 = phi i32 %temp_M_imag_V_0_1, void %branch27, i32 %temp_M_imag_V_0_1, void %branch26, i32 %temp_M_imag_V_0_1, void %branch25, i32 %temp_M_imag_V_0_7, void %.split444"   --->   Operation 81 'phi' 'temp_M_imag_V_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.12ns)   --->   "%xor_ln184 = xor i2 %r53, i2 2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:184]   --->   Operation 82 'xor' 'xor_ln184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (1.38ns)   --->   "%empty_392 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_02, i32 %p_inData_0_1_0_0_05" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 83 'read' 'empty_392' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_8 = extractvalue i64 %empty_392" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 84 'extractvalue' 'temp_M_real_V_0_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_8 = extractvalue i64 %empty_392" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 85 'extractvalue' 'temp_M_imag_V_0_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %xor_ln184, void %branch7, i2 0, void %.split439, i2 1, void %branch5, i2 2, void %branch6" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 87 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split439" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 87 'br' 'br_ln145' <Predicate = (xor_ln184 == 2)> <Delay = 0.38>
ST_3 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split439" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'br' 'br_ln145' <Predicate = (xor_ln184 == 1)> <Delay = 0.38>
ST_3 : Operation 89 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split439" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'br' 'br_ln145' <Predicate = (xor_ln184 == 3)> <Delay = 0.38>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_3 = phi i32 %temp_M_real_V_0_8, void %branch7, i32 %temp_M_real_V_3_2, void %branch6, i32 %temp_M_real_V_3_2, void %branch5, i32 %temp_M_real_V_3_2, void %.split44487"   --->   Operation 90 'phi' 'temp_M_real_V_3_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_3 = phi i32 %temp_M_real_V_2_2, void %branch7, i32 %temp_M_real_V_0_8, void %branch6, i32 %temp_M_real_V_2_2, void %branch5, i32 %temp_M_real_V_2_2, void %.split44487"   --->   Operation 91 'phi' 'temp_M_real_V_2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_3 = phi i32 %temp_M_real_V_1_2, void %branch7, i32 %temp_M_real_V_1_2, void %branch6, i32 %temp_M_real_V_0_8, void %branch5, i32 %temp_M_real_V_1_2, void %.split44487"   --->   Operation 92 'phi' 'temp_M_real_V_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_3 = phi i32 %temp_M_real_V_0_2, void %branch7, i32 %temp_M_real_V_0_2, void %branch6, i32 %temp_M_real_V_0_2, void %branch5, i32 %temp_M_real_V_0_8, void %.split44487"   --->   Operation 93 'phi' 'temp_M_real_V_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %xor_ln184, void %branch23, i2 0, void %.split43981, i2 1, void %branch21, i2 2, void %branch22" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 95 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43981" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'br' 'br_ln145' <Predicate = (xor_ln184 == 2)> <Delay = 0.38>
ST_3 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43981" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'br' 'br_ln145' <Predicate = (xor_ln184 == 1)> <Delay = 0.38>
ST_3 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43981" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'br' 'br_ln145' <Predicate = (xor_ln184 == 3)> <Delay = 0.38>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_3 = phi i32 %temp_M_imag_V_0_8, void %branch23, i32 %temp_M_imag_V_3_2, void %branch22, i32 %temp_M_imag_V_3_2, void %branch21, i32 %temp_M_imag_V_3_2, void %.split439"   --->   Operation 98 'phi' 'temp_M_imag_V_3_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_3 = phi i32 %temp_M_imag_V_2_2, void %branch23, i32 %temp_M_imag_V_0_8, void %branch22, i32 %temp_M_imag_V_2_2, void %branch21, i32 %temp_M_imag_V_2_2, void %.split439"   --->   Operation 99 'phi' 'temp_M_imag_V_2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_3 = phi i32 %temp_M_imag_V_1_2, void %branch23, i32 %temp_M_imag_V_1_2, void %branch22, i32 %temp_M_imag_V_0_8, void %branch21, i32 %temp_M_imag_V_1_2, void %.split439"   --->   Operation 100 'phi' 'temp_M_imag_V_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_3 = phi i32 %temp_M_imag_V_0_2, void %branch23, i32 %temp_M_imag_V_0_2, void %branch22, i32 %temp_M_imag_V_0_2, void %branch21, i32 %temp_M_imag_V_0_8, void %.split439"   --->   Operation 101 'phi' 'temp_M_imag_V_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.38ns)   --->   "%empty_393 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A, i32 %p_inData_0_0_0_0_03, i32 %p_inData_0_1_0_0_06" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'read' 'empty_393' <Predicate = true> <Delay = 1.38> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_9 = extractvalue i64 %empty_393" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'extractvalue' 'temp_M_real_V_0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_9 = extractvalue i64 %empty_393" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'extractvalue' 'temp_M_imag_V_0_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch3, i2 1, void %.split434, i2 2, void %branch1, i2 3, void %branch2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 106 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split434" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 107 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split434" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 108 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split434" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%temp_M_real_V_3_4 = phi i32 %temp_M_real_V_0_9, void %branch3, i32 %temp_M_real_V_3_3, void %branch2, i32 %temp_M_real_V_3_3, void %branch1, i32 %temp_M_real_V_3_3, void %.split43981"   --->   Operation 109 'phi' 'temp_M_real_V_3_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%temp_M_real_V_2_4 = phi i32 %temp_M_real_V_2_3, void %branch3, i32 %temp_M_real_V_0_9, void %branch2, i32 %temp_M_real_V_2_3, void %branch1, i32 %temp_M_real_V_2_3, void %.split43981"   --->   Operation 110 'phi' 'temp_M_real_V_2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%temp_M_real_V_1_4 = phi i32 %temp_M_real_V_1_3, void %branch3, i32 %temp_M_real_V_1_3, void %branch2, i32 %temp_M_real_V_0_9, void %branch1, i32 %temp_M_real_V_1_3, void %.split43981"   --->   Operation 111 'phi' 'temp_M_real_V_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%temp_M_real_V_0_4 = phi i32 %temp_M_real_V_0_3, void %branch3, i32 %temp_M_real_V_0_3, void %branch2, i32 %temp_M_real_V_0_3, void %branch1, i32 %temp_M_real_V_0_9, void %.split43981"   --->   Operation 112 'phi' 'temp_M_real_V_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %r53, void %branch19, i2 1, void %.split43475, i2 2, void %branch17, i2 3, void %branch18" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'switch' 'switch_ln145' <Predicate = true> <Delay = 0.65>
ST_3 : Operation 114 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43475" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'br' 'br_ln145' <Predicate = (r53 == 3)> <Delay = 0.38>
ST_3 : Operation 115 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43475" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'br' 'br_ln145' <Predicate = (r53 == 2)> <Delay = 0.38>
ST_3 : Operation 116 [1/1] (0.38ns)   --->   "%br_ln145 = br void %.split43475" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'br' 'br_ln145' <Predicate = (r53 == 0)> <Delay = 0.38>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%temp_M_imag_V_3_4 = phi i32 %temp_M_imag_V_0_9, void %branch19, i32 %temp_M_imag_V_3_3, void %branch18, i32 %temp_M_imag_V_3_3, void %branch17, i32 %temp_M_imag_V_3_3, void %.split434"   --->   Operation 117 'phi' 'temp_M_imag_V_3_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%temp_M_imag_V_2_4 = phi i32 %temp_M_imag_V_2_3, void %branch19, i32 %temp_M_imag_V_0_9, void %branch18, i32 %temp_M_imag_V_2_3, void %branch17, i32 %temp_M_imag_V_2_3, void %.split434"   --->   Operation 118 'phi' 'temp_M_imag_V_2_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%temp_M_imag_V_1_4 = phi i32 %temp_M_imag_V_1_3, void %branch19, i32 %temp_M_imag_V_1_3, void %branch18, i32 %temp_M_imag_V_0_9, void %branch17, i32 %temp_M_imag_V_1_3, void %.split434"   --->   Operation 119 'phi' 'temp_M_imag_V_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%temp_M_imag_V_0_4 = phi i32 %temp_M_imag_V_0_3, void %branch19, i32 %temp_M_imag_V_0_3, void %branch18, i32 %temp_M_imag_V_0_3, void %branch17, i32 %temp_M_imag_V_0_9, void %.split434"   --->   Operation 120 'phi' 'temp_M_imag_V_0_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_0_4, i32 %temp_M_real_V_3_17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 121 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_1_4, i32 %temp_M_real_V_3_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 122 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_2_4, i32 %temp_M_real_V_3_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 123 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_real_V_3_4, i32 %temp_M_real_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 124 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_0_4, i32 %temp_M_imag_V_3_17" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 125 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_1_4, i32 %temp_M_imag_V_3_16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 126 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_2_4, i32 %temp_M_imag_V_3_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 127 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln171 = store i32 %temp_M_imag_V_3_4, i32 %temp_M_imag_V_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 128 'store' 'store_ln171' <Predicate = (!icmp_ln171)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i2 %r53" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:171]   --->   Operation 129 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 130 'getelementptr' 'p_digitReseversedOutputBuff_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 131 'getelementptr' 'p_digitReseversedOutputBuff_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_0_4, i2 %p_digitReseversedOutputBuff_M_real_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 132 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 133 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_0_4, i2 %p_digitReseversedOutputBuff_M_imag_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 133 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real7_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real7, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 134 'getelementptr' 'p_digitReseversedOutputBuff_M_real7_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag10_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag10, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 135 'getelementptr' 'p_digitReseversedOutputBuff_M_imag10_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_1_4, i2 %p_digitReseversedOutputBuff_M_real7_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 136 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 137 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_1_4, i2 %p_digitReseversedOutputBuff_M_imag10_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 137 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real8_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real8, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 138 'getelementptr' 'p_digitReseversedOutputBuff_M_real8_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag11_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag11, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 139 'getelementptr' 'p_digitReseversedOutputBuff_M_imag11_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 140 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_2_4, i2 %p_digitReseversedOutputBuff_M_real8_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 140 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_2_4, i2 %p_digitReseversedOutputBuff_M_imag11_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 141 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_real9_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_real9, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 142 'getelementptr' 'p_digitReseversedOutputBuff_M_real9_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_digitReseversedOutputBuff_M_imag12_addr = getelementptr i32 %p_digitReseversedOutputBuff_M_imag12, i64 0, i64 %zext_ln171" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 143 'getelementptr' 'p_digitReseversedOutputBuff_M_imag12_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_real_V_3_4, i2 %p_digitReseversedOutputBuff_M_real9_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 144 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 145 [1/1] (0.69ns)   --->   "%store_ln188 = store i32 %temp_M_imag_V_3_4, i2 %p_digitReseversedOutputBuff_M_imag12_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:188]   --->   Operation 145 'store' 'store_ln188' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%return_ln191 = return void @_ssdm_op_Return" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_data_reorder.hpp:191]   --->   Operation 146 'return' 'return_ln191' <Predicate = (icmp_ln171)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_inData_0_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_inData_0_1_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_digitReseversedOutputBuff_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_real9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_digitReseversedOutputBuff_M_imag12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_M_imag_V_3                           (alloca           ) [ 00111]
temp_M_imag_V_3_15                        (alloca           ) [ 00111]
temp_M_imag_V_3_16                        (alloca           ) [ 00111]
temp_M_imag_V_3_17                        (alloca           ) [ 00111]
temp_M_real_V_3                           (alloca           ) [ 00111]
temp_M_real_V_3_15                        (alloca           ) [ 00111]
temp_M_real_V_3_16                        (alloca           ) [ 00111]
temp_M_real_V_3_17                        (alloca           ) [ 00111]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
specinterface_ln0                         (specinterface    ) [ 00000]
br_ln171                                  (br               ) [ 01111]
do_init                                   (phi              ) [ 00111]
r53                                       (phi              ) [ 00111]
br_ln0                                    (br               ) [ 00000]
specmemcore_ln0                           (specmemcore      ) [ 00000]
specmemcore_ln0                           (specmemcore      ) [ 00000]
br_ln171                                  (br               ) [ 00000]
empty_390                                 (read             ) [ 00000]
temp_M_real_V_0                           (extractvalue     ) [ 00110]
temp_M_imag_V_0                           (extractvalue     ) [ 00110]
r                                         (add              ) [ 01111]
empty_391                                 (read             ) [ 00000]
temp_M_real_V_0_7                         (extractvalue     ) [ 00110]
temp_M_imag_V_0_7                         (extractvalue     ) [ 00110]
icmp_ln171                                (icmp             ) [ 00111]
br_ln171                                  (br               ) [ 00000]
br_ln171                                  (br               ) [ 01111]
br_ln191                                  (br               ) [ 01111]
temp_M_imag_V_3_load                      (load             ) [ 00000]
temp_M_imag_V_3_15_load                   (load             ) [ 00000]
temp_M_imag_V_3_16_load                   (load             ) [ 00000]
temp_M_imag_V_3_17_load                   (load             ) [ 00000]
temp_M_real_V_3_load                      (load             ) [ 00000]
temp_M_real_V_3_15_load                   (load             ) [ 00000]
temp_M_real_V_3_16_load                   (load             ) [ 00000]
temp_M_real_V_3_17_load                   (load             ) [ 00000]
empty                                     (speclooptripcount) [ 00000]
specpipeline_ln174                        (specpipeline     ) [ 00000]
specloopname_ln174                        (specloopname     ) [ 00000]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_real_V_3_1                         (phi              ) [ 00110]
temp_M_real_V_2_1                         (phi              ) [ 00110]
temp_M_real_V_1_1                         (phi              ) [ 00110]
temp_M_real_V_0_1                         (phi              ) [ 00110]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_imag_V_3_1                         (phi              ) [ 00110]
temp_M_imag_V_2_1                         (phi              ) [ 00110]
temp_M_imag_V_1_1                         (phi              ) [ 00110]
temp_M_imag_V_0_1                         (phi              ) [ 00110]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_real_V_3_2                         (phi              ) [ 00110]
temp_M_real_V_2_2                         (phi              ) [ 00110]
temp_M_real_V_1_2                         (phi              ) [ 00110]
temp_M_real_V_0_2                         (phi              ) [ 00110]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_imag_V_3_2                         (phi              ) [ 00110]
temp_M_imag_V_2_2                         (phi              ) [ 00110]
temp_M_imag_V_1_2                         (phi              ) [ 00110]
temp_M_imag_V_0_2                         (phi              ) [ 00110]
xor_ln184                                 (xor              ) [ 00111]
empty_392                                 (read             ) [ 00000]
temp_M_real_V_0_8                         (extractvalue     ) [ 00000]
temp_M_imag_V_0_8                         (extractvalue     ) [ 00000]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_real_V_3_3                         (phi              ) [ 00000]
temp_M_real_V_2_3                         (phi              ) [ 00000]
temp_M_real_V_1_3                         (phi              ) [ 00000]
temp_M_real_V_0_3                         (phi              ) [ 00000]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_imag_V_3_3                         (phi              ) [ 00000]
temp_M_imag_V_2_3                         (phi              ) [ 00000]
temp_M_imag_V_1_3                         (phi              ) [ 00000]
temp_M_imag_V_0_3                         (phi              ) [ 00000]
empty_393                                 (read             ) [ 00000]
temp_M_real_V_0_9                         (extractvalue     ) [ 00000]
temp_M_imag_V_0_9                         (extractvalue     ) [ 00000]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_real_V_3_4                         (phi              ) [ 00101]
temp_M_real_V_2_4                         (phi              ) [ 00101]
temp_M_real_V_1_4                         (phi              ) [ 00101]
temp_M_real_V_0_4                         (phi              ) [ 00101]
switch_ln145                              (switch           ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
br_ln145                                  (br               ) [ 00000]
temp_M_imag_V_3_4                         (phi              ) [ 00101]
temp_M_imag_V_2_4                         (phi              ) [ 00101]
temp_M_imag_V_1_4                         (phi              ) [ 00101]
temp_M_imag_V_0_4                         (phi              ) [ 00101]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
store_ln171                               (store            ) [ 00000]
zext_ln171                                (zext             ) [ 00000]
p_digitReseversedOutputBuff_M_real_addr   (getelementptr    ) [ 00000]
p_digitReseversedOutputBuff_M_imag_addr   (getelementptr    ) [ 00000]
store_ln188                               (store            ) [ 00000]
store_ln188                               (store            ) [ 00000]
p_digitReseversedOutputBuff_M_real7_addr  (getelementptr    ) [ 00000]
p_digitReseversedOutputBuff_M_imag10_addr (getelementptr    ) [ 00000]
store_ln188                               (store            ) [ 00000]
store_ln188                               (store            ) [ 00000]
p_digitReseversedOutputBuff_M_real8_addr  (getelementptr    ) [ 00000]
p_digitReseversedOutputBuff_M_imag11_addr (getelementptr    ) [ 00000]
store_ln188                               (store            ) [ 00000]
store_ln188                               (store            ) [ 00000]
p_digitReseversedOutputBuff_M_real9_addr  (getelementptr    ) [ 00000]
p_digitReseversedOutputBuff_M_imag12_addr (getelementptr    ) [ 00000]
store_ln188                               (store            ) [ 00000]
store_ln188                               (store            ) [ 00000]
return_ln191                              (return           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_inData_0_0_0_0_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_inData_0_0_0_0_01">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_inData_0_0_0_0_02">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_inData_0_0_0_0_03">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_inData_0_1_0_0_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_inData_0_1_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_inData_0_1_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_inData_0_1_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_inData_0_1_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_digitReseversedOutputBuff_M_real">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_digitReseversedOutputBuff_M_real7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_digitReseversedOutputBuff_M_real8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_digitReseversedOutputBuff_M_real9">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_real9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="p_digitReseversedOutputBuff_M_imag">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="p_digitReseversedOutputBuff_M_imag10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="p_digitReseversedOutputBuff_M_imag11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="p_digitReseversedOutputBuff_M_imag12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_digitReseversedOutputBuff_M_imag12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="temp_M_imag_V_3_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="temp_M_imag_V_3_15_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3_15/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="temp_M_imag_V_3_16_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3_16/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="temp_M_imag_V_3_17_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_imag_V_3_17/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="temp_M_real_V_3_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp_M_real_V_3_15_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3_15/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="temp_M_real_V_3_16_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3_16/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="temp_M_real_V_3_17_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_M_real_V_3_17/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_390_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_390/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="empty_391_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_391/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="empty_392_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_392/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_393_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="0" index="2" bw="32" slack="0"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_393/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_digitReseversedOutputBuff_M_real_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real_addr/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_digitReseversedOutputBuff_M_imag_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="2" slack="0"/>
<pin id="157" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag_addr/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln188_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln188_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_digitReseversedOutputBuff_M_real7_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real7_addr/4 "/>
</bind>
</comp>

<comp id="179" class="1004" name="p_digitReseversedOutputBuff_M_imag10_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag10_addr/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln188_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="2" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln188_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="2" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="1"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_digitReseversedOutputBuff_M_real8_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="2" slack="0"/>
<pin id="202" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real8_addr/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_digitReseversedOutputBuff_M_imag11_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="2" slack="0"/>
<pin id="209" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag11_addr/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln188_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln188_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="2" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="p_digitReseversedOutputBuff_M_real9_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="2" slack="0"/>
<pin id="228" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_real9_addr/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="p_digitReseversedOutputBuff_M_imag12_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="2" slack="0"/>
<pin id="235" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_digitReseversedOutputBuff_M_imag12_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln188_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="1"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln188_access_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="1"/>
<pin id="247" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln188/4 "/>
</bind>
</comp>

<comp id="250" class="1005" name="do_init_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="do_init_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="4" bw="1" slack="0"/>
<pin id="260" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="6" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/2 "/>
</bind>
</comp>

<comp id="265" class="1005" name="r53_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="1"/>
<pin id="267" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r53 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="r53_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="2" slack="0"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="4" bw="1" slack="0"/>
<pin id="275" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="6" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r53/2 "/>
</bind>
</comp>

<comp id="280" class="1005" name="temp_M_real_V_3_1_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="282" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="temp_M_real_V_3_1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="4" bw="32" slack="0"/>
<pin id="289" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="6" bw="32" slack="0"/>
<pin id="291" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_1/3 "/>
</bind>
</comp>

<comp id="293" class="1005" name="temp_M_real_V_2_1_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="295" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_1 (phireg) "/>
</bind>
</comp>

<comp id="296" class="1004" name="temp_M_real_V_2_1_phi_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="32" slack="1"/>
<pin id="300" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="4" bw="32" slack="0"/>
<pin id="302" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="6" bw="32" slack="0"/>
<pin id="304" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_1/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="temp_M_real_V_1_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="308" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="temp_M_real_V_1_1_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="4" bw="32" slack="1"/>
<pin id="315" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="32" slack="0"/>
<pin id="317" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_1/3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="temp_M_real_V_0_1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="321" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="temp_M_real_V_0_1_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="0" index="4" bw="32" slack="0"/>
<pin id="328" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="329" dir="0" index="6" bw="32" slack="1"/>
<pin id="330" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_1/3 "/>
</bind>
</comp>

<comp id="332" class="1005" name="temp_M_imag_V_3_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="334" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_1 (phireg) "/>
</bind>
</comp>

<comp id="335" class="1004" name="temp_M_imag_V_3_1_phi_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="2" bw="32" slack="0"/>
<pin id="339" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="340" dir="0" index="4" bw="32" slack="0"/>
<pin id="341" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="32" slack="0"/>
<pin id="343" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="344" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_1/3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="temp_M_imag_V_2_1_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_1 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="temp_M_imag_V_2_1_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="32" slack="0"/>
<pin id="354" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="32" slack="0"/>
<pin id="356" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_1/3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="temp_M_imag_V_1_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="temp_M_imag_V_1_1_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="32" slack="1"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="32" slack="0"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_1/3 "/>
</bind>
</comp>

<comp id="371" class="1005" name="temp_M_imag_V_0_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="373" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_1 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="temp_M_imag_V_0_1_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="32" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="4" bw="32" slack="0"/>
<pin id="380" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="32" slack="1"/>
<pin id="382" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="383" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_1/3 "/>
</bind>
</comp>

<comp id="384" class="1005" name="temp_M_real_V_3_2_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="386" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_2 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="temp_M_real_V_3_2_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="32" slack="0"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="4" bw="32" slack="0"/>
<pin id="393" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="394" dir="0" index="6" bw="32" slack="0"/>
<pin id="395" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="396" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_2/3 "/>
</bind>
</comp>

<comp id="400" class="1005" name="temp_M_real_V_2_2_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="402" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_2 (phireg) "/>
</bind>
</comp>

<comp id="403" class="1004" name="temp_M_real_V_2_2_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="32" slack="1"/>
<pin id="407" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="4" bw="32" slack="0"/>
<pin id="409" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="410" dir="0" index="6" bw="32" slack="0"/>
<pin id="411" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_2/3 "/>
</bind>
</comp>

<comp id="416" class="1005" name="temp_M_real_V_1_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_2 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="temp_M_real_V_1_2_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="4" bw="32" slack="1"/>
<pin id="425" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="6" bw="32" slack="0"/>
<pin id="427" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_2/3 "/>
</bind>
</comp>

<comp id="432" class="1005" name="temp_M_real_V_0_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_2 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="temp_M_real_V_0_2_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="32" slack="0"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="4" bw="32" slack="0"/>
<pin id="441" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="6" bw="32" slack="1"/>
<pin id="443" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_2/3 "/>
</bind>
</comp>

<comp id="448" class="1005" name="temp_M_imag_V_3_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_2 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="temp_M_imag_V_3_2_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="4" bw="32" slack="0"/>
<pin id="457" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="6" bw="32" slack="0"/>
<pin id="459" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_2/3 "/>
</bind>
</comp>

<comp id="464" class="1005" name="temp_M_imag_V_2_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_2 (phireg) "/>
</bind>
</comp>

<comp id="467" class="1004" name="temp_M_imag_V_2_2_phi_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="0"/>
<pin id="469" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="32" slack="1"/>
<pin id="471" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="4" bw="32" slack="0"/>
<pin id="473" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="6" bw="32" slack="0"/>
<pin id="475" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_2/3 "/>
</bind>
</comp>

<comp id="480" class="1005" name="temp_M_imag_V_1_2_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_2 (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="temp_M_imag_V_1_2_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="32" slack="0"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="4" bw="32" slack="1"/>
<pin id="489" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="490" dir="0" index="6" bw="32" slack="0"/>
<pin id="491" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="492" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_2/3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="temp_M_imag_V_0_2_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_2 (phireg) "/>
</bind>
</comp>

<comp id="499" class="1004" name="temp_M_imag_V_0_2_phi_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="502" dir="0" index="2" bw="32" slack="0"/>
<pin id="503" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="504" dir="0" index="4" bw="32" slack="0"/>
<pin id="505" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="506" dir="0" index="6" bw="32" slack="1"/>
<pin id="507" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="508" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_2/3 "/>
</bind>
</comp>

<comp id="512" class="1005" name="temp_M_real_V_3_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="514" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_3 (phireg) "/>
</bind>
</comp>

<comp id="515" class="1004" name="temp_M_real_V_3_3_phi_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="32" slack="0"/>
<pin id="519" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="4" bw="32" slack="0"/>
<pin id="521" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="522" dir="0" index="6" bw="32" slack="0"/>
<pin id="523" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_3/3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="temp_M_real_V_2_3_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="530" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_3 (phireg) "/>
</bind>
</comp>

<comp id="531" class="1004" name="temp_M_real_V_2_3_phi_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="534" dir="0" index="2" bw="32" slack="0"/>
<pin id="535" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="4" bw="32" slack="0"/>
<pin id="537" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="6" bw="32" slack="0"/>
<pin id="539" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_3/3 "/>
</bind>
</comp>

<comp id="544" class="1005" name="temp_M_real_V_1_3_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="546" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_3 (phireg) "/>
</bind>
</comp>

<comp id="547" class="1004" name="temp_M_real_V_1_3_phi_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="2" bw="32" slack="0"/>
<pin id="551" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="4" bw="32" slack="0"/>
<pin id="553" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="6" bw="32" slack="0"/>
<pin id="555" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_3/3 "/>
</bind>
</comp>

<comp id="560" class="1005" name="temp_M_real_V_0_3_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="562" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_3 (phireg) "/>
</bind>
</comp>

<comp id="563" class="1004" name="temp_M_real_V_0_3_phi_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="0"/>
<pin id="565" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="4" bw="32" slack="0"/>
<pin id="569" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="6" bw="32" slack="0"/>
<pin id="571" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_3/3 "/>
</bind>
</comp>

<comp id="576" class="1005" name="temp_M_imag_V_3_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="578" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_3 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="temp_M_imag_V_3_3_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="32" slack="0"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="4" bw="32" slack="0"/>
<pin id="585" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="6" bw="32" slack="0"/>
<pin id="587" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="588" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_3/3 "/>
</bind>
</comp>

<comp id="592" class="1005" name="temp_M_imag_V_2_3_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="594" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_3 (phireg) "/>
</bind>
</comp>

<comp id="595" class="1004" name="temp_M_imag_V_2_3_phi_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="600" dir="0" index="4" bw="32" slack="0"/>
<pin id="601" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="602" dir="0" index="6" bw="32" slack="0"/>
<pin id="603" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="604" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_3/3 "/>
</bind>
</comp>

<comp id="608" class="1005" name="temp_M_imag_V_1_3_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="610" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_3 (phireg) "/>
</bind>
</comp>

<comp id="611" class="1004" name="temp_M_imag_V_1_3_phi_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="0"/>
<pin id="613" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="614" dir="0" index="2" bw="32" slack="0"/>
<pin id="615" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="4" bw="32" slack="0"/>
<pin id="617" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="618" dir="0" index="6" bw="32" slack="0"/>
<pin id="619" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="620" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_3/3 "/>
</bind>
</comp>

<comp id="624" class="1005" name="temp_M_imag_V_0_3_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="626" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_3 (phireg) "/>
</bind>
</comp>

<comp id="627" class="1004" name="temp_M_imag_V_0_3_phi_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="630" dir="0" index="2" bw="32" slack="0"/>
<pin id="631" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="4" bw="32" slack="0"/>
<pin id="633" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="634" dir="0" index="6" bw="32" slack="0"/>
<pin id="635" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="636" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_3/3 "/>
</bind>
</comp>

<comp id="640" class="1005" name="temp_M_real_V_3_4_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="644" class="1004" name="temp_M_real_V_3_4_phi_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="647" dir="0" index="2" bw="32" slack="0"/>
<pin id="648" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="649" dir="0" index="4" bw="32" slack="0"/>
<pin id="650" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="651" dir="0" index="6" bw="32" slack="0"/>
<pin id="652" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="653" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_3_4/3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="temp_M_real_V_2_4_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="662" class="1004" name="temp_M_real_V_2_4_phi_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="32" slack="0"/>
<pin id="664" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="665" dir="0" index="2" bw="32" slack="0"/>
<pin id="666" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="667" dir="0" index="4" bw="32" slack="0"/>
<pin id="668" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="669" dir="0" index="6" bw="32" slack="0"/>
<pin id="670" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="671" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_2_4/3 "/>
</bind>
</comp>

<comp id="676" class="1005" name="temp_M_real_V_1_4_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="680" class="1004" name="temp_M_real_V_1_4_phi_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="0"/>
<pin id="682" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="683" dir="0" index="2" bw="32" slack="0"/>
<pin id="684" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="685" dir="0" index="4" bw="32" slack="0"/>
<pin id="686" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="687" dir="0" index="6" bw="32" slack="0"/>
<pin id="688" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="689" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_1_4/3 "/>
</bind>
</comp>

<comp id="694" class="1005" name="temp_M_real_V_0_4_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="698" class="1004" name="temp_M_real_V_0_4_phi_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="0"/>
<pin id="700" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="701" dir="0" index="2" bw="32" slack="0"/>
<pin id="702" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="703" dir="0" index="4" bw="32" slack="0"/>
<pin id="704" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="705" dir="0" index="6" bw="32" slack="0"/>
<pin id="706" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="707" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_real_V_0_4/3 "/>
</bind>
</comp>

<comp id="712" class="1005" name="temp_M_imag_V_3_4_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="716" class="1004" name="temp_M_imag_V_3_4_phi_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="719" dir="0" index="2" bw="32" slack="0"/>
<pin id="720" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="721" dir="0" index="4" bw="32" slack="0"/>
<pin id="722" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="723" dir="0" index="6" bw="32" slack="0"/>
<pin id="724" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="725" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_3_4/3 "/>
</bind>
</comp>

<comp id="730" class="1005" name="temp_M_imag_V_2_4_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="734" class="1004" name="temp_M_imag_V_2_4_phi_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="737" dir="0" index="2" bw="32" slack="0"/>
<pin id="738" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="739" dir="0" index="4" bw="32" slack="0"/>
<pin id="740" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="741" dir="0" index="6" bw="32" slack="0"/>
<pin id="742" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="743" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_2_4/3 "/>
</bind>
</comp>

<comp id="748" class="1005" name="temp_M_imag_V_1_4_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="1"/>
<pin id="750" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="752" class="1004" name="temp_M_imag_V_1_4_phi_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="755" dir="0" index="2" bw="32" slack="0"/>
<pin id="756" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="757" dir="0" index="4" bw="32" slack="0"/>
<pin id="758" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="759" dir="0" index="6" bw="32" slack="0"/>
<pin id="760" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="761" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_1_4/3 "/>
</bind>
</comp>

<comp id="766" class="1005" name="temp_M_imag_V_0_4_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="1"/>
<pin id="768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="770" class="1004" name="temp_M_imag_V_0_4_phi_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="773" dir="0" index="2" bw="32" slack="0"/>
<pin id="774" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="775" dir="0" index="4" bw="32" slack="0"/>
<pin id="776" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="777" dir="0" index="6" bw="32" slack="0"/>
<pin id="778" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="779" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_M_imag_V_0_4/3 "/>
</bind>
</comp>

<comp id="784" class="1004" name="temp_M_real_V_0_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="64" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_real_V_0/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="temp_M_imag_V_0_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="64" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_imag_V_0/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="r_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="2" slack="0"/>
<pin id="794" dir="0" index="1" bw="1" slack="0"/>
<pin id="795" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="temp_M_real_V_0_7_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_real_V_0_7/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="temp_M_imag_V_0_7_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_imag_V_0_7/2 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln171_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="2" slack="0"/>
<pin id="808" dir="0" index="1" bw="1" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln171/2 "/>
</bind>
</comp>

<comp id="812" class="1004" name="temp_M_imag_V_3_load_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_load/3 "/>
</bind>
</comp>

<comp id="818" class="1004" name="temp_M_imag_V_3_15_load_load_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="2"/>
<pin id="820" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_15_load/3 "/>
</bind>
</comp>

<comp id="824" class="1004" name="temp_M_imag_V_3_16_load_load_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="2"/>
<pin id="826" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_16_load/3 "/>
</bind>
</comp>

<comp id="830" class="1004" name="temp_M_imag_V_3_17_load_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="2"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_imag_V_3_17_load/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="temp_M_real_V_3_load_load_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="2"/>
<pin id="838" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_load/3 "/>
</bind>
</comp>

<comp id="842" class="1004" name="temp_M_real_V_3_15_load_load_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_15_load/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="temp_M_real_V_3_16_load_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="2"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_16_load/3 "/>
</bind>
</comp>

<comp id="854" class="1004" name="temp_M_real_V_3_17_load_load_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="2"/>
<pin id="856" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_M_real_V_3_17_load/3 "/>
</bind>
</comp>

<comp id="860" class="1004" name="xor_ln184_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="2" slack="1"/>
<pin id="862" dir="0" index="1" bw="2" slack="0"/>
<pin id="863" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln184/3 "/>
</bind>
</comp>

<comp id="866" class="1004" name="temp_M_real_V_0_8_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="64" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_real_V_0_8/3 "/>
</bind>
</comp>

<comp id="874" class="1004" name="temp_M_imag_V_0_8_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="0"/>
<pin id="876" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_imag_V_0_8/3 "/>
</bind>
</comp>

<comp id="882" class="1004" name="temp_M_real_V_0_9_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="64" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_real_V_0_9/3 "/>
</bind>
</comp>

<comp id="890" class="1004" name="temp_M_imag_V_0_9_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="temp_M_imag_V_0_9/3 "/>
</bind>
</comp>

<comp id="898" class="1004" name="store_ln171_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="2"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="903" class="1004" name="store_ln171_store_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="0" index="1" bw="32" slack="2"/>
<pin id="906" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="908" class="1004" name="store_ln171_store_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="32" slack="0"/>
<pin id="910" dir="0" index="1" bw="32" slack="2"/>
<pin id="911" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="913" class="1004" name="store_ln171_store_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="0" index="1" bw="32" slack="2"/>
<pin id="916" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="918" class="1004" name="store_ln171_store_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="2"/>
<pin id="921" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="923" class="1004" name="store_ln171_store_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="32" slack="0"/>
<pin id="925" dir="0" index="1" bw="32" slack="2"/>
<pin id="926" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="928" class="1004" name="store_ln171_store_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="0" index="1" bw="32" slack="2"/>
<pin id="931" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="933" class="1004" name="store_ln171_store_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="2"/>
<pin id="936" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln171/3 "/>
</bind>
</comp>

<comp id="938" class="1004" name="zext_ln171_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="2" slack="2"/>
<pin id="940" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/4 "/>
</bind>
</comp>

<comp id="950" class="1004" name="return_ln191_fu_950">
<pin_list>
<pin id="951" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln191/4 "/>
</bind>
</comp>

<comp id="952" class="1005" name="temp_M_imag_V_3_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="2"/>
<pin id="954" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3 "/>
</bind>
</comp>

<comp id="958" class="1005" name="temp_M_imag_V_3_15_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="2"/>
<pin id="960" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_15 "/>
</bind>
</comp>

<comp id="964" class="1005" name="temp_M_imag_V_3_16_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="2"/>
<pin id="966" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_16 "/>
</bind>
</comp>

<comp id="970" class="1005" name="temp_M_imag_V_3_17_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="32" slack="2"/>
<pin id="972" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_3_17 "/>
</bind>
</comp>

<comp id="976" class="1005" name="temp_M_real_V_3_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="32" slack="2"/>
<pin id="978" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3 "/>
</bind>
</comp>

<comp id="982" class="1005" name="temp_M_real_V_3_15_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="2"/>
<pin id="984" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_15 "/>
</bind>
</comp>

<comp id="988" class="1005" name="temp_M_real_V_3_16_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="32" slack="2"/>
<pin id="990" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_16 "/>
</bind>
</comp>

<comp id="994" class="1005" name="temp_M_real_V_3_17_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="32" slack="2"/>
<pin id="996" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="temp_M_real_V_3_17 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="temp_M_real_V_0_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="temp_M_imag_V_0_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="1"/>
<pin id="1010" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="r_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="2" slack="0"/>
<pin id="1018" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1021" class="1005" name="temp_M_real_V_0_7_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="1"/>
<pin id="1023" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_real_V_0_7 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="temp_M_imag_V_0_7_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="1"/>
<pin id="1031" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_M_imag_V_0_7 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="icmp_ln171_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="1" slack="1"/>
<pin id="1039" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln171 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="xor_ln184_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="2" slack="1"/>
<pin id="1043" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="xor_ln184 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="127"><net_src comp="60" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="60" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="143"><net_src comp="60" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="80" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="80" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="146" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="153" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="80" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="80" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="179" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="80" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="28" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="80" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="198" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="205" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="80" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="80" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="224" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="249"><net_src comp="231" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="262"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="48" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="254" pin=4"/></net>

<net id="268"><net_src comp="50" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="277"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="279"><net_src comp="269" pin="6"/><net_sink comp="265" pin=0"/></net>

<net id="397"><net_src comp="283" pin="8"/><net_sink comp="387" pin=2"/></net>

<net id="398"><net_src comp="283" pin="8"/><net_sink comp="387" pin=4"/></net>

<net id="399"><net_src comp="283" pin="8"/><net_sink comp="387" pin=6"/></net>

<net id="413"><net_src comp="296" pin="8"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="296" pin="8"/><net_sink comp="403" pin=4"/></net>

<net id="415"><net_src comp="296" pin="8"/><net_sink comp="403" pin=6"/></net>

<net id="429"><net_src comp="309" pin="8"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="309" pin="8"/><net_sink comp="419" pin=2"/></net>

<net id="431"><net_src comp="309" pin="8"/><net_sink comp="419" pin=6"/></net>

<net id="445"><net_src comp="322" pin="8"/><net_sink comp="435" pin=0"/></net>

<net id="446"><net_src comp="322" pin="8"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="322" pin="8"/><net_sink comp="435" pin=4"/></net>

<net id="461"><net_src comp="335" pin="8"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="335" pin="8"/><net_sink comp="451" pin=4"/></net>

<net id="463"><net_src comp="335" pin="8"/><net_sink comp="451" pin=6"/></net>

<net id="477"><net_src comp="348" pin="8"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="348" pin="8"/><net_sink comp="467" pin=4"/></net>

<net id="479"><net_src comp="348" pin="8"/><net_sink comp="467" pin=6"/></net>

<net id="493"><net_src comp="361" pin="8"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="361" pin="8"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="361" pin="8"/><net_sink comp="483" pin=6"/></net>

<net id="509"><net_src comp="374" pin="8"/><net_sink comp="499" pin=0"/></net>

<net id="510"><net_src comp="374" pin="8"/><net_sink comp="499" pin=2"/></net>

<net id="511"><net_src comp="374" pin="8"/><net_sink comp="499" pin=4"/></net>

<net id="525"><net_src comp="387" pin="8"/><net_sink comp="515" pin=2"/></net>

<net id="526"><net_src comp="387" pin="8"/><net_sink comp="515" pin=4"/></net>

<net id="527"><net_src comp="387" pin="8"/><net_sink comp="515" pin=6"/></net>

<net id="541"><net_src comp="403" pin="8"/><net_sink comp="531" pin=0"/></net>

<net id="542"><net_src comp="403" pin="8"/><net_sink comp="531" pin=4"/></net>

<net id="543"><net_src comp="403" pin="8"/><net_sink comp="531" pin=6"/></net>

<net id="557"><net_src comp="419" pin="8"/><net_sink comp="547" pin=0"/></net>

<net id="558"><net_src comp="419" pin="8"/><net_sink comp="547" pin=2"/></net>

<net id="559"><net_src comp="419" pin="8"/><net_sink comp="547" pin=6"/></net>

<net id="573"><net_src comp="435" pin="8"/><net_sink comp="563" pin=0"/></net>

<net id="574"><net_src comp="435" pin="8"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="435" pin="8"/><net_sink comp="563" pin=4"/></net>

<net id="589"><net_src comp="451" pin="8"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="451" pin="8"/><net_sink comp="579" pin=4"/></net>

<net id="591"><net_src comp="451" pin="8"/><net_sink comp="579" pin=6"/></net>

<net id="605"><net_src comp="467" pin="8"/><net_sink comp="595" pin=0"/></net>

<net id="606"><net_src comp="467" pin="8"/><net_sink comp="595" pin=4"/></net>

<net id="607"><net_src comp="467" pin="8"/><net_sink comp="595" pin=6"/></net>

<net id="621"><net_src comp="483" pin="8"/><net_sink comp="611" pin=0"/></net>

<net id="622"><net_src comp="483" pin="8"/><net_sink comp="611" pin=2"/></net>

<net id="623"><net_src comp="483" pin="8"/><net_sink comp="611" pin=6"/></net>

<net id="637"><net_src comp="499" pin="8"/><net_sink comp="627" pin=0"/></net>

<net id="638"><net_src comp="499" pin="8"/><net_sink comp="627" pin=2"/></net>

<net id="639"><net_src comp="499" pin="8"/><net_sink comp="627" pin=4"/></net>

<net id="643"><net_src comp="640" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="654"><net_src comp="515" pin="8"/><net_sink comp="644" pin=2"/></net>

<net id="655"><net_src comp="515" pin="8"/><net_sink comp="644" pin=4"/></net>

<net id="656"><net_src comp="515" pin="8"/><net_sink comp="644" pin=6"/></net>

<net id="657"><net_src comp="644" pin="8"/><net_sink comp="640" pin=0"/></net>

<net id="661"><net_src comp="658" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="672"><net_src comp="531" pin="8"/><net_sink comp="662" pin=0"/></net>

<net id="673"><net_src comp="531" pin="8"/><net_sink comp="662" pin=4"/></net>

<net id="674"><net_src comp="531" pin="8"/><net_sink comp="662" pin=6"/></net>

<net id="675"><net_src comp="662" pin="8"/><net_sink comp="658" pin=0"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="690"><net_src comp="547" pin="8"/><net_sink comp="680" pin=0"/></net>

<net id="691"><net_src comp="547" pin="8"/><net_sink comp="680" pin=2"/></net>

<net id="692"><net_src comp="547" pin="8"/><net_sink comp="680" pin=6"/></net>

<net id="693"><net_src comp="680" pin="8"/><net_sink comp="676" pin=0"/></net>

<net id="697"><net_src comp="694" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="708"><net_src comp="563" pin="8"/><net_sink comp="698" pin=0"/></net>

<net id="709"><net_src comp="563" pin="8"/><net_sink comp="698" pin=2"/></net>

<net id="710"><net_src comp="563" pin="8"/><net_sink comp="698" pin=4"/></net>

<net id="711"><net_src comp="698" pin="8"/><net_sink comp="694" pin=0"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="726"><net_src comp="579" pin="8"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="579" pin="8"/><net_sink comp="716" pin=4"/></net>

<net id="728"><net_src comp="579" pin="8"/><net_sink comp="716" pin=6"/></net>

<net id="729"><net_src comp="716" pin="8"/><net_sink comp="712" pin=0"/></net>

<net id="733"><net_src comp="730" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="744"><net_src comp="595" pin="8"/><net_sink comp="734" pin=0"/></net>

<net id="745"><net_src comp="595" pin="8"/><net_sink comp="734" pin=4"/></net>

<net id="746"><net_src comp="595" pin="8"/><net_sink comp="734" pin=6"/></net>

<net id="747"><net_src comp="734" pin="8"/><net_sink comp="730" pin=0"/></net>

<net id="751"><net_src comp="748" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="762"><net_src comp="611" pin="8"/><net_sink comp="752" pin=0"/></net>

<net id="763"><net_src comp="611" pin="8"/><net_sink comp="752" pin=2"/></net>

<net id="764"><net_src comp="611" pin="8"/><net_sink comp="752" pin=6"/></net>

<net id="765"><net_src comp="752" pin="8"/><net_sink comp="748" pin=0"/></net>

<net id="769"><net_src comp="766" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="780"><net_src comp="627" pin="8"/><net_sink comp="770" pin=0"/></net>

<net id="781"><net_src comp="627" pin="8"/><net_sink comp="770" pin=2"/></net>

<net id="782"><net_src comp="627" pin="8"/><net_sink comp="770" pin=4"/></net>

<net id="783"><net_src comp="770" pin="8"/><net_sink comp="766" pin=0"/></net>

<net id="787"><net_src comp="114" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="114" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="269" pin="6"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="122" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="122" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="269" pin="6"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="64" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="812" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="335" pin=4"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="335" pin=6"/></net>

<net id="821"><net_src comp="818" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="348" pin=4"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="348" pin=6"/></net>

<net id="827"><net_src comp="824" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="829"><net_src comp="824" pin="1"/><net_sink comp="361" pin=6"/></net>

<net id="833"><net_src comp="830" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="374" pin=4"/></net>

<net id="839"><net_src comp="836" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="283" pin=4"/></net>

<net id="841"><net_src comp="836" pin="1"/><net_sink comp="283" pin=6"/></net>

<net id="845"><net_src comp="842" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="296" pin=4"/></net>

<net id="847"><net_src comp="842" pin="1"/><net_sink comp="296" pin=6"/></net>

<net id="851"><net_src comp="848" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="853"><net_src comp="848" pin="1"/><net_sink comp="309" pin=6"/></net>

<net id="857"><net_src comp="854" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="859"><net_src comp="854" pin="1"/><net_sink comp="322" pin=4"/></net>

<net id="864"><net_src comp="265" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="78" pin="0"/><net_sink comp="860" pin=1"/></net>

<net id="869"><net_src comp="130" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="871"><net_src comp="866" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="872"><net_src comp="866" pin="1"/><net_sink comp="547" pin=4"/></net>

<net id="873"><net_src comp="866" pin="1"/><net_sink comp="563" pin=6"/></net>

<net id="877"><net_src comp="130" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="879"><net_src comp="874" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="880"><net_src comp="874" pin="1"/><net_sink comp="611" pin=4"/></net>

<net id="881"><net_src comp="874" pin="1"/><net_sink comp="627" pin=6"/></net>

<net id="885"><net_src comp="138" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="680" pin=4"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="698" pin=6"/></net>

<net id="893"><net_src comp="138" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="734" pin=2"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="752" pin=4"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="770" pin=6"/></net>

<net id="902"><net_src comp="698" pin="8"/><net_sink comp="898" pin=0"/></net>

<net id="907"><net_src comp="680" pin="8"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="662" pin="8"/><net_sink comp="908" pin=0"/></net>

<net id="917"><net_src comp="644" pin="8"/><net_sink comp="913" pin=0"/></net>

<net id="922"><net_src comp="770" pin="8"/><net_sink comp="918" pin=0"/></net>

<net id="927"><net_src comp="752" pin="8"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="734" pin="8"/><net_sink comp="928" pin=0"/></net>

<net id="937"><net_src comp="716" pin="8"/><net_sink comp="933" pin=0"/></net>

<net id="941"><net_src comp="265" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="943"><net_src comp="938" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="944"><net_src comp="938" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="945"><net_src comp="938" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="946"><net_src comp="938" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="947"><net_src comp="938" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="948"><net_src comp="938" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="949"><net_src comp="938" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="955"><net_src comp="82" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="961"><net_src comp="86" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="967"><net_src comp="90" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="923" pin=1"/></net>

<net id="973"><net_src comp="94" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="975"><net_src comp="970" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="979"><net_src comp="98" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="836" pin=0"/></net>

<net id="981"><net_src comp="976" pin="1"/><net_sink comp="913" pin=1"/></net>

<net id="985"><net_src comp="102" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="991"><net_src comp="106" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="997"><net_src comp="110" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="1003"><net_src comp="784" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="1006"><net_src comp="1000" pin="1"/><net_sink comp="309" pin=4"/></net>

<net id="1007"><net_src comp="1000" pin="1"/><net_sink comp="322" pin=6"/></net>

<net id="1011"><net_src comp="788" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="1013"><net_src comp="1008" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="1014"><net_src comp="1008" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="1015"><net_src comp="1008" pin="1"/><net_sink comp="374" pin=6"/></net>

<net id="1019"><net_src comp="792" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1024"><net_src comp="798" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1026"><net_src comp="1021" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1028"><net_src comp="1021" pin="1"/><net_sink comp="435" pin=6"/></net>

<net id="1032"><net_src comp="802" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="483" pin=4"/></net>

<net id="1036"><net_src comp="1029" pin="1"/><net_sink comp="499" pin=6"/></net>

<net id="1040"><net_src comp="806" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1044"><net_src comp="860" pin="2"/><net_sink comp="1041" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_digitReseversedOutputBuff_M_real | {4 }
	Port: p_digitReseversedOutputBuff_M_real7 | {4 }
	Port: p_digitReseversedOutputBuff_M_real8 | {4 }
	Port: p_digitReseversedOutputBuff_M_real9 | {4 }
	Port: p_digitReseversedOutputBuff_M_imag | {4 }
	Port: p_digitReseversedOutputBuff_M_imag10 | {4 }
	Port: p_digitReseversedOutputBuff_M_imag11 | {4 }
	Port: p_digitReseversedOutputBuff_M_imag12 | {4 }
 - Input state : 
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_0_0_0_0 | {2 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_0_0_0_01 | {2 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_0_0_0_02 | {3 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_0_0_0_03 | {3 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_1_0_0_0 | {2 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_1_0_0_04 | {2 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_1_0_0_05 | {3 }
	Port: cacheDataDR<16, 4, ap_fixed<32, 18, 5, 3, 0>, ap_fixed<32, 18, 5, 3, 0> > : p_inData_0_1_0_0_06 | {3 }
  - Chain level:
	State 1
	State 2
		br_ln0 : 1
		r : 1
		icmp_ln171 : 1
		br_ln171 : 2
	State 3
		temp_M_real_V_3_1 : 1
		temp_M_real_V_2_1 : 1
		temp_M_real_V_1_1 : 1
		temp_M_real_V_0_1 : 1
		temp_M_imag_V_3_1 : 1
		temp_M_imag_V_2_1 : 1
		temp_M_imag_V_1_1 : 1
		temp_M_imag_V_0_1 : 1
		temp_M_real_V_3_2 : 2
		temp_M_real_V_2_2 : 2
		temp_M_real_V_1_2 : 2
		temp_M_real_V_0_2 : 2
		temp_M_imag_V_3_2 : 2
		temp_M_imag_V_2_2 : 2
		temp_M_imag_V_1_2 : 2
		temp_M_imag_V_0_2 : 2
		temp_M_real_V_3_3 : 3
		temp_M_real_V_2_3 : 3
		temp_M_real_V_1_3 : 3
		temp_M_real_V_0_3 : 3
		temp_M_imag_V_3_3 : 3
		temp_M_imag_V_2_3 : 3
		temp_M_imag_V_1_3 : 3
		temp_M_imag_V_0_3 : 3
		temp_M_real_V_3_4 : 4
		temp_M_real_V_2_4 : 4
		temp_M_real_V_1_4 : 4
		temp_M_real_V_0_4 : 4
		temp_M_imag_V_3_4 : 4
		temp_M_imag_V_2_4 : 4
		temp_M_imag_V_1_4 : 4
		temp_M_imag_V_0_4 : 4
		store_ln171 : 5
		store_ln171 : 5
		store_ln171 : 5
		store_ln171 : 5
		store_ln171 : 5
		store_ln171 : 5
		store_ln171 : 5
		store_ln171 : 5
	State 4
		p_digitReseversedOutputBuff_M_real_addr : 1
		p_digitReseversedOutputBuff_M_imag_addr : 1
		store_ln188 : 2
		store_ln188 : 2
		p_digitReseversedOutputBuff_M_real7_addr : 1
		p_digitReseversedOutputBuff_M_imag10_addr : 1
		store_ln188 : 2
		store_ln188 : 2
		p_digitReseversedOutputBuff_M_real8_addr : 1
		p_digitReseversedOutputBuff_M_imag11_addr : 1
		store_ln188 : 2
		store_ln188 : 2
		p_digitReseversedOutputBuff_M_real9_addr : 1
		p_digitReseversedOutputBuff_M_imag12_addr : 1
		store_ln188 : 2
		store_ln188 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |         r_fu_792         |    0    |    9    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln171_fu_806    |    0    |    8    |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln184_fu_860     |    0    |    2    |
|----------|--------------------------|---------|---------|
|          |   empty_390_read_fu_114  |    0    |    0    |
|   read   |   empty_391_read_fu_122  |    0    |    0    |
|          |   empty_392_read_fu_130  |    0    |    0    |
|          |   empty_393_read_fu_138  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |  temp_M_real_V_0_fu_784  |    0    |    0    |
|          |  temp_M_imag_V_0_fu_788  |    0    |    0    |
|          | temp_M_real_V_0_7_fu_798 |    0    |    0    |
|extractvalue| temp_M_imag_V_0_7_fu_802 |    0    |    0    |
|          | temp_M_real_V_0_8_fu_866 |    0    |    0    |
|          | temp_M_imag_V_0_8_fu_874 |    0    |    0    |
|          | temp_M_real_V_0_9_fu_882 |    0    |    0    |
|          | temp_M_imag_V_0_9_fu_890 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln171_fu_938    |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln191_fu_950   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    19   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      do_init_reg_250     |    1   |
|    icmp_ln171_reg_1037   |    1   |
|        r53_reg_265       |    2   |
|        r_reg_1016        |    2   |
| temp_M_imag_V_0_1_reg_371|   32   |
| temp_M_imag_V_0_2_reg_496|   32   |
| temp_M_imag_V_0_3_reg_624|   32   |
| temp_M_imag_V_0_4_reg_766|   32   |
|temp_M_imag_V_0_7_reg_1029|   32   |
| temp_M_imag_V_0_reg_1008 |   32   |
| temp_M_imag_V_1_1_reg_358|   32   |
| temp_M_imag_V_1_2_reg_480|   32   |
| temp_M_imag_V_1_3_reg_608|   32   |
| temp_M_imag_V_1_4_reg_748|   32   |
| temp_M_imag_V_2_1_reg_345|   32   |
| temp_M_imag_V_2_2_reg_464|   32   |
| temp_M_imag_V_2_3_reg_592|   32   |
| temp_M_imag_V_2_4_reg_730|   32   |
|temp_M_imag_V_3_15_reg_958|   32   |
|temp_M_imag_V_3_16_reg_964|   32   |
|temp_M_imag_V_3_17_reg_970|   32   |
| temp_M_imag_V_3_1_reg_332|   32   |
| temp_M_imag_V_3_2_reg_448|   32   |
| temp_M_imag_V_3_3_reg_576|   32   |
| temp_M_imag_V_3_4_reg_712|   32   |
|  temp_M_imag_V_3_reg_952 |   32   |
| temp_M_real_V_0_1_reg_319|   32   |
| temp_M_real_V_0_2_reg_432|   32   |
| temp_M_real_V_0_3_reg_560|   32   |
| temp_M_real_V_0_4_reg_694|   32   |
|temp_M_real_V_0_7_reg_1021|   32   |
| temp_M_real_V_0_reg_1000 |   32   |
| temp_M_real_V_1_1_reg_306|   32   |
| temp_M_real_V_1_2_reg_416|   32   |
| temp_M_real_V_1_3_reg_544|   32   |
| temp_M_real_V_1_4_reg_676|   32   |
| temp_M_real_V_2_1_reg_293|   32   |
| temp_M_real_V_2_2_reg_400|   32   |
| temp_M_real_V_2_3_reg_528|   32   |
| temp_M_real_V_2_4_reg_658|   32   |
|temp_M_real_V_3_15_reg_982|   32   |
|temp_M_real_V_3_16_reg_988|   32   |
|temp_M_real_V_3_17_reg_994|   32   |
| temp_M_real_V_3_1_reg_280|   32   |
| temp_M_real_V_3_2_reg_384|   32   |
| temp_M_real_V_3_3_reg_512|   32   |
| temp_M_real_V_3_4_reg_640|   32   |
|  temp_M_real_V_3_reg_976 |   32   |
|    xor_ln184_reg_1041    |    2   |
+--------------------------+--------+
|           Total          |  1416  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| r53_reg_265 |  p0  |   2  |   2  |    4   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |    4   ||  0.387  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   19   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |  1416  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1416  |   28   |
+-----------+--------+--------+--------+
