

================================================================
== Vitis HLS Report for 'luDecomposition'
================================================================
* Date:           Fri Oct 17 17:43:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        LU_inversion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 42
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%U_324_loc = alloca i64 1"   --->   Operation 43 'alloca' 'U_324_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%U_323_loc = alloca i64 1"   --->   Operation 44 'alloca' 'U_323_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%U_322_loc = alloca i64 1"   --->   Operation 45 'alloca' 'U_322_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%U_221_loc = alloca i64 1"   --->   Operation 46 'alloca' 'U_221_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%U_220_loc = alloca i64 1"   --->   Operation 47 'alloca' 'U_220_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%U_219_loc = alloca i64 1"   --->   Operation 48 'alloca' 'U_219_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%U_118_loc = alloca i64 1"   --->   Operation 49 'alloca' 'U_118_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%U_117_loc = alloca i64 1"   --->   Operation 50 'alloca' 'U_117_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%U_116_loc = alloca i64 1"   --->   Operation 51 'alloca' 'U_116_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%U_015_loc = alloca i64 1"   --->   Operation 52 'alloca' 'U_015_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%U_014_loc = alloca i64 1"   --->   Operation 53 'alloca' 'U_014_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%U_013_loc = alloca i64 1"   --->   Operation 54 'alloca' 'U_013_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%L_312_loc = alloca i64 1"   --->   Operation 55 'alloca' 'L_312_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%L_311_loc = alloca i64 1"   --->   Operation 56 'alloca' 'L_311_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%L_310_loc = alloca i64 1"   --->   Operation 57 'alloca' 'L_310_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%L_3_loc = alloca i64 1"   --->   Operation 58 'alloca' 'L_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%L_29_loc = alloca i64 1"   --->   Operation 59 'alloca' 'L_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%L_28_loc = alloca i64 1"   --->   Operation 60 'alloca' 'L_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%L_27_loc = alloca i64 1"   --->   Operation 61 'alloca' 'L_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%L_2_loc = alloca i64 1"   --->   Operation 62 'alloca' 'L_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%L_16_loc = alloca i64 1"   --->   Operation 63 'alloca' 'L_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%L_15_loc = alloca i64 1"   --->   Operation 64 'alloca' 'L_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%L_14_loc = alloca i64 1"   --->   Operation 65 'alloca' 'L_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%L_1_loc = alloca i64 1"   --->   Operation 66 'alloca' 'L_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%U_3_loc = alloca i64 1"   --->   Operation 67 'alloca' 'U_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%U_2_loc = alloca i64 1"   --->   Operation 68 'alloca' 'U_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%U_1_loc = alloca i64 1"   --->   Operation 69 'alloca' 'U_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%U_0_loc = alloca i64 1"   --->   Operation 70 'alloca' 'U_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%L_03_loc = alloca i64 1"   --->   Operation 71 'alloca' 'L_03_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%L_02_loc = alloca i64 1"   --->   Operation 72 'alloca' 'L_02_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%L_01_loc = alloca i64 1"   --->   Operation 73 'alloca' 'L_01_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%L_0_loc = alloca i64 1"   --->   Operation 74 'alloca' 'L_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [20/20] (0.00ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 75 'call' 'call_ret5' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 1, i32 %L_0_loc" [LU.cpp:100]   --->   Operation 76 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 77 [19/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 77 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.07>
ST_3 : Operation 78 [18/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 78 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 6.07>
ST_4 : Operation 79 [17/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 79 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.07>
ST_5 : Operation 80 [16/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 80 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.07>
ST_6 : Operation 81 [15/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 81 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 6.07>
ST_7 : Operation 82 [14/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 82 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 83 [13/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 83 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 6.07>
ST_9 : Operation 84 [12/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 84 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 6.07>
ST_10 : Operation 85 [11/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 85 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 6.07>
ST_11 : Operation 86 [10/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 86 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 6.07>
ST_12 : Operation 87 [9/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 87 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 6.07>
ST_13 : Operation 88 [8/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 88 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 6.07>
ST_14 : Operation 89 [7/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 89 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 6.07>
ST_15 : Operation 90 [6/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 90 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 6.07>
ST_16 : Operation 91 [5/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 91 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 6.07>
ST_17 : Operation 92 [4/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 92 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.07>
ST_18 : Operation 93 [3/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 93 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 6.07>
ST_19 : Operation 94 [2/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 94 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 6.07>
ST_20 : Operation 95 [1/20] (6.07ns)   --->   "%call_ret5 = call i224 @base_iteration, i32 %A" [LU.cpp:100]   --->   Operation 95 'call' 'call_ret5' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 96 [1/1] (0.00ns)   --->   "%newret = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 96 'extractvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 97 [1/1] (0.00ns)   --->   "%newret1 = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 97 'extractvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 98 [1/1] (0.00ns)   --->   "%newret2 = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 98 'extractvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 99 [1/1] (0.00ns)   --->   "%newret3 = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 99 'extractvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 100 [1/1] (0.00ns)   --->   "%newret4 = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 100 'extractvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 101 [1/1] (0.00ns)   --->   "%newret5 = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 101 'extractvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%newret6 = extractvalue i224 %call_ret5" [LU.cpp:100]   --->   Operation 102 'extractvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret, i32 %L_01_loc" [LU.cpp:100]   --->   Operation 103 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret1, i32 %L_02_loc" [LU.cpp:100]   --->   Operation 104 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret2, i32 %L_03_loc" [LU.cpp:100]   --->   Operation 105 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret3, i32 %U_0_loc" [LU.cpp:100]   --->   Operation 106 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret4, i32 %U_1_loc" [LU.cpp:100]   --->   Operation 107 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret5, i32 %U_2_loc" [LU.cpp:100]   --->   Operation 108 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%store_ln100 = store i32 %newret6, i32 %U_3_loc" [LU.cpp:100]   --->   Operation 109 'store' 'store_ln100' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.15>
ST_21 : Operation 110 [2/2] (3.15ns)   --->   "%call_ret = call i128 @find_and_swap_pivot, i32 %A, i32 0, i32 0, i32 1, i32 1, i32 2, i32 2, i32 3, i32 3, i2 1" [LU.cpp:105]   --->   Operation 110 'call' 'call_ret' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 4.26>
ST_22 : Operation 111 [1/2] (4.26ns)   --->   "%call_ret = call i128 @find_and_swap_pivot, i32 %A, i32 0, i32 0, i32 1, i32 1, i32 2, i32 2, i32 3, i32 3, i2 1" [LU.cpp:105]   --->   Operation 111 'call' 'call_ret' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 112 [1/1] (0.00ns)   --->   "%P_assign_5 = extractvalue i128 %call_ret" [LU.cpp:105]   --->   Operation 112 'extractvalue' 'P_assign_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 113 [1/1] (0.00ns)   --->   "%P12_assign_5 = extractvalue i128 %call_ret" [LU.cpp:105]   --->   Operation 113 'extractvalue' 'P12_assign_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 114 [1/1] (0.00ns)   --->   "%P2_assign_5 = extractvalue i128 %call_ret" [LU.cpp:105]   --->   Operation 114 'extractvalue' 'P2_assign_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 115 [1/1] (0.00ns)   --->   "%P3_assign_5 = extractvalue i128 %call_ret" [LU.cpp:105]   --->   Operation 115 'extractvalue' 'P3_assign_5' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 1.82>
ST_23 : Operation 116 [2/2] (1.82ns)   --->   "%call_ln106 = call void @process_U_row, i32 %A, i32 %newret, i32 %newret1, i32 %newret2, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %U_0_loc, i32 %U_013_loc, i32 %U_014_loc, i32 %U_015_loc, i32 %U_1_loc, i32 %U_116_loc, i32 %U_117_loc, i32 %U_118_loc, i32 %U_2_loc, i32 %U_219_loc, i32 %U_220_loc, i32 %U_221_loc, i32 %U_3_loc, i32 %U_322_loc, i32 %U_323_loc, i32 %U_324_loc, i2 1" [LU.cpp:106]   --->   Operation 116 'call' 'call_ln106' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 117 [1/2] (7.25ns)   --->   "%call_ln106 = call void @process_U_row, i32 %A, i32 %newret, i32 %newret1, i32 %newret2, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %U_0_loc, i32 %U_013_loc, i32 %U_014_loc, i32 %U_015_loc, i32 %U_1_loc, i32 %U_116_loc, i32 %U_117_loc, i32 %U_118_loc, i32 %U_2_loc, i32 %U_219_loc, i32 %U_220_loc, i32 %U_221_loc, i32 %U_3_loc, i32 %U_322_loc, i32 %U_323_loc, i32 %U_324_loc, i2 1" [LU.cpp:106]   --->   Operation 117 'call' 'call_ln106' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 3.53>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%U_1_loc_load = load i32 %U_1_loc" [LU.cpp:107]   --->   Operation 118 'load' 'U_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%U_116_loc_load = load i32 %U_116_loc" [LU.cpp:107]   --->   Operation 119 'load' 'U_116_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%U_117_loc_load = load i32 %U_117_loc" [LU.cpp:107]   --->   Operation 120 'load' 'U_117_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%U_118_loc_load = load i32 %U_118_loc" [LU.cpp:107]   --->   Operation 121 'load' 'U_118_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%U_2_loc_load = load i32 %U_2_loc" [LU.cpp:107]   --->   Operation 122 'load' 'U_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (0.00ns)   --->   "%U_219_loc_load = load i32 %U_219_loc" [LU.cpp:107]   --->   Operation 123 'load' 'U_219_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "%U_220_loc_load = load i32 %U_220_loc" [LU.cpp:107]   --->   Operation 124 'load' 'U_220_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%U_221_loc_load = load i32 %U_221_loc" [LU.cpp:107]   --->   Operation 125 'load' 'U_221_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.00ns)   --->   "%U_3_loc_load = load i32 %U_3_loc" [LU.cpp:107]   --->   Operation 126 'load' 'U_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%U_322_loc_load = load i32 %U_322_loc" [LU.cpp:107]   --->   Operation 127 'load' 'U_322_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%U_323_loc_load = load i32 %U_323_loc" [LU.cpp:107]   --->   Operation 128 'load' 'U_323_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%U_324_loc_load = load i32 %U_324_loc" [LU.cpp:107]   --->   Operation 129 'load' 'U_324_loc_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [2/2] (3.53ns)   --->   "%call_ln107 = call void @process_L_column, i32 %A, i32 %L_0_loc, i32 %L_01_loc, i32 %L_02_loc, i32 %L_03_loc, i32 %L_1_loc, i32 %L_14_loc, i32 %L_15_loc, i32 %L_16_loc, i32 %L_2_loc, i32 %L_27_loc, i32 %L_28_loc, i32 %L_29_loc, i32 %L_3_loc, i32 %L_310_loc, i32 %L_311_loc, i32 %L_312_loc, i32 %U_1_loc_load, i32 %U_116_loc_load, i32 %U_117_loc_load, i32 %U_118_loc_load, i32 %U_2_loc_load, i32 %U_219_loc_load, i32 %U_220_loc_load, i32 %U_221_loc_load, i32 %U_3_loc_load, i32 %U_322_loc_load, i32 %U_323_loc_load, i32 %U_324_loc_load, i2 1" [LU.cpp:107]   --->   Operation 130 'call' 'call_ln107' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 131 [1/2] (6.07ns)   --->   "%call_ln107 = call void @process_L_column, i32 %A, i32 %L_0_loc, i32 %L_01_loc, i32 %L_02_loc, i32 %L_03_loc, i32 %L_1_loc, i32 %L_14_loc, i32 %L_15_loc, i32 %L_16_loc, i32 %L_2_loc, i32 %L_27_loc, i32 %L_28_loc, i32 %L_29_loc, i32 %L_3_loc, i32 %L_310_loc, i32 %L_311_loc, i32 %L_312_loc, i32 %U_1_loc_load, i32 %U_116_loc_load, i32 %U_117_loc_load, i32 %U_118_loc_load, i32 %U_2_loc_load, i32 %U_219_loc_load, i32 %U_220_loc_load, i32 %U_221_loc_load, i32 %U_3_loc_load, i32 %U_322_loc_load, i32 %U_323_loc_load, i32 %U_324_loc_load, i2 1" [LU.cpp:107]   --->   Operation 131 'call' 'call_ln107' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 3.15>
ST_27 : Operation 132 [2/2] (3.15ns)   --->   "%call_ret1 = call i128 @find_and_swap_pivot, i32 %A, i32 %P_assign_5, i32 %P_assign_5, i32 %P12_assign_5, i32 %P12_assign_5, i32 %P2_assign_5, i32 %P2_assign_5, i32 %P3_assign_5, i32 %P3_assign_5, i2 2" [LU.cpp:105]   --->   Operation 132 'call' 'call_ret1' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 4.26>
ST_28 : Operation 133 [1/2] (4.26ns)   --->   "%call_ret1 = call i128 @find_and_swap_pivot, i32 %A, i32 %P_assign_5, i32 %P_assign_5, i32 %P12_assign_5, i32 %P12_assign_5, i32 %P2_assign_5, i32 %P2_assign_5, i32 %P3_assign_5, i32 %P3_assign_5, i2 2" [LU.cpp:105]   --->   Operation 133 'call' 'call_ret1' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 134 [1/1] (0.00ns)   --->   "%P_assign_4 = extractvalue i128 %call_ret1" [LU.cpp:105]   --->   Operation 134 'extractvalue' 'P_assign_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 135 [1/1] (0.00ns)   --->   "%P12_assign_4 = extractvalue i128 %call_ret1" [LU.cpp:105]   --->   Operation 135 'extractvalue' 'P12_assign_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 136 [1/1] (0.00ns)   --->   "%P2_assign_4 = extractvalue i128 %call_ret1" [LU.cpp:105]   --->   Operation 136 'extractvalue' 'P2_assign_4' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 137 [1/1] (0.00ns)   --->   "%P3_assign_4 = extractvalue i128 %call_ret1" [LU.cpp:105]   --->   Operation 137 'extractvalue' 'P3_assign_4' <Predicate = true> <Delay = 0.00>

State 29 <SV = 28> <Delay = 1.82>
ST_29 : Operation 138 [1/1] (0.00ns)   --->   "%L_01_loc_load = load i32 %L_01_loc" [LU.cpp:106]   --->   Operation 138 'load' 'L_01_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 139 [1/1] (0.00ns)   --->   "%L_02_loc_load = load i32 %L_02_loc" [LU.cpp:106]   --->   Operation 139 'load' 'L_02_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 140 [1/1] (0.00ns)   --->   "%L_03_loc_load = load i32 %L_03_loc" [LU.cpp:106]   --->   Operation 140 'load' 'L_03_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 141 [1/1] (0.00ns)   --->   "%L_14_loc_load = load i32 %L_14_loc" [LU.cpp:106]   --->   Operation 141 'load' 'L_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 142 [1/1] (0.00ns)   --->   "%L_15_loc_load = load i32 %L_15_loc" [LU.cpp:106]   --->   Operation 142 'load' 'L_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 143 [1/1] (0.00ns)   --->   "%L_16_loc_load = load i32 %L_16_loc" [LU.cpp:106]   --->   Operation 143 'load' 'L_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 144 [1/1] (0.00ns)   --->   "%L_27_loc_load = load i32 %L_27_loc" [LU.cpp:106]   --->   Operation 144 'load' 'L_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 145 [1/1] (0.00ns)   --->   "%L_28_loc_load = load i32 %L_28_loc" [LU.cpp:106]   --->   Operation 145 'load' 'L_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 146 [1/1] (0.00ns)   --->   "%L_29_loc_load = load i32 %L_29_loc" [LU.cpp:106]   --->   Operation 146 'load' 'L_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 147 [2/2] (1.82ns)   --->   "%call_ln106 = call void @process_U_row, i32 %A, i32 %L_01_loc_load, i32 %L_02_loc_load, i32 %L_03_loc_load, i32 %L_14_loc_load, i32 %L_15_loc_load, i32 %L_16_loc_load, i32 %L_27_loc_load, i32 %L_28_loc_load, i32 %L_29_loc_load, i32 %U_0_loc, i32 %U_013_loc, i32 %U_014_loc, i32 %U_015_loc, i32 %U_1_loc, i32 %U_116_loc, i32 %U_117_loc, i32 %U_118_loc, i32 %U_2_loc, i32 %U_219_loc, i32 %U_220_loc, i32 %U_221_loc, i32 %U_3_loc, i32 %U_322_loc, i32 %U_323_loc, i32 %U_324_loc, i2 2" [LU.cpp:106]   --->   Operation 147 'call' 'call_ln106' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 148 [1/2] (7.25ns)   --->   "%call_ln106 = call void @process_U_row, i32 %A, i32 %L_01_loc_load, i32 %L_02_loc_load, i32 %L_03_loc_load, i32 %L_14_loc_load, i32 %L_15_loc_load, i32 %L_16_loc_load, i32 %L_27_loc_load, i32 %L_28_loc_load, i32 %L_29_loc_load, i32 %U_0_loc, i32 %U_013_loc, i32 %U_014_loc, i32 %U_015_loc, i32 %U_1_loc, i32 %U_116_loc, i32 %U_117_loc, i32 %U_118_loc, i32 %U_2_loc, i32 %U_219_loc, i32 %U_220_loc, i32 %U_221_loc, i32 %U_3_loc, i32 %U_322_loc, i32 %U_323_loc, i32 %U_324_loc, i2 2" [LU.cpp:106]   --->   Operation 148 'call' 'call_ln106' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 3.53>
ST_31 : Operation 149 [1/1] (0.00ns)   --->   "%U_1_loc_load_1 = load i32 %U_1_loc" [LU.cpp:107]   --->   Operation 149 'load' 'U_1_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 150 [1/1] (0.00ns)   --->   "%U_116_loc_load_1 = load i32 %U_116_loc" [LU.cpp:107]   --->   Operation 150 'load' 'U_116_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 151 [1/1] (0.00ns)   --->   "%U_117_loc_load_1 = load i32 %U_117_loc" [LU.cpp:107]   --->   Operation 151 'load' 'U_117_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 152 [1/1] (0.00ns)   --->   "%U_118_loc_load_1 = load i32 %U_118_loc" [LU.cpp:107]   --->   Operation 152 'load' 'U_118_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 153 [1/1] (0.00ns)   --->   "%U_2_loc_load_1 = load i32 %U_2_loc" [LU.cpp:107]   --->   Operation 153 'load' 'U_2_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 154 [1/1] (0.00ns)   --->   "%U_219_loc_load_1 = load i32 %U_219_loc" [LU.cpp:107]   --->   Operation 154 'load' 'U_219_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 155 [1/1] (0.00ns)   --->   "%U_220_loc_load_1 = load i32 %U_220_loc" [LU.cpp:107]   --->   Operation 155 'load' 'U_220_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 156 [1/1] (0.00ns)   --->   "%U_221_loc_load_1 = load i32 %U_221_loc" [LU.cpp:107]   --->   Operation 156 'load' 'U_221_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 157 [1/1] (0.00ns)   --->   "%U_3_loc_load_1 = load i32 %U_3_loc" [LU.cpp:107]   --->   Operation 157 'load' 'U_3_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 158 [1/1] (0.00ns)   --->   "%U_322_loc_load_1 = load i32 %U_322_loc" [LU.cpp:107]   --->   Operation 158 'load' 'U_322_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 159 [1/1] (0.00ns)   --->   "%U_323_loc_load_1 = load i32 %U_323_loc" [LU.cpp:107]   --->   Operation 159 'load' 'U_323_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 160 [1/1] (0.00ns)   --->   "%U_324_loc_load_1 = load i32 %U_324_loc" [LU.cpp:107]   --->   Operation 160 'load' 'U_324_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 161 [2/2] (3.53ns)   --->   "%call_ln107 = call void @process_L_column, i32 %A, i32 %L_0_loc, i32 %L_01_loc, i32 %L_02_loc, i32 %L_03_loc, i32 %L_1_loc, i32 %L_14_loc, i32 %L_15_loc, i32 %L_16_loc, i32 %L_2_loc, i32 %L_27_loc, i32 %L_28_loc, i32 %L_29_loc, i32 %L_3_loc, i32 %L_310_loc, i32 %L_311_loc, i32 %L_312_loc, i32 %U_1_loc_load_1, i32 %U_116_loc_load_1, i32 %U_117_loc_load_1, i32 %U_118_loc_load_1, i32 %U_2_loc_load_1, i32 %U_219_loc_load_1, i32 %U_220_loc_load_1, i32 %U_221_loc_load_1, i32 %U_3_loc_load_1, i32 %U_322_loc_load_1, i32 %U_323_loc_load_1, i32 %U_324_loc_load_1, i2 2" [LU.cpp:107]   --->   Operation 161 'call' 'call_ln107' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 162 [1/2] (6.07ns)   --->   "%call_ln107 = call void @process_L_column, i32 %A, i32 %L_0_loc, i32 %L_01_loc, i32 %L_02_loc, i32 %L_03_loc, i32 %L_1_loc, i32 %L_14_loc, i32 %L_15_loc, i32 %L_16_loc, i32 %L_2_loc, i32 %L_27_loc, i32 %L_28_loc, i32 %L_29_loc, i32 %L_3_loc, i32 %L_310_loc, i32 %L_311_loc, i32 %L_312_loc, i32 %U_1_loc_load_1, i32 %U_116_loc_load_1, i32 %U_117_loc_load_1, i32 %U_118_loc_load_1, i32 %U_2_loc_load_1, i32 %U_219_loc_load_1, i32 %U_220_loc_load_1, i32 %U_221_loc_load_1, i32 %U_3_loc_load_1, i32 %U_322_loc_load_1, i32 %U_323_loc_load_1, i32 %U_324_loc_load_1, i2 2" [LU.cpp:107]   --->   Operation 162 'call' 'call_ln107' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 3.15>
ST_33 : Operation 163 [2/2] (3.15ns)   --->   "%call_ret2 = call i128 @find_and_swap_pivot, i32 %A, i32 %P_assign_4, i32 %P_assign_4, i32 %P12_assign_4, i32 %P12_assign_4, i32 %P2_assign_4, i32 %P2_assign_4, i32 %P3_assign_4, i32 %P3_assign_4, i2 3" [LU.cpp:105]   --->   Operation 163 'call' 'call_ret2' <Predicate = true> <Delay = 3.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 4.26>
ST_34 : Operation 164 [1/2] (4.26ns)   --->   "%call_ret2 = call i128 @find_and_swap_pivot, i32 %A, i32 %P_assign_4, i32 %P_assign_4, i32 %P12_assign_4, i32 %P12_assign_4, i32 %P2_assign_4, i32 %P2_assign_4, i32 %P3_assign_4, i32 %P3_assign_4, i2 3" [LU.cpp:105]   --->   Operation 164 'call' 'call_ret2' <Predicate = true> <Delay = 4.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_34 : Operation 165 [1/1] (0.00ns)   --->   "%P = extractvalue i128 %call_ret2" [LU.cpp:105]   --->   Operation 165 'extractvalue' 'P' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 166 [1/1] (0.00ns)   --->   "%P1 = extractvalue i128 %call_ret2" [LU.cpp:105]   --->   Operation 166 'extractvalue' 'P1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 167 [1/1] (0.00ns)   --->   "%P2 = extractvalue i128 %call_ret2" [LU.cpp:105]   --->   Operation 167 'extractvalue' 'P2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 168 [1/1] (0.00ns)   --->   "%P3 = extractvalue i128 %call_ret2" [LU.cpp:105]   --->   Operation 168 'extractvalue' 'P3' <Predicate = true> <Delay = 0.00>

State 35 <SV = 34> <Delay = 1.82>
ST_35 : Operation 169 [1/1] (0.00ns)   --->   "%L_01_loc_load_1 = load i32 %L_01_loc" [LU.cpp:106]   --->   Operation 169 'load' 'L_01_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 170 [1/1] (0.00ns)   --->   "%L_02_loc_load_1 = load i32 %L_02_loc" [LU.cpp:106]   --->   Operation 170 'load' 'L_02_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 171 [1/1] (0.00ns)   --->   "%L_03_loc_load_1 = load i32 %L_03_loc" [LU.cpp:106]   --->   Operation 171 'load' 'L_03_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 172 [1/1] (0.00ns)   --->   "%L_14_loc_load_1 = load i32 %L_14_loc" [LU.cpp:106]   --->   Operation 172 'load' 'L_14_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 173 [1/1] (0.00ns)   --->   "%L_15_loc_load_1 = load i32 %L_15_loc" [LU.cpp:106]   --->   Operation 173 'load' 'L_15_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 174 [1/1] (0.00ns)   --->   "%L_16_loc_load_1 = load i32 %L_16_loc" [LU.cpp:106]   --->   Operation 174 'load' 'L_16_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 175 [1/1] (0.00ns)   --->   "%L_27_loc_load_1 = load i32 %L_27_loc" [LU.cpp:106]   --->   Operation 175 'load' 'L_27_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 176 [1/1] (0.00ns)   --->   "%L_28_loc_load_1 = load i32 %L_28_loc" [LU.cpp:106]   --->   Operation 176 'load' 'L_28_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 177 [1/1] (0.00ns)   --->   "%L_29_loc_load_1 = load i32 %L_29_loc" [LU.cpp:106]   --->   Operation 177 'load' 'L_29_loc_load_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 178 [2/2] (1.82ns)   --->   "%call_ln106 = call void @process_U_row, i32 %A, i32 %L_01_loc_load_1, i32 %L_02_loc_load_1, i32 %L_03_loc_load_1, i32 %L_14_loc_load_1, i32 %L_15_loc_load_1, i32 %L_16_loc_load_1, i32 %L_27_loc_load_1, i32 %L_28_loc_load_1, i32 %L_29_loc_load_1, i32 %U_0_loc, i32 %U_013_loc, i32 %U_014_loc, i32 %U_015_loc, i32 %U_1_loc, i32 %U_116_loc, i32 %U_117_loc, i32 %U_118_loc, i32 %U_2_loc, i32 %U_219_loc, i32 %U_220_loc, i32 %U_221_loc, i32 %U_3_loc, i32 %U_322_loc, i32 %U_323_loc, i32 %U_324_loc, i2 3" [LU.cpp:106]   --->   Operation 178 'call' 'call_ln106' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 179 [1/2] (7.25ns)   --->   "%call_ln106 = call void @process_U_row, i32 %A, i32 %L_01_loc_load_1, i32 %L_02_loc_load_1, i32 %L_03_loc_load_1, i32 %L_14_loc_load_1, i32 %L_15_loc_load_1, i32 %L_16_loc_load_1, i32 %L_27_loc_load_1, i32 %L_28_loc_load_1, i32 %L_29_loc_load_1, i32 %U_0_loc, i32 %U_013_loc, i32 %U_014_loc, i32 %U_015_loc, i32 %U_1_loc, i32 %U_116_loc, i32 %U_117_loc, i32 %U_118_loc, i32 %U_2_loc, i32 %U_219_loc, i32 %U_220_loc, i32 %U_221_loc, i32 %U_3_loc, i32 %U_322_loc, i32 %U_323_loc, i32 %U_324_loc, i2 3" [LU.cpp:106]   --->   Operation 179 'call' 'call_ln106' <Predicate = true> <Delay = 7.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 3.53>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%U_1_loc_load_2 = load i32 %U_1_loc" [LU.cpp:107]   --->   Operation 180 'load' 'U_1_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%U_116_loc_load_2 = load i32 %U_116_loc" [LU.cpp:107]   --->   Operation 181 'load' 'U_116_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%U_117_loc_load_2 = load i32 %U_117_loc" [LU.cpp:107]   --->   Operation 182 'load' 'U_117_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%U_118_loc_load_2 = load i32 %U_118_loc" [LU.cpp:107]   --->   Operation 183 'load' 'U_118_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%U_2_loc_load_2 = load i32 %U_2_loc" [LU.cpp:107]   --->   Operation 184 'load' 'U_2_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%U_219_loc_load_2 = load i32 %U_219_loc" [LU.cpp:107]   --->   Operation 185 'load' 'U_219_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%U_220_loc_load_2 = load i32 %U_220_loc" [LU.cpp:107]   --->   Operation 186 'load' 'U_220_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%U_221_loc_load_2 = load i32 %U_221_loc" [LU.cpp:107]   --->   Operation 187 'load' 'U_221_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%U_3_loc_load_2 = load i32 %U_3_loc" [LU.cpp:107]   --->   Operation 188 'load' 'U_3_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.00ns)   --->   "%U_322_loc_load_2 = load i32 %U_322_loc" [LU.cpp:107]   --->   Operation 189 'load' 'U_322_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%U_323_loc_load_2 = load i32 %U_323_loc" [LU.cpp:107]   --->   Operation 190 'load' 'U_323_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%U_324_loc_load_2 = load i32 %U_324_loc" [LU.cpp:107]   --->   Operation 191 'load' 'U_324_loc_load_2' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 192 [2/2] (3.53ns)   --->   "%call_ln107 = call void @process_L_column, i32 %A, i32 %L_0_loc, i32 %L_01_loc, i32 %L_02_loc, i32 %L_03_loc, i32 %L_1_loc, i32 %L_14_loc, i32 %L_15_loc, i32 %L_16_loc, i32 %L_2_loc, i32 %L_27_loc, i32 %L_28_loc, i32 %L_29_loc, i32 %L_3_loc, i32 %L_310_loc, i32 %L_311_loc, i32 %L_312_loc, i32 %U_1_loc_load_2, i32 %U_116_loc_load_2, i32 %U_117_loc_load_2, i32 %U_118_loc_load_2, i32 %U_2_loc_load_2, i32 %U_219_loc_load_2, i32 %U_220_loc_load_2, i32 %U_221_loc_load_2, i32 %U_3_loc_load_2, i32 %U_322_loc_load_2, i32 %U_323_loc_load_2, i32 %U_324_loc_load_2, i2 3" [LU.cpp:107]   --->   Operation 192 'call' 'call_ln107' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 193 [1/2] (6.07ns)   --->   "%call_ln107 = call void @process_L_column, i32 %A, i32 %L_0_loc, i32 %L_01_loc, i32 %L_02_loc, i32 %L_03_loc, i32 %L_1_loc, i32 %L_14_loc, i32 %L_15_loc, i32 %L_16_loc, i32 %L_2_loc, i32 %L_27_loc, i32 %L_28_loc, i32 %L_29_loc, i32 %L_3_loc, i32 %L_310_loc, i32 %L_311_loc, i32 %L_312_loc, i32 %U_1_loc_load_2, i32 %U_116_loc_load_2, i32 %U_117_loc_load_2, i32 %U_118_loc_load_2, i32 %U_2_loc_load_2, i32 %U_219_loc_load_2, i32 %U_220_loc_load_2, i32 %U_221_loc_load_2, i32 %U_3_loc_load_2, i32 %U_322_loc_load_2, i32 %U_323_loc_load_2, i32 %U_324_loc_load_2, i2 3" [LU.cpp:107]   --->   Operation 193 'call' 'call_ln107' <Predicate = true> <Delay = 6.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 0.00>
ST_39 : Operation 194 [4/4] (0.00ns)   --->   "%call_ret3 = call i192 @extract_LU, i32 %A" [LU.cpp:111]   --->   Operation 194 'call' 'call_ret3' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 2.32>
ST_40 : Operation 195 [3/4] (2.32ns)   --->   "%call_ret3 = call i192 @extract_LU, i32 %A" [LU.cpp:111]   --->   Operation 195 'call' 'call_ret3' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 2.32>
ST_41 : Operation 196 [2/4] (2.32ns)   --->   "%call_ret3 = call i192 @extract_LU, i32 %A" [LU.cpp:111]   --->   Operation 196 'call' 'call_ret3' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 2.32>
ST_42 : Operation 197 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [LU.cpp:92]   --->   Operation 197 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 198 [1/4] (2.32ns)   --->   "%call_ret3 = call i192 @extract_LU, i32 %A" [LU.cpp:111]   --->   Operation 198 'call' 'call_ret3' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 199 [1/1] (0.00ns)   --->   "%newret8 = extractvalue i192 %call_ret3" [LU.cpp:111]   --->   Operation 199 'extractvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 200 [1/1] (0.00ns)   --->   "%newret10 = extractvalue i192 %call_ret3" [LU.cpp:111]   --->   Operation 200 'extractvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 201 [1/1] (0.00ns)   --->   "%newret12 = extractvalue i192 %call_ret3" [LU.cpp:111]   --->   Operation 201 'extractvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 202 [1/1] (0.00ns)   --->   "%newret14 = extractvalue i192 %call_ret3" [LU.cpp:111]   --->   Operation 202 'extractvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 203 [1/1] (0.00ns)   --->   "%newret16 = extractvalue i192 %call_ret3" [LU.cpp:111]   --->   Operation 203 'extractvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 204 [1/1] (0.00ns)   --->   "%newret18 = extractvalue i192 %call_ret3" [LU.cpp:111]   --->   Operation 204 'extractvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 205 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i320 <undef>, i32 %newret8" [LU.cpp:111]   --->   Operation 205 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 206 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i320 %newret7, i32 %newret10" [LU.cpp:111]   --->   Operation 206 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 207 [1/1] (0.00ns)   --->   "%newret11 = insertvalue i320 %newret9, i32 %newret12" [LU.cpp:111]   --->   Operation 207 'insertvalue' 'newret11' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 208 [1/1] (0.00ns)   --->   "%newret13 = insertvalue i320 %newret11, i32 %newret14" [LU.cpp:111]   --->   Operation 208 'insertvalue' 'newret13' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 209 [1/1] (0.00ns)   --->   "%newret15 = insertvalue i320 %newret13, i32 %newret16" [LU.cpp:111]   --->   Operation 209 'insertvalue' 'newret15' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 210 [1/1] (0.00ns)   --->   "%newret17 = insertvalue i320 %newret15, i32 %newret18" [LU.cpp:111]   --->   Operation 210 'insertvalue' 'newret17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 211 [1/1] (0.00ns)   --->   "%newret19 = insertvalue i320 %newret17, i32 %P" [LU.cpp:111]   --->   Operation 211 'insertvalue' 'newret19' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 212 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i320 %newret19, i32 %P1" [LU.cpp:111]   --->   Operation 212 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 213 [1/1] (0.00ns)   --->   "%newret21 = insertvalue i320 %newret20, i32 %P2" [LU.cpp:111]   --->   Operation 213 'insertvalue' 'newret21' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 214 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i320 %newret21, i32 %P3" [LU.cpp:111]   --->   Operation 214 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 215 [1/1] (0.00ns)   --->   "%ret_ln111 = ret i320 %newret22" [LU.cpp:111]   --->   Operation 215 'ret' 'ret_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 3>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 4>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 5>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 6>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 7>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 8>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 9>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 10>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 11>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 12>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 13>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 14>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 15>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 16>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 17>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 18>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 19>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 20>: 6.075ns
The critical path consists of the following:
	'call' operation 224 bit ('call_ret5', LU.cpp:100) to 'base_iteration' [35]  (6.075 ns)

 <State 21>: 3.153ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret', LU.cpp:105) to 'find_and_swap_pivot' [51]  (3.153 ns)

 <State 22>: 4.265ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret', LU.cpp:105) to 'find_and_swap_pivot' [51]  (4.265 ns)

 <State 23>: 1.827ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln106', LU.cpp:106) to 'process_U_row' [56]  (1.827 ns)

 <State 24>: 7.256ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln106', LU.cpp:106) to 'process_U_row' [56]  (7.256 ns)

 <State 25>: 3.534ns
The critical path consists of the following:
	'load' operation 32 bit ('U_1_loc_load', LU.cpp:107) on local variable 'U_1_loc' [57]  (0.000 ns)
	'call' operation 0 bit ('call_ln107', LU.cpp:107) to 'process_L_column' [69]  (3.534 ns)

 <State 26>: 6.075ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln107', LU.cpp:107) to 'process_L_column' [69]  (6.075 ns)

 <State 27>: 3.153ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret1', LU.cpp:105) to 'find_and_swap_pivot' [70]  (3.153 ns)

 <State 28>: 4.265ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret1', LU.cpp:105) to 'find_and_swap_pivot' [70]  (4.265 ns)

 <State 29>: 1.827ns
The critical path consists of the following:
	'load' operation 32 bit ('L_01_loc_load', LU.cpp:106) on local variable 'L_01_loc' [75]  (0.000 ns)
	'call' operation 0 bit ('call_ln106', LU.cpp:106) to 'process_U_row' [84]  (1.827 ns)

 <State 30>: 7.256ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln106', LU.cpp:106) to 'process_U_row' [84]  (7.256 ns)

 <State 31>: 3.534ns
The critical path consists of the following:
	'load' operation 32 bit ('U_1_loc_load_1', LU.cpp:107) on local variable 'U_1_loc' [85]  (0.000 ns)
	'call' operation 0 bit ('call_ln107', LU.cpp:107) to 'process_L_column' [97]  (3.534 ns)

 <State 32>: 6.075ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln107', LU.cpp:107) to 'process_L_column' [97]  (6.075 ns)

 <State 33>: 3.153ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret2', LU.cpp:105) to 'find_and_swap_pivot' [98]  (3.153 ns)

 <State 34>: 4.265ns
The critical path consists of the following:
	'call' operation 128 bit ('call_ret2', LU.cpp:105) to 'find_and_swap_pivot' [98]  (4.265 ns)

 <State 35>: 1.827ns
The critical path consists of the following:
	'load' operation 32 bit ('L_01_loc_load_1', LU.cpp:106) on local variable 'L_01_loc' [103]  (0.000 ns)
	'call' operation 0 bit ('call_ln106', LU.cpp:106) to 'process_U_row' [112]  (1.827 ns)

 <State 36>: 7.256ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln106', LU.cpp:106) to 'process_U_row' [112]  (7.256 ns)

 <State 37>: 3.534ns
The critical path consists of the following:
	'load' operation 32 bit ('U_1_loc_load_2', LU.cpp:107) on local variable 'U_1_loc' [113]  (0.000 ns)
	'call' operation 0 bit ('call_ln107', LU.cpp:107) to 'process_L_column' [125]  (3.534 ns)

 <State 38>: 6.075ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln107', LU.cpp:107) to 'process_L_column' [125]  (6.075 ns)

 <State 39>: 0.000ns
The critical path consists of the following:

 <State 40>: 2.322ns
The critical path consists of the following:
	'call' operation 192 bit ('call_ret3', LU.cpp:111) to 'extract_LU' [126]  (2.322 ns)

 <State 41>: 2.322ns
The critical path consists of the following:
	'call' operation 192 bit ('call_ret3', LU.cpp:111) to 'extract_LU' [126]  (2.322 ns)

 <State 42>: 2.322ns
The critical path consists of the following:
	'call' operation 192 bit ('call_ret3', LU.cpp:111) to 'extract_LU' [126]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
