#! /home/welzelf/Documents/Packages/yosys/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/home/welzelf/Documents/Packages/yosys/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/welzelf/Documents/Packages/yosys/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/welzelf/Documents/Packages/yosys/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/welzelf/Documents/Packages/yosys/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/welzelf/Documents/Packages/yosys/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/home/welzelf/Documents/Packages/yosys/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x555556c561d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555556c56360 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
P_0x555556c0fa00 .param/l "DATA_WIDTH" 0 3 3, +C4<00000000000000000000000000100000>;
P_0x555556c0fa40 .param/l "PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_0x555556c0fa80 .param/l "REGISTERS" 0 3 4, +C4<00000000000000000000000000100000>;
v0x555556c79d40_0 .var/2s "FILE", 31 0;
v0x555556c79e40_0 .var "clk", 0 0;
v0x555556c79f00_0 .net "data_address", 31 0, v0x555556c79010_0;  1 drivers
v0x555556c79fd0_0 .var "inst", 31 0;
v0x555556c7a0a0_0 .net "inst_address", 31 0, v0x555556c794c0_0;  1 drivers
v0x555556c7a140_0 .var/str "line";
v0x555556c7a1e0_0 .var "r_data", 31 0;
v0x555556c7a2b0_0 .var "rst", 0 0;
v0x555556c7a380_0 .var/2s "status", 31 0;
v0x555556c7a420_0 .net "w_data", 31 0, v0x555556c79b80_0;  1 drivers
S_0x555556c42d50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 70, 3 70 0, S_0x555556c56360;
 .timescale 0 0;
v0x555556c46d50_0 .var/2s "i", 31 0;
S_0x555556c789f0 .scope module, "core_i" "core" 3 27, 4 2 0, S_0x555556c56360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "inst_address";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /OUTPUT 32 "data_address";
    .port_info 3 /INPUT 32 "r_data";
    .port_info 4 /OUTPUT 32 "w_data";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "rst";
P_0x555556c3d770 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x555556c3d7b0 .param/l "REGISTERS" 0 4 4, +C4<00000000000000000000000000100000>;
v0x555556c46bd0_0 .net *"_ivl_13", 6 0, L_0x555556c7aaa0;  1 drivers
v0x555556c78e90_0 .net *"_ivl_15", 4 0, L_0x555556c7ab40;  1 drivers
v0x555556c78f70_0 .net "clk", 0 0, v0x555556c79e40_0;  1 drivers
v0x555556c79010_0 .var "data_address", 31 0;
v0x555556c790f0_0 .net "funct3", 2 0, L_0x555556c7a5c0;  1 drivers
v0x555556c79220_0 .net "funct7", 6 0, L_0x555556c7a660;  1 drivers
v0x555556c79300_0 .net "imm", 11 0, L_0x555556c7ac60;  1 drivers
v0x555556c793e0_0 .net "inst", 31 0, v0x555556c79fd0_0;  1 drivers
v0x555556c794c0_0 .var "inst_address", 31 0;
v0x555556c795a0_0 .net "opcode", 6 0, L_0x555556c7a4f0;  1 drivers
v0x555556c79680_0 .net "r_data", 31 0, v0x555556c7a1e0_0;  1 drivers
v0x555556c79760_0 .net "rd", 4 0, L_0x555556c7a7c0;  1 drivers
v0x555556c79840 .array "register_file", 31 0, 31 0;
v0x555556c79900_0 .net "rs1", 4 0, L_0x555556c7a8c0;  1 drivers
v0x555556c799e0_0 .net "rs2", 4 0, L_0x555556c7a990;  1 drivers
v0x555556c79ac0_0 .net "rst", 0 0, v0x555556c7a2b0_0;  1 drivers
v0x555556c79b80_0 .var "w_data", 31 0;
E_0x555556c48720 .event posedge, v0x555556c78f70_0;
L_0x555556c7a4f0 .part v0x555556c79fd0_0, 0, 7;
L_0x555556c7a5c0 .part v0x555556c79fd0_0, 12, 3;
L_0x555556c7a660 .part v0x555556c79fd0_0, 0, 7;
L_0x555556c7a7c0 .part v0x555556c79fd0_0, 7, 5;
L_0x555556c7a8c0 .part v0x555556c79fd0_0, 15, 5;
L_0x555556c7a990 .part v0x555556c79fd0_0, 20, 5;
L_0x555556c7aaa0 .part v0x555556c79fd0_0, 25, 7;
L_0x555556c7ab40 .part v0x555556c79fd0_0, 7, 5;
L_0x555556c7ac60 .concat [ 5 7 0 0], L_0x555556c7ab40, L_0x555556c7aaa0;
    .scope S_0x555556c789f0;
T_0 ;
    %wait E_0x555556c48720;
    %load/vec4 v0x555556c794c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555556c794c0_0, 0;
    %load/vec4 v0x555556c795a0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0x555556c790f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %jmp T_0.11;
T_0.3 ;
    %load/vec4 v0x555556c79220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %add;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %sub;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.4 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x555556c79840, 5;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.11;
T_0.5 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.16, 8;
T_0.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.16, 8;
 ; End of false expr.
    %blend;
T_0.16;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.11;
T_0.6 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.11;
T_0.7 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %xor;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.11;
T_0.8 ;
    %load/vec4 v0x555556c79220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %jmp T_0.21;
T_0.19 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x555556c79840, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.21;
T_0.20 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 5;
    %load/vec4a v0x555556c79840, 5;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.21;
T_0.21 ;
    %pop/vec4 1;
    %jmp T_0.11;
T_0.9 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %or;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %and;
    %load/vec4 v0x555556c79760_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555556c79b80_0, 0;
    %load/vec4 v0x555556c790f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %jmp T_0.25;
T_0.22 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c79300_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x555556c79010_0, 0;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556c79b80_0, 4, 5;
    %jmp T_0.25;
T_0.23 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c79300_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x555556c79010_0, 0;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %parti/s 16, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555556c79b80_0, 4, 5;
    %jmp T_0.25;
T_0.24 ;
    %load/vec4 v0x555556c79900_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %load/vec4 v0x555556c79300_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x555556c79010_0, 0;
    %load/vec4 v0x555556c799e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x555556c79840, 4;
    %assign/vec4 v0x555556c79b80_0, 0;
    %jmp T_0.25;
T_0.25 ;
    %pop/vec4 1;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555556c56360;
T_1 ;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x555556c79e40_0;
    %inv;
    %assign/vec4 v0x555556c79e40_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_0x555556c56360;
T_2 ;
    %vpi_func 3 54 "$fopen" 32, "tb/generated_bytecode.riscv", "r" {0 0 0};
    %cast2;
    %store/vec4 v0x555556c79d40_0, 0, 32;
    %load/vec4 v0x555556c79d40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call/w 3 57 "$display", "Error opening file" {0 0 0};
    %vpi_call/w 3 58 "$finish" {0 0 0};
T_2.0 ;
    %end;
    .thread T_2;
    .scope S_0x555556c56360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c79e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555556c7a2b0_0, 0;
    %fork t_1, S_0x555556c42d50;
    %jmp t_0;
    .scope S_0x555556c42d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555556c46d50_0, 0, 32;
T_3.0 ; Top of for-loop
    %load/vec4 v0x555556c46d50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 1, 0, 32;
    %ix/getv/s 3, v0x555556c46d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555556c79840, 0, 4;
T_3.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x555556c46d50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x555556c46d50_0, 0, 32;
    %jmp T_3.0;
T_3.1 ; for-loop exit label
    %end;
    .scope S_0x555556c56360;
t_0 %join;
T_3.3 ;
    %vpi_func 3 76 "$fgets" 32, v0x555556c7a140_0, v0x555556c79d40_0 {0 0 0};
    %or/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.4, 8;
    %vpi_func 3 78 "$sscanf" 32, v0x555556c7a140_0, "%d", v0x555556c79fd0_0 {0 0 0};
    %cast2;
    %store/vec4 v0x555556c7a380_0, 0, 32;
    %delay 10, 0;
    %jmp T_3.3;
T_3.4 ;
    %vpi_call/w 3 85 "$display", "Simulation passing!" {0 0 0};
    %vpi_call/w 3 87 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555556c56360;
T_4 ;
    %vpi_call/w 3 92 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555556c56360 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb.sv";
    "src/core.sv";
