\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface}{\section{Ph2\-\_\-\-Hw\-Interface\-:\-:C\-B\-C\-Interface Class Reference}
\label{class_ph2___hw_interface_1_1_c_b_c_interface}\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
}


{\ttfamily \#include $<$Cbc\-Interface.\-h$>$}

Inheritance diagram for Ph2\-\_\-\-Hw\-Interface\-:\-:C\-B\-C\-Interface\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_ph2___hw_interface_1_1_c_b_c_interface}
\end{center}
\end{figure}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_ac6d2dce57f278cc0678c32ae432187e4}{C\-B\-C\-Interface} ()
\item 
\hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a28d0a36d433bae296ff3980c80b3b1cd}{$\sim$\-C\-B\-C\-Interface} ()
\item 
void \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_aecf7769a1863999fd05efca3993d3b92}{Select\-Sram\-For\-I2\-C} (unsigned int p\-Fe)
\item 
bool \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a8dff31d5f9575070179612b5b9335aa4}{I2c\-Cmd\-Ack\-Wait} (uint32\-\_\-t p\-Ack\-Val, unsigned int p\-Ncount=1)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_af6eeb7700b550a51acca3441180ddc33}{Send\-Block\-Cbc\-I2c\-Request} (uint32\-\_\-t p\-Fe, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req, bool p\-Write)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a07b718e617fb6e992764c724edd4d406}{Read\-I2c\-Values\-In\-S\-R\-A\-M} (unsigned int p\-Fe, std\-::vector$<$ uint32\-\_\-t $>$ \&p\-Vec\-Req)
\item 
void \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_ad79c9b9ec21e78d35fd0c62e48ba6784}{Enable\-I2c} (bool p\-Enable)
\item 
uint32\-\_\-t \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a9c34bda282edef6fec34245969ac59a0}{Send\-I2c} (uint16\-\_\-t p\-Addr, uint16\-\_\-t p\-Data, bool p\-Write)
\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a3e1a76026b451e23697eb1eecdf8c912}{f\-Str\-I2c\-Settings} = \hyperlink{_cbc_interface_8cc_a15db09e24617ea5c5843213672ac8a03}{I2\-C\-\_\-\-S\-E\-T\-T\-I\-N\-G\-S}
\item 
static const std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a2c72e9920d45e1df938f582a095196d4}{f\-Str\-I2c\-Command} = \hyperlink{_cbc_interface_8cc_ae308275dafb538f2511ea285fea768d0}{I2\-C\-\_\-\-C\-O\-M\-M\-A\-N\-D}
\item 
static const std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a583ceda969e6d70c981cad62af51f567}{f\-Str\-I2c\-Reply} = \hyperlink{_cbc_interface_8cc_a46aaa2293185dfc3cd655f65bea7f614}{I2\-C\-\_\-\-R\-E\-P\-L\-Y}
\item 
static const uint32\-\_\-t \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a5222dcc6e69a64dcef874d622136e994}{f\-I2c\-Slave} = \hyperlink{_cbc_interface_8cc_ab15137f7c592d05573de99f078516157}{I2\-C\-\_\-\-S\-L\-A\-V\-E}
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a19496098840524d937006e847a82ab37}{f\-Str\-Sram}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a23c250eabca85a5cb7042dca0f3be50c}{f\-Str\-Other\-Sram}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_ac74f8185e2194b9697833c5307d031ea}{f\-Str\-Sram\-User\-Logic}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_ad7cefdc3aade4b4ddc9d63fee1f09b1e}{f\-Str\-Full}
\item 
std\-::string \hyperlink{class_ph2___hw_interface_1_1_c_b_c_interface_a1f52dd280bb04707d890526be58b56ba}{f\-Str\-Readout}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Constructor \& Destructor Documentation}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_ac6d2dce57f278cc0678c32ae432187e4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!C\-B\-C\-Interface@{C\-B\-C\-Interface}}
\index{C\-B\-C\-Interface@{C\-B\-C\-Interface}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{C\-B\-C\-Interface}]{\setlength{\rightskip}{0pt plus 5cm}Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-C\-B\-C\-Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_ac6d2dce57f278cc0678c32ae432187e4}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a28d0a36d433bae296ff3980c80b3b1cd}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!$\sim$\-C\-B\-C\-Interface@{$\sim$\-C\-B\-C\-Interface}}
\index{$\sim$\-C\-B\-C\-Interface@{$\sim$\-C\-B\-C\-Interface}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{$\sim$\-C\-B\-C\-Interface}]{\setlength{\rightskip}{0pt plus 5cm}Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::$\sim$\-C\-B\-C\-Interface (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a28d0a36d433bae296ff3980c80b3b1cd}


\subsection{Member Function Documentation}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_ad79c9b9ec21e78d35fd0c62e48ba6784}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!Enable\-I2c@{Enable\-I2c}}
\index{Enable\-I2c@{Enable\-I2c}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{Enable\-I2c}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-Enable\-I2c (
\begin{DoxyParamCaption}
\item[{bool}]{p\-Enable}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_ad79c9b9ec21e78d35fd0c62e48ba6784}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a8dff31d5f9575070179612b5b9335aa4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!I2c\-Cmd\-Ack\-Wait@{I2c\-Cmd\-Ack\-Wait}}
\index{I2c\-Cmd\-Ack\-Wait@{I2c\-Cmd\-Ack\-Wait}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{I2c\-Cmd\-Ack\-Wait}]{\setlength{\rightskip}{0pt plus 5cm}bool Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-I2c\-Cmd\-Ack\-Wait (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Ack\-Val, }
\item[{unsigned int}]{p\-Ncount = {\ttfamily 1}}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a8dff31d5f9575070179612b5b9335aa4}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a07b718e617fb6e992764c724edd4d406}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!Read\-I2c\-Values\-In\-S\-R\-A\-M@{Read\-I2c\-Values\-In\-S\-R\-A\-M}}
\index{Read\-I2c\-Values\-In\-S\-R\-A\-M@{Read\-I2c\-Values\-In\-S\-R\-A\-M}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{Read\-I2c\-Values\-In\-S\-R\-A\-M}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-Read\-I2c\-Values\-In\-S\-R\-A\-M (
\begin{DoxyParamCaption}
\item[{unsigned int}]{p\-Fe, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a07b718e617fb6e992764c724edd4d406}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_aecf7769a1863999fd05efca3993d3b92}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!Select\-Sram\-For\-I2\-C@{Select\-Sram\-For\-I2\-C}}
\index{Select\-Sram\-For\-I2\-C@{Select\-Sram\-For\-I2\-C}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{Select\-Sram\-For\-I2\-C}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-Select\-Sram\-For\-I2\-C (
\begin{DoxyParamCaption}
\item[{unsigned int}]{p\-Fe}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_aecf7769a1863999fd05efca3993d3b92}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_af6eeb7700b550a51acca3441180ddc33}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!Send\-Block\-Cbc\-I2c\-Request@{Send\-Block\-Cbc\-I2c\-Request}}
\index{Send\-Block\-Cbc\-I2c\-Request@{Send\-Block\-Cbc\-I2c\-Request}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{Send\-Block\-Cbc\-I2c\-Request}]{\setlength{\rightskip}{0pt plus 5cm}void Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-Send\-Block\-Cbc\-I2c\-Request (
\begin{DoxyParamCaption}
\item[{uint32\-\_\-t}]{p\-Fe, }
\item[{std\-::vector$<$ uint32\-\_\-t $>$ \&}]{p\-Vec\-Req, }
\item[{bool}]{p\-Write}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_af6eeb7700b550a51acca3441180ddc33}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a9c34bda282edef6fec34245969ac59a0}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!Send\-I2c@{Send\-I2c}}
\index{Send\-I2c@{Send\-I2c}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{Send\-I2c}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::\-Send\-I2c (
\begin{DoxyParamCaption}
\item[{uint16\-\_\-t}]{p\-Addr, }
\item[{uint16\-\_\-t}]{p\-Data, }
\item[{bool}]{p\-Write}
\end{DoxyParamCaption}
)}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a9c34bda282edef6fec34245969ac59a0}


\subsection{Field Documentation}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a5222dcc6e69a64dcef874d622136e994}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-I2c\-Slave@{f\-I2c\-Slave}}
\index{f\-I2c\-Slave@{f\-I2c\-Slave}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-I2c\-Slave}]{\setlength{\rightskip}{0pt plus 5cm}const uint32\-\_\-t Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-I2c\-Slave = {\bf I2\-C\-\_\-\-S\-L\-A\-V\-E}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a5222dcc6e69a64dcef874d622136e994}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_ad7cefdc3aade4b4ddc9d63fee1f09b1e}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-Full@{f\-Str\-Full}}
\index{f\-Str\-Full@{f\-Str\-Full}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-Full}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-Full\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_ad7cefdc3aade4b4ddc9d63fee1f09b1e}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a2c72e9920d45e1df938f582a095196d4}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-I2c\-Command@{f\-Str\-I2c\-Command}}
\index{f\-Str\-I2c\-Command@{f\-Str\-I2c\-Command}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-I2c\-Command}]{\setlength{\rightskip}{0pt plus 5cm}const std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-I2c\-Command = {\bf I2\-C\-\_\-\-C\-O\-M\-M\-A\-N\-D}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a2c72e9920d45e1df938f582a095196d4}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a583ceda969e6d70c981cad62af51f567}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-I2c\-Reply@{f\-Str\-I2c\-Reply}}
\index{f\-Str\-I2c\-Reply@{f\-Str\-I2c\-Reply}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-I2c\-Reply}]{\setlength{\rightskip}{0pt plus 5cm}const std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-I2c\-Reply = {\bf I2\-C\-\_\-\-R\-E\-P\-L\-Y}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a583ceda969e6d70c981cad62af51f567}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a3e1a76026b451e23697eb1eecdf8c912}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-I2c\-Settings@{f\-Str\-I2c\-Settings}}
\index{f\-Str\-I2c\-Settings@{f\-Str\-I2c\-Settings}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-I2c\-Settings}]{\setlength{\rightskip}{0pt plus 5cm}const std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-I2c\-Settings = {\bf I2\-C\-\_\-\-S\-E\-T\-T\-I\-N\-G\-S}\hspace{0.3cm}{\ttfamily [static]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a3e1a76026b451e23697eb1eecdf8c912}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a23c250eabca85a5cb7042dca0f3be50c}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-Other\-Sram@{f\-Str\-Other\-Sram}}
\index{f\-Str\-Other\-Sram@{f\-Str\-Other\-Sram}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-Other\-Sram}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-Other\-Sram\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a23c250eabca85a5cb7042dca0f3be50c}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a1f52dd280bb04707d890526be58b56ba}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-Readout@{f\-Str\-Readout}}
\index{f\-Str\-Readout@{f\-Str\-Readout}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-Readout}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-Readout\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a1f52dd280bb04707d890526be58b56ba}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_a19496098840524d937006e847a82ab37}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-Sram@{f\-Str\-Sram}}
\index{f\-Str\-Sram@{f\-Str\-Sram}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-Sram}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-Sram\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_a19496098840524d937006e847a82ab37}
\hypertarget{class_ph2___hw_interface_1_1_c_b_c_interface_ac74f8185e2194b9697833c5307d031ea}{\index{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}!f\-Str\-Sram\-User\-Logic@{f\-Str\-Sram\-User\-Logic}}
\index{f\-Str\-Sram\-User\-Logic@{f\-Str\-Sram\-User\-Logic}!Ph2_HwInterface::CBCInterface@{Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface}}
\subsubsection[{f\-Str\-Sram\-User\-Logic}]{\setlength{\rightskip}{0pt plus 5cm}std\-::string Ph2\-\_\-\-Hw\-Interface\-::\-C\-B\-C\-Interface\-::f\-Str\-Sram\-User\-Logic\hspace{0.3cm}{\ttfamily [private]}}}\label{class_ph2___hw_interface_1_1_c_b_c_interface_ac74f8185e2194b9697833c5307d031ea}


The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
H\-W\-Interface/\-Interface/\hyperlink{_cbc_interface_8h}{Cbc\-Interface.\-h}\item 
H\-W\-Interface/\-Interface/\hyperlink{_cbc_interface_8cc}{Cbc\-Interface.\-cc}\end{DoxyCompactItemize}
