/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [2:0] _08_;
  reg [9:0] _09_;
  wire [4:0] _10_;
  wire [11:0] _11_;
  wire [7:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [14:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [6:0] celloutsig_0_36z;
  wire [10:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [2:0] celloutsig_0_44z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [25:0] celloutsig_0_53z;
  wire [10:0] celloutsig_0_54z;
  wire [10:0] celloutsig_0_55z;
  wire [30:0] celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_67z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_75z;
  wire [6:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire [15:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire [7:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [26:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_43z = !(celloutsig_0_42z ? celloutsig_0_16z : celloutsig_0_0z[3]);
  assign celloutsig_0_49z = !(celloutsig_0_27z ? celloutsig_0_5z[2] : celloutsig_0_19z);
  assign celloutsig_0_59z = !(celloutsig_0_49z ? celloutsig_0_13z[4] : _00_);
  assign celloutsig_1_4z = !(in_data[109] ? in_data[139] : celloutsig_1_1z[15]);
  assign celloutsig_0_19z = !(celloutsig_0_17z ? celloutsig_0_15z[1] : celloutsig_0_2z);
  assign celloutsig_0_33z = ~celloutsig_0_30z;
  assign celloutsig_0_35z = ~in_data[54];
  assign celloutsig_0_39z = ~celloutsig_0_26z;
  assign celloutsig_0_40z = ~celloutsig_0_32z[4];
  assign celloutsig_0_52z = ~celloutsig_0_20z;
  assign celloutsig_0_62z = ~celloutsig_0_43z;
  assign celloutsig_0_67z = ~celloutsig_0_6z[1];
  assign celloutsig_0_71z = ~celloutsig_0_0z[3];
  assign celloutsig_0_75z = ~celloutsig_0_31z;
  assign celloutsig_1_15z = ~celloutsig_1_1z[25];
  assign celloutsig_0_12z = ~celloutsig_0_8z[5];
  assign celloutsig_0_29z = ~((celloutsig_0_22z | celloutsig_0_10z[0]) & (celloutsig_0_15z[2] | celloutsig_0_3z[4]));
  assign celloutsig_0_31z = ~((celloutsig_0_15z[0] | celloutsig_0_11z) & (celloutsig_0_1z[2] | celloutsig_0_8z[4]));
  assign celloutsig_0_42z = ~((celloutsig_0_36z[1] | celloutsig_0_9z[3]) & (celloutsig_0_1z[0] | celloutsig_0_29z));
  assign celloutsig_0_81z = ~((celloutsig_0_78z[6] | celloutsig_0_2z) & (celloutsig_0_59z | celloutsig_0_75z));
  assign celloutsig_0_88z = ~((celloutsig_0_81z | celloutsig_0_8z[5]) & (celloutsig_0_29z | celloutsig_0_52z));
  assign celloutsig_1_19z = ~((celloutsig_1_3z | _04_) & (celloutsig_1_11z | celloutsig_1_15z));
  assign celloutsig_0_16z = ~((celloutsig_0_7z | celloutsig_0_12z) & (celloutsig_0_0z[4] | celloutsig_0_8z[6]));
  assign celloutsig_0_20z = ~((celloutsig_0_11z | _05_) & (_06_ | celloutsig_0_9z[2]));
  assign celloutsig_0_22z = ~((celloutsig_0_4z[2] | celloutsig_0_1z[0]) & (celloutsig_0_9z[1] | celloutsig_0_18z[3]));
  assign celloutsig_0_26z = ~((celloutsig_0_3z[3] | celloutsig_0_10z[5]) & (celloutsig_0_3z[3] | celloutsig_0_19z));
  assign celloutsig_0_27z = ~((celloutsig_0_7z | celloutsig_0_20z) & (celloutsig_0_7z | celloutsig_0_4z[1]));
  assign celloutsig_0_30z = ~(celloutsig_0_0z[0] ^ celloutsig_0_19z);
  assign celloutsig_0_41z = ~(celloutsig_0_35z ^ celloutsig_0_24z[2]);
  assign celloutsig_0_46z = ~(celloutsig_0_40z ^ celloutsig_0_16z);
  assign celloutsig_0_47z = ~(_07_ ^ celloutsig_0_17z);
  assign celloutsig_1_11z = ~(_02_ ^ celloutsig_1_3z);
  reg [2:0] _44_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _44_ <= 3'h0;
    else _44_ <= celloutsig_0_21z[11:9];
  assign { _08_[2], _00_, _08_[0] } = _44_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _09_ <= 10'h000;
    else _09_ <= { celloutsig_0_38z[9:2], celloutsig_0_26z, celloutsig_0_52z };
  reg [4:0] _46_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _46_ <= 5'h00;
    else _46_ <= celloutsig_1_0z;
  assign { _02_, _04_, _01_, _10_[1:0] } = _46_;
  reg [11:0] _47_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _47_ <= 12'h000;
    else _47_ <= { celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z };
  assign { _11_[11:10], _07_, _11_[8:4], _06_, _03_, _11_[1], _05_ } = _47_;
  assign celloutsig_0_7z = { celloutsig_0_0z[1:0], celloutsig_0_4z } <= { celloutsig_0_0z[2:1], celloutsig_0_4z };
  assign celloutsig_1_3z = celloutsig_1_0z[4:2] <= in_data[182:180];
  assign celloutsig_0_11z = in_data[58:53] <= { celloutsig_0_9z[2:1], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_2z = { celloutsig_0_0z[6:4], celloutsig_0_1z, celloutsig_0_0z } <= { in_data[15:8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_23z = { in_data[23:11], celloutsig_0_15z } <= { celloutsig_0_8z[4:0], celloutsig_0_11z, _11_[11:10], _07_, _11_[8:4], _06_, _03_, _11_[1], _05_ };
  assign celloutsig_0_32z = { celloutsig_0_28z[11:9], celloutsig_0_19z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_27z } % { 1'h1, celloutsig_0_18z[4:3], celloutsig_0_13z };
  assign celloutsig_0_44z = { celloutsig_0_18z[3:2], celloutsig_0_40z } % { 1'h1, celloutsig_0_8z[3:2] };
  assign celloutsig_0_6z = { celloutsig_0_4z[3:2], celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_9z = { celloutsig_0_0z[2:0], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z };
  assign celloutsig_0_15z = { _11_[7:4], _06_ } % { 1'h1, _11_[7:4] };
  assign celloutsig_0_3z = celloutsig_0_0z[5] ? in_data[70:65] : in_data[37:32];
  assign celloutsig_0_57z = celloutsig_0_30z ? celloutsig_0_56z[23:18] : { _11_[11:10], celloutsig_0_11z, celloutsig_0_41z, celloutsig_0_26z, celloutsig_0_33z };
  assign celloutsig_0_87z = in_data[54] ? { _09_[4], celloutsig_0_28z } : { celloutsig_0_18z[4:1], celloutsig_0_81z, celloutsig_0_57z, celloutsig_0_62z, celloutsig_0_49z, celloutsig_0_45z };
  assign celloutsig_1_1z = celloutsig_1_0z[1] ? in_data[167:141] : in_data[166:140];
  assign celloutsig_0_21z = celloutsig_0_1z[2] ? { celloutsig_0_6z[2], celloutsig_0_5z, celloutsig_0_10z } : in_data[17:4];
  assign celloutsig_0_28z = celloutsig_0_6z[5] ? { celloutsig_0_8z[5:2], celloutsig_0_10z, celloutsig_0_22z } : { celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_51z = celloutsig_0_17z & celloutsig_0_11z;
  assign celloutsig_1_18z = in_data[113] & celloutsig_1_4z;
  assign celloutsig_0_17z = celloutsig_0_4z[2] & celloutsig_0_7z;
  assign celloutsig_0_0z = in_data[76:69] >> in_data[50:43];
  assign celloutsig_0_45z = celloutsig_0_24z[6:4] >> celloutsig_0_0z[4:2];
  assign celloutsig_0_56z = { celloutsig_0_18z[3:2], celloutsig_0_55z, celloutsig_0_40z, celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_33z, celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_3z } >> { celloutsig_0_55z[7:4], celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_49z, celloutsig_0_39z, celloutsig_0_35z, celloutsig_0_29z, celloutsig_0_54z, celloutsig_0_11z, celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[3:1] >> celloutsig_0_0z[3:1];
  assign celloutsig_0_34z = { celloutsig_0_29z, celloutsig_0_11z, celloutsig_0_2z } <<< celloutsig_0_18z[6:4];
  assign celloutsig_0_53z = { celloutsig_0_3z[5], celloutsig_0_22z, celloutsig_0_28z, celloutsig_0_6z, celloutsig_0_43z } <<< { celloutsig_0_6z[5:0], celloutsig_0_18z, celloutsig_0_43z, celloutsig_0_41z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_22z };
  assign celloutsig_0_55z = { celloutsig_0_44z[1:0], celloutsig_0_45z, celloutsig_0_15z, celloutsig_0_19z } <<< { celloutsig_0_53z[18:17], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_25z };
  assign celloutsig_1_0z = in_data[103:99] <<< in_data[150:146];
  assign celloutsig_0_10z = { celloutsig_0_8z[7:6], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z } <<< in_data[27:18];
  assign celloutsig_0_36z = celloutsig_0_32z[7:1] >>> { celloutsig_0_13z[7:2], celloutsig_0_7z };
  assign celloutsig_0_38z = { celloutsig_0_0z[5:3], celloutsig_0_1z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_2z } >>> { in_data[80:72], celloutsig_0_27z, celloutsig_0_19z };
  assign celloutsig_0_4z = in_data[75:72] >>> { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_0z[5:3] >>> celloutsig_0_1z;
  assign celloutsig_0_54z = { celloutsig_0_36z[3:1], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_35z } >>> { celloutsig_0_46z, celloutsig_0_33z, celloutsig_0_24z, celloutsig_0_23z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z } >>> { celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_78z = { celloutsig_0_34z, celloutsig_0_71z, celloutsig_0_31z, celloutsig_0_47z, celloutsig_0_67z } >>> { celloutsig_0_25z[6:1], celloutsig_0_51z };
  assign celloutsig_0_13z = { celloutsig_0_5z[2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_7z } >>> { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_6z[7:1], celloutsig_0_2z } >>> { celloutsig_0_10z[3:1], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_24z = { celloutsig_0_10z[7:2], celloutsig_0_20z, celloutsig_0_12z } >>> celloutsig_0_10z[8:1];
  assign celloutsig_0_25z = { in_data[64], celloutsig_0_3z } >>> celloutsig_0_13z[6:0];
  assign _08_[1] = _00_;
  assign _10_[4:2] = { _02_, _04_, _01_ };
  assign { _11_[9], _11_[3:2], _11_[0] } = { _07_, _06_, _03_, _05_ };
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_87z, celloutsig_0_88z };
endmodule
