
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/../scripts/synth.tcl
# source ../target.tcl
## set ABS_TOP                         /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3
## set TOP                            z1top
## set FPGA_PART                      xc7z020clg400-1
## set_param general.maxThreads       4
## set_param general.maxBackupLogs    0
## set RTL { /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/button_parser.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/counter.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/dac.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/debouncer.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/sq_wave_gen.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/synchronizer.v /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.v }
## set CONSTRAINTS { /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.xdc }
# if {[string trim ${RTL}] ne ""} {
#   read_verilog -v ${RTL}
# }
# if {[string trim ${CONSTRAINTS}] ne ""} {
#   read_xdc ${CONSTRAINTS}
# }
# synth_design -top ${TOP} -part ${FPGA_PART}
Command: synth_design -top z1top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20791
WARNING: [Synth 8-2611] redeclaration of ansi port next_sample is not allowed [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/dac.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 513 ; free virtual = 11839
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'z1top' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_parser' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/button_parser.v:2]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'synchronizer' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/synchronizer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'synchronizer' (1#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/synchronizer.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/debouncer.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter SAMPLE_CNT_MAX bound to: 62500 - type: integer 
	Parameter PULSE_CNT_MAX bound to: 200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/debouncer.v:1]
INFO: [Synth 8-6157] synthesizing module 'edge_detector' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector' (3#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_parser' (4#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/button_parser.v:2]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'dac' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/dac.v:1]
	Parameter CYCLES_PER_WINDOW bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dac' (6#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/dac.v:1]
INFO: [Synth 8-6157] synthesizing module 'sq_wave_gen' [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/sq_wave_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sq_wave_gen' (7#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/sq_wave_gen.v:1]
INFO: [Synth 8-6155] done synthesizing module 'z1top' (8#1) [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 1380 ; free virtual = 12709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 1375 ; free virtual = 12704
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 1375 ; free virtual = 12704
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2568.660 ; gain = 0.000 ; free physical = 1368 ; free virtual = 12698
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/z1top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/z1top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.516 ; gain = 0.000 ; free physical = 1285 ; free virtual = 12612
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.516 ; gain = 0.000 ; free physical = 1285 ; free virtual = 12612
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.520 ; gain = 31.859 ; free physical = 1357 ; free virtual = 12682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.520 ; gain = 31.859 ; free physical = 1355 ; free virtual = 12682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.520 ; gain = 31.859 ; free physical = 1355 ; free virtual = 12682
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'code_value_reg' in module 'sq_wave_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                                0 |                       0111001110
                  iSTATE |                                1 |                       1000110010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'code_value_reg' using encoding 'sequential' in module 'sq_wave_gen'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1346 ; free virtual = 12674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1320 ; free virtual = 12653
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1196 ; free virtual = 12527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1193 ; free virtual = 12524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[3].delayed_signal_reg[3] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[3] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[2].delayed_signal_reg[3] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[3] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[1].delayed_signal_reg[3] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[3] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[3].delayed_signal_reg[2] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[2] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[2].delayed_signal_reg[2] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[2] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[1].delayed_signal_reg[2] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[2] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[3].delayed_signal_reg[1] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[1] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[2].delayed_signal_reg[1] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[1] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[1].delayed_signal_reg[1] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[1] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[3].delayed_signal_reg[0] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[0] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[2].delayed_signal_reg[0] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[0] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
INFO: [Synth 8-4765] Removing register instance (\bp/button_edge_detector/genblk1[1].delayed_signal_reg[0] ) from module (z1top) as it is equivalent to (\bp/button_edge_detector/genblk1[0].delayed_signal_reg[0] ) and driving same net [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/edge_detector.v:20]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1202 ; free virtual = 12533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1184 ; free virtual = 12513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1184 ; free virtual = 12513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1180 ; free virtual = 12511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1179 ; free virtual = 12510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1178 ; free virtual = 12509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1178 ; free virtual = 12509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    13|
|4     |LUT2   |    20|
|5     |LUT3   |    29|
|6     |LUT4   |    23|
|7     |LUT5   |    13|
|8     |LUT6   |    28|
|9     |FDRE   |   149|
|10    |IBUF   |     6|
|11    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1177 ; free virtual = 12508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2600.527 ; gain = 0.012 ; free physical = 1252 ; free virtual = 12583
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2600.527 ; gain = 31.867 ; free physical = 1252 ; free virtual = 12583
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 1341 ; free virtual = 12672
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.xdc]
Finished Parsing XDC File [/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/src/z1top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 1267 ; free virtual = 12599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e631bb91
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 2600.527 ; gain = 36.152 ; free physical = 1416 ; free virtual = 12747
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force ${TOP}.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2640.535 ; gain = 0.004 ; free physical = 1414 ; free virtual = 12747
INFO: [Common 17-1381] The checkpoint '/home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/build/synth/z1top.dcp' has been generated.
# report_timing_summary -file post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
# report_drc -file post_synth_drc.rpt
Command: report_drc -file post_synth_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/share/instsww/xilinx/Vivado/2021.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/cc/eecs151/fa22/class/eecs151-adj/fpga_labs_fa22/lab3/build/synth/post_synth_drc.rpt.
report_drc completed successfully
# report_utilization -file post_synth_utilization.rpt
# write_verilog -force -file post_synth.v
# write_xdc -force -file post_synth.xdc
INFO: [Common 17-206] Exiting Vivado at Fri Sep 23 09:31:59 2022...
