
exemplo_microros_f4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001dad0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ec0  0801dc60  0801dc60  0002dc60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801fb20  0801fb20  00030368  2**0
                  CONTENTS
  4 .ARM          00000008  0801fb20  0801fb20  0002fb20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801fb28  0801fb28  00030368  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801fb28  0801fb28  0002fb28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801fb2c  0801fb2c  0002fb2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000368  20000000  0801fb30  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030368  2**0
                  CONTENTS
 10 .bss          00015ce8  20000368  20000368  00030368  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20016050  20016050  00030368  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030368  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002e2a5  00000000  00000000  00030398  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000055a7  00000000  00000000  0005e63d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002190  00000000  00000000  00063be8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001fb0  00000000  00000000  00065d78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a1cb  00000000  00000000  00067d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002936a  00000000  00000000  00091ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5314  00000000  00000000  000bb25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000ac  00000000  00000000  001b0571  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a9fc  00000000  00000000  001b0620  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000368 	.word	0x20000368
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801dc48 	.word	0x0801dc48

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000036c 	.word	0x2000036c
 80001cc:	0801dc48 	.word	0x0801dc48

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_ldivmod>:
 8000ca8:	b97b      	cbnz	r3, 8000cca <__aeabi_ldivmod+0x22>
 8000caa:	b972      	cbnz	r2, 8000cca <__aeabi_ldivmod+0x22>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bfbe      	ittt	lt
 8000cb0:	2000      	movlt	r0, #0
 8000cb2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cb6:	e006      	blt.n	8000cc6 <__aeabi_ldivmod+0x1e>
 8000cb8:	bf08      	it	eq
 8000cba:	2800      	cmpeq	r0, #0
 8000cbc:	bf1c      	itt	ne
 8000cbe:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cc2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cc6:	f000 b9ef 	b.w	80010a8 <__aeabi_idiv0>
 8000cca:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cce:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	db09      	blt.n	8000cea <__aeabi_ldivmod+0x42>
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	db1a      	blt.n	8000d10 <__aeabi_ldivmod+0x68>
 8000cda:	f000 f883 	bl	8000de4 <__udivmoddi4>
 8000cde:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce6:	b004      	add	sp, #16
 8000ce8:	4770      	bx	lr
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	db1b      	blt.n	8000d2c <__aeabi_ldivmod+0x84>
 8000cf4:	f000 f876 	bl	8000de4 <__udivmoddi4>
 8000cf8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d00:	b004      	add	sp, #16
 8000d02:	4240      	negs	r0, r0
 8000d04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d08:	4252      	negs	r2, r2
 8000d0a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d0e:	4770      	bx	lr
 8000d10:	4252      	negs	r2, r2
 8000d12:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d16:	f000 f865 	bl	8000de4 <__udivmoddi4>
 8000d1a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d22:	b004      	add	sp, #16
 8000d24:	4240      	negs	r0, r0
 8000d26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d2a:	4770      	bx	lr
 8000d2c:	4252      	negs	r2, r2
 8000d2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d32:	f000 f857 	bl	8000de4 <__udivmoddi4>
 8000d36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d3e:	b004      	add	sp, #16
 8000d40:	4252      	negs	r2, r2
 8000d42:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d46:	4770      	bx	lr

08000d48 <__aeabi_uldivmod>:
 8000d48:	b953      	cbnz	r3, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4a:	b94a      	cbnz	r2, 8000d60 <__aeabi_uldivmod+0x18>
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	bf08      	it	eq
 8000d50:	2800      	cmpeq	r0, #0
 8000d52:	bf1c      	itt	ne
 8000d54:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d58:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d5c:	f000 b9a4 	b.w	80010a8 <__aeabi_idiv0>
 8000d60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d68:	f000 f83c 	bl	8000de4 <__udivmoddi4>
 8000d6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d74:	b004      	add	sp, #16
 8000d76:	4770      	bx	lr

08000d78 <__aeabi_d2lz>:
 8000d78:	b538      	push	{r3, r4, r5, lr}
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	4604      	mov	r4, r0
 8000d80:	460d      	mov	r5, r1
 8000d82:	f7ff febb 	bl	8000afc <__aeabi_dcmplt>
 8000d86:	b928      	cbnz	r0, 8000d94 <__aeabi_d2lz+0x1c>
 8000d88:	4620      	mov	r0, r4
 8000d8a:	4629      	mov	r1, r5
 8000d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d90:	f000 b80a 	b.w	8000da8 <__aeabi_d2ulz>
 8000d94:	4620      	mov	r0, r4
 8000d96:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d9a:	f000 f805 	bl	8000da8 <__aeabi_d2ulz>
 8000d9e:	4240      	negs	r0, r0
 8000da0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000da4:	bd38      	pop	{r3, r4, r5, pc}
 8000da6:	bf00      	nop

08000da8 <__aeabi_d2ulz>:
 8000da8:	b5d0      	push	{r4, r6, r7, lr}
 8000daa:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__aeabi_d2ulz+0x34>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	4606      	mov	r6, r0
 8000db0:	460f      	mov	r7, r1
 8000db2:	f7ff fc31 	bl	8000618 <__aeabi_dmul>
 8000db6:	f7ff ff07 	bl	8000bc8 <__aeabi_d2uiz>
 8000dba:	4604      	mov	r4, r0
 8000dbc:	f7ff fbb2 	bl	8000524 <__aeabi_ui2d>
 8000dc0:	4b07      	ldr	r3, [pc, #28]	; (8000de0 <__aeabi_d2ulz+0x38>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	f7ff fc28 	bl	8000618 <__aeabi_dmul>
 8000dc8:	4602      	mov	r2, r0
 8000dca:	460b      	mov	r3, r1
 8000dcc:	4630      	mov	r0, r6
 8000dce:	4639      	mov	r1, r7
 8000dd0:	f7ff fa6a 	bl	80002a8 <__aeabi_dsub>
 8000dd4:	f7ff fef8 	bl	8000bc8 <__aeabi_d2uiz>
 8000dd8:	4621      	mov	r1, r4
 8000dda:	bdd0      	pop	{r4, r6, r7, pc}
 8000ddc:	3df00000 	.word	0x3df00000
 8000de0:	41f00000 	.word	0x41f00000

08000de4 <__udivmoddi4>:
 8000de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de8:	9d08      	ldr	r5, [sp, #32]
 8000dea:	4604      	mov	r4, r0
 8000dec:	468c      	mov	ip, r1
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f040 8083 	bne.w	8000efa <__udivmoddi4+0x116>
 8000df4:	428a      	cmp	r2, r1
 8000df6:	4617      	mov	r7, r2
 8000df8:	d947      	bls.n	8000e8a <__udivmoddi4+0xa6>
 8000dfa:	fab2 f282 	clz	r2, r2
 8000dfe:	b142      	cbz	r2, 8000e12 <__udivmoddi4+0x2e>
 8000e00:	f1c2 0020 	rsb	r0, r2, #32
 8000e04:	fa24 f000 	lsr.w	r0, r4, r0
 8000e08:	4091      	lsls	r1, r2
 8000e0a:	4097      	lsls	r7, r2
 8000e0c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e10:	4094      	lsls	r4, r2
 8000e12:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e16:	0c23      	lsrs	r3, r4, #16
 8000e18:	fbbc f6f8 	udiv	r6, ip, r8
 8000e1c:	fa1f fe87 	uxth.w	lr, r7
 8000e20:	fb08 c116 	mls	r1, r8, r6, ip
 8000e24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e28:	fb06 f10e 	mul.w	r1, r6, lr
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d909      	bls.n	8000e44 <__udivmoddi4+0x60>
 8000e30:	18fb      	adds	r3, r7, r3
 8000e32:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e36:	f080 8119 	bcs.w	800106c <__udivmoddi4+0x288>
 8000e3a:	4299      	cmp	r1, r3
 8000e3c:	f240 8116 	bls.w	800106c <__udivmoddi4+0x288>
 8000e40:	3e02      	subs	r6, #2
 8000e42:	443b      	add	r3, r7
 8000e44:	1a5b      	subs	r3, r3, r1
 8000e46:	b2a4      	uxth	r4, r4
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e54:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e58:	45a6      	cmp	lr, r4
 8000e5a:	d909      	bls.n	8000e70 <__udivmoddi4+0x8c>
 8000e5c:	193c      	adds	r4, r7, r4
 8000e5e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e62:	f080 8105 	bcs.w	8001070 <__udivmoddi4+0x28c>
 8000e66:	45a6      	cmp	lr, r4
 8000e68:	f240 8102 	bls.w	8001070 <__udivmoddi4+0x28c>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	443c      	add	r4, r7
 8000e70:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e74:	eba4 040e 	sub.w	r4, r4, lr
 8000e78:	2600      	movs	r6, #0
 8000e7a:	b11d      	cbz	r5, 8000e84 <__udivmoddi4+0xa0>
 8000e7c:	40d4      	lsrs	r4, r2
 8000e7e:	2300      	movs	r3, #0
 8000e80:	e9c5 4300 	strd	r4, r3, [r5]
 8000e84:	4631      	mov	r1, r6
 8000e86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e8a:	b902      	cbnz	r2, 8000e8e <__udivmoddi4+0xaa>
 8000e8c:	deff      	udf	#255	; 0xff
 8000e8e:	fab2 f282 	clz	r2, r2
 8000e92:	2a00      	cmp	r2, #0
 8000e94:	d150      	bne.n	8000f38 <__udivmoddi4+0x154>
 8000e96:	1bcb      	subs	r3, r1, r7
 8000e98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e9c:	fa1f f887 	uxth.w	r8, r7
 8000ea0:	2601      	movs	r6, #1
 8000ea2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ea6:	0c21      	lsrs	r1, r4, #16
 8000ea8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000eac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eb0:	fb08 f30c 	mul.w	r3, r8, ip
 8000eb4:	428b      	cmp	r3, r1
 8000eb6:	d907      	bls.n	8000ec8 <__udivmoddi4+0xe4>
 8000eb8:	1879      	adds	r1, r7, r1
 8000eba:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000ebe:	d202      	bcs.n	8000ec6 <__udivmoddi4+0xe2>
 8000ec0:	428b      	cmp	r3, r1
 8000ec2:	f200 80e9 	bhi.w	8001098 <__udivmoddi4+0x2b4>
 8000ec6:	4684      	mov	ip, r0
 8000ec8:	1ac9      	subs	r1, r1, r3
 8000eca:	b2a3      	uxth	r3, r4
 8000ecc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ed0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ed4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ed8:	fb08 f800 	mul.w	r8, r8, r0
 8000edc:	45a0      	cmp	r8, r4
 8000ede:	d907      	bls.n	8000ef0 <__udivmoddi4+0x10c>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x10a>
 8000ee8:	45a0      	cmp	r8, r4
 8000eea:	f200 80d9 	bhi.w	80010a0 <__udivmoddi4+0x2bc>
 8000eee:	4618      	mov	r0, r3
 8000ef0:	eba4 0408 	sub.w	r4, r4, r8
 8000ef4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef8:	e7bf      	b.n	8000e7a <__udivmoddi4+0x96>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d909      	bls.n	8000f12 <__udivmoddi4+0x12e>
 8000efe:	2d00      	cmp	r5, #0
 8000f00:	f000 80b1 	beq.w	8001066 <__udivmoddi4+0x282>
 8000f04:	2600      	movs	r6, #0
 8000f06:	e9c5 0100 	strd	r0, r1, [r5]
 8000f0a:	4630      	mov	r0, r6
 8000f0c:	4631      	mov	r1, r6
 8000f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f12:	fab3 f683 	clz	r6, r3
 8000f16:	2e00      	cmp	r6, #0
 8000f18:	d14a      	bne.n	8000fb0 <__udivmoddi4+0x1cc>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d302      	bcc.n	8000f24 <__udivmoddi4+0x140>
 8000f1e:	4282      	cmp	r2, r0
 8000f20:	f200 80b8 	bhi.w	8001094 <__udivmoddi4+0x2b0>
 8000f24:	1a84      	subs	r4, r0, r2
 8000f26:	eb61 0103 	sbc.w	r1, r1, r3
 8000f2a:	2001      	movs	r0, #1
 8000f2c:	468c      	mov	ip, r1
 8000f2e:	2d00      	cmp	r5, #0
 8000f30:	d0a8      	beq.n	8000e84 <__udivmoddi4+0xa0>
 8000f32:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f36:	e7a5      	b.n	8000e84 <__udivmoddi4+0xa0>
 8000f38:	f1c2 0320 	rsb	r3, r2, #32
 8000f3c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f40:	4097      	lsls	r7, r2
 8000f42:	fa01 f002 	lsl.w	r0, r1, r2
 8000f46:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f4a:	40d9      	lsrs	r1, r3
 8000f4c:	4330      	orrs	r0, r6
 8000f4e:	0c03      	lsrs	r3, r0, #16
 8000f50:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f54:	fa1f f887 	uxth.w	r8, r7
 8000f58:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f5c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f60:	fb06 f108 	mul.w	r1, r6, r8
 8000f64:	4299      	cmp	r1, r3
 8000f66:	fa04 f402 	lsl.w	r4, r4, r2
 8000f6a:	d909      	bls.n	8000f80 <__udivmoddi4+0x19c>
 8000f6c:	18fb      	adds	r3, r7, r3
 8000f6e:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000f72:	f080 808d 	bcs.w	8001090 <__udivmoddi4+0x2ac>
 8000f76:	4299      	cmp	r1, r3
 8000f78:	f240 808a 	bls.w	8001090 <__udivmoddi4+0x2ac>
 8000f7c:	3e02      	subs	r6, #2
 8000f7e:	443b      	add	r3, r7
 8000f80:	1a5b      	subs	r3, r3, r1
 8000f82:	b281      	uxth	r1, r0
 8000f84:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f88:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f8c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f90:	fb00 f308 	mul.w	r3, r0, r8
 8000f94:	428b      	cmp	r3, r1
 8000f96:	d907      	bls.n	8000fa8 <__udivmoddi4+0x1c4>
 8000f98:	1879      	adds	r1, r7, r1
 8000f9a:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f9e:	d273      	bcs.n	8001088 <__udivmoddi4+0x2a4>
 8000fa0:	428b      	cmp	r3, r1
 8000fa2:	d971      	bls.n	8001088 <__udivmoddi4+0x2a4>
 8000fa4:	3802      	subs	r0, #2
 8000fa6:	4439      	add	r1, r7
 8000fa8:	1acb      	subs	r3, r1, r3
 8000faa:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fae:	e778      	b.n	8000ea2 <__udivmoddi4+0xbe>
 8000fb0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fb4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fb8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fbc:	431c      	orrs	r4, r3
 8000fbe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fc2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fc6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fca:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fce:	431f      	orrs	r7, r3
 8000fd0:	0c3b      	lsrs	r3, r7, #16
 8000fd2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fd6:	fa1f f884 	uxth.w	r8, r4
 8000fda:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fde:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fe2:	fb09 fa08 	mul.w	sl, r9, r8
 8000fe6:	458a      	cmp	sl, r1
 8000fe8:	fa02 f206 	lsl.w	r2, r2, r6
 8000fec:	fa00 f306 	lsl.w	r3, r0, r6
 8000ff0:	d908      	bls.n	8001004 <__udivmoddi4+0x220>
 8000ff2:	1861      	adds	r1, r4, r1
 8000ff4:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000ff8:	d248      	bcs.n	800108c <__udivmoddi4+0x2a8>
 8000ffa:	458a      	cmp	sl, r1
 8000ffc:	d946      	bls.n	800108c <__udivmoddi4+0x2a8>
 8000ffe:	f1a9 0902 	sub.w	r9, r9, #2
 8001002:	4421      	add	r1, r4
 8001004:	eba1 010a 	sub.w	r1, r1, sl
 8001008:	b2bf      	uxth	r7, r7
 800100a:	fbb1 f0fe 	udiv	r0, r1, lr
 800100e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001012:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001016:	fb00 f808 	mul.w	r8, r0, r8
 800101a:	45b8      	cmp	r8, r7
 800101c:	d907      	bls.n	800102e <__udivmoddi4+0x24a>
 800101e:	19e7      	adds	r7, r4, r7
 8001020:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8001024:	d22e      	bcs.n	8001084 <__udivmoddi4+0x2a0>
 8001026:	45b8      	cmp	r8, r7
 8001028:	d92c      	bls.n	8001084 <__udivmoddi4+0x2a0>
 800102a:	3802      	subs	r0, #2
 800102c:	4427      	add	r7, r4
 800102e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001032:	eba7 0708 	sub.w	r7, r7, r8
 8001036:	fba0 8902 	umull	r8, r9, r0, r2
 800103a:	454f      	cmp	r7, r9
 800103c:	46c6      	mov	lr, r8
 800103e:	4649      	mov	r1, r9
 8001040:	d31a      	bcc.n	8001078 <__udivmoddi4+0x294>
 8001042:	d017      	beq.n	8001074 <__udivmoddi4+0x290>
 8001044:	b15d      	cbz	r5, 800105e <__udivmoddi4+0x27a>
 8001046:	ebb3 020e 	subs.w	r2, r3, lr
 800104a:	eb67 0701 	sbc.w	r7, r7, r1
 800104e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001052:	40f2      	lsrs	r2, r6
 8001054:	ea4c 0202 	orr.w	r2, ip, r2
 8001058:	40f7      	lsrs	r7, r6
 800105a:	e9c5 2700 	strd	r2, r7, [r5]
 800105e:	2600      	movs	r6, #0
 8001060:	4631      	mov	r1, r6
 8001062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001066:	462e      	mov	r6, r5
 8001068:	4628      	mov	r0, r5
 800106a:	e70b      	b.n	8000e84 <__udivmoddi4+0xa0>
 800106c:	4606      	mov	r6, r0
 800106e:	e6e9      	b.n	8000e44 <__udivmoddi4+0x60>
 8001070:	4618      	mov	r0, r3
 8001072:	e6fd      	b.n	8000e70 <__udivmoddi4+0x8c>
 8001074:	4543      	cmp	r3, r8
 8001076:	d2e5      	bcs.n	8001044 <__udivmoddi4+0x260>
 8001078:	ebb8 0e02 	subs.w	lr, r8, r2
 800107c:	eb69 0104 	sbc.w	r1, r9, r4
 8001080:	3801      	subs	r0, #1
 8001082:	e7df      	b.n	8001044 <__udivmoddi4+0x260>
 8001084:	4608      	mov	r0, r1
 8001086:	e7d2      	b.n	800102e <__udivmoddi4+0x24a>
 8001088:	4660      	mov	r0, ip
 800108a:	e78d      	b.n	8000fa8 <__udivmoddi4+0x1c4>
 800108c:	4681      	mov	r9, r0
 800108e:	e7b9      	b.n	8001004 <__udivmoddi4+0x220>
 8001090:	4666      	mov	r6, ip
 8001092:	e775      	b.n	8000f80 <__udivmoddi4+0x19c>
 8001094:	4630      	mov	r0, r6
 8001096:	e74a      	b.n	8000f2e <__udivmoddi4+0x14a>
 8001098:	f1ac 0c02 	sub.w	ip, ip, #2
 800109c:	4439      	add	r1, r7
 800109e:	e713      	b.n	8000ec8 <__udivmoddi4+0xe4>
 80010a0:	3802      	subs	r0, #2
 80010a2:	443c      	add	r4, r7
 80010a4:	e724      	b.n	8000ef0 <__udivmoddi4+0x10c>
 80010a6:	bf00      	nop

080010a8 <__aeabi_idiv0>:
 80010a8:	4770      	bx	lr
 80010aa:	bf00      	nop

080010ac <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b08a      	sub	sp, #40	; 0x28
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80010b8:	f00b f8e0 	bl	800c27c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80010bc:	4b58      	ldr	r3, [pc, #352]	; (8001220 <pvPortMallocMicroROS+0x174>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d101      	bne.n	80010c8 <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 80010c4:	f000 f98c 	bl	80013e0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80010c8:	4b56      	ldr	r3, [pc, #344]	; (8001224 <pvPortMallocMicroROS+0x178>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	4013      	ands	r3, r2
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f040 808e 	bne.w	80011f2 <pvPortMallocMicroROS+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d01d      	beq.n	8001118 <pvPortMallocMicroROS+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80010dc:	2208      	movs	r2, #8
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	4413      	add	r3, r2
 80010e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	f003 0307 	and.w	r3, r3, #7
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d014      	beq.n	8001118 <pvPortMallocMicroROS+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	f023 0307 	bic.w	r3, r3, #7
 80010f4:	3308      	adds	r3, #8
 80010f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f003 0307 	and.w	r3, r3, #7
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00a      	beq.n	8001118 <pvPortMallocMicroROS+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001106:	f383 8811 	msr	BASEPRI, r3
 800110a:	f3bf 8f6f 	isb	sy
 800110e:	f3bf 8f4f 	dsb	sy
 8001112:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8001114:	bf00      	nop
 8001116:	e7fe      	b.n	8001116 <pvPortMallocMicroROS+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d069      	beq.n	80011f2 <pvPortMallocMicroROS+0x146>
 800111e:	4b42      	ldr	r3, [pc, #264]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	429a      	cmp	r2, r3
 8001126:	d864      	bhi.n	80011f2 <pvPortMallocMicroROS+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001128:	4b40      	ldr	r3, [pc, #256]	; (800122c <pvPortMallocMicroROS+0x180>)
 800112a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800112c:	4b3f      	ldr	r3, [pc, #252]	; (800122c <pvPortMallocMicroROS+0x180>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001132:	e004      	b.n	800113e <pvPortMallocMicroROS+0x92>
				{
					pxPreviousBlock = pxBlock;
 8001134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001136:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800113e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	687a      	ldr	r2, [r7, #4]
 8001144:	429a      	cmp	r2, r3
 8001146:	d903      	bls.n	8001150 <pvPortMallocMicroROS+0xa4>
 8001148:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	2b00      	cmp	r3, #0
 800114e:	d1f1      	bne.n	8001134 <pvPortMallocMicroROS+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8001150:	4b33      	ldr	r3, [pc, #204]	; (8001220 <pvPortMallocMicroROS+0x174>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001156:	429a      	cmp	r2, r3
 8001158:	d04b      	beq.n	80011f2 <pvPortMallocMicroROS+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800115a:	6a3b      	ldr	r3, [r7, #32]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2208      	movs	r2, #8
 8001160:	4413      	add	r3, r2
 8001162:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	6a3b      	ldr	r3, [r7, #32]
 800116a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800116c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116e:	685a      	ldr	r2, [r3, #4]
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	1ad2      	subs	r2, r2, r3
 8001174:	2308      	movs	r3, #8
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	429a      	cmp	r2, r3
 800117a:	d91f      	bls.n	80011bc <pvPortMallocMicroROS+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800117c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001184:	69bb      	ldr	r3, [r7, #24]
 8001186:	f003 0307 	and.w	r3, r3, #7
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00a      	beq.n	80011a4 <pvPortMallocMicroROS+0xf8>
	__asm volatile
 800118e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001192:	f383 8811 	msr	BASEPRI, r3
 8001196:	f3bf 8f6f 	isb	sy
 800119a:	f3bf 8f4f 	dsb	sy
 800119e:	613b      	str	r3, [r7, #16]
}
 80011a0:	bf00      	nop
 80011a2:	e7fe      	b.n	80011a2 <pvPortMallocMicroROS+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80011a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a6:	685a      	ldr	r2, [r3, #4]
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	1ad2      	subs	r2, r2, r3
 80011ac:	69bb      	ldr	r3, [r7, #24]
 80011ae:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80011b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b2:	687a      	ldr	r2, [r7, #4]
 80011b4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80011b6:	69b8      	ldr	r0, [r7, #24]
 80011b8:	f000 f974 	bl	80014a4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80011bc:	4b1a      	ldr	r3, [pc, #104]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c2:	685b      	ldr	r3, [r3, #4]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	4a18      	ldr	r2, [pc, #96]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011c8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80011ca:	4b17      	ldr	r3, [pc, #92]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4b18      	ldr	r3, [pc, #96]	; (8001230 <pvPortMallocMicroROS+0x184>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d203      	bcs.n	80011de <pvPortMallocMicroROS+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80011d6:	4b14      	ldr	r3, [pc, #80]	; (8001228 <pvPortMallocMicroROS+0x17c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a15      	ldr	r2, [pc, #84]	; (8001230 <pvPortMallocMicroROS+0x184>)
 80011dc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80011de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	4b10      	ldr	r3, [pc, #64]	; (8001224 <pvPortMallocMicroROS+0x178>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	431a      	orrs	r2, r3
 80011e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ea:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80011ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80011f2:	f00b f851 	bl	800c298 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	f003 0307 	and.w	r3, r3, #7
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d00a      	beq.n	8001216 <pvPortMallocMicroROS+0x16a>
	__asm volatile
 8001200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001204:	f383 8811 	msr	BASEPRI, r3
 8001208:	f3bf 8f6f 	isb	sy
 800120c:	f3bf 8f4f 	dsb	sy
 8001210:	60fb      	str	r3, [r7, #12]
}
 8001212:	bf00      	nop
 8001214:	e7fe      	b.n	8001214 <pvPortMallocMicroROS+0x168>
	return pvReturn;
 8001216:	69fb      	ldr	r3, [r7, #28]
}
 8001218:	4618      	mov	r0, r3
 800121a:	3728      	adds	r7, #40	; 0x28
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200078bc 	.word	0x200078bc
 8001224:	200078c8 	.word	0x200078c8
 8001228:	200078c0 	.word	0x200078c0
 800122c:	200078b4 	.word	0x200078b4
 8001230:	200078c4 	.word	0x200078c4

08001234 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d048      	beq.n	80012d8 <vPortFreeMicroROS+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001246:	2308      	movs	r3, #8
 8001248:	425b      	negs	r3, r3
 800124a:	697a      	ldr	r2, [r7, #20]
 800124c:	4413      	add	r3, r2
 800124e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001250:	697b      	ldr	r3, [r7, #20]
 8001252:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	685a      	ldr	r2, [r3, #4]
 8001258:	4b21      	ldr	r3, [pc, #132]	; (80012e0 <vPortFreeMicroROS+0xac>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	4013      	ands	r3, r2
 800125e:	2b00      	cmp	r3, #0
 8001260:	d10a      	bne.n	8001278 <vPortFreeMicroROS+0x44>
	__asm volatile
 8001262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001266:	f383 8811 	msr	BASEPRI, r3
 800126a:	f3bf 8f6f 	isb	sy
 800126e:	f3bf 8f4f 	dsb	sy
 8001272:	60fb      	str	r3, [r7, #12]
}
 8001274:	bf00      	nop
 8001276:	e7fe      	b.n	8001276 <vPortFreeMicroROS+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001278:	693b      	ldr	r3, [r7, #16]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d00a      	beq.n	8001296 <vPortFreeMicroROS+0x62>
	__asm volatile
 8001280:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001284:	f383 8811 	msr	BASEPRI, r3
 8001288:	f3bf 8f6f 	isb	sy
 800128c:	f3bf 8f4f 	dsb	sy
 8001290:	60bb      	str	r3, [r7, #8]
}
 8001292:	bf00      	nop
 8001294:	e7fe      	b.n	8001294 <vPortFreeMicroROS+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	4b11      	ldr	r3, [pc, #68]	; (80012e0 <vPortFreeMicroROS+0xac>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4013      	ands	r3, r2
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d019      	beq.n	80012d8 <vPortFreeMicroROS+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d115      	bne.n	80012d8 <vPortFreeMicroROS+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	4b0b      	ldr	r3, [pc, #44]	; (80012e0 <vPortFreeMicroROS+0xac>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	43db      	mvns	r3, r3
 80012b6:	401a      	ands	r2, r3
 80012b8:	693b      	ldr	r3, [r7, #16]
 80012ba:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80012bc:	f00a ffde 	bl	800c27c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80012c0:	693b      	ldr	r3, [r7, #16]
 80012c2:	685a      	ldr	r2, [r3, #4]
 80012c4:	4b07      	ldr	r3, [pc, #28]	; (80012e4 <vPortFreeMicroROS+0xb0>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4413      	add	r3, r2
 80012ca:	4a06      	ldr	r2, [pc, #24]	; (80012e4 <vPortFreeMicroROS+0xb0>)
 80012cc:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80012ce:	6938      	ldr	r0, [r7, #16]
 80012d0:	f000 f8e8 	bl	80014a4 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80012d4:	f00a ffe0 	bl	800c298 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80012d8:	bf00      	nop
 80012da:	3718      	adds	r7, #24
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200078c8 	.word	0x200078c8
 80012e4:	200078c0 	.word	0x200078c0

080012e8 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 80012e8:	b480      	push	{r7}
 80012ea:	b087      	sub	sp, #28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 80012f4:	2308      	movs	r3, #8
 80012f6:	425b      	negs	r3, r3
 80012f8:	697a      	ldr	r2, [r7, #20]
 80012fa:	4413      	add	r3, r2
 80012fc:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001302:	693b      	ldr	r3, [r7, #16]
 8001304:	685a      	ldr	r2, [r3, #4]
 8001306:	4b06      	ldr	r3, [pc, #24]	; (8001320 <getBlockSize+0x38>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	43db      	mvns	r3, r3
 800130c:	4013      	ands	r3, r2
 800130e:	60fb      	str	r3, [r7, #12]

	return count;
 8001310:	68fb      	ldr	r3, [r7, #12]
}
 8001312:	4618      	mov	r0, r3
 8001314:	371c      	adds	r7, #28
 8001316:	46bd      	mov	sp, r7
 8001318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131c:	4770      	bx	lr
 800131e:	bf00      	nop
 8001320:	200078c8 	.word	0x200078c8

08001324 <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b088      	sub	sp, #32
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
 800132c:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 800132e:	f00a ffa5 	bl	800c27c <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f7ff feba 	bl	80010ac <pvPortMallocMicroROS>
 8001338:	6138      	str	r0, [r7, #16]

	uint8_t *puc = ( uint8_t * ) pv;
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	60fb      	str	r3, [r7, #12]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 800133e:	2308      	movs	r3, #8
 8001340:	425b      	negs	r3, r3
 8001342:	68fa      	ldr	r2, [r7, #12]
 8001344:	4413      	add	r3, r2
 8001346:	60fb      	str	r3, [r7, #12]
	pxLink = ( void * ) puc;
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	60bb      	str	r3, [r7, #8]


	char *in_src = (char*)pv;
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	61fb      	str	r3, [r7, #28]
  	char *in_dest = (char*)newmem;
 8001350:	693b      	ldr	r3, [r7, #16]
 8001352:	61bb      	str	r3, [r7, #24]
	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	4b0e      	ldr	r3, [pc, #56]	; (8001394 <pvPortReallocMicroROS+0x70>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	43db      	mvns	r3, r3
 800135e:	4013      	ands	r3, r2
 8001360:	617b      	str	r3, [r7, #20]

  	while(count--)
 8001362:	e007      	b.n	8001374 <pvPortReallocMicroROS+0x50>
    	*in_dest++ = *in_src++;
 8001364:	69fa      	ldr	r2, [r7, #28]
 8001366:	1c53      	adds	r3, r2, #1
 8001368:	61fb      	str	r3, [r7, #28]
 800136a:	69bb      	ldr	r3, [r7, #24]
 800136c:	1c59      	adds	r1, r3, #1
 800136e:	61b9      	str	r1, [r7, #24]
 8001370:	7812      	ldrb	r2, [r2, #0]
 8001372:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	1e5a      	subs	r2, r3, #1
 8001378:	617a      	str	r2, [r7, #20]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f2      	bne.n	8001364 <pvPortReallocMicroROS+0x40>

	vPortFreeMicroROS(pv);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff ff58 	bl	8001234 <vPortFreeMicroROS>

	( void ) xTaskResumeAll();
 8001384:	f00a ff88 	bl	800c298 <xTaskResumeAll>

	return newmem;
 8001388:	693b      	ldr	r3, [r7, #16]
}
 800138a:	4618      	mov	r0, r3
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200078c8 	.word	0x200078c8

08001398 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 80013a2:	f00a ff6b 	bl	800c27c <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	687a      	ldr	r2, [r7, #4]
 80013aa:	fb02 f303 	mul.w	r3, r2, r3
 80013ae:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 80013b0:	6978      	ldr	r0, [r7, #20]
 80013b2:	f7ff fe7b 	bl	80010ac <pvPortMallocMicroROS>
 80013b6:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	613b      	str	r3, [r7, #16]

  	while(count--)
 80013bc:	e004      	b.n	80013c8 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 80013be:	693b      	ldr	r3, [r7, #16]
 80013c0:	1c5a      	adds	r2, r3, #1
 80013c2:	613a      	str	r2, [r7, #16]
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
  	while(count--)
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	1e5a      	subs	r2, r3, #1
 80013cc:	617a      	str	r2, [r7, #20]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d1f5      	bne.n	80013be <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 80013d2:	f00a ff61 	bl	800c298 <xTaskResumeAll>
  	return mem;
 80013d6:	68fb      	ldr	r3, [r7, #12]
}
 80013d8:	4618      	mov	r0, r3
 80013da:	3718      	adds	r7, #24
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}

080013e0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80013e0:	b480      	push	{r7}
 80013e2:	b085      	sub	sp, #20
 80013e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80013e6:	f247 5330 	movw	r3, #30000	; 0x7530
 80013ea:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80013ec:	4b27      	ldr	r3, [pc, #156]	; (800148c <prvHeapInit+0xac>)
 80013ee:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f003 0307 	and.w	r3, r3, #7
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d00c      	beq.n	8001414 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	3307      	adds	r3, #7
 80013fe:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	f023 0307 	bic.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001408:	68ba      	ldr	r2, [r7, #8]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a1f      	ldr	r2, [pc, #124]	; (800148c <prvHeapInit+0xac>)
 8001410:	4413      	add	r3, r2
 8001412:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001418:	4a1d      	ldr	r2, [pc, #116]	; (8001490 <prvHeapInit+0xb0>)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800141e:	4b1c      	ldr	r3, [pc, #112]	; (8001490 <prvHeapInit+0xb0>)
 8001420:	2200      	movs	r2, #0
 8001422:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	68ba      	ldr	r2, [r7, #8]
 8001428:	4413      	add	r3, r2
 800142a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800142c:	2208      	movs	r2, #8
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	1a9b      	subs	r3, r3, r2
 8001432:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	f023 0307 	bic.w	r3, r3, #7
 800143a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	4a15      	ldr	r2, [pc, #84]	; (8001494 <prvHeapInit+0xb4>)
 8001440:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001442:	4b14      	ldr	r3, [pc, #80]	; (8001494 <prvHeapInit+0xb4>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	2200      	movs	r2, #0
 8001448:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800144a:	4b12      	ldr	r3, [pc, #72]	; (8001494 <prvHeapInit+0xb4>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2200      	movs	r2, #0
 8001450:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	68fa      	ldr	r2, [r7, #12]
 800145a:	1ad2      	subs	r2, r2, r3
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001460:	4b0c      	ldr	r3, [pc, #48]	; (8001494 <prvHeapInit+0xb4>)
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <prvHeapInit+0xb8>)
 800146e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	4a09      	ldr	r2, [pc, #36]	; (800149c <prvHeapInit+0xbc>)
 8001476:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001478:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <prvHeapInit+0xc0>)
 800147a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800147e:	601a      	str	r2, [r3, #0]
}
 8001480:	bf00      	nop
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	20000384 	.word	0x20000384
 8001490:	200078b4 	.word	0x200078b4
 8001494:	200078bc 	.word	0x200078bc
 8001498:	200078c4 	.word	0x200078c4
 800149c:	200078c0 	.word	0x200078c0
 80014a0:	200078c8 	.word	0x200078c8

080014a4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80014a4:	b480      	push	{r7}
 80014a6:	b085      	sub	sp, #20
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80014ac:	4b28      	ldr	r3, [pc, #160]	; (8001550 <prvInsertBlockIntoFreeList+0xac>)
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	e002      	b.n	80014b8 <prvInsertBlockIntoFreeList+0x14>
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d8f7      	bhi.n	80014b2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	68ba      	ldr	r2, [r7, #8]
 80014cc:	4413      	add	r3, r2
 80014ce:	687a      	ldr	r2, [r7, #4]
 80014d0:	429a      	cmp	r2, r3
 80014d2:	d108      	bne.n	80014e6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	441a      	add	r2, r3
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	68ba      	ldr	r2, [r7, #8]
 80014f0:	441a      	add	r2, r3
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d118      	bne.n	800152c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	681a      	ldr	r2, [r3, #0]
 80014fe:	4b15      	ldr	r3, [pc, #84]	; (8001554 <prvInsertBlockIntoFreeList+0xb0>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	429a      	cmp	r2, r3
 8001504:	d00d      	beq.n	8001522 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	685a      	ldr	r2, [r3, #4]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	441a      	add	r2, r3
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	601a      	str	r2, [r3, #0]
 8001520:	e008      	b.n	8001534 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001522:	4b0c      	ldr	r3, [pc, #48]	; (8001554 <prvInsertBlockIntoFreeList+0xb0>)
 8001524:	681a      	ldr	r2, [r3, #0]
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	e003      	b.n	8001534 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	429a      	cmp	r2, r3
 800153a:	d002      	beq.n	8001542 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
 8001542:	bf00      	nop
 8001544:	3714      	adds	r7, #20
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	200078b4 	.word	0x200078b4
 8001554:	200078bc 	.word	0x200078bc

08001558 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001566:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8001568:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800156c:	4904      	ldr	r1, [pc, #16]	; (8001580 <cubemx_transport_open+0x28>)
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	f007 ff7c 	bl	800946c <HAL_UART_Receive_DMA>
    return true;
 8001574:	2301      	movs	r3, #1
}
 8001576:	4618      	mov	r0, r3
 8001578:	3710      	adds	r7, #16
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	200078cc 	.word	0x200078cc

08001584 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001592:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8001594:	68f8      	ldr	r0, [r7, #12]
 8001596:	f007 ff99 	bl	80094cc <HAL_UART_DMAStop>
    return true;
 800159a:	2301      	movs	r3, #1
}
 800159c:	4618      	mov	r0, r3
 800159e:	3710      	adds	r7, #16
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 80015b8:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015c0:	b2db      	uxtb	r3, r3
 80015c2:	2b20      	cmp	r3, #32
 80015c4:	d11c      	bne.n	8001600 <cubemx_transport_write+0x5c>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	6978      	ldr	r0, [r7, #20]
 80015d0:	f007 fece 	bl	8009370 <HAL_UART_Transmit_DMA>
 80015d4:	4603      	mov	r3, r0
 80015d6:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80015d8:	e002      	b.n	80015e0 <cubemx_transport_write+0x3c>
            osDelay(1);
 80015da:	2001      	movs	r0, #1
 80015dc:	f009 fe23 	bl	800b226 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 80015e0:	7cfb      	ldrb	r3, [r7, #19]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d105      	bne.n	80015f2 <cubemx_transport_write+0x4e>
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015ec:	b2db      	uxtb	r3, r3
 80015ee:	2b20      	cmp	r3, #32
 80015f0:	d1f3      	bne.n	80015da <cubemx_transport_write+0x36>
        }

        return (ret == HAL_OK) ? len : 0;
 80015f2:	7cfb      	ldrb	r3, [r7, #19]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <cubemx_transport_write+0x58>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	e002      	b.n	8001602 <cubemx_transport_write+0x5e>
 80015fc:	2300      	movs	r3, #0
 80015fe:	e000      	b.n	8001602 <cubemx_transport_write+0x5e>
    }else{
        return 0;
 8001600:	2300      	movs	r3, #0
    }
}
 8001602:	4618      	mov	r0, r3
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
	...

0800160c <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
 8001618:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001620:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001626:	b672      	cpsid	i
}
 8001628:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001636:	4a1c      	ldr	r2, [pc, #112]	; (80016a8 <cubemx_transport_read+0x9c>)
 8001638:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800163a:	b662      	cpsie	i
}
 800163c:	bf00      	nop
        __enable_irq();
        ms_used++;
 800163e:	69fb      	ldr	r3, [r7, #28]
 8001640:	3301      	adds	r3, #1
 8001642:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001644:	2001      	movs	r0, #1
 8001646:	f009 fdee 	bl	800b226 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <cubemx_transport_read+0xa0>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	4b16      	ldr	r3, [pc, #88]	; (80016a8 <cubemx_transport_read+0x9c>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	429a      	cmp	r2, r3
 8001654:	d103      	bne.n	800165e <cubemx_transport_read+0x52>
 8001656:	69fa      	ldr	r2, [r7, #28]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	429a      	cmp	r2, r3
 800165c:	dbe3      	blt.n	8001626 <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001662:	e011      	b.n	8001688 <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001664:	4b11      	ldr	r3, [pc, #68]	; (80016ac <cubemx_transport_read+0xa0>)
 8001666:	681a      	ldr	r2, [r3, #0]
 8001668:	68b9      	ldr	r1, [r7, #8]
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	440b      	add	r3, r1
 800166e:	4910      	ldr	r1, [pc, #64]	; (80016b0 <cubemx_transport_read+0xa4>)
 8001670:	5c8a      	ldrb	r2, [r1, r2]
 8001672:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001674:	4b0d      	ldr	r3, [pc, #52]	; (80016ac <cubemx_transport_read+0xa0>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	3301      	adds	r3, #1
 800167a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800167e:	4a0b      	ldr	r2, [pc, #44]	; (80016ac <cubemx_transport_read+0xa0>)
 8001680:	6013      	str	r3, [r2, #0]
        wrote++;
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	3301      	adds	r3, #1
 8001686:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001688:	4b08      	ldr	r3, [pc, #32]	; (80016ac <cubemx_transport_read+0xa0>)
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <cubemx_transport_read+0x9c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	429a      	cmp	r2, r3
 8001692:	d003      	beq.n	800169c <cubemx_transport_read+0x90>
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	429a      	cmp	r2, r3
 800169a:	d3e3      	bcc.n	8001664 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 800169c:	69bb      	ldr	r3, [r7, #24]
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3720      	adds	r7, #32
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200080d0 	.word	0x200080d0
 80016ac:	200080cc 	.word	0x200080cc
 80016b0:	200078cc 	.word	0x200078cc

080016b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016b8:	f002 faa8 	bl	8003c0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016bc:	f000 f8a2 	bl	8001804 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016c0:	f000 fb28 	bl	8001d14 <MX_GPIO_Init>
  MX_I2C1_Init();
 80016c4:	f000 f968 	bl	8001998 <MX_I2C1_Init>
  MX_I2S3_Init();
 80016c8:	f000 f994 	bl	80019f4 <MX_I2S3_Init>
  MX_SPI1_Init();
 80016cc:	f000 f9c2 	bl	8001a54 <MX_SPI1_Init>
  MX_DMA_Init();
 80016d0:	f000 fae2 	bl	8001c98 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80016d4:	f000 fa6a 	bl	8001bac <MX_USART2_UART_Init>
  MX_USB_OTG_FS_HCD_Init();
 80016d8:	f000 fabc 	bl	8001c54 <MX_USB_OTG_FS_HCD_Init>
  MX_USART3_UART_Init();
 80016dc:	f000 fa90 	bl	8001c00 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80016e0:	f000 f8fa 	bl	80018d8 <MX_ADC1_Init>
  MX_TIM3_Init();
 80016e4:	f000 f9ec 	bl	8001ac0 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, adc_values, 2);
 80016e8:	2202      	movs	r2, #2
 80016ea:	4929      	ldr	r1, [pc, #164]	; (8001790 <main+0xdc>)
 80016ec:	4829      	ldr	r0, [pc, #164]	; (8001794 <main+0xe0>)
 80016ee:	f002 fb37 	bl	8003d60 <HAL_ADC_Start_DMA>
  status = HAL_UART_Receive_IT(&huart3, &uart_gps_rx, 1);
 80016f2:	2201      	movs	r2, #1
 80016f4:	4928      	ldr	r1, [pc, #160]	; (8001798 <main+0xe4>)
 80016f6:	4829      	ldr	r0, [pc, #164]	; (800179c <main+0xe8>)
 80016f8:	f007 fe09 	bl	800930e <HAL_UART_Receive_IT>
 80016fc:	4603      	mov	r3, r0
 80016fe:	461a      	mov	r2, r3
 8001700:	4b27      	ldr	r3, [pc, #156]	; (80017a0 <main+0xec>)
 8001702:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001704:	f009 fbe4 	bl	800aed0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of task_ros2 */
  task_ros2Handle = osThreadNew(task_ros2_function, NULL, &task_ros2_attributes);
 8001708:	4a26      	ldr	r2, [pc, #152]	; (80017a4 <main+0xf0>)
 800170a:	2100      	movs	r1, #0
 800170c:	4826      	ldr	r0, [pc, #152]	; (80017a8 <main+0xf4>)
 800170e:	f009 fc29 	bl	800af64 <osThreadNew>
 8001712:	4603      	mov	r3, r0
 8001714:	4a25      	ldr	r2, [pc, #148]	; (80017ac <main+0xf8>)
 8001716:	6013      	str	r3, [r2, #0]

  /* creation of task_gps */
  task_gpsHandle = osThreadNew(task_gps_function, NULL, &task_gps_attributes);
 8001718:	4a25      	ldr	r2, [pc, #148]	; (80017b0 <main+0xfc>)
 800171a:	2100      	movs	r1, #0
 800171c:	4825      	ldr	r0, [pc, #148]	; (80017b4 <main+0x100>)
 800171e:	f009 fc21 	bl	800af64 <osThreadNew>
 8001722:	4603      	mov	r3, r0
 8001724:	4a24      	ldr	r2, [pc, #144]	; (80017b8 <main+0x104>)
 8001726:	6013      	str	r3, [r2, #0]

  /* creation of task_stepper */
  task_stepperHandle = osThreadNew(task_stepper_function, NULL, &task_stepper_attributes);
 8001728:	4a24      	ldr	r2, [pc, #144]	; (80017bc <main+0x108>)
 800172a:	2100      	movs	r1, #0
 800172c:	4824      	ldr	r0, [pc, #144]	; (80017c0 <main+0x10c>)
 800172e:	f009 fc19 	bl	800af64 <osThreadNew>
 8001732:	4603      	mov	r3, r0
 8001734:	4a23      	ldr	r2, [pc, #140]	; (80017c4 <main+0x110>)
 8001736:	6013      	str	r3, [r2, #0]

  /* creation of task_angle_sens */
  task_angle_sensHandle = osThreadNew(task_angle_sensor_function, NULL, &task_angle_sens_attributes);
 8001738:	4a23      	ldr	r2, [pc, #140]	; (80017c8 <main+0x114>)
 800173a:	2100      	movs	r1, #0
 800173c:	4823      	ldr	r0, [pc, #140]	; (80017cc <main+0x118>)
 800173e:	f009 fc11 	bl	800af64 <osThreadNew>
 8001742:	4603      	mov	r3, r0
 8001744:	4a22      	ldr	r2, [pc, #136]	; (80017d0 <main+0x11c>)
 8001746:	6013      	str	r3, [r2, #0]

  /* creation of task_analog_inp */
  task_analog_inpHandle = osThreadNew(task_analog_input_function, NULL, &task_analog_inp_attributes);
 8001748:	4a22      	ldr	r2, [pc, #136]	; (80017d4 <main+0x120>)
 800174a:	2100      	movs	r1, #0
 800174c:	4822      	ldr	r0, [pc, #136]	; (80017d8 <main+0x124>)
 800174e:	f009 fc09 	bl	800af64 <osThreadNew>
 8001752:	4603      	mov	r3, r0
 8001754:	4a21      	ldr	r2, [pc, #132]	; (80017dc <main+0x128>)
 8001756:	6013      	str	r3, [r2, #0]

  /* creation of task_dac */
  task_dacHandle = osThreadNew(task_dac_function, NULL, &task_dac_attributes);
 8001758:	4a21      	ldr	r2, [pc, #132]	; (80017e0 <main+0x12c>)
 800175a:	2100      	movs	r1, #0
 800175c:	4821      	ldr	r0, [pc, #132]	; (80017e4 <main+0x130>)
 800175e:	f009 fc01 	bl	800af64 <osThreadNew>
 8001762:	4603      	mov	r3, r0
 8001764:	4a20      	ldr	r2, [pc, #128]	; (80017e8 <main+0x134>)
 8001766:	6013      	str	r3, [r2, #0]

  /* creation of task_digital_io */
  task_digital_ioHandle = osThreadNew(task_digital_io_function, NULL, &task_digital_io_attributes);
 8001768:	4a20      	ldr	r2, [pc, #128]	; (80017ec <main+0x138>)
 800176a:	2100      	movs	r1, #0
 800176c:	4820      	ldr	r0, [pc, #128]	; (80017f0 <main+0x13c>)
 800176e:	f009 fbf9 	bl	800af64 <osThreadNew>
 8001772:	4603      	mov	r3, r0
 8001774:	4a1f      	ldr	r2, [pc, #124]	; (80017f4 <main+0x140>)
 8001776:	6013      	str	r3, [r2, #0]

  /* creation of task_main */
  task_mainHandle = osThreadNew(task_main_function, NULL, &task_main_attributes);
 8001778:	4a1f      	ldr	r2, [pc, #124]	; (80017f8 <main+0x144>)
 800177a:	2100      	movs	r1, #0
 800177c:	481f      	ldr	r0, [pc, #124]	; (80017fc <main+0x148>)
 800177e:	f009 fbf1 	bl	800af64 <osThreadNew>
 8001782:	4603      	mov	r3, r0
 8001784:	4a1e      	ldr	r2, [pc, #120]	; (8001800 <main+0x14c>)
 8001786:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001788:	f009 fbc6 	bl	800af18 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800178c:	e7fe      	b.n	800178c <main+0xd8>
 800178e:	bf00      	nop
 8001790:	20010e04 	.word	0x20010e04
 8001794:	200108b0 	.word	0x200108b0
 8001798:	200080d5 	.word	0x200080d5
 800179c:	200105c4 	.word	0x200105c4
 80017a0:	20010e00 	.word	0x20010e00
 80017a4:	0801eae8 	.word	0x0801eae8
 80017a8:	080022b9 	.word	0x080022b9
 80017ac:	200105bc 	.word	0x200105bc
 80017b0:	0801eb0c 	.word	0x0801eb0c
 80017b4:	080026d5 	.word	0x080026d5
 80017b8:	20010554 	.word	0x20010554
 80017bc:	0801eb30 	.word	0x0801eb30
 80017c0:	080027d9 	.word	0x080027d9
 80017c4:	20010858 	.word	0x20010858
 80017c8:	0801eb54 	.word	0x0801eb54
 80017cc:	08002871 	.word	0x08002871
 80017d0:	200109e8 	.word	0x200109e8
 80017d4:	0801eb78 	.word	0x0801eb78
 80017d8:	08002881 	.word	0x08002881
 80017dc:	20010e08 	.word	0x20010e08
 80017e0:	0801eb9c 	.word	0x0801eb9c
 80017e4:	08002891 	.word	0x08002891
 80017e8:	2001095c 	.word	0x2001095c
 80017ec:	0801ebc0 	.word	0x0801ebc0
 80017f0:	080028a1 	.word	0x080028a1
 80017f4:	20010960 	.word	0x20010960
 80017f8:	0801ebe4 	.word	0x0801ebe4
 80017fc:	080028e5 	.word	0x080028e5
 8001800:	200108f8 	.word	0x200108f8

08001804 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b094      	sub	sp, #80	; 0x50
 8001808:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180a:	f107 0320 	add.w	r3, r7, #32
 800180e:	2230      	movs	r2, #48	; 0x30
 8001810:	2100      	movs	r1, #0
 8001812:	4618      	mov	r0, r3
 8001814:	f017 ffb6 	bl	8019784 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	609a      	str	r2, [r3, #8]
 8001824:	60da      	str	r2, [r3, #12]
 8001826:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001828:	2300      	movs	r3, #0
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <SystemClock_Config+0xcc>)
 800182e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001830:	4a27      	ldr	r2, [pc, #156]	; (80018d0 <SystemClock_Config+0xcc>)
 8001832:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001836:	6413      	str	r3, [r2, #64]	; 0x40
 8001838:	4b25      	ldr	r3, [pc, #148]	; (80018d0 <SystemClock_Config+0xcc>)
 800183a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001844:	2300      	movs	r3, #0
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	4b22      	ldr	r3, [pc, #136]	; (80018d4 <SystemClock_Config+0xd0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <SystemClock_Config+0xd0>)
 800184e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001852:	6013      	str	r3, [r2, #0]
 8001854:	4b1f      	ldr	r3, [pc, #124]	; (80018d4 <SystemClock_Config+0xd0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800185c:	607b      	str	r3, [r7, #4]
 800185e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001860:	2301      	movs	r3, #1
 8001862:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001864:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001868:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800186a:	2302      	movs	r3, #2
 800186c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800186e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001872:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001874:	2308      	movs	r3, #8
 8001876:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001878:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800187c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800187e:	2302      	movs	r3, #2
 8001880:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001882:	2307      	movs	r3, #7
 8001884:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001886:	f107 0320 	add.w	r3, r7, #32
 800188a:	4618      	mov	r0, r3
 800188c:	f005 fe04 	bl	8007498 <HAL_RCC_OscConfig>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d001      	beq.n	800189a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001896:	f001 f83f 	bl	8002918 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800189a:	230f      	movs	r3, #15
 800189c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800189e:	2302      	movs	r3, #2
 80018a0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018a2:	2300      	movs	r3, #0
 80018a4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018a6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018b0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	2105      	movs	r1, #5
 80018b8:	4618      	mov	r0, r3
 80018ba:	f006 f865 	bl	8007988 <HAL_RCC_ClockConfig>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d001      	beq.n	80018c8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80018c4:	f001 f828 	bl	8002918 <Error_Handler>
  }
}
 80018c8:	bf00      	nop
 80018ca:	3750      	adds	r7, #80	; 0x50
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40023800 	.word	0x40023800
 80018d4:	40007000 	.word	0x40007000

080018d8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b084      	sub	sp, #16
 80018dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80018de:	463b      	mov	r3, r7
 80018e0:	2200      	movs	r2, #0
 80018e2:	601a      	str	r2, [r3, #0]
 80018e4:	605a      	str	r2, [r3, #4]
 80018e6:	609a      	str	r2, [r3, #8]
 80018e8:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <MX_ADC1_Init+0xb4>)
 80018ec:	4a28      	ldr	r2, [pc, #160]	; (8001990 <MX_ADC1_Init+0xb8>)
 80018ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018f0:	4b26      	ldr	r3, [pc, #152]	; (800198c <MX_ADC1_Init+0xb4>)
 80018f2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80018f6:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018f8:	4b24      	ldr	r3, [pc, #144]	; (800198c <MX_ADC1_Init+0xb4>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80018fe:	4b23      	ldr	r3, [pc, #140]	; (800198c <MX_ADC1_Init+0xb4>)
 8001900:	2201      	movs	r2, #1
 8001902:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001904:	4b21      	ldr	r3, [pc, #132]	; (800198c <MX_ADC1_Init+0xb4>)
 8001906:	2201      	movs	r2, #1
 8001908:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800190a:	4b20      	ldr	r3, [pc, #128]	; (800198c <MX_ADC1_Init+0xb4>)
 800190c:	2200      	movs	r2, #0
 800190e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001912:	4b1e      	ldr	r3, [pc, #120]	; (800198c <MX_ADC1_Init+0xb4>)
 8001914:	2200      	movs	r2, #0
 8001916:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001918:	4b1c      	ldr	r3, [pc, #112]	; (800198c <MX_ADC1_Init+0xb4>)
 800191a:	4a1e      	ldr	r2, [pc, #120]	; (8001994 <MX_ADC1_Init+0xbc>)
 800191c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800191e:	4b1b      	ldr	r3, [pc, #108]	; (800198c <MX_ADC1_Init+0xb4>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001924:	4b19      	ldr	r3, [pc, #100]	; (800198c <MX_ADC1_Init+0xb4>)
 8001926:	2202      	movs	r2, #2
 8001928:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800192a:	4b18      	ldr	r3, [pc, #96]	; (800198c <MX_ADC1_Init+0xb4>)
 800192c:	2201      	movs	r2, #1
 800192e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001932:	4b16      	ldr	r3, [pc, #88]	; (800198c <MX_ADC1_Init+0xb4>)
 8001934:	2201      	movs	r2, #1
 8001936:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001938:	4814      	ldr	r0, [pc, #80]	; (800198c <MX_ADC1_Init+0xb4>)
 800193a:	f002 f9cd 	bl	8003cd8 <HAL_ADC_Init>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001944:	f000 ffe8 	bl	8002918 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001948:	230e      	movs	r3, #14
 800194a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800194c:	2301      	movs	r3, #1
 800194e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES;
 8001950:	2302      	movs	r3, #2
 8001952:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001954:	463b      	mov	r3, r7
 8001956:	4619      	mov	r1, r3
 8001958:	480c      	ldr	r0, [pc, #48]	; (800198c <MX_ADC1_Init+0xb4>)
 800195a:	f002 fb2f 	bl	8003fbc <HAL_ADC_ConfigChannel>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001964:	f000 ffd8 	bl	8002918 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8001968:	230f      	movs	r3, #15
 800196a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 800196c:	2302      	movs	r3, #2
 800196e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001970:	463b      	mov	r3, r7
 8001972:	4619      	mov	r1, r3
 8001974:	4805      	ldr	r0, [pc, #20]	; (800198c <MX_ADC1_Init+0xb4>)
 8001976:	f002 fb21 	bl	8003fbc <HAL_ADC_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001980:	f000 ffca 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001984:	bf00      	nop
 8001986:	3710      	adds	r7, #16
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	200108b0 	.word	0x200108b0
 8001990:	40012000 	.word	0x40012000
 8001994:	0f000001 	.word	0x0f000001

08001998 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800199c:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <MX_I2C1_Init+0x50>)
 800199e:	4a13      	ldr	r2, [pc, #76]	; (80019ec <MX_I2C1_Init+0x54>)
 80019a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019a4:	4a12      	ldr	r2, [pc, #72]	; (80019f0 <MX_I2C1_Init+0x58>)
 80019a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019a8:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80019ae:	4b0e      	ldr	r3, [pc, #56]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019b4:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019bc:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019be:	2200      	movs	r2, #0
 80019c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019c2:	4b09      	ldr	r3, [pc, #36]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019c8:	4b07      	ldr	r3, [pc, #28]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ce:	4b06      	ldr	r3, [pc, #24]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019d4:	4804      	ldr	r0, [pc, #16]	; (80019e8 <MX_I2C1_Init+0x50>)
 80019d6:	f004 ff7b 	bl	80068d0 <HAL_I2C_Init>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d001      	beq.n	80019e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019e0:	f000 ff9a 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019e4:	bf00      	nop
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20010628 	.word	0x20010628
 80019ec:	40005400 	.word	0x40005400
 80019f0:	000186a0 	.word	0x000186a0

080019f4 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80019f8:	4b13      	ldr	r3, [pc, #76]	; (8001a48 <MX_I2S3_Init+0x54>)
 80019fa:	4a14      	ldr	r2, [pc, #80]	; (8001a4c <MX_I2S3_Init+0x58>)
 80019fc:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a00:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a04:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001a06:	4b10      	ldr	r3, [pc, #64]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001a0c:	4b0e      	ldr	r3, [pc, #56]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a0e:	2200      	movs	r2, #0
 8001a10:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001a12:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a14:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a18:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001a1a:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a1c:	4a0c      	ldr	r2, [pc, #48]	; (8001a50 <MX_I2S3_Init+0x5c>)
 8001a1e:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a20:	4b09      	ldr	r3, [pc, #36]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a26:	4b08      	ldr	r3, [pc, #32]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a28:	2200      	movs	r2, #0
 8001a2a:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001a2c:	4b06      	ldr	r3, [pc, #24]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a32:	4805      	ldr	r0, [pc, #20]	; (8001a48 <MX_I2S3_Init+0x54>)
 8001a34:	f005 f890 	bl	8006b58 <HAL_I2S_Init>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001a3e:	f000 ff6b 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	20010db8 	.word	0x20010db8
 8001a4c:	40003c00 	.word	0x40003c00
 8001a50:	00017700 	.word	0x00017700

08001a54 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a58:	4b17      	ldr	r3, [pc, #92]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a5a:	4a18      	ldr	r2, [pc, #96]	; (8001abc <MX_SPI1_Init+0x68>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a5e:	4b16      	ldr	r3, [pc, #88]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a64:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a66:	4b14      	ldr	r3, [pc, #80]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a72:	4b11      	ldr	r3, [pc, #68]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a78:	4b0f      	ldr	r3, [pc, #60]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a7e:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a84:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001a86:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a8c:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a92:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a98:	4b07      	ldr	r3, [pc, #28]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a9e:	4b06      	ldr	r3, [pc, #24]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001aa0:	220a      	movs	r2, #10
 8001aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001aa4:	4804      	ldr	r0, [pc, #16]	; (8001ab8 <MX_SPI1_Init+0x64>)
 8001aa6:	f006 fadd 	bl	8008064 <HAL_SPI_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001ab0:	f000 ff32 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	200109f4 	.word	0x200109f4
 8001abc:	40013000 	.word	0x40013000

08001ac0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b08e      	sub	sp, #56	; 0x38
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ac6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]
 8001ad2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	2200      	movs	r2, #0
 8001ada:	601a      	str	r2, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
 8001aec:	615a      	str	r2, [r3, #20]
 8001aee:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001af0:	4b2c      	ldr	r3, [pc, #176]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001af2:	4a2d      	ldr	r2, [pc, #180]	; (8001ba8 <MX_TIM3_Init+0xe8>)
 8001af4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001af6:	4b2b      	ldr	r3, [pc, #172]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001af8:	2253      	movs	r2, #83	; 0x53
 8001afa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001afc:	4b29      	ldr	r3, [pc, #164]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 8001b02:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001b08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b0a:	4b26      	ldr	r3, [pc, #152]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b16:	4823      	ldr	r0, [pc, #140]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b18:	f006 fb2d 	bl	8008176 <HAL_TIM_Base_Init>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8001b22:	f000 fef9 	bl	8002918 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b30:	4619      	mov	r1, r3
 8001b32:	481c      	ldr	r0, [pc, #112]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b34:	f006 ff18 	bl	8008968 <HAL_TIM_ConfigClockSource>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001b3e:	f000 feeb 	bl	8002918 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001b42:	4818      	ldr	r0, [pc, #96]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b44:	f006 fbd6 	bl	80082f4 <HAL_TIM_PWM_Init>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d001      	beq.n	8001b52 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001b4e:	f000 fee3 	bl	8002918 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b52:	2300      	movs	r3, #0
 8001b54:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b56:	2300      	movs	r3, #0
 8001b58:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b5a:	f107 0320 	add.w	r3, r7, #32
 8001b5e:	4619      	mov	r1, r3
 8001b60:	4810      	ldr	r0, [pc, #64]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b62:	f007 faf7 	bl	8009154 <HAL_TIMEx_MasterConfigSynchronization>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001b6c:	f000 fed4 	bl	8002918 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b70:	2360      	movs	r3, #96	; 0x60
 8001b72:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 250;
 8001b74:	23fa      	movs	r3, #250	; 0xfa
 8001b76:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b80:	1d3b      	adds	r3, r7, #4
 8001b82:	2200      	movs	r2, #0
 8001b84:	4619      	mov	r1, r3
 8001b86:	4807      	ldr	r0, [pc, #28]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b88:	f006 fe2c 	bl	80087e4 <HAL_TIM_PWM_ConfigChannel>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001b92:	f000 fec1 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001b96:	4803      	ldr	r0, [pc, #12]	; (8001ba4 <MX_TIM3_Init+0xe4>)
 8001b98:	f001 fcba 	bl	8003510 <HAL_TIM_MspPostInit>

}
 8001b9c:	bf00      	nop
 8001b9e:	3738      	adds	r7, #56	; 0x38
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20010864 	.word	0x20010864
 8001ba8:	40000400 	.word	0x40000400

08001bac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001bb0:	4b11      	ldr	r3, [pc, #68]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bb2:	4a12      	ldr	r2, [pc, #72]	; (8001bfc <MX_USART2_UART_Init+0x50>)
 8001bb4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001bb6:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bb8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001bbc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001bbe:	4b0e      	ldr	r3, [pc, #56]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001bc4:	4b0c      	ldr	r3, [pc, #48]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001bca:	4b0b      	ldr	r3, [pc, #44]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001bd0:	4b09      	ldr	r3, [pc, #36]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bd2:	220c      	movs	r2, #12
 8001bd4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001bd6:	4b08      	ldr	r3, [pc, #32]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001be2:	4805      	ldr	r0, [pc, #20]	; (8001bf8 <MX_USART2_UART_Init+0x4c>)
 8001be4:	f007 fb46 	bl	8009274 <HAL_UART_Init>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001bee:	f000 fe93 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	bf00      	nop
 8001bf8:	20010d50 	.word	0x20010d50
 8001bfc:	40004400 	.word	0x40004400

08001c00 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c04:	4b11      	ldr	r3, [pc, #68]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c06:	4a12      	ldr	r2, [pc, #72]	; (8001c50 <MX_USART3_UART_Init+0x50>)
 8001c08:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001c0a:	4b10      	ldr	r3, [pc, #64]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c0c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c10:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c12:	4b0e      	ldr	r3, [pc, #56]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c18:	4b0c      	ldr	r3, [pc, #48]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001c24:	4b09      	ldr	r3, [pc, #36]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c26:	220c      	movs	r2, #12
 8001c28:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c2a:	4b08      	ldr	r3, [pc, #32]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c30:	4b06      	ldr	r3, [pc, #24]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001c36:	4805      	ldr	r0, [pc, #20]	; (8001c4c <MX_USART3_UART_Init+0x4c>)
 8001c38:	f007 fb1c 	bl	8009274 <HAL_UART_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001c42:	f000 fe69 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200105c4 	.word	0x200105c4
 8001c50:	40004800 	.word	0x40004800

08001c54 <MX_USB_OTG_FS_HCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_HCD_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001c58:	4b0e      	ldr	r3, [pc, #56]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c5a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001c5e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8001c60:	4b0c      	ldr	r3, [pc, #48]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c62:	2208      	movs	r2, #8
 8001c64:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8001c66:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c68:	2201      	movs	r2, #1
 8001c6a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c74:	2202      	movs	r2, #2
 8001c76:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8001c78:	4b06      	ldr	r3, [pc, #24]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8001c7e:	4805      	ldr	r0, [pc, #20]	; (8001c94 <MX_USB_OTG_FS_HCD_Init+0x40>)
 8001c80:	f003 fb11 	bl	80052a6 <HAL_HCD_Init>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d001      	beq.n	8001c8e <MX_USB_OTG_FS_HCD_Init+0x3a>
  {
    Error_Handler();
 8001c8a:	f000 fe45 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20010a4c 	.word	0x20010a4c

08001c98 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	4b1b      	ldr	r3, [pc, #108]	; (8001d10 <MX_DMA_Init+0x78>)
 8001ca4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca6:	4a1a      	ldr	r2, [pc, #104]	; (8001d10 <MX_DMA_Init+0x78>)
 8001ca8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001cac:	6313      	str	r3, [r2, #48]	; 0x30
 8001cae:	4b18      	ldr	r3, [pc, #96]	; (8001d10 <MX_DMA_Init+0x78>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cb6:	607b      	str	r3, [r7, #4]
 8001cb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	603b      	str	r3, [r7, #0]
 8001cbe:	4b14      	ldr	r3, [pc, #80]	; (8001d10 <MX_DMA_Init+0x78>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	4a13      	ldr	r2, [pc, #76]	; (8001d10 <MX_DMA_Init+0x78>)
 8001cc4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001cca:	4b11      	ldr	r3, [pc, #68]	; (8001d10 <MX_DMA_Init+0x78>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cd2:	603b      	str	r3, [r7, #0]
 8001cd4:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	2105      	movs	r1, #5
 8001cda:	2010      	movs	r0, #16
 8001cdc:	f002 fcc6 	bl	800466c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001ce0:	2010      	movs	r0, #16
 8001ce2:	f002 fcdf 	bl	80046a4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	2105      	movs	r1, #5
 8001cea:	2011      	movs	r0, #17
 8001cec:	f002 fcbe 	bl	800466c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001cf0:	2011      	movs	r0, #17
 8001cf2:	f002 fcd7 	bl	80046a4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	2038      	movs	r0, #56	; 0x38
 8001cfc:	f002 fcb6 	bl	800466c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001d00:	2038      	movs	r0, #56	; 0x38
 8001d02:	f002 fccf 	bl	80046a4 <HAL_NVIC_EnableIRQ>

}
 8001d06:	bf00      	nop
 8001d08:	3708      	adds	r7, #8
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bd80      	pop	{r7, pc}
 8001d0e:	bf00      	nop
 8001d10:	40023800 	.word	0x40023800

08001d14 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b08c      	sub	sp, #48	; 0x30
 8001d18:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1a:	f107 031c 	add.w	r3, r7, #28
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]
 8001d22:	605a      	str	r2, [r3, #4]
 8001d24:	609a      	str	r2, [r3, #8]
 8001d26:	60da      	str	r2, [r3, #12]
 8001d28:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	61bb      	str	r3, [r7, #24]
 8001d2e:	4b77      	ldr	r3, [pc, #476]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d32:	4a76      	ldr	r2, [pc, #472]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d34:	f043 0310 	orr.w	r3, r3, #16
 8001d38:	6313      	str	r3, [r2, #48]	; 0x30
 8001d3a:	4b74      	ldr	r3, [pc, #464]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3e:	f003 0310 	and.w	r3, r3, #16
 8001d42:	61bb      	str	r3, [r7, #24]
 8001d44:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	617b      	str	r3, [r7, #20]
 8001d4a:	4b70      	ldr	r3, [pc, #448]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	4a6f      	ldr	r2, [pc, #444]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d50:	f043 0304 	orr.w	r3, r3, #4
 8001d54:	6313      	str	r3, [r2, #48]	; 0x30
 8001d56:	4b6d      	ldr	r3, [pc, #436]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5a:	f003 0304 	and.w	r3, r3, #4
 8001d5e:	617b      	str	r3, [r7, #20]
 8001d60:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	4b69      	ldr	r3, [pc, #420]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a68      	ldr	r2, [pc, #416]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b66      	ldr	r3, [pc, #408]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
 8001d82:	4b62      	ldr	r3, [pc, #392]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	4a61      	ldr	r2, [pc, #388]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d88:	f043 0301 	orr.w	r3, r3, #1
 8001d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d8e:	4b5f      	ldr	r3, [pc, #380]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	f003 0301 	and.w	r3, r3, #1
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d9a:	2300      	movs	r3, #0
 8001d9c:	60bb      	str	r3, [r7, #8]
 8001d9e:	4b5b      	ldr	r3, [pc, #364]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da2:	4a5a      	ldr	r2, [pc, #360]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001da4:	f043 0302 	orr.w	r3, r3, #2
 8001da8:	6313      	str	r3, [r2, #48]	; 0x30
 8001daa:	4b58      	ldr	r3, [pc, #352]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	607b      	str	r3, [r7, #4]
 8001dba:	4b54      	ldr	r3, [pc, #336]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dbe:	4a53      	ldr	r2, [pc, #332]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dc0:	f043 0308 	orr.w	r3, r3, #8
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc6:	4b51      	ldr	r3, [pc, #324]	; (8001f0c <MX_GPIO_Init+0x1f8>)
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	f003 0308 	and.w	r3, r3, #8
 8001dce:	607b      	str	r3, [r7, #4]
 8001dd0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|STEPPER_EN_Pin|STEPPER_DIR_Pin|MS1_Pin
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f44f 61f1 	mov.w	r1, #1928	; 0x788
 8001dd8:	484d      	ldr	r0, [pc, #308]	; (8001f10 <MX_GPIO_Init+0x1fc>)
 8001dda:	f003 fa27 	bl	800522c <HAL_GPIO_WritePin>
                          |MS2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001dde:	2201      	movs	r2, #1
 8001de0:	2101      	movs	r1, #1
 8001de2:	484c      	ldr	r0, [pc, #304]	; (8001f14 <MX_GPIO_Init+0x200>)
 8001de4:	f003 fa22 	bl	800522c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001de8:	2200      	movs	r2, #0
 8001dea:	f24f 0110 	movw	r1, #61456	; 0xf010
 8001dee:	484a      	ldr	r0, [pc, #296]	; (8001f18 <MX_GPIO_Init+0x204>)
 8001df0:	f003 fa1c 	bl	800522c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin STEPPER_EN_Pin STEPPER_DIR_Pin MS1_Pin
                           MS2_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|STEPPER_EN_Pin|STEPPER_DIR_Pin|MS1_Pin
 8001df4:	f44f 63f1 	mov.w	r3, #1928	; 0x788
 8001df8:	61fb      	str	r3, [r7, #28]
                          |MS2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfa:	2301      	movs	r3, #1
 8001dfc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e02:	2300      	movs	r3, #0
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e06:	f107 031c 	add.w	r3, r7, #28
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4840      	ldr	r0, [pc, #256]	; (8001f10 <MX_GPIO_Init+0x1fc>)
 8001e0e:	f003 f859 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001e12:	2301      	movs	r3, #1
 8001e14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e16:	2301      	movs	r3, #1
 8001e18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001e22:	f107 031c 	add.w	r3, r7, #28
 8001e26:	4619      	mov	r1, r3
 8001e28:	483a      	ldr	r0, [pc, #232]	; (8001f14 <MX_GPIO_Init+0x200>)
 8001e2a:	f003 f84b 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001e2e:	2308      	movs	r3, #8
 8001e30:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e32:	2302      	movs	r3, #2
 8001e34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e3e:	2305      	movs	r3, #5
 8001e40:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001e42:	f107 031c 	add.w	r3, r7, #28
 8001e46:	4619      	mov	r1, r3
 8001e48:	4832      	ldr	r0, [pc, #200]	; (8001f14 <MX_GPIO_Init+0x200>)
 8001e4a:	f003 f83b 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0_Pin */
  GPIO_InitStruct.Pin = PB0_Pin;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e52:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PB0_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	f107 031c 	add.w	r3, r7, #28
 8001e60:	4619      	mov	r1, r3
 8001e62:	482e      	ldr	r0, [pc, #184]	; (8001f1c <MX_GPIO_Init+0x208>)
 8001e64:	f003 f82e 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001e68:	2304      	movs	r3, #4
 8001e6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e70:	2300      	movs	r3, #0
 8001e72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001e74:	f107 031c 	add.w	r3, r7, #28
 8001e78:	4619      	mov	r1, r3
 8001e7a:	4829      	ldr	r0, [pc, #164]	; (8001f20 <MX_GPIO_Init+0x20c>)
 8001e7c:	f003 f822 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001e80:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e86:	2302      	movs	r3, #2
 8001e88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e92:	2305      	movs	r3, #5
 8001e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8001e96:	f107 031c 	add.w	r3, r7, #28
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4820      	ldr	r0, [pc, #128]	; (8001f20 <MX_GPIO_Init+0x20c>)
 8001e9e:	f003 f811 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8001ea2:	f24f 0310 	movw	r3, #61456	; 0xf010
 8001ea6:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001eb4:	f107 031c 	add.w	r3, r7, #28
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4817      	ldr	r0, [pc, #92]	; (8001f18 <MX_GPIO_Init+0x204>)
 8001ebc:	f003 f802 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001ec0:	2320      	movs	r3, #32
 8001ec2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ecc:	f107 031c 	add.w	r3, r7, #28
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4811      	ldr	r0, [pc, #68]	; (8001f18 <MX_GPIO_Init+0x204>)
 8001ed4:	f002 fff6 	bl	8004ec4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001edc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8001ee0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8001ee6:	f107 031c 	add.w	r3, r7, #28
 8001eea:	4619      	mov	r1, r3
 8001eec:	4808      	ldr	r0, [pc, #32]	; (8001f10 <MX_GPIO_Init+0x1fc>)
 8001eee:	f002 ffe9 	bl	8004ec4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	2105      	movs	r1, #5
 8001ef6:	2006      	movs	r0, #6
 8001ef8:	f002 fbb8 	bl	800466c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001efc:	2006      	movs	r0, #6
 8001efe:	f002 fbd1 	bl	80046a4 <HAL_NVIC_EnableIRQ>

}
 8001f02:	bf00      	nop
 8001f04:	3730      	adds	r7, #48	; 0x30
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	40023800 	.word	0x40023800
 8001f10:	40021000 	.word	0x40021000
 8001f14:	40020800 	.word	0x40020800
 8001f18:	40020c00 	.word	0x40020c00
 8001f1c:	40020000 	.word	0x40020000
 8001f20:	40020400 	.word	0x40020400
 8001f24:	00000000 	.word	0x00000000

08001f28 <convertDegMinToDecDeg>:
 * Convert NMEA absolute position to decimal degrees
 * "ddmm.mmmm" or "dddmm.mmmm" really is D+M/60,
 * then negated if quadrant is 'W' or 'S'
 */
double convertDegMinToDecDeg (float degMin)
{
 8001f28:	b5b0      	push	{r4, r5, r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	ed87 0a01 	vstr	s0, [r7, #4]
  double min = 0.0;
 8001f32:	f04f 0200 	mov.w	r2, #0
 8001f36:	f04f 0300 	mov.w	r3, #0
 8001f3a:	e9c7 2304 	strd	r2, r3, [r7, #16]
  double decDeg = 0.0;
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	f04f 0300 	mov.w	r3, #0
 8001f46:	e9c7 2302 	strd	r2, r3, [r7, #8]

  //get the minutes, fmod() requires double
  min = fmod((double)degMin, 100.0);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f7fe fb0c 	bl	8000568 <__aeabi_f2d>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	ed9f 1b1a 	vldr	d1, [pc, #104]	; 8001fc0 <convertDegMinToDecDeg+0x98>
 8001f58:	ec43 2b10 	vmov	d0, r2, r3
 8001f5c:	f01b fc3e 	bl	801d7dc <fmod>
 8001f60:	ed87 0b04 	vstr	d0, [r7, #16]

  //rebuild coordinates in decimal degrees
  degMin = (int) ( degMin / 100 );
 8001f64:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f68:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001fc8 <convertDegMinToDecDeg+0xa0>
 8001f6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001f74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f78:	edc7 7a01 	vstr	s15, [r7, #4]
  decDeg = degMin + ( min / 60 );
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f7fe faf3 	bl	8000568 <__aeabi_f2d>
 8001f82:	4604      	mov	r4, r0
 8001f84:	460d      	mov	r5, r1
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	4b10      	ldr	r3, [pc, #64]	; (8001fcc <convertDegMinToDecDeg+0xa4>)
 8001f8c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001f90:	f7fe fc6c 	bl	800086c <__aeabi_ddiv>
 8001f94:	4602      	mov	r2, r0
 8001f96:	460b      	mov	r3, r1
 8001f98:	4620      	mov	r0, r4
 8001f9a:	4629      	mov	r1, r5
 8001f9c:	f7fe f986 	bl	80002ac <__adddf3>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	e9c7 2302 	strd	r2, r3, [r7, #8]

  return decDeg;
 8001fa8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fac:	ec43 2b17 	vmov	d7, r2, r3
}
 8001fb0:	eeb0 0a47 	vmov.f32	s0, s14
 8001fb4:	eef0 0a67 	vmov.f32	s1, s15
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bdb0      	pop	{r4, r5, r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	00000000 	.word	0x00000000
 8001fc4:	40590000 	.word	0x40590000
 8001fc8:	42c80000 	.word	0x42c80000
 8001fcc:	404e0000 	.word	0x404e0000

08001fd0 <ros2_gpio_input_timer_callback>:

void ros2_gpio_input_timer_callback(rcl_timer_t * timer, int64_t last_call_time)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b086      	sub	sp, #24
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	60f8      	str	r0, [r7, #12]
 8001fd8:	e9c7 2300 	strd	r2, r3, [r7]


		//sprintf(joint_state_msg.header.frame_id.data, "%ld", seq_no);
		//joint_state_msg.header.frame_id.size = strlen(joint_state_msg.header.frame_id.data);

		ros2_gpio_input_msg.data= gpio_input;
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <ros2_gpio_input_timer_callback+0x38>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a0a      	ldr	r2, [pc, #40]	; (800200c <ros2_gpio_input_timer_callback+0x3c>)
 8001fe2:	6013      	str	r3, [r2, #0]

		// Publish the message
		rcl_ret_t ret = rcl_publish(&ros2_gpio_input_pub, &ros2_gpio_input_msg, NULL);
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	4909      	ldr	r1, [pc, #36]	; (800200c <ros2_gpio_input_timer_callback+0x3c>)
 8001fe8:	4809      	ldr	r0, [pc, #36]	; (8002010 <ros2_gpio_input_timer_callback+0x40>)
 8001fea:	f00c fa27 	bl	800e43c <rcl_publish>
 8001fee:	6178      	str	r0, [r7, #20]
		if (ret != RCL_RET_OK)
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d004      	beq.n	8002000 <ros2_gpio_input_timer_callback+0x30>
		{
		  printf("Error publishing gpio input (line %d)\n", __LINE__);
 8001ff6:	f240 316e 	movw	r1, #878	; 0x36e
 8001ffa:	4806      	ldr	r0, [pc, #24]	; (8002014 <ros2_gpio_input_timer_callback+0x44>)
 8001ffc:	f017 fe94 	bl	8019d28 <iprintf>
		}
}
 8002000:	bf00      	nop
 8002002:	3718      	adds	r7, #24
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20010860 	.word	0x20010860
 800200c:	200108ac 	.word	0x200108ac
 8002010:	200109e4 	.word	0x200109e4
 8002014:	0801dcd0 	.word	0x0801dcd0

08002018 <ros2_gps_timer_callback>:

void ros2_gps_timer_callback(rcl_timer_t * timer, int64_t last_call_time) {
 8002018:	b580      	push	{r7, lr}
 800201a:	b08c      	sub	sp, #48	; 0x30
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d03e      	beq.n	80020a8 <ros2_gps_timer_callback+0x90>
// Fill the message timestamp
		struct timespec ts;
		int64_t time_ns;
		time_ns = rmw_uros_epoch_nanos();
 800202a:	f00e fa7f 	bl	801052c <rmw_uros_epoch_nanos>
 800202e:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		UTILS_NanosecondsToTimespec(time_ns, &ts);
 8002032:	f107 0310 	add.w	r3, r7, #16
 8002036:	461a      	mov	r2, r3
 8002038:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800203c:	f000 fd10 	bl	8002a60 <UTILS_NanosecondsToTimespec>


	// Create the Header
		ros2_gps_msg.header.stamp.sec = ts.tv_sec;
 8002040:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002044:	4b1a      	ldr	r3, [pc, #104]	; (80020b0 <ros2_gps_timer_callback+0x98>)
 8002046:	601a      	str	r2, [r3, #0]
		ros2_gps_msg.header.stamp.nanosec = ts.tv_nsec;
 8002048:	69bb      	ldr	r3, [r7, #24]
 800204a:	461a      	mov	r2, r3
 800204c:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <ros2_gps_timer_callback+0x98>)
 800204e:	605a      	str	r2, [r3, #4]

		ros2_gps_msg.latitude = gps_latitude;
 8002050:	4b18      	ldr	r3, [pc, #96]	; (80020b4 <ros2_gps_timer_callback+0x9c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4618      	mov	r0, r3
 8002056:	f7fe fa87 	bl	8000568 <__aeabi_f2d>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	4914      	ldr	r1, [pc, #80]	; (80020b0 <ros2_gps_timer_callback+0x98>)
 8002060:	e9c1 2306 	strd	r2, r3, [r1, #24]
		ros2_gps_msg.longitude = gps_longitude;
 8002064:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <ros2_gps_timer_callback+0xa0>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f7fe fa7d 	bl	8000568 <__aeabi_f2d>
 800206e:	4602      	mov	r2, r0
 8002070:	460b      	mov	r3, r1
 8002072:	490f      	ldr	r1, [pc, #60]	; (80020b0 <ros2_gps_timer_callback+0x98>)
 8002074:	e9c1 2308 	strd	r2, r3, [r1, #32]
		ros2_gps_msg.altitude = gps_alt;
 8002078:	4b10      	ldr	r3, [pc, #64]	; (80020bc <ros2_gps_timer_callback+0xa4>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4618      	mov	r0, r3
 800207e:	f7fe fa73 	bl	8000568 <__aeabi_f2d>
 8002082:	4602      	mov	r2, r0
 8002084:	460b      	mov	r3, r1
 8002086:	490a      	ldr	r1, [pc, #40]	; (80020b0 <ros2_gps_timer_callback+0x98>)
 8002088:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		// Publish the message
				rcl_ret_t ret = rcl_publish(&ros2_gps_pub, &ros2_gps_msg, NULL);
 800208c:	2200      	movs	r2, #0
 800208e:	4908      	ldr	r1, [pc, #32]	; (80020b0 <ros2_gps_timer_callback+0x98>)
 8002090:	480b      	ldr	r0, [pc, #44]	; (80020c0 <ros2_gps_timer_callback+0xa8>)
 8002092:	f00c f9d3 	bl	800e43c <rcl_publish>
 8002096:	6278      	str	r0, [r7, #36]	; 0x24
				if (ret != RCL_RET_OK)
 8002098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209a:	2b00      	cmp	r3, #0
 800209c:	d004      	beq.n	80020a8 <ros2_gps_timer_callback+0x90>
				{
				  printf("Error publishing gps (line %d)\n", __LINE__);
 800209e:	f240 3186 	movw	r1, #902	; 0x386
 80020a2:	4808      	ldr	r0, [pc, #32]	; (80020c4 <ros2_gps_timer_callback+0xac>)
 80020a4:	f017 fe40 	bl	8019d28 <iprintf>
				}
			}


}
 80020a8:	bf00      	nop
 80020aa:	3730      	adds	r7, #48	; 0x30
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	200107d0 	.word	0x200107d0
 80020b4:	200080dc 	.word	0x200080dc
 80020b8:	200080e0 	.word	0x200080e0
 80020bc:	200080e8 	.word	0x200080e8
 80020c0:	20010db4 	.word	0x20010db4
 80020c4:	0801dcf8 	.word	0x0801dcf8

080020c8 <ros2_analog_input_timer_callback>:

void ros2_analog_input_timer_callback(rcl_timer_t * timer, int64_t last_call_time){
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d018      	beq.n	800210c <ros2_analog_input_timer_callback+0x44>
	ros2_analog_input_msg.data.data[0] = adc_values[0];
 80020da:	4b0e      	ldr	r3, [pc, #56]	; (8002114 <ros2_analog_input_timer_callback+0x4c>)
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	4a0e      	ldr	r2, [pc, #56]	; (8002118 <ros2_analog_input_timer_callback+0x50>)
 80020e0:	8812      	ldrh	r2, [r2, #0]
 80020e2:	801a      	strh	r2, [r3, #0]
	ros2_analog_input_msg.data.data[1] = adc_values[1];
 80020e4:	4b0b      	ldr	r3, [pc, #44]	; (8002114 <ros2_analog_input_timer_callback+0x4c>)
 80020e6:	691b      	ldr	r3, [r3, #16]
 80020e8:	3302      	adds	r3, #2
 80020ea:	4a0b      	ldr	r2, [pc, #44]	; (8002118 <ros2_analog_input_timer_callback+0x50>)
 80020ec:	8852      	ldrh	r2, [r2, #2]
 80020ee:	801a      	strh	r2, [r3, #0]
	// Publish the message
					rcl_ret_t ret = rcl_publish(&ros2_analog_input_pub, &ros2_analog_input_msg, NULL);
 80020f0:	2200      	movs	r2, #0
 80020f2:	4908      	ldr	r1, [pc, #32]	; (8002114 <ros2_analog_input_timer_callback+0x4c>)
 80020f4:	4809      	ldr	r0, [pc, #36]	; (800211c <ros2_analog_input_timer_callback+0x54>)
 80020f6:	f00c f9a1 	bl	800e43c <rcl_publish>
 80020fa:	6178      	str	r0, [r7, #20]
					if (ret != RCL_RET_OK)
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d004      	beq.n	800210c <ros2_analog_input_timer_callback+0x44>
					{
					  printf("Error publishing analog input (line %d)\n", __LINE__);
 8002102:	f240 3195 	movw	r1, #917	; 0x395
 8002106:	4806      	ldr	r0, [pc, #24]	; (8002120 <ros2_analog_input_timer_callback+0x58>)
 8002108:	f017 fe0e 	bl	8019d28 <iprintf>
					}
	}

}
 800210c:	bf00      	nop
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200109c4 	.word	0x200109c4
 8002118:	20010e04 	.word	0x20010e04
 800211c:	200105c0 	.word	0x200105c0
 8002120:	0801dd18 	.word	0x0801dd18

08002124 <ros2_stepper_current_position_timer_callback>:

void ros2_stepper_current_position_timer_callback(rcl_timer_t * timer, int64_t last_call_time){
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	e9c7 2300 	strd	r2, r3, [r7]
	if (timer != NULL) {
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	2b00      	cmp	r3, #0
 8002134:	d012      	beq.n	800215c <ros2_stepper_current_position_timer_callback+0x38>
	ros2_stepper_current_position_msg.data = stepper1.currentPos;
 8002136:	4b0b      	ldr	r3, [pc, #44]	; (8002164 <ros2_stepper_current_position_timer_callback+0x40>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	4b0a      	ldr	r3, [pc, #40]	; (8002168 <ros2_stepper_current_position_timer_callback+0x44>)
 800213e:	601a      	str	r2, [r3, #0]
	// Publish the message
					rcl_ret_t ret = rcl_publish(&ros2_stepper_current_position_pub, &ros2_stepper_current_position_msg, NULL);
 8002140:	2200      	movs	r2, #0
 8002142:	4909      	ldr	r1, [pc, #36]	; (8002168 <ros2_stepper_current_position_timer_callback+0x44>)
 8002144:	4809      	ldr	r0, [pc, #36]	; (800216c <ros2_stepper_current_position_timer_callback+0x48>)
 8002146:	f00c f979 	bl	800e43c <rcl_publish>
 800214a:	6178      	str	r0, [r7, #20]
					if (ret != RCL_RET_OK)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d004      	beq.n	800215c <ros2_stepper_current_position_timer_callback+0x38>
					{
					  printf("Error publishing stepper current position (line %d)\n", __LINE__);
 8002152:	f240 31a2 	movw	r1, #930	; 0x3a2
 8002156:	4806      	ldr	r0, [pc, #24]	; (8002170 <ros2_stepper_current_position_timer_callback+0x4c>)
 8002158:	f017 fde6 	bl	8019d28 <iprintf>
					}
	}
}
 800215c:	bf00      	nop
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	2001067c 	.word	0x2001067c
 8002168:	200109e0 	.word	0x200109e0
 800216c:	2001085c 	.word	0x2001085c
 8002170:	0801dd44 	.word	0x0801dd44

08002174 <ros2_stepper_target_position_callback>:


void ros2_stepper_target_position_callback(const void * msgin){
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
	const std_msgs__msg__UInt32 *stepper_target_position_msg;

		if (msgin != NULL)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d006      	beq.n	8002190 <ros2_stepper_target_position_callback+0x1c>
		{



			stepper_target_position_msg = (const std_msgs__msg__UInt32 *)msgin;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	60fb      	str	r3, [r7, #12]
			stepper1.targetPos = stepper_target_position_msg->data;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	461a      	mov	r2, r3
 800218c:	4b03      	ldr	r3, [pc, #12]	; (800219c <ros2_stepper_target_position_callback+0x28>)
 800218e:	605a      	str	r2, [r3, #4]

		}
}
 8002190:	bf00      	nop
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr
 800219c:	2001067c 	.word	0x2001067c

080021a0 <ros2_gpio_output_callback>:

void ros2_gpio_output_callback(const void * msgin)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b084      	sub	sp, #16
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]

	const std_msgs__msg__UInt32 *gpio_output_msg;
	int32_t data = 0;
 80021a8:	2300      	movs	r3, #0
 80021aa:	60fb      	str	r3, [r7, #12]
	if (msgin != NULL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d00f      	beq.n	80021d2 <ros2_gpio_output_callback+0x32>
	{



		gpio_output_msg = (const std_msgs__msg__UInt32 *)msgin;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	60bb      	str	r3, [r7, #8]
		data = gpio_output_msg->data;
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	60fb      	str	r3, [r7, #12]
		HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, (data & 0x00000001));
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	f003 0301 	and.w	r3, r3, #1
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	461a      	mov	r2, r3
 80021c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80021cc:	4803      	ldr	r0, [pc, #12]	; (80021dc <ros2_gpio_output_callback+0x3c>)
 80021ce:	f003 f82d 	bl	800522c <HAL_GPIO_WritePin>


	}
}
 80021d2:	bf00      	nop
 80021d4:	3710      	adds	r7, #16
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40020c00 	.word	0x40020c00

080021e0 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b082      	sub	sp, #8
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
if (huart->Instance == USART3){
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4a12      	ldr	r2, [pc, #72]	; (8002238 <HAL_UART_RxCpltCallback+0x58>)
 80021ee:	4293      	cmp	r3, r2
 80021f0:	d11e      	bne.n	8002230 <HAL_UART_RxCpltCallback+0x50>
	if ((uart_gps_rx != '\n') && gps_buffer_index < sizeof(gps_buffer)){
 80021f2:	4b12      	ldr	r3, [pc, #72]	; (800223c <HAL_UART_RxCpltCallback+0x5c>)
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b0a      	cmp	r3, #10
 80021f8:	d00b      	beq.n	8002212 <HAL_UART_RxCpltCallback+0x32>
		gps_buffer[gps_buffer_index++] = uart_gps_rx;
 80021fa:	4b11      	ldr	r3, [pc, #68]	; (8002240 <HAL_UART_RxCpltCallback+0x60>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	1c5a      	adds	r2, r3, #1
 8002200:	b2d1      	uxtb	r1, r2
 8002202:	4a0f      	ldr	r2, [pc, #60]	; (8002240 <HAL_UART_RxCpltCallback+0x60>)
 8002204:	7011      	strb	r1, [r2, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	4b0c      	ldr	r3, [pc, #48]	; (800223c <HAL_UART_RxCpltCallback+0x5c>)
 800220a:	7819      	ldrb	r1, [r3, #0]
 800220c:	4b0d      	ldr	r3, [pc, #52]	; (8002244 <HAL_UART_RxCpltCallback+0x64>)
 800220e:	5499      	strb	r1, [r3, r2]
 8002210:	e005      	b.n	800221e <HAL_UART_RxCpltCallback+0x3e>
	} else {
		osThreadFlagsSet(task_gpsHandle, TF_GPS_DATA);
 8002212:	4b0d      	ldr	r3, [pc, #52]	; (8002248 <HAL_UART_RxCpltCallback+0x68>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	2101      	movs	r1, #1
 8002218:	4618      	mov	r0, r3
 800221a:	f008 ff35 	bl	800b088 <osThreadFlagsSet>
	}

	status = HAL_UART_Receive_IT(&huart3, &uart_gps_rx, 1);
 800221e:	2201      	movs	r2, #1
 8002220:	4906      	ldr	r1, [pc, #24]	; (800223c <HAL_UART_RxCpltCallback+0x5c>)
 8002222:	480a      	ldr	r0, [pc, #40]	; (800224c <HAL_UART_RxCpltCallback+0x6c>)
 8002224:	f007 f873 	bl	800930e <HAL_UART_Receive_IT>
 8002228:	4603      	mov	r3, r0
 800222a:	461a      	mov	r2, r3
 800222c:	4b08      	ldr	r3, [pc, #32]	; (8002250 <HAL_UART_RxCpltCallback+0x70>)
 800222e:	701a      	strb	r2, [r3, #0]

}
}
 8002230:	bf00      	nop
 8002232:	3708      	adds	r7, #8
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40004800 	.word	0x40004800
 800223c:	200080d5 	.word	0x200080d5
 8002240:	200080d4 	.word	0x200080d4
 8002244:	200106ac 	.word	0x200106ac
 8002248:	20010554 	.word	0x20010554
 800224c:	200105c4 	.word	0x200105c4
 8002250:	20010e00 	.word	0x20010e00

08002254 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim){
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3){
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4a11      	ldr	r2, [pc, #68]	; (80022a8 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 8002262:	4293      	cmp	r3, r2
 8002264:	d11b      	bne.n	800229e <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
		if (stepper1.direction == DIRECTION_CW) {
 8002266:	4b11      	ldr	r3, [pc, #68]	; (80022ac <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002268:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800226c:	2b01      	cmp	r3, #1
 800226e:	d10b      	bne.n	8002288 <HAL_TIM_PWM_PulseFinishedCallback+0x34>
			stepper1.currentPos++;
 8002270:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	3301      	adds	r3, #1
 8002276:	4a0d      	ldr	r2, [pc, #52]	; (80022ac <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002278:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(STEPPER_DIR_GPIO_Port, STEPPER_DIR_Pin, GPIO_PIN_SET);
 800227a:	2201      	movs	r2, #1
 800227c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002280:	480b      	ldr	r0, [pc, #44]	; (80022b0 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 8002282:	f002 ffd3 	bl	800522c <HAL_GPIO_WritePin>
			stepper1.currentPos--;
			HAL_GPIO_WritePin(STEPPER_DIR_GPIO_Port, STEPPER_DIR_Pin, GPIO_PIN_RESET);
		}

	}
}
 8002286:	e00a      	b.n	800229e <HAL_TIM_PWM_PulseFinishedCallback+0x4a>
			stepper1.currentPos--;
 8002288:	4b08      	ldr	r3, [pc, #32]	; (80022ac <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	3b01      	subs	r3, #1
 800228e:	4a07      	ldr	r2, [pc, #28]	; (80022ac <HAL_TIM_PWM_PulseFinishedCallback+0x58>)
 8002290:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(STEPPER_DIR_GPIO_Port, STEPPER_DIR_Pin, GPIO_PIN_RESET);
 8002292:	2200      	movs	r2, #0
 8002294:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002298:	4805      	ldr	r0, [pc, #20]	; (80022b0 <HAL_TIM_PWM_PulseFinishedCallback+0x5c>)
 800229a:	f002 ffc7 	bl	800522c <HAL_GPIO_WritePin>
}
 800229e:	bf00      	nop
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40000400 	.word	0x40000400
 80022ac:	2001067c 	.word	0x2001067c
 80022b0:	40021000 	.word	0x40021000
 80022b4:	00000000 	.word	0x00000000

080022b8 <task_ros2_function>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_task_ros2_function */
void task_ros2_function(void *argument)
{
 80022b8:	b5b0      	push	{r4, r5, r7, lr}
 80022ba:	b0d2      	sub	sp, #328	; 0x148
 80022bc:	af02      	add	r7, sp, #8
 80022be:	f107 031c 	add.w	r3, r7, #28
 80022c2:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN 5 */
	// micro-ROS configuration
	  rmw_uros_set_custom_transport(
 80022c4:	4b78      	ldr	r3, [pc, #480]	; (80024a8 <task_ros2_function+0x1f0>)
 80022c6:	9301      	str	r3, [sp, #4]
 80022c8:	4b78      	ldr	r3, [pc, #480]	; (80024ac <task_ros2_function+0x1f4>)
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	4b78      	ldr	r3, [pc, #480]	; (80024b0 <task_ros2_function+0x1f8>)
 80022ce:	4a79      	ldr	r2, [pc, #484]	; (80024b4 <task_ros2_function+0x1fc>)
 80022d0:	4979      	ldr	r1, [pc, #484]	; (80024b8 <task_ros2_function+0x200>)
 80022d2:	2001      	movs	r0, #1
 80022d4:	f00d fa82 	bl	800f7dc <rmw_uros_set_custom_transport>
		cubemx_transport_open,
		cubemx_transport_close,
		cubemx_transport_write,
		cubemx_transport_read);

	  rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80022d8:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80022dc:	4618      	mov	r0, r3
 80022de:	f00c feff 	bl	800f0e0 <rcutils_get_zero_initialized_allocator>
	  freeRTOS_allocator.allocate = microros_allocate;
 80022e2:	4b76      	ldr	r3, [pc, #472]	; (80024bc <task_ros2_function+0x204>)
 80022e4:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
	  freeRTOS_allocator.deallocate = microros_deallocate;
 80022e8:	4b75      	ldr	r3, [pc, #468]	; (80024c0 <task_ros2_function+0x208>)
 80022ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
	  freeRTOS_allocator.reallocate = microros_reallocate;
 80022ee:	4b75      	ldr	r3, [pc, #468]	; (80024c4 <task_ros2_function+0x20c>)
 80022f0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
	  freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80022f4:	4b74      	ldr	r3, [pc, #464]	; (80024c8 <task_ros2_function+0x210>)
 80022f6:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134

	  if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 80022fa:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80022fe:	4618      	mov	r0, r3
 8002300:	f00c fefc 	bl	800f0fc <rcutils_set_default_allocator>
 8002304:	4603      	mov	r3, r0
 8002306:	f083 0301 	eor.w	r3, r3, #1
 800230a:	b2db      	uxtb	r3, r3
 800230c:	2b00      	cmp	r3, #0
 800230e:	d004      	beq.n	800231a <task_ros2_function+0x62>
		  printf("Error on default allocators (line %d)\n", __LINE__);
 8002310:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002314:	486d      	ldr	r0, [pc, #436]	; (80024cc <task_ros2_function+0x214>)
 8002316:	f017 fd07 	bl	8019d28 <iprintf>
	  rcl_allocator_t allocator;
	  rcl_node_t node;
	  rclc_executor_t executor;
	  rcl_init_options_t init_options;

	  allocator = rcl_get_default_allocator();
 800231a:	463b      	mov	r3, r7
 800231c:	4618      	mov	r0, r3
 800231e:	f00c ff0d 	bl	800f13c <rcutils_get_default_allocator>
 8002322:	463b      	mov	r3, r7
 8002324:	f107 04cc 	add.w	r4, r7, #204	; 0xcc
 8002328:	461d      	mov	r5, r3
 800232a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800232c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800232e:	682b      	ldr	r3, [r5, #0]
 8002330:	6023      	str	r3, [r4, #0]
	  init_options = rcl_get_zero_initialized_init_options();
 8002332:	f00b fe03 	bl	800df3c <rcl_get_zero_initialized_init_options>
 8002336:	4602      	mov	r2, r0
 8002338:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800233c:	601a      	str	r2, [r3, #0]
	  rcl_init_options_init(&init_options, allocator);
 800233e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8002342:	466a      	mov	r2, sp
 8002344:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8002348:	e893 0003 	ldmia.w	r3, {r0, r1}
 800234c:	e882 0003 	stmia.w	r2, {r0, r1}
 8002350:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002354:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002356:	4620      	mov	r0, r4
 8002358:	f00b fdf2 	bl	800df40 <rcl_init_options_init>

	  // create init_options
	  rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 800235c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8002360:	f107 00e0 	add.w	r0, r7, #224	; 0xe0
 8002364:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002368:	9300      	str	r3, [sp, #0]
 800236a:	4613      	mov	r3, r2
 800236c:	2200      	movs	r2, #0
 800236e:	2100      	movs	r1, #0
 8002370:	f00c fdac 	bl	800eecc <rclc_support_init_with_options>

	  // create node
	  rcl_node_options_t node_ops = rcl_node_get_default_options();
 8002374:	f107 0320 	add.w	r3, r7, #32
 8002378:	4618      	mov	r0, r3
 800237a:	f00b ff07 	bl	800e18c <rcl_node_get_default_options>
	  node_ops.domain_id = 25;
 800237e:	f107 0320 	add.w	r3, r7, #32
 8002382:	2219      	movs	r2, #25
 8002384:	601a      	str	r2, [r3, #0]
	  rclc_node_init_with_options(&node, "acquisition_system", "", &support, &node_ops);
 8002386:	f107 02e0 	add.w	r2, r7, #224	; 0xe0
 800238a:	f107 00c4 	add.w	r0, r7, #196	; 0xc4
 800238e:	f107 0320 	add.w	r3, r7, #32
 8002392:	9300      	str	r3, [sp, #0]
 8002394:	4613      	mov	r3, r2
 8002396:	4a4e      	ldr	r2, [pc, #312]	; (80024d0 <task_ros2_function+0x218>)
 8002398:	494e      	ldr	r1, [pc, #312]	; (80024d4 <task_ros2_function+0x21c>)
 800239a:	f00c fdd5 	bl	800ef48 <rclc_node_init_with_options>


	  //time sync
	  if( rmw_uros_sync_session(1000) != RMW_RET_OK)
 800239e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80023a2:	f00e f8d1 	bl	8010548 <rmw_uros_sync_session>
 80023a6:	4603      	mov	r3, r0
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d004      	beq.n	80023b6 <task_ros2_function+0xfe>
		  printf("Error on time sync (line %d)\n", __LINE__);
 80023ac:	f240 4143 	movw	r1, #1091	; 0x443
 80023b0:	4849      	ldr	r0, [pc, #292]	; (80024d8 <task_ros2_function+0x220>)
 80023b2:	f017 fcb9 	bl	8019d28 <iprintf>




	  //create gpio_output_sub
	  ros2_gpio_output_sub = rcl_get_zero_initialized_subscription();
 80023b6:	f00c f865 	bl	800e484 <rcl_get_zero_initialized_subscription>
 80023ba:	4603      	mov	r3, r0
 80023bc:	4a47      	ldr	r2, [pc, #284]	; (80024dc <task_ros2_function+0x224>)
 80023be:	6013      	str	r3, [r2, #0]
	  rclc_subscription_init_best_effort(
 80023c0:	f00e fd80 	bl	8010ec4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt32>
 80023c4:	4602      	mov	r2, r0
 80023c6:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 80023ca:	4b45      	ldr	r3, [pc, #276]	; (80024e0 <task_ros2_function+0x228>)
 80023cc:	4843      	ldr	r0, [pc, #268]	; (80024dc <task_ros2_function+0x224>)
 80023ce:	f00c fe1d 	bl	800f00c <rclc_subscription_init_best_effort>
			  &node,
			  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, UInt32),
			  "/gpio_output");

	  //create stepper_target_positoin_sub
	  ros2_stepper_target_position_sub = rcl_get_zero_initialized_subscription();
 80023d2:	f00c f857 	bl	800e484 <rcl_get_zero_initialized_subscription>
 80023d6:	4603      	mov	r3, r0
 80023d8:	4a42      	ldr	r2, [pc, #264]	; (80024e4 <task_ros2_function+0x22c>)
 80023da:	6013      	str	r3, [r2, #0]
	 	  rclc_subscription_init_best_effort(
 80023dc:	f00e fd72 	bl	8010ec4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt32>
 80023e0:	4602      	mov	r2, r0
 80023e2:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 80023e6:	4b40      	ldr	r3, [pc, #256]	; (80024e8 <task_ros2_function+0x230>)
 80023e8:	483e      	ldr	r0, [pc, #248]	; (80024e4 <task_ros2_function+0x22c>)
 80023ea:	f00c fe0f 	bl	800f00c <rclc_subscription_init_best_effort>
	 			  "/stepper_target_position");



	  // gpio_input pub
	  rclc_publisher_init_default(
 80023ee:	f00e fd69 	bl	8010ec4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt32>
 80023f2:	4602      	mov	r2, r0
 80023f4:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 80023f8:	4b3c      	ldr	r3, [pc, #240]	; (80024ec <task_ros2_function+0x234>)
 80023fa:	483d      	ldr	r0, [pc, #244]	; (80024f0 <task_ros2_function+0x238>)
 80023fc:	f00c fdd2 	bl	800efa4 <rclc_publisher_init_default>
			  &node,
			  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, UInt32),
			  "/gpio_input");

	  // gps_pub
	  rclc_publisher_init_default(
 8002400:	f00e fbc6 	bl	8010b90 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>
 8002404:	4602      	mov	r2, r0
 8002406:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 800240a:	4b3a      	ldr	r3, [pc, #232]	; (80024f4 <task_ros2_function+0x23c>)
 800240c:	483a      	ldr	r0, [pc, #232]	; (80024f8 <task_ros2_function+0x240>)
 800240e:	f00c fdc9 	bl	800efa4 <rclc_publisher_init_default>
	  			  &ros2_gps_pub,
	  			  &node,
	  			  ROSIDL_GET_MSG_TYPE_SUPPORT(sensor_msgs, msg, NavSatFix),
	  			  "/gps");

	  rclc_publisher_init_default(
 8002412:	f00e fd55 	bl	8010ec0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>
 8002416:	4602      	mov	r2, r0
 8002418:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 800241c:	4b37      	ldr	r3, [pc, #220]	; (80024fc <task_ros2_function+0x244>)
 800241e:	4838      	ldr	r0, [pc, #224]	; (8002500 <task_ros2_function+0x248>)
 8002420:	f00c fdc0 	bl	800efa4 <rclc_publisher_init_default>
	  			  &node,
	  			  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, UInt16MultiArray),
	  			  "/analog_input");


	  rclc_publisher_init_default(
 8002424:	f00e fd4e 	bl	8010ec4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt32>
 8002428:	4602      	mov	r2, r0
 800242a:	f107 01c4 	add.w	r1, r7, #196	; 0xc4
 800242e:	4b35      	ldr	r3, [pc, #212]	; (8002504 <task_ros2_function+0x24c>)
 8002430:	4835      	ldr	r0, [pc, #212]	; (8002508 <task_ros2_function+0x250>)
 8002432:	f00c fdb7 	bl	800efa4 <rclc_publisher_init_default>
	  	  			  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, UInt32),
	  	  			  "/stepper_current_position");


	  // gps memmory allocation
	  ros2_gps_msg.header.frame_id.capacity = 20;
 8002436:	4b35      	ldr	r3, [pc, #212]	; (800250c <task_ros2_function+0x254>)
 8002438:	2214      	movs	r2, #20
 800243a:	611a      	str	r2, [r3, #16]
	  ros2_gps_msg.header.frame_id.data = (char*) pvPortMalloc(ros2_gps_msg.header.frame_id.capacity  * sizeof(char));
 800243c:	4b33      	ldr	r3, [pc, #204]	; (800250c <task_ros2_function+0x254>)
 800243e:	691b      	ldr	r3, [r3, #16]
 8002440:	4618      	mov	r0, r3
 8002442:	f00b fb91 	bl	800db68 <pvPortMalloc>
 8002446:	4603      	mov	r3, r0
 8002448:	4a30      	ldr	r2, [pc, #192]	; (800250c <task_ros2_function+0x254>)
 800244a:	6093      	str	r3, [r2, #8]
	  ros2_gps_msg.header.frame_id.size = strlen(ros2_gps_msg.header.frame_id.data);
 800244c:	4b2f      	ldr	r3, [pc, #188]	; (800250c <task_ros2_function+0x254>)
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fd fec7 	bl	80001e4 <strlen>
 8002456:	4603      	mov	r3, r0
 8002458:	4a2c      	ldr	r2, [pc, #176]	; (800250c <task_ros2_function+0x254>)
 800245a:	60d3      	str	r3, [r2, #12]


	  // analog input allocation
	  ros2_analog_input_msg.data.capacity = 2;
 800245c:	4b2c      	ldr	r3, [pc, #176]	; (8002510 <task_ros2_function+0x258>)
 800245e:	2202      	movs	r2, #2
 8002460:	619a      	str	r2, [r3, #24]
	  ros2_analog_input_msg.data.size = 2;
 8002462:	4b2b      	ldr	r3, [pc, #172]	; (8002510 <task_ros2_function+0x258>)
 8002464:	2202      	movs	r2, #2
 8002466:	615a      	str	r2, [r3, #20]
	  ros2_analog_input_msg.data.data = (uint16_t*) pvPortMalloc(ros2_analog_input_msg.data.capacity * sizeof(uint16_t));
 8002468:	4b29      	ldr	r3, [pc, #164]	; (8002510 <task_ros2_function+0x258>)
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	4618      	mov	r0, r3
 8002470:	f00b fb7a 	bl	800db68 <pvPortMalloc>
 8002474:	4603      	mov	r3, r0
 8002476:	4a26      	ldr	r2, [pc, #152]	; (8002510 <task_ros2_function+0x258>)
 8002478:	6113      	str	r3, [r2, #16]
	  ros2_analog_input_msg.layout.dim.capacity = 2;
 800247a:	4b25      	ldr	r3, [pc, #148]	; (8002510 <task_ros2_function+0x258>)
 800247c:	2202      	movs	r2, #2
 800247e:	609a      	str	r2, [r3, #8]
	  ros2_analog_input_msg.layout.dim.size = 2;
 8002480:	4b23      	ldr	r3, [pc, #140]	; (8002510 <task_ros2_function+0x258>)
 8002482:	2202      	movs	r2, #2
 8002484:	605a      	str	r2, [r3, #4]
	  ros2_analog_input_msg.layout.dim.data = (std_msgs__msg__MultiArrayDimension*) pvPortMalloc(ros2_analog_input_msg.layout.dim.capacity * sizeof(std_msgs__msg__MultiArrayDimension));
 8002486:	4b22      	ldr	r3, [pc, #136]	; (8002510 <task_ros2_function+0x258>)
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	4613      	mov	r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	4413      	add	r3, r2
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4618      	mov	r0, r3
 8002494:	f00b fb68 	bl	800db68 <pvPortMalloc>
 8002498:	4603      	mov	r3, r0
 800249a:	4a1d      	ldr	r2, [pc, #116]	; (8002510 <task_ros2_function+0x258>)
 800249c:	6013      	str	r3, [r2, #0]
	  for (size_t i =0; i< ros2_analog_input_msg.layout.dim.capacity; i++){
 800249e:	2300      	movs	r3, #0
 80024a0:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80024a4:	e068      	b.n	8002578 <task_ros2_function+0x2c0>
 80024a6:	bf00      	nop
 80024a8:	0800160d 	.word	0x0800160d
 80024ac:	080015a5 	.word	0x080015a5
 80024b0:	08001585 	.word	0x08001585
 80024b4:	08001559 	.word	0x08001559
 80024b8:	20010d50 	.word	0x20010d50
 80024bc:	08002925 	.word	0x08002925
 80024c0:	08002969 	.word	0x08002969
 80024c4:	080029a1 	.word	0x080029a1
 80024c8:	08002a0d 	.word	0x08002a0d
 80024cc:	0801dd7c 	.word	0x0801dd7c
 80024d0:	0801dda4 	.word	0x0801dda4
 80024d4:	0801dda8 	.word	0x0801dda8
 80024d8:	0801ddbc 	.word	0x0801ddbc
 80024dc:	20010558 	.word	0x20010558
 80024e0:	0801dddc 	.word	0x0801dddc
 80024e4:	20010550 	.word	0x20010550
 80024e8:	0801ddec 	.word	0x0801ddec
 80024ec:	0801de08 	.word	0x0801de08
 80024f0:	200109e4 	.word	0x200109e4
 80024f4:	0801de14 	.word	0x0801de14
 80024f8:	20010db4 	.word	0x20010db4
 80024fc:	0801de1c 	.word	0x0801de1c
 8002500:	200105c0 	.word	0x200105c0
 8002504:	0801de2c 	.word	0x0801de2c
 8002508:	2001085c 	.word	0x2001085c
 800250c:	200107d0 	.word	0x200107d0
 8002510:	200109c4 	.word	0x200109c4
		  ros2_analog_input_msg.layout.dim.data[i].label.capacity = 20;
 8002514:	4b5e      	ldr	r3, [pc, #376]	; (8002690 <task_ros2_function+0x3d8>)
 8002516:	6819      	ldr	r1, [r3, #0]
 8002518:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800251c:	4613      	mov	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	440b      	add	r3, r1
 8002526:	2214      	movs	r2, #20
 8002528:	609a      	str	r2, [r3, #8]
		  ros2_analog_input_msg.layout.dim.data[i].label.size = 10;
 800252a:	4b59      	ldr	r3, [pc, #356]	; (8002690 <task_ros2_function+0x3d8>)
 800252c:	6819      	ldr	r1, [r3, #0]
 800252e:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002532:	4613      	mov	r3, r2
 8002534:	009b      	lsls	r3, r3, #2
 8002536:	4413      	add	r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	440b      	add	r3, r1
 800253c:	220a      	movs	r2, #10
 800253e:	605a      	str	r2, [r3, #4]
		  ros2_analog_input_msg.layout.dim.data[i].label.data = (char*) pvPortMalloc(ros2_analog_input_msg.layout.dim.data[i].label.capacity * sizeof(char));
 8002540:	4b53      	ldr	r3, [pc, #332]	; (8002690 <task_ros2_function+0x3d8>)
 8002542:	6819      	ldr	r1, [r3, #0]
 8002544:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002548:	4613      	mov	r3, r2
 800254a:	009b      	lsls	r3, r3, #2
 800254c:	4413      	add	r3, r2
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	6898      	ldr	r0, [r3, #8]
 8002554:	4b4e      	ldr	r3, [pc, #312]	; (8002690 <task_ros2_function+0x3d8>)
 8002556:	6819      	ldr	r1, [r3, #0]
 8002558:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 800255c:	4613      	mov	r3, r2
 800255e:	009b      	lsls	r3, r3, #2
 8002560:	4413      	add	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	18cc      	adds	r4, r1, r3
 8002566:	f00b faff 	bl	800db68 <pvPortMalloc>
 800256a:	4603      	mov	r3, r0
 800256c:	6023      	str	r3, [r4, #0]
	  for (size_t i =0; i< ros2_analog_input_msg.layout.dim.capacity; i++){
 800256e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002572:	3301      	adds	r3, #1
 8002574:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002578:	4b45      	ldr	r3, [pc, #276]	; (8002690 <task_ros2_function+0x3d8>)
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002580:	429a      	cmp	r2, r3
 8002582:	d3c7      	bcc.n	8002514 <task_ros2_function+0x25c>

	  }
	  strcpy(ros2_analog_input_msg.layout.dim.data[0].label.data, "Analog 1");
 8002584:	4b42      	ldr	r3, [pc, #264]	; (8002690 <task_ros2_function+0x3d8>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4942      	ldr	r1, [pc, #264]	; (8002694 <task_ros2_function+0x3dc>)
 800258c:	461a      	mov	r2, r3
 800258e:	460b      	mov	r3, r1
 8002590:	cb03      	ldmia	r3!, {r0, r1}
 8002592:	6010      	str	r0, [r2, #0]
 8002594:	6051      	str	r1, [r2, #4]
 8002596:	781b      	ldrb	r3, [r3, #0]
 8002598:	7213      	strb	r3, [r2, #8]
	  strcpy(ros2_analog_input_msg.layout.dim.data[1].label.data, "Analog 2");
 800259a:	4b3d      	ldr	r3, [pc, #244]	; (8002690 <task_ros2_function+0x3d8>)
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	3314      	adds	r3, #20
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	493d      	ldr	r1, [pc, #244]	; (8002698 <task_ros2_function+0x3e0>)
 80025a4:	461a      	mov	r2, r3
 80025a6:	460b      	mov	r3, r1
 80025a8:	cb03      	ldmia	r3!, {r0, r1}
 80025aa:	6010      	str	r0, [r2, #0]
 80025ac:	6051      	str	r1, [r2, #4]
 80025ae:	781b      	ldrb	r3, [r3, #0]
 80025b0:	7213      	strb	r3, [r2, #8]


	  // Create a timer
	  rclc_timer_init_default(&ros2_gpio_input_timer, &support, RCL_MS_TO_NS(1000), ros2_gpio_input_timer_callback);
 80025b2:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80025b6:	4b39      	ldr	r3, [pc, #228]	; (800269c <task_ros2_function+0x3e4>)
 80025b8:	9300      	str	r3, [sp, #0]
 80025ba:	a331      	add	r3, pc, #196	; (adr r3, 8002680 <task_ros2_function+0x3c8>)
 80025bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c0:	4837      	ldr	r0, [pc, #220]	; (80026a0 <task_ros2_function+0x3e8>)
 80025c2:	f00c fd57 	bl	800f074 <rclc_timer_init_default>
	  rclc_timer_init_default(&ros2_gps_timer, &support, RCL_MS_TO_NS(1000), ros2_gps_timer_callback);
 80025c6:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80025ca:	4b36      	ldr	r3, [pc, #216]	; (80026a4 <task_ros2_function+0x3ec>)
 80025cc:	9300      	str	r3, [sp, #0]
 80025ce:	a32c      	add	r3, pc, #176	; (adr r3, 8002680 <task_ros2_function+0x3c8>)
 80025d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025d4:	4834      	ldr	r0, [pc, #208]	; (80026a8 <task_ros2_function+0x3f0>)
 80025d6:	f00c fd4d 	bl	800f074 <rclc_timer_init_default>
	  rclc_timer_init_default(&ros2_analog_input_timer, &support, RCL_MS_TO_NS(50), ros2_analog_input_timer_callback);
 80025da:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80025de:	4b33      	ldr	r3, [pc, #204]	; (80026ac <task_ros2_function+0x3f4>)
 80025e0:	9300      	str	r3, [sp, #0]
 80025e2:	a329      	add	r3, pc, #164	; (adr r3, 8002688 <task_ros2_function+0x3d0>)
 80025e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e8:	4831      	ldr	r0, [pc, #196]	; (80026b0 <task_ros2_function+0x3f8>)
 80025ea:	f00c fd43 	bl	800f074 <rclc_timer_init_default>
	  rclc_timer_init_default(&ros2_stepper_current_position_timer, &support, RCL_MS_TO_NS(50), ros2_stepper_current_position_timer_callback);
 80025ee:	f107 01e0 	add.w	r1, r7, #224	; 0xe0
 80025f2:	4b30      	ldr	r3, [pc, #192]	; (80026b4 <task_ros2_function+0x3fc>)
 80025f4:	9300      	str	r3, [sp, #0]
 80025f6:	a324      	add	r3, pc, #144	; (adr r3, 8002688 <task_ros2_function+0x3d0>)
 80025f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fc:	482e      	ldr	r0, [pc, #184]	; (80026b8 <task_ros2_function+0x400>)
 80025fe:	f00c fd39 	bl	800f074 <rclc_timer_init_default>

	  // Create executor
	  rclc_executor_init(&executor, &support.context, 6, &allocator);
 8002602:	f107 02cc 	add.w	r2, r7, #204	; 0xcc
 8002606:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800260a:	f103 0108 	add.w	r1, r3, #8
 800260e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002612:	4613      	mov	r3, r2
 8002614:	2206      	movs	r2, #6
 8002616:	f00c f9e7 	bl	800e9e8 <rclc_executor_init>

	  rclc_executor_add_subscription(&executor, &ros2_gpio_output_sub, &ros2_gpio_output_msg,
 800261a:	f107 0040 	add.w	r0, r7, #64	; 0x40
 800261e:	2300      	movs	r3, #0
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	4b26      	ldr	r3, [pc, #152]	; (80026bc <task_ros2_function+0x404>)
 8002624:	4a26      	ldr	r2, [pc, #152]	; (80026c0 <task_ros2_function+0x408>)
 8002626:	4927      	ldr	r1, [pc, #156]	; (80026c4 <task_ros2_function+0x40c>)
 8002628:	f00c fa52 	bl	800ead0 <rclc_executor_add_subscription>
	  			  &ros2_gpio_output_callback, ON_NEW_DATA); // ON_NEW_DATA does not work properly
	  rclc_executor_add_subscription(&executor, &ros2_stepper_target_position_sub, &ros2_stepper_target_position_msg,
 800262c:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8002630:	2300      	movs	r3, #0
 8002632:	9300      	str	r3, [sp, #0]
 8002634:	4b24      	ldr	r3, [pc, #144]	; (80026c8 <task_ros2_function+0x410>)
 8002636:	4a25      	ldr	r2, [pc, #148]	; (80026cc <task_ros2_function+0x414>)
 8002638:	4925      	ldr	r1, [pc, #148]	; (80026d0 <task_ros2_function+0x418>)
 800263a:	f00c fa49 	bl	800ead0 <rclc_executor_add_subscription>
	 	  			  &ros2_stepper_target_position_callback, ON_NEW_DATA); // ON_NEW_DATA does not work properly

	  rclc_executor_add_timer(&executor, &ros2_gpio_input_timer);
 800263e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002642:	4917      	ldr	r1, [pc, #92]	; (80026a0 <task_ros2_function+0x3e8>)
 8002644:	4618      	mov	r0, r3
 8002646:	f00c fa7d 	bl	800eb44 <rclc_executor_add_timer>
	  rclc_executor_add_timer(&executor, &ros2_gps_timer);
 800264a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800264e:	4916      	ldr	r1, [pc, #88]	; (80026a8 <task_ros2_function+0x3f0>)
 8002650:	4618      	mov	r0, r3
 8002652:	f00c fa77 	bl	800eb44 <rclc_executor_add_timer>
	  rclc_executor_add_timer(&executor, &ros2_analog_input_timer);
 8002656:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800265a:	4915      	ldr	r1, [pc, #84]	; (80026b0 <task_ros2_function+0x3f8>)
 800265c:	4618      	mov	r0, r3
 800265e:	f00c fa71 	bl	800eb44 <rclc_executor_add_timer>
	  rclc_executor_add_timer(&executor, &ros2_stepper_current_position_timer);
 8002662:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002666:	4914      	ldr	r1, [pc, #80]	; (80026b8 <task_ros2_function+0x400>)
 8002668:	4618      	mov	r0, r3
 800266a:	f00c fa6b 	bl	800eb44 <rclc_executor_add_timer>



	  // Run executor
	  rclc_executor_spin(&executor);
 800266e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002672:	4618      	mov	r0, r3
 8002674:	f00c fbf0 	bl	800ee58 <rclc_executor_spin>

	  /* Infinite loop */
	  for(;;)
	  {
	    osDelay(1);
 8002678:	2001      	movs	r0, #1
 800267a:	f008 fdd4 	bl	800b226 <osDelay>
 800267e:	e7fb      	b.n	8002678 <task_ros2_function+0x3c0>
 8002680:	3b9aca00 	.word	0x3b9aca00
 8002684:	00000000 	.word	0x00000000
 8002688:	02faf080 	.word	0x02faf080
 800268c:	00000000 	.word	0x00000000
 8002690:	200109c4 	.word	0x200109c4
 8002694:	0801de48 	.word	0x0801de48
 8002698:	0801de54 	.word	0x0801de54
 800269c:	08001fd1 	.word	0x08001fd1
 80026a0:	200109f0 	.word	0x200109f0
 80026a4:	08002019 	.word	0x08002019
 80026a8:	20010854 	.word	0x20010854
 80026ac:	080020c9 	.word	0x080020c9
 80026b0:	200109ec 	.word	0x200109ec
 80026b4:	08002125 	.word	0x08002125
 80026b8:	200106a8 	.word	0x200106a8
 80026bc:	080021a1 	.word	0x080021a1
 80026c0:	20010850 	.word	0x20010850
 80026c4:	20010558 	.word	0x20010558
 80026c8:	08002175 	.word	0x08002175
 80026cc:	20010e0c 	.word	0x20010e0c
 80026d0:	20010550 	.word	0x20010550

080026d4 <task_gps_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_gps_function */
void task_gps_function(void *argument)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08c      	sub	sp, #48	; 0x30
 80026d8:	af0a      	add	r7, sp, #40	; 0x28
 80026da:	6078      	str	r0, [r7, #4]


  /* Infinite loop */
  for(;;)
  {
    osThreadFlagsWait(TF_GPS_DATA, osFlagsWaitAny, osWaitForever);
 80026dc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026e0:	2100      	movs	r1, #0
 80026e2:	2001      	movs	r0, #1
 80026e4:	f008 fd1e 	bl	800b124 <osThreadFlagsWait>
    if(sscanf(gps_buffer, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c,%f", &gps_time, &gps_latitude, &ns, &gps_longitude, &ew, &lock, &sats, &gps_hdop, &gps_alt, &unit, &gps_geoid) >= 1){
 80026e8:	4b2d      	ldr	r3, [pc, #180]	; (80027a0 <task_gps_function+0xcc>)
 80026ea:	9308      	str	r3, [sp, #32]
 80026ec:	4b2d      	ldr	r3, [pc, #180]	; (80027a4 <task_gps_function+0xd0>)
 80026ee:	9307      	str	r3, [sp, #28]
 80026f0:	4b2d      	ldr	r3, [pc, #180]	; (80027a8 <task_gps_function+0xd4>)
 80026f2:	9306      	str	r3, [sp, #24]
 80026f4:	4b2d      	ldr	r3, [pc, #180]	; (80027ac <task_gps_function+0xd8>)
 80026f6:	9305      	str	r3, [sp, #20]
 80026f8:	4b2d      	ldr	r3, [pc, #180]	; (80027b0 <task_gps_function+0xdc>)
 80026fa:	9304      	str	r3, [sp, #16]
 80026fc:	4b2d      	ldr	r3, [pc, #180]	; (80027b4 <task_gps_function+0xe0>)
 80026fe:	9303      	str	r3, [sp, #12]
 8002700:	4b2d      	ldr	r3, [pc, #180]	; (80027b8 <task_gps_function+0xe4>)
 8002702:	9302      	str	r3, [sp, #8]
 8002704:	4b2d      	ldr	r3, [pc, #180]	; (80027bc <task_gps_function+0xe8>)
 8002706:	9301      	str	r3, [sp, #4]
 8002708:	4b2d      	ldr	r3, [pc, #180]	; (80027c0 <task_gps_function+0xec>)
 800270a:	9300      	str	r3, [sp, #0]
 800270c:	4b2d      	ldr	r3, [pc, #180]	; (80027c4 <task_gps_function+0xf0>)
 800270e:	4a2e      	ldr	r2, [pc, #184]	; (80027c8 <task_gps_function+0xf4>)
 8002710:	492e      	ldr	r1, [pc, #184]	; (80027cc <task_gps_function+0xf8>)
 8002712:	482f      	ldr	r0, [pc, #188]	; (80027d0 <task_gps_function+0xfc>)
 8002714:	f017 fc00 	bl	8019f18 <siscanf>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	dd36      	ble.n	800278c <task_gps_function+0xb8>
    	gps_latitude = (float) convertDegMinToDecDeg(gps_latitude);
 800271e:	4b29      	ldr	r3, [pc, #164]	; (80027c4 <task_gps_function+0xf0>)
 8002720:	edd3 7a00 	vldr	s15, [r3]
 8002724:	eeb0 0a67 	vmov.f32	s0, s15
 8002728:	f7ff fbfe 	bl	8001f28 <convertDegMinToDecDeg>
 800272c:	ec53 2b10 	vmov	r2, r3, d0
 8002730:	4610      	mov	r0, r2
 8002732:	4619      	mov	r1, r3
 8002734:	f7fe fa68 	bl	8000c08 <__aeabi_d2f>
 8002738:	4603      	mov	r3, r0
 800273a:	4a22      	ldr	r2, [pc, #136]	; (80027c4 <task_gps_function+0xf0>)
 800273c:	6013      	str	r3, [r2, #0]
    	gps_longitude = (float) convertDegMinToDecDeg(gps_longitude);
 800273e:	4b1f      	ldr	r3, [pc, #124]	; (80027bc <task_gps_function+0xe8>)
 8002740:	edd3 7a00 	vldr	s15, [r3]
 8002744:	eeb0 0a67 	vmov.f32	s0, s15
 8002748:	f7ff fbee 	bl	8001f28 <convertDegMinToDecDeg>
 800274c:	ec53 2b10 	vmov	r2, r3, d0
 8002750:	4610      	mov	r0, r2
 8002752:	4619      	mov	r1, r3
 8002754:	f7fe fa58 	bl	8000c08 <__aeabi_d2f>
 8002758:	4603      	mov	r3, r0
 800275a:	4a18      	ldr	r2, [pc, #96]	; (80027bc <task_gps_function+0xe8>)
 800275c:	6013      	str	r3, [r2, #0]
    	if (ns == 'S') {
 800275e:	4b18      	ldr	r3, [pc, #96]	; (80027c0 <task_gps_function+0xec>)
 8002760:	781b      	ldrb	r3, [r3, #0]
 8002762:	2b53      	cmp	r3, #83	; 0x53
 8002764:	d107      	bne.n	8002776 <task_gps_function+0xa2>
    		gps_latitude = - gps_latitude;
 8002766:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <task_gps_function+0xf0>)
 8002768:	edd3 7a00 	vldr	s15, [r3]
 800276c:	eef1 7a67 	vneg.f32	s15, s15
 8002770:	4b14      	ldr	r3, [pc, #80]	; (80027c4 <task_gps_function+0xf0>)
 8002772:	edc3 7a00 	vstr	s15, [r3]
    	}
    	if (ew = 'W'){
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <task_gps_function+0xe4>)
 8002778:	2257      	movs	r2, #87	; 0x57
 800277a:	701a      	strb	r2, [r3, #0]
    		gps_longitude = - gps_longitude;
 800277c:	4b0f      	ldr	r3, [pc, #60]	; (80027bc <task_gps_function+0xe8>)
 800277e:	edd3 7a00 	vldr	s15, [r3]
 8002782:	eef1 7a67 	vneg.f32	s15, s15
 8002786:	4b0d      	ldr	r3, [pc, #52]	; (80027bc <task_gps_function+0xe8>)
 8002788:	edc3 7a00 	vstr	s15, [r3]
    	}
    }
    gps_buffer_index = 0;
 800278c:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <task_gps_function+0x100>)
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]
    memset(gps_buffer, 0, sizeof(gps_buffer));
 8002792:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002796:	2100      	movs	r1, #0
 8002798:	480d      	ldr	r0, [pc, #52]	; (80027d0 <task_gps_function+0xfc>)
 800279a:	f016 fff3 	bl	8019784 <memset>
    osThreadFlagsWait(TF_GPS_DATA, osFlagsWaitAny, osWaitForever);
 800279e:	e79d      	b.n	80026dc <task_gps_function+0x8>
 80027a0:	200080ec 	.word	0x200080ec
 80027a4:	20000002 	.word	0x20000002
 80027a8:	200080e8 	.word	0x200080e8
 80027ac:	200080e4 	.word	0x200080e4
 80027b0:	200080f4 	.word	0x200080f4
 80027b4:	200080f0 	.word	0x200080f0
 80027b8:	20000001 	.word	0x20000001
 80027bc:	200080e0 	.word	0x200080e0
 80027c0:	20000000 	.word	0x20000000
 80027c4:	200080dc 	.word	0x200080dc
 80027c8:	200080d8 	.word	0x200080d8
 80027cc:	0801de60 	.word	0x0801de60
 80027d0:	200106ac 	.word	0x200106ac
 80027d4:	200080d4 	.word	0x200080d4

080027d8 <task_stepper_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_stepper_function */
void task_stepper_function(void *argument)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_stepper_function */
	stepperInit(&stepper1);
 80027e0:	481f      	ldr	r0, [pc, #124]	; (8002860 <task_stepper_function+0x88>)
 80027e2:	f000 f9f3 	bl	8002bcc <stepperInit>

	stepperSetSpeed(&stepper1, 1);
 80027e6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80027ea:	481d      	ldr	r0, [pc, #116]	; (8002860 <task_stepper_function+0x88>)
 80027ec:	f000 fa30 	bl	8002c50 <stepperSetSpeed>
	__HAL_TIM_SET_AUTORELOAD(&htim3, stepper1.stepInverval);
 80027f0:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <task_stepper_function+0x88>)
 80027f2:	695a      	ldr	r2, [r3, #20]
 80027f4:	4b1b      	ldr	r3, [pc, #108]	; (8002864 <task_stepper_function+0x8c>)
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	62da      	str	r2, [r3, #44]	; 0x2c
 80027fa:	4b19      	ldr	r3, [pc, #100]	; (8002860 <task_stepper_function+0x88>)
 80027fc:	695b      	ldr	r3, [r3, #20]
 80027fe:	461a      	mov	r2, r3
 8002800:	4b18      	ldr	r3, [pc, #96]	; (8002864 <task_stepper_function+0x8c>)
 8002802:	60da      	str	r2, [r3, #12]
	stepperSetAcceleration(&stepper1, 250);
 8002804:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8002868 <task_stepper_function+0x90>
 8002808:	4815      	ldr	r0, [pc, #84]	; (8002860 <task_stepper_function+0x88>)
 800280a:	f000 fae9 	bl	8002de0 <stepperSetAcceleration>
	stepperSetMaxSpeed(&stepper1, 500);
 800280e:	ed9f 0a17 	vldr	s0, [pc, #92]	; 800286c <task_stepper_function+0x94>
 8002812:	4813      	ldr	r0, [pc, #76]	; (8002860 <task_stepper_function+0x88>)
 8002814:	f000 fa88 	bl	8002d28 <stepperSetMaxSpeed>
	stepperSetAbsoluteTartePosition(&stepper1, 0);
 8002818:	2100      	movs	r1, #0
 800281a:	4811      	ldr	r0, [pc, #68]	; (8002860 <task_stepper_function+0x88>)
 800281c:	f000 fb6b 	bl	8002ef6 <stepperSetAbsoluteTartePosition>
	__HAL_TIM_SET_AUTORELOAD(&htim3, stepper1.stepInverval);
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <task_stepper_function+0x88>)
 8002822:	695a      	ldr	r2, [r3, #20]
 8002824:	4b0f      	ldr	r3, [pc, #60]	; (8002864 <task_stepper_function+0x8c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	62da      	str	r2, [r3, #44]	; 0x2c
 800282a:	4b0d      	ldr	r3, [pc, #52]	; (8002860 <task_stepper_function+0x88>)
 800282c:	695b      	ldr	r3, [r3, #20]
 800282e:	461a      	mov	r2, r3
 8002830:	4b0c      	ldr	r3, [pc, #48]	; (8002864 <task_stepper_function+0x8c>)
 8002832:	60da      	str	r2, [r3, #12]
	 HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8002834:	2100      	movs	r1, #0
 8002836:	480b      	ldr	r0, [pc, #44]	; (8002864 <task_stepper_function+0x8c>)
 8002838:	f005 fdb6 	bl	80083a8 <HAL_TIM_PWM_Start_IT>
  /* Infinite loop */
  for(;;)
  {

	  stepperComputeNewSpeed(&stepper1);
 800283c:	4808      	ldr	r0, [pc, #32]	; (8002860 <task_stepper_function+0x88>)
 800283e:	f000 fb69 	bl	8002f14 <stepperComputeNewSpeed>

	  __HAL_TIM_SET_AUTORELOAD(&htim3, stepper1.stepInverval);
 8002842:	4b07      	ldr	r3, [pc, #28]	; (8002860 <task_stepper_function+0x88>)
 8002844:	695a      	ldr	r2, [r3, #20]
 8002846:	4b07      	ldr	r3, [pc, #28]	; (8002864 <task_stepper_function+0x8c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	62da      	str	r2, [r3, #44]	; 0x2c
 800284c:	4b04      	ldr	r3, [pc, #16]	; (8002860 <task_stepper_function+0x88>)
 800284e:	695b      	ldr	r3, [r3, #20]
 8002850:	461a      	mov	r2, r3
 8002852:	4b04      	ldr	r3, [pc, #16]	; (8002864 <task_stepper_function+0x8c>)
 8002854:	60da      	str	r2, [r3, #12]


    osDelay(1);
 8002856:	2001      	movs	r0, #1
 8002858:	f008 fce5 	bl	800b226 <osDelay>
	  stepperComputeNewSpeed(&stepper1);
 800285c:	e7ee      	b.n	800283c <task_stepper_function+0x64>
 800285e:	bf00      	nop
 8002860:	2001067c 	.word	0x2001067c
 8002864:	20010864 	.word	0x20010864
 8002868:	437a0000 	.word	0x437a0000
 800286c:	43fa0000 	.word	0x43fa0000

08002870 <task_angle_sensor_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_angle_sensor_function */
void task_angle_sensor_function(void *argument)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_angle_sensor_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002878:	2001      	movs	r0, #1
 800287a:	f008 fcd4 	bl	800b226 <osDelay>
 800287e:	e7fb      	b.n	8002878 <task_angle_sensor_function+0x8>

08002880 <task_analog_input_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_analog_input_function */
void task_analog_input_function(void *argument)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_analog_input_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002888:	2001      	movs	r0, #1
 800288a:	f008 fccc 	bl	800b226 <osDelay>
 800288e:	e7fb      	b.n	8002888 <task_analog_input_function+0x8>

08002890 <task_dac_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_dac_function */
void task_dac_function(void *argument)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b082      	sub	sp, #8
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_dac_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8002898:	2001      	movs	r0, #1
 800289a:	f008 fcc4 	bl	800b226 <osDelay>
 800289e:	e7fb      	b.n	8002898 <task_dac_function+0x8>

080028a0 <task_digital_io_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_digital_io_function */
void task_digital_io_function(void *argument)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_digital_io_function */
	uint16_t button_input = 0;
 80028a8:	2300      	movs	r3, #0
 80028aa:	81fb      	strh	r3, [r7, #14]
  /* Infinite loop */
  for(;;)
  {
	  button_input = HAL_GPIO_ReadPin(PB0_GPIO_Port, PB0_Pin);
 80028ac:	2101      	movs	r1, #1
 80028ae:	480b      	ldr	r0, [pc, #44]	; (80028dc <task_digital_io_function+0x3c>)
 80028b0:	f002 fca4 	bl	80051fc <HAL_GPIO_ReadPin>
 80028b4:	4603      	mov	r3, r0
 80028b6:	81fb      	strh	r3, [r7, #14]

	  if (button_input == GPIO_PIN_RESET){
 80028b8:	89fb      	ldrh	r3, [r7, #14]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d103      	bne.n	80028c6 <task_digital_io_function+0x26>
		  gpio_input &= !(1<<0);
 80028be:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <task_digital_io_function+0x40>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	e005      	b.n	80028d2 <task_digital_io_function+0x32>
	  }
	  else {
		  gpio_input |= (1<<0);
 80028c6:	4b06      	ldr	r3, [pc, #24]	; (80028e0 <task_digital_io_function+0x40>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	4a04      	ldr	r2, [pc, #16]	; (80028e0 <task_digital_io_function+0x40>)
 80028d0:	6013      	str	r3, [r2, #0]
	  }
    osDelay(50);
 80028d2:	2032      	movs	r0, #50	; 0x32
 80028d4:	f008 fca7 	bl	800b226 <osDelay>
	  button_input = HAL_GPIO_ReadPin(PB0_GPIO_Port, PB0_Pin);
 80028d8:	e7e8      	b.n	80028ac <task_digital_io_function+0xc>
 80028da:	bf00      	nop
 80028dc:	40020000 	.word	0x40020000
 80028e0:	20010860 	.word	0x20010860

080028e4 <task_main_function>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_task_main_function */
void task_main_function(void *argument)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN task_main_function */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80028ec:	2001      	movs	r0, #1
 80028ee:	f008 fc9a 	bl	800b226 <osDelay>
 80028f2:	e7fb      	b.n	80028ec <task_main_function+0x8>

080028f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a04      	ldr	r2, [pc, #16]	; (8002914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d101      	bne.n	800290a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002906:	f001 f9a3 	bl	8003c50 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40001400 	.word	0x40001400

08002918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800291c:	b672      	cpsid	i
}
 800291e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002920:	e7fe      	b.n	8002920 <Error_Handler+0x8>
	...

08002924 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002924:	b580      	push	{r7, lr}
 8002926:	b082      	sub	sp, #8
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 800292e:	4b0c      	ldr	r3, [pc, #48]	; (8002960 <microros_allocate+0x3c>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	461a      	mov	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4413      	add	r3, r2
 8002938:	461a      	mov	r2, r3
 800293a:	4b09      	ldr	r3, [pc, #36]	; (8002960 <microros_allocate+0x3c>)
 800293c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 800293e:	4b09      	ldr	r3, [pc, #36]	; (8002964 <microros_allocate+0x40>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	461a      	mov	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	4413      	add	r3, r2
 8002948:	461a      	mov	r2, r3
 800294a:	4b06      	ldr	r3, [pc, #24]	; (8002964 <microros_allocate+0x40>)
 800294c:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 800294e:	6878      	ldr	r0, [r7, #4]
 8002950:	f7fe fbac 	bl	80010ac <pvPortMallocMicroROS>
 8002954:	4603      	mov	r3, r0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	200080f8 	.word	0x200080f8
 8002964:	200080fc 	.word	0x200080fc

08002968 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00c      	beq.n	8002992 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f7fe fcb5 	bl	80012e8 <getBlockSize>
 800297e:	4603      	mov	r3, r0
 8002980:	4a06      	ldr	r2, [pc, #24]	; (800299c <microros_deallocate+0x34>)
 8002982:	6812      	ldr	r2, [r2, #0]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	461a      	mov	r2, r3
 8002988:	4b04      	ldr	r3, [pc, #16]	; (800299c <microros_deallocate+0x34>)
 800298a:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f7fe fc51 	bl	8001234 <vPortFreeMicroROS>
  }
}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	200080fc 	.word	0x200080fc

080029a0 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	60f8      	str	r0, [r7, #12]
 80029a8:	60b9      	str	r1, [r7, #8]
 80029aa:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 80029ac:	4b15      	ldr	r3, [pc, #84]	; (8002a04 <microros_reallocate+0x64>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	461a      	mov	r2, r3
 80029b2:	68bb      	ldr	r3, [r7, #8]
 80029b4:	4413      	add	r3, r2
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b12      	ldr	r3, [pc, #72]	; (8002a04 <microros_reallocate+0x64>)
 80029ba:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 80029bc:	4b12      	ldr	r3, [pc, #72]	; (8002a08 <microros_reallocate+0x68>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	461a      	mov	r2, r3
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	4413      	add	r3, r2
 80029c6:	461a      	mov	r2, r3
 80029c8:	4b0f      	ldr	r3, [pc, #60]	; (8002a08 <microros_reallocate+0x68>)
 80029ca:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d104      	bne.n	80029dc <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 80029d2:	68b8      	ldr	r0, [r7, #8]
 80029d4:	f7fe fb6a 	bl	80010ac <pvPortMallocMicroROS>
 80029d8:	4603      	mov	r3, r0
 80029da:	e00e      	b.n	80029fa <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f7fe fc83 	bl	80012e8 <getBlockSize>
 80029e2:	4603      	mov	r3, r0
 80029e4:	4a08      	ldr	r2, [pc, #32]	; (8002a08 <microros_reallocate+0x68>)
 80029e6:	6812      	ldr	r2, [r2, #0]
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	461a      	mov	r2, r3
 80029ec:	4b06      	ldr	r3, [pc, #24]	; (8002a08 <microros_reallocate+0x68>)
 80029ee:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 80029f0:	68b9      	ldr	r1, [r7, #8]
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f7fe fc96 	bl	8001324 <pvPortReallocMicroROS>
 80029f8:	4603      	mov	r3, r0
  }
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	bf00      	nop
 8002a04:	200080f8 	.word	0x200080f8
 8002a08:	200080fc 	.word	0x200080fc

08002a0c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	60f8      	str	r0, [r7, #12]
 8002a14:	60b9      	str	r1, [r7, #8]
 8002a16:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	68ba      	ldr	r2, [r7, #8]
 8002a1c:	fb02 f303 	mul.w	r3, r2, r3
 8002a20:	4a0c      	ldr	r2, [pc, #48]	; (8002a54 <microros_zero_allocate+0x48>)
 8002a22:	6812      	ldr	r2, [r2, #0]
 8002a24:	4413      	add	r3, r2
 8002a26:	461a      	mov	r2, r3
 8002a28:	4b0a      	ldr	r3, [pc, #40]	; (8002a54 <microros_zero_allocate+0x48>)
 8002a2a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	fb02 f303 	mul.w	r3, r2, r3
 8002a34:	4a08      	ldr	r2, [pc, #32]	; (8002a58 <microros_zero_allocate+0x4c>)
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	4413      	add	r3, r2
 8002a3a:	461a      	mov	r2, r3
 8002a3c:	4b06      	ldr	r3, [pc, #24]	; (8002a58 <microros_zero_allocate+0x4c>)
 8002a3e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002a40:	68b9      	ldr	r1, [r7, #8]
 8002a42:	68f8      	ldr	r0, [r7, #12]
 8002a44:	f7fe fca8 	bl	8001398 <pvPortCallocMicroROS>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3710      	adds	r7, #16
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	200080f8 	.word	0x200080f8
 8002a58:	200080fc 	.word	0x200080fc
 8002a5c:	00000000 	.word	0x00000000

08002a60 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002a60:	b5b0      	push	{r4, r5, r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002a6a:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002a70:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a74:	a320      	add	r3, pc, #128	; (adr r3, 8002af8 <UTILS_NanosecondsToTimespec+0x98>)
 8002a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a7a:	f7fe f915 	bl	8000ca8 <__aeabi_ldivmod>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	460b      	mov	r3, r1
 8002a82:	6879      	ldr	r1, [r7, #4]
 8002a84:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002a88:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a8c:	a31a      	add	r3, pc, #104	; (adr r3, 8002af8 <UTILS_NanosecondsToTimespec+0x98>)
 8002a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a92:	f7fe f909 	bl	8000ca8 <__aeabi_ldivmod>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	da1f      	bge.n	8002ae2 <UTILS_NanosecondsToTimespec+0x82>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4a12      	ldr	r2, [pc, #72]	; (8002af0 <UTILS_NanosecondsToTimespec+0x90>)
 8002aa8:	fb82 1203 	smull	r1, r2, r2, r3
 8002aac:	1712      	asrs	r2, r2, #28
 8002aae:	17db      	asrs	r3, r3, #31
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	3301      	adds	r3, #1
 8002ab4:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8002ac4:	1a84      	subs	r4, r0, r2
 8002ac6:	eb61 0503 	sbc.w	r5, r1, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	e9c3 4500 	strd	r4, r5, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	689a      	ldr	r2, [r3, #8]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	4907      	ldr	r1, [pc, #28]	; (8002af4 <UTILS_NanosecondsToTimespec+0x94>)
 8002ad8:	fb01 f303 	mul.w	r3, r1, r3
 8002adc:	441a      	add	r2, r3
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	609a      	str	r2, [r3, #8]
    }
}
 8002ae2:	bf00      	nop
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bdb0      	pop	{r4, r5, r7, pc}
 8002aea:	bf00      	nop
 8002aec:	f3af 8000 	nop.w
 8002af0:	44b82fa1 	.word	0x44b82fa1
 8002af4:	3b9aca00 	.word	0x3b9aca00
 8002af8:	3b9aca00 	.word	0x3b9aca00
 8002afc:	00000000 	.word	0x00000000

08002b00 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002b00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002b04:	b086      	sub	sp, #24
 8002b06:	af00      	add	r7, sp, #0
 8002b08:	6078      	str	r0, [r7, #4]
 8002b0a:	6039      	str	r1, [r7, #0]
    TimeOut_t xCurrentTime = { 0 };
 8002b0c:	f107 0308 	add.w	r3, r7, #8
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
 8002b14:	605a      	str	r2, [r3, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	f04f 0300 	mov.w	r3, #0
 8002b1e:	e9c7 2304 	strd	r2, r3, [r7, #16]
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002b22:	f107 0308 	add.w	r3, r7, #8
 8002b26:	4618      	mov	r0, r3
 8002b28:	f009 fe30 	bl	800c78c <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002b2c:	68bb      	ldr	r3, [r7, #8]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	ea4f 71e0 	mov.w	r1, r0, asr #31
 8002b34:	f04f 0200 	mov.w	r2, #0
 8002b38:	f04f 0300 	mov.w	r3, #0
 8002b3c:	0003      	movs	r3, r0
 8002b3e:	2200      	movs	r2, #0
 8002b40:	e9c7 2304 	strd	r2, r3, [r7, #16]

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	461a      	mov	r2, r3
 8002b48:	f04f 0300 	mov.w	r3, #0
 8002b4c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002b50:	1884      	adds	r4, r0, r2
 8002b52:	eb41 0503 	adc.w	r5, r1, r3
 8002b56:	e9c7 4504 	strd	r4, r5, [r7, #16]

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002b5a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002b5e:	4622      	mov	r2, r4
 8002b60:	462b      	mov	r3, r5
 8002b62:	f04f 0000 	mov.w	r0, #0
 8002b66:	f04f 0100 	mov.w	r1, #0
 8002b6a:	0159      	lsls	r1, r3, #5
 8002b6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b70:	0150      	lsls	r0, r2, #5
 8002b72:	4602      	mov	r2, r0
 8002b74:	460b      	mov	r3, r1
 8002b76:	1b12      	subs	r2, r2, r4
 8002b78:	eb63 0305 	sbc.w	r3, r3, r5
 8002b7c:	f04f 0000 	mov.w	r0, #0
 8002b80:	f04f 0100 	mov.w	r1, #0
 8002b84:	0259      	lsls	r1, r3, #9
 8002b86:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8002b8a:	0250      	lsls	r0, r2, #9
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	1912      	adds	r2, r2, r4
 8002b92:	eb45 0303 	adc.w	r3, r5, r3
 8002b96:	f04f 0000 	mov.w	r0, #0
 8002b9a:	f04f 0100 	mov.w	r1, #0
 8002b9e:	0199      	lsls	r1, r3, #6
 8002ba0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8002ba4:	0190      	lsls	r0, r2, #6
 8002ba6:	1a80      	subs	r0, r0, r2
 8002ba8:	eb61 0103 	sbc.w	r1, r1, r3
 8002bac:	eb10 0804 	adds.w	r8, r0, r4
 8002bb0:	eb41 0905 	adc.w	r9, r1, r5
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	4640      	mov	r0, r8
 8002bb8:	4649      	mov	r1, r9
 8002bba:	f7ff ff51 	bl	8002a60 <UTILS_NanosecondsToTimespec>

    return 0;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	3718      	adds	r7, #24
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002bcc <stepperInit>:
#include "stepper.h"


void stepperInit(stepper_t* stepper){
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
	stepper->currentPos = 0;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	601a      	str	r2, [r3, #0]
	stepper->targetPos = 0;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	605a      	str	r2, [r3, #4]
	stepper->speed = 0.0;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f04f 0200 	mov.w	r2, #0
 8002be6:	609a      	str	r2, [r3, #8]
	stepper->max_speed = 2000.0;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a16      	ldr	r2, [pc, #88]	; (8002c44 <stepperInit+0x78>)
 8002bec:	60da      	str	r2, [r3, #12]
	stepper->acceleration = 0.0;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	611a      	str	r2, [r3, #16]
	stepper->stepInverval = 0;
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	2200      	movs	r2, #0
 8002bfa:	615a      	str	r2, [r3, #20]
	stepper->n = 0;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	619a      	str	r2, [r3, #24]
	stepper->c0 = 0.0;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f04f 0200 	mov.w	r2, #0
 8002c08:	61da      	str	r2, [r3, #28]
	stepper->cn = 0.0;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	f04f 0200 	mov.w	r2, #0
 8002c10:	621a      	str	r2, [r3, #32]
	stepper->cmin = 1.0;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002c18:	625a      	str	r2, [r3, #36]	; 0x24
	HAL_GPIO_WritePin(STEPPER_EN_GPIO_Port, STEPPER_EN_Pin, GPIO_PIN_RESET);
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	2180      	movs	r1, #128	; 0x80
 8002c1e:	480a      	ldr	r0, [pc, #40]	; (8002c48 <stepperInit+0x7c>)
 8002c20:	f002 fb04 	bl	800522c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MS1_GPIO_Port, MS1_Pin, GPIO_PIN_SET);
 8002c24:	2201      	movs	r2, #1
 8002c26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002c2a:	4807      	ldr	r0, [pc, #28]	; (8002c48 <stepperInit+0x7c>)
 8002c2c:	f002 fafe 	bl	800522c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MS2_GPIO_Port, MS2_Pin, GPIO_PIN_SET);
 8002c30:	2201      	movs	r2, #1
 8002c32:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c36:	4804      	ldr	r0, [pc, #16]	; (8002c48 <stepperInit+0x7c>)
 8002c38:	f002 faf8 	bl	800522c <HAL_GPIO_WritePin>
}
 8002c3c:	bf00      	nop
 8002c3e:	3708      	adds	r7, #8
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	44fa0000 	.word	0x44fa0000
 8002c48:	40021000 	.word	0x40021000
 8002c4c:	00000000 	.word	0x00000000

08002c50 <stepperSetSpeed>:

void stepperSetSpeed(stepper_t* stepper, float speed){
 8002c50:	b5b0      	push	{r4, r5, r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	ed87 0a00 	vstr	s0, [r7]
	if (speed == stepper->speed) {
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c62:	ed97 7a00 	vldr	s14, [r7]
 8002c66:	eeb4 7a67 	vcmp.f32	s14, s15
 8002c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c6e:	d053      	beq.n	8002d18 <stepperSetSpeed+0xc8>
		return;
	}
	if (speed < -stepper->max_speed){
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c76:	eef1 7a67 	vneg.f32	s15, s15
 8002c7a:	ed97 7a00 	vldr	s14, [r7]
 8002c7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c86:	d507      	bpl.n	8002c98 <stepperSetSpeed+0x48>
		speed = -stepper->max_speed;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c8e:	eef1 7a67 	vneg.f32	s15, s15
 8002c92:	edc7 7a00 	vstr	s15, [r7]
 8002c96:	e00c      	b.n	8002cb2 <stepperSetSpeed+0x62>
	}
	else if (speed > stepper->max_speed) {
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c9e:	ed97 7a00 	vldr	s14, [r7]
 8002ca2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ca6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002caa:	dd02      	ble.n	8002cb2 <stepperSetSpeed+0x62>
		speed = stepper->max_speed;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	68db      	ldr	r3, [r3, #12]
 8002cb0:	603b      	str	r3, [r7, #0]
	}

	if (speed == 0.0){
 8002cb2:	edd7 7a00 	vldr	s15, [r7]
 8002cb6:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cbe:	d103      	bne.n	8002cc8 <stepperSetSpeed+0x78>
		stepper->stepInverval = 0;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	615a      	str	r2, [r3, #20]
 8002cc6:	e023      	b.n	8002d10 <stepperSetSpeed+0xc0>
	}
	else {
		stepper->stepInverval = fabs(1000000.0/speed);
 8002cc8:	6838      	ldr	r0, [r7, #0]
 8002cca:	f7fd fc4d 	bl	8000568 <__aeabi_f2d>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	a113      	add	r1, pc, #76	; (adr r1, 8002d20 <stepperSetSpeed+0xd0>)
 8002cd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002cd8:	f7fd fdc8 	bl	800086c <__aeabi_ddiv>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	4614      	mov	r4, r2
 8002ce2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8002ce6:	4620      	mov	r0, r4
 8002ce8:	4629      	mov	r1, r5
 8002cea:	f7fd ff45 	bl	8000b78 <__aeabi_d2iz>
 8002cee:	4602      	mov	r2, r0
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	615a      	str	r2, [r3, #20]
		stepper->direction = (speed>0.0)? DIRECTION_CW : DIRECTION_CCW;
 8002cf4:	edd7 7a00 	vldr	s15, [r7]
 8002cf8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002cfc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d00:	bfcc      	ite	gt
 8002d02:	2301      	movgt	r3, #1
 8002d04:	2300      	movle	r3, #0
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	461a      	mov	r2, r3
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	}
	stepper->speed = speed;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	683a      	ldr	r2, [r7, #0]
 8002d14:	609a      	str	r2, [r3, #8]
 8002d16:	e000      	b.n	8002d1a <stepperSetSpeed+0xca>
		return;
 8002d18:	bf00      	nop
}
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d20:	00000000 	.word	0x00000000
 8002d24:	412e8480 	.word	0x412e8480

08002d28 <stepperSetMaxSpeed>:
float stepperGetSpeed(stepper_t* stepper){
	return stepper->speed;
}


void stepperSetMaxSpeed(stepper_t* stepper, float speed){
 8002d28:	b5b0      	push	{r4, r5, r7, lr}
 8002d2a:	b082      	sub	sp, #8
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	ed87 0a00 	vstr	s0, [r7]
	if (speed < 0.0){
 8002d34:	edd7 7a00 	vldr	s15, [r7]
 8002d38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002d3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d40:	d505      	bpl.n	8002d4e <stepperSetMaxSpeed+0x26>
		speed = -speed;
 8002d42:	edd7 7a00 	vldr	s15, [r7]
 8002d46:	eef1 7a67 	vneg.f32	s15, s15
 8002d4a:	edc7 7a00 	vstr	s15, [r7]
	}
	if (stepper->max_speed != speed){
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	edd3 7a03 	vldr	s15, [r3, #12]
 8002d54:	ed97 7a00 	vldr	s14, [r7]
 8002d58:	eeb4 7a67 	vcmp.f32	s14, s15
 8002d5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d60:	d038      	beq.n	8002dd4 <stepperSetMaxSpeed+0xac>
		stepper->max_speed = speed;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	683a      	ldr	r2, [r7, #0]
 8002d66:	60da      	str	r2, [r3, #12]
		stepper->cmin = 1000000.0/speed;
 8002d68:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8002ddc <stepperSetMaxSpeed+0xb4>
 8002d6c:	ed97 7a00 	vldr	s14, [r7]
 8002d70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
		if (stepper->n > 0){
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	699b      	ldr	r3, [r3, #24]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	dd28      	ble.n	8002dd4 <stepperSetMaxSpeed+0xac>
			stepper->n = (long)((stepper->speed * stepper->speed)/ (2.0 * stepper->acceleration));
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002d92:	ee17 0a90 	vmov	r0, s15
 8002d96:	f7fd fbe7 	bl	8000568 <__aeabi_f2d>
 8002d9a:	4604      	mov	r4, r0
 8002d9c:	460d      	mov	r5, r1
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	691b      	ldr	r3, [r3, #16]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7fd fbe0 	bl	8000568 <__aeabi_f2d>
 8002da8:	4602      	mov	r2, r0
 8002daa:	460b      	mov	r3, r1
 8002dac:	f7fd fa7e 	bl	80002ac <__adddf3>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4620      	mov	r0, r4
 8002db6:	4629      	mov	r1, r5
 8002db8:	f7fd fd58 	bl	800086c <__aeabi_ddiv>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4610      	mov	r0, r2
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	f7fd fed8 	bl	8000b78 <__aeabi_d2iz>
 8002dc8:	4602      	mov	r2, r0
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	619a      	str	r2, [r3, #24]
			stepperComputeNewSpeed(stepper);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f000 f8a0 	bl	8002f14 <stepperComputeNewSpeed>
		}
	}

}
 8002dd4:	bf00      	nop
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bdb0      	pop	{r4, r5, r7, pc}
 8002ddc:	49742400 	.word	0x49742400

08002de0 <stepperSetAcceleration>:

float stepperGetMaxSpeed(stepper_t* stepper){
	return stepper->max_speed;
}

void stepperSetAcceleration(stepper_t* stepper, float acceleration){
 8002de0:	b580      	push	{r7, lr}
 8002de2:	b082      	sub	sp, #8
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
 8002de8:	ed87 0a00 	vstr	s0, [r7]
	if (acceleration == 0.0)
 8002dec:	edd7 7a00 	vldr	s15, [r7]
 8002df0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002df8:	d060      	beq.n	8002ebc <stepperSetAcceleration+0xdc>
		return;
	if (acceleration < 0.0){
 8002dfa:	edd7 7a00 	vldr	s15, [r7]
 8002dfe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e06:	d505      	bpl.n	8002e14 <stepperSetAcceleration+0x34>
		acceleration = - acceleration;
 8002e08:	edd7 7a00 	vldr	s15, [r7]
 8002e0c:	eef1 7a67 	vneg.f32	s15, s15
 8002e10:	edc7 7a00 	vstr	s15, [r7]
	}
	if (stepper->acceleration != acceleration){
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	edd3 7a04 	vldr	s15, [r3, #16]
 8002e1a:	ed97 7a00 	vldr	s14, [r7]
 8002e1e:	eeb4 7a67 	vcmp.f32	s14, s15
 8002e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e26:	d04a      	beq.n	8002ebe <stepperSetAcceleration+0xde>
		stepper->n = stepper->n * (stepper->acceleration/acceleration);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	699b      	ldr	r3, [r3, #24]
 8002e2c:	ee07 3a90 	vmov	s15, r3
 8002e30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	ed93 6a04 	vldr	s12, [r3, #16]
 8002e3a:	edd7 6a00 	vldr	s13, [r7]
 8002e3e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002e42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e46:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002e4a:	ee17 2a90 	vmov	r2, s15
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	619a      	str	r2, [r3, #24]
		stepper->c0 = 0.676* sqrt(2.0 / acceleration) * 1000000.0;
 8002e52:	6838      	ldr	r0, [r7, #0]
 8002e54:	f7fd fb88 	bl	8000568 <__aeabi_f2d>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	f04f 0000 	mov.w	r0, #0
 8002e60:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002e64:	f7fd fd02 	bl	800086c <__aeabi_ddiv>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	ec43 2b17 	vmov	d7, r2, r3
 8002e70:	eeb0 0a47 	vmov.f32	s0, s14
 8002e74:	eef0 0a67 	vmov.f32	s1, s15
 8002e78:	f01a fcec 	bl	801d854 <sqrt>
 8002e7c:	ec51 0b10 	vmov	r0, r1, d0
 8002e80:	a311      	add	r3, pc, #68	; (adr r3, 8002ec8 <stepperSetAcceleration+0xe8>)
 8002e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e86:	f7fd fbc7 	bl	8000618 <__aeabi_dmul>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4610      	mov	r0, r2
 8002e90:	4619      	mov	r1, r3
 8002e92:	a30f      	add	r3, pc, #60	; (adr r3, 8002ed0 <stepperSetAcceleration+0xf0>)
 8002e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e98:	f7fd fbbe 	bl	8000618 <__aeabi_dmul>
 8002e9c:	4602      	mov	r2, r0
 8002e9e:	460b      	mov	r3, r1
 8002ea0:	4610      	mov	r0, r2
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	f7fd feb0 	bl	8000c08 <__aeabi_d2f>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	61da      	str	r2, [r3, #28]
		stepper->acceleration = acceleration;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	683a      	ldr	r2, [r7, #0]
 8002eb2:	611a      	str	r2, [r3, #16]
		stepperComputeNewSpeed(stepper);
 8002eb4:	6878      	ldr	r0, [r7, #4]
 8002eb6:	f000 f82d 	bl	8002f14 <stepperComputeNewSpeed>
 8002eba:	e000      	b.n	8002ebe <stepperSetAcceleration+0xde>
		return;
 8002ebc:	bf00      	nop
	}

}
 8002ebe:	3708      	adds	r7, #8
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	f3af 8000 	nop.w
 8002ec8:	c083126f 	.word	0xc083126f
 8002ecc:	3fe5a1ca 	.word	0x3fe5a1ca
 8002ed0:	00000000 	.word	0x00000000
 8002ed4:	412e8480 	.word	0x412e8480

08002ed8 <stepperGetDistanceToGo>:

long stepperGetDistanceToGo(stepper_t* stepper){
 8002ed8:	b480      	push	{r7}
 8002eda:	b083      	sub	sp, #12
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
	return stepper->targetPos - stepper->currentPos;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	685a      	ldr	r2, [r3, #4]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	1ad3      	subs	r3, r2, r3
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <stepperSetAbsoluteTartePosition>:

long stepperGetTargetPosition(stepper_t* stepper){
	return stepper->targetPos;
}

void stepperSetAbsoluteTartePosition(stepper_t* stepper, long absolutePosition){
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
 8002efe:	6039      	str	r1, [r7, #0]
	stepper->targetPos = absolutePosition;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	683a      	ldr	r2, [r7, #0]
 8002f04:	605a      	str	r2, [r3, #4]
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr
	...

08002f14 <stepperComputeNewSpeed>:

void stepperSetRelativeTargetPosition(stepper_t* stepper, long relativePosition){
	stepper->targetPos = stepperGetTargetPosition(stepper) + relativePosition;
}

void stepperComputeNewSpeed(stepper_t* stepper){
 8002f14:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f18:	b084      	sub	sp, #16
 8002f1a:	af00      	add	r7, sp, #0
 8002f1c:	6078      	str	r0, [r7, #4]
	long distanceTo = stepperGetDistanceToGo(stepper);
 8002f1e:	6878      	ldr	r0, [r7, #4]
 8002f20:	f7ff ffda 	bl	8002ed8 <stepperGetDistanceToGo>
 8002f24:	60f8      	str	r0, [r7, #12]
	long stepsToStop = (long)((stepper->speed * stepper->speed) / (2.0 * stepper->acceleration));
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f32:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f36:	ee17 0a90 	vmov	r0, s15
 8002f3a:	f7fd fb15 	bl	8000568 <__aeabi_f2d>
 8002f3e:	4604      	mov	r4, r0
 8002f40:	460d      	mov	r5, r1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	691b      	ldr	r3, [r3, #16]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7fd fb0e 	bl	8000568 <__aeabi_f2d>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	460b      	mov	r3, r1
 8002f50:	f7fd f9ac 	bl	80002ac <__adddf3>
 8002f54:	4602      	mov	r2, r0
 8002f56:	460b      	mov	r3, r1
 8002f58:	4620      	mov	r0, r4
 8002f5a:	4629      	mov	r1, r5
 8002f5c:	f7fd fc86 	bl	800086c <__aeabi_ddiv>
 8002f60:	4602      	mov	r2, r0
 8002f62:	460b      	mov	r3, r1
 8002f64:	4610      	mov	r0, r2
 8002f66:	4619      	mov	r1, r3
 8002f68:	f7fd fe06 	bl	8000b78 <__aeabi_d2iz>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	60bb      	str	r3, [r7, #8]

	if (distanceTo == 0 && stepsToStop <=1)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d10d      	bne.n	8002f92 <stepperComputeNewSpeed+0x7e>
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	dc0a      	bgt.n	8002f92 <stepperComputeNewSpeed+0x7e>
	{
		stepper->stepInverval = 0;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	615a      	str	r2, [r3, #20]
		stepper->speed = 0.0;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	609a      	str	r2, [r3, #8]
		stepper->n = 0;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
		return;
 8002f90:	e0d8      	b.n	8003144 <stepperComputeNewSpeed+0x230>
	}
	if (distanceTo > 0) {
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	dd24      	ble.n	8002fe2 <stepperComputeNewSpeed+0xce>
		if (stepper->n > 0){
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	699b      	ldr	r3, [r3, #24]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	dd0d      	ble.n	8002fbc <stepperComputeNewSpeed+0xa8>
			if ((stepsToStop >= distanceTo) || (stepper->direction == DIRECTION_CCW)){
 8002fa0:	68ba      	ldr	r2, [r7, #8]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	429a      	cmp	r2, r3
 8002fa6:	da04      	bge.n	8002fb2 <stepperComputeNewSpeed+0x9e>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d140      	bne.n	8003034 <stepperComputeNewSpeed+0x120>
				stepper->n = -stepsToStop;
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	425a      	negs	r2, r3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	619a      	str	r2, [r3, #24]
 8002fba:	e03b      	b.n	8003034 <stepperComputeNewSpeed+0x120>
			}

		}
		else if (stepper->n < 0 ){
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	da37      	bge.n	8003034 <stepperComputeNewSpeed+0x120>
			if ((stepsToStop < distanceTo) && stepper->direction == DIRECTION_CW){
 8002fc4:	68ba      	ldr	r2, [r7, #8]
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	da33      	bge.n	8003034 <stepperComputeNewSpeed+0x120>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d12e      	bne.n	8003034 <stepperComputeNewSpeed+0x120>
				stepper->n = - stepper->n;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	425a      	negs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	619a      	str	r2, [r3, #24]
 8002fe0:	e028      	b.n	8003034 <stepperComputeNewSpeed+0x120>
			}
		}
	}
	else if (distanceTo < 0) {
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	da25      	bge.n	8003034 <stepperComputeNewSpeed+0x120>
		if (stepper->n > 0){
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	699b      	ldr	r3, [r3, #24]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	dd0e      	ble.n	800300e <stepperComputeNewSpeed+0xfa>
			if ((stepsToStop >= -distanceTo) || stepper->direction == DIRECTION_CW){
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	425b      	negs	r3, r3
 8002ff4:	68ba      	ldr	r2, [r7, #8]
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	da04      	bge.n	8003004 <stepperComputeNewSpeed+0xf0>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003000:	2b01      	cmp	r3, #1
 8003002:	d117      	bne.n	8003034 <stepperComputeNewSpeed+0x120>
				stepper->n = -stepsToStop;
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	425a      	negs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	619a      	str	r2, [r3, #24]
 800300c:	e012      	b.n	8003034 <stepperComputeNewSpeed+0x120>
			}
		}
		else if (stepper->n < 0){
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	2b00      	cmp	r3, #0
 8003014:	da0e      	bge.n	8003034 <stepperComputeNewSpeed+0x120>
			if ((stepsToStop < - distanceTo) && stepper->direction == DIRECTION_CCW){
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	425b      	negs	r3, r3
 800301a:	68ba      	ldr	r2, [r7, #8]
 800301c:	429a      	cmp	r2, r3
 800301e:	da09      	bge.n	8003034 <stepperComputeNewSpeed+0x120>
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003026:	2b00      	cmp	r3, #0
 8003028:	d104      	bne.n	8003034 <stepperComputeNewSpeed+0x120>
				stepper->n = -stepper->n;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	699b      	ldr	r3, [r3, #24]
 800302e:	425a      	negs	r2, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	619a      	str	r2, [r3, #24]
			}
		}
	}
	if (stepper->n == 0){
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10e      	bne.n	800305a <stepperComputeNewSpeed+0x146>
		stepper->cn = stepper->c0;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	69da      	ldr	r2, [r3, #28]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	621a      	str	r2, [r3, #32]
		stepper->direction = (distanceTo > 0) ? DIRECTION_CW : DIRECTION_CCW;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2b00      	cmp	r3, #0
 8003048:	bfcc      	ite	gt
 800304a:	2301      	movgt	r3, #1
 800304c:	2300      	movle	r3, #0
 800304e:	b2db      	uxtb	r3, r3
 8003050:	461a      	mov	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8003058:	e04f      	b.n	80030fa <stepperComputeNewSpeed+0x1e6>
	}
	else {
		stepper->cn = stepper->cn - ((2.0 * stepper->cn)/((4.0* stepper->n)+1));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	4618      	mov	r0, r3
 8003060:	f7fd fa82 	bl	8000568 <__aeabi_f2d>
 8003064:	4604      	mov	r4, r0
 8003066:	460d      	mov	r5, r1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a1b      	ldr	r3, [r3, #32]
 800306c:	4618      	mov	r0, r3
 800306e:	f7fd fa7b 	bl	8000568 <__aeabi_f2d>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	f7fd f919 	bl	80002ac <__adddf3>
 800307a:	4602      	mov	r2, r0
 800307c:	460b      	mov	r3, r1
 800307e:	4690      	mov	r8, r2
 8003080:	4699      	mov	r9, r3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	4618      	mov	r0, r3
 8003088:	f7fd fa5c 	bl	8000544 <__aeabi_i2d>
 800308c:	f04f 0200 	mov.w	r2, #0
 8003090:	4b2e      	ldr	r3, [pc, #184]	; (800314c <stepperComputeNewSpeed+0x238>)
 8003092:	f7fd fac1 	bl	8000618 <__aeabi_dmul>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	4610      	mov	r0, r2
 800309c:	4619      	mov	r1, r3
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	4b2b      	ldr	r3, [pc, #172]	; (8003150 <stepperComputeNewSpeed+0x23c>)
 80030a4:	f7fd f902 	bl	80002ac <__adddf3>
 80030a8:	4602      	mov	r2, r0
 80030aa:	460b      	mov	r3, r1
 80030ac:	4640      	mov	r0, r8
 80030ae:	4649      	mov	r1, r9
 80030b0:	f7fd fbdc 	bl	800086c <__aeabi_ddiv>
 80030b4:	4602      	mov	r2, r0
 80030b6:	460b      	mov	r3, r1
 80030b8:	4620      	mov	r0, r4
 80030ba:	4629      	mov	r1, r5
 80030bc:	f7fd f8f4 	bl	80002a8 <__aeabi_dsub>
 80030c0:	4602      	mov	r2, r0
 80030c2:	460b      	mov	r3, r1
 80030c4:	4610      	mov	r0, r2
 80030c6:	4619      	mov	r1, r3
 80030c8:	f7fd fd9e 	bl	8000c08 <__aeabi_d2f>
 80030cc:	4602      	mov	r2, r0
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	621a      	str	r2, [r3, #32]
		if (stepper->cn > stepper->cmin){
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	ed93 7a08 	vldr	s14, [r3, #32]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80030de:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80030e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e6:	dd04      	ble.n	80030f2 <stepperComputeNewSpeed+0x1de>
			stepper->cn = stepper->cn;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6a1a      	ldr	r2, [r3, #32]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	621a      	str	r2, [r3, #32]
 80030f0:	e003      	b.n	80030fa <stepperComputeNewSpeed+0x1e6>
		}
		else {
			stepper->cn = stepper->cmin;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	621a      	str	r2, [r3, #32]
		}

	}
	stepper->n++;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	699b      	ldr	r3, [r3, #24]
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	619a      	str	r2, [r3, #24]
	stepper->stepInverval = stepper->cn;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	edd3 7a08 	vldr	s15, [r3, #32]
 800310a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800310e:	ee17 2a90 	vmov	r2, s15
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	615a      	str	r2, [r3, #20]
	stepper->speed = 1000000.0/stepper->cn;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	ed93 7a08 	vldr	s14, [r3, #32]
 800311c:	eddf 6a0d 	vldr	s13, [pc, #52]	; 8003154 <stepperComputeNewSpeed+0x240>
 8003120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	edc3 7a02 	vstr	s15, [r3, #8]
	if (stepper->direction == DIRECTION_CCW){
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8003130:	2b00      	cmp	r3, #0
 8003132:	d107      	bne.n	8003144 <stepperComputeNewSpeed+0x230>
		stepper->speed = -stepper->speed;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	edd3 7a02 	vldr	s15, [r3, #8]
 800313a:	eef1 7a67 	vneg.f32	s15, s15
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	edc3 7a02 	vstr	s15, [r3, #8]
	}
}
 8003144:	3710      	adds	r7, #16
 8003146:	46bd      	mov	sp, r7
 8003148:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800314c:	40100000 	.word	0x40100000
 8003150:	3ff00000 	.word	0x3ff00000
 8003154:	49742400 	.word	0x49742400

08003158 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b082      	sub	sp, #8
 800315c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800315e:	2300      	movs	r3, #0
 8003160:	607b      	str	r3, [r7, #4]
 8003162:	4b12      	ldr	r3, [pc, #72]	; (80031ac <HAL_MspInit+0x54>)
 8003164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003166:	4a11      	ldr	r2, [pc, #68]	; (80031ac <HAL_MspInit+0x54>)
 8003168:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800316c:	6453      	str	r3, [r2, #68]	; 0x44
 800316e:	4b0f      	ldr	r3, [pc, #60]	; (80031ac <HAL_MspInit+0x54>)
 8003170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003172:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800317a:	2300      	movs	r3, #0
 800317c:	603b      	str	r3, [r7, #0]
 800317e:	4b0b      	ldr	r3, [pc, #44]	; (80031ac <HAL_MspInit+0x54>)
 8003180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003182:	4a0a      	ldr	r2, [pc, #40]	; (80031ac <HAL_MspInit+0x54>)
 8003184:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003188:	6413      	str	r3, [r2, #64]	; 0x40
 800318a:	4b08      	ldr	r3, [pc, #32]	; (80031ac <HAL_MspInit+0x54>)
 800318c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003192:	603b      	str	r3, [r7, #0]
 8003194:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8003196:	2200      	movs	r2, #0
 8003198:	210f      	movs	r1, #15
 800319a:	f06f 0001 	mvn.w	r0, #1
 800319e:	f001 fa65 	bl	800466c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031a2:	bf00      	nop
 80031a4:	3708      	adds	r7, #8
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800

080031b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08a      	sub	sp, #40	; 0x28
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b8:	f107 0314 	add.w	r3, r7, #20
 80031bc:	2200      	movs	r2, #0
 80031be:	601a      	str	r2, [r3, #0]
 80031c0:	605a      	str	r2, [r3, #4]
 80031c2:	609a      	str	r2, [r3, #8]
 80031c4:	60da      	str	r2, [r3, #12]
 80031c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a2f      	ldr	r2, [pc, #188]	; (800328c <HAL_ADC_MspInit+0xdc>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d157      	bne.n	8003282 <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80031d2:	2300      	movs	r3, #0
 80031d4:	613b      	str	r3, [r7, #16]
 80031d6:	4b2e      	ldr	r3, [pc, #184]	; (8003290 <HAL_ADC_MspInit+0xe0>)
 80031d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031da:	4a2d      	ldr	r2, [pc, #180]	; (8003290 <HAL_ADC_MspInit+0xe0>)
 80031dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e0:	6453      	str	r3, [r2, #68]	; 0x44
 80031e2:	4b2b      	ldr	r3, [pc, #172]	; (8003290 <HAL_ADC_MspInit+0xe0>)
 80031e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80031ee:	2300      	movs	r3, #0
 80031f0:	60fb      	str	r3, [r7, #12]
 80031f2:	4b27      	ldr	r3, [pc, #156]	; (8003290 <HAL_ADC_MspInit+0xe0>)
 80031f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f6:	4a26      	ldr	r2, [pc, #152]	; (8003290 <HAL_ADC_MspInit+0xe0>)
 80031f8:	f043 0304 	orr.w	r3, r3, #4
 80031fc:	6313      	str	r3, [r2, #48]	; 0x30
 80031fe:	4b24      	ldr	r3, [pc, #144]	; (8003290 <HAL_ADC_MspInit+0xe0>)
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	f003 0304 	and.w	r3, r3, #4
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800320a:	2330      	movs	r3, #48	; 0x30
 800320c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800320e:	2303      	movs	r3, #3
 8003210:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003212:	2300      	movs	r3, #0
 8003214:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003216:	f107 0314 	add.w	r3, r7, #20
 800321a:	4619      	mov	r1, r3
 800321c:	481d      	ldr	r0, [pc, #116]	; (8003294 <HAL_ADC_MspInit+0xe4>)
 800321e:	f001 fe51 	bl	8004ec4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8003222:	4b1d      	ldr	r3, [pc, #116]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003224:	4a1d      	ldr	r2, [pc, #116]	; (800329c <HAL_ADC_MspInit+0xec>)
 8003226:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8003228:	4b1b      	ldr	r3, [pc, #108]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 800322a:	2200      	movs	r2, #0
 800322c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800322e:	4b1a      	ldr	r3, [pc, #104]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003230:	2200      	movs	r2, #0
 8003232:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003234:	4b18      	ldr	r3, [pc, #96]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003236:	2200      	movs	r2, #0
 8003238:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800323a:	4b17      	ldr	r3, [pc, #92]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 800323c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003240:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003242:	4b15      	ldr	r3, [pc, #84]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003244:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003248:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800324a:	4b13      	ldr	r3, [pc, #76]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 800324c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003250:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003252:	4b11      	ldr	r3, [pc, #68]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003254:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003258:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800325a:	4b0f      	ldr	r3, [pc, #60]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 800325c:	2200      	movs	r2, #0
 800325e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003260:	4b0d      	ldr	r3, [pc, #52]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003262:	2200      	movs	r2, #0
 8003264:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003266:	480c      	ldr	r0, [pc, #48]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 8003268:	f001 fa2a 	bl	80046c0 <HAL_DMA_Init>
 800326c:	4603      	mov	r3, r0
 800326e:	2b00      	cmp	r3, #0
 8003270:	d001      	beq.n	8003276 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8003272:	f7ff fb51 	bl	8002918 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4a07      	ldr	r2, [pc, #28]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 800327a:	639a      	str	r2, [r3, #56]	; 0x38
 800327c:	4a06      	ldr	r2, [pc, #24]	; (8003298 <HAL_ADC_MspInit+0xe8>)
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003282:	bf00      	nop
 8003284:	3728      	adds	r7, #40	; 0x28
 8003286:	46bd      	mov	sp, r7
 8003288:	bd80      	pop	{r7, pc}
 800328a:	bf00      	nop
 800328c:	40012000 	.word	0x40012000
 8003290:	40023800 	.word	0x40023800
 8003294:	40020800 	.word	0x40020800
 8003298:	20010964 	.word	0x20010964
 800329c:	40026410 	.word	0x40026410

080032a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b08a      	sub	sp, #40	; 0x28
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032a8:	f107 0314 	add.w	r3, r7, #20
 80032ac:	2200      	movs	r2, #0
 80032ae:	601a      	str	r2, [r3, #0]
 80032b0:	605a      	str	r2, [r3, #4]
 80032b2:	609a      	str	r2, [r3, #8]
 80032b4:	60da      	str	r2, [r3, #12]
 80032b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a19      	ldr	r2, [pc, #100]	; (8003324 <HAL_I2C_MspInit+0x84>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d12c      	bne.n	800331c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032c2:	2300      	movs	r3, #0
 80032c4:	613b      	str	r3, [r7, #16]
 80032c6:	4b18      	ldr	r3, [pc, #96]	; (8003328 <HAL_I2C_MspInit+0x88>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ca:	4a17      	ldr	r2, [pc, #92]	; (8003328 <HAL_I2C_MspInit+0x88>)
 80032cc:	f043 0302 	orr.w	r3, r3, #2
 80032d0:	6313      	str	r3, [r2, #48]	; 0x30
 80032d2:	4b15      	ldr	r3, [pc, #84]	; (8003328 <HAL_I2C_MspInit+0x88>)
 80032d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	613b      	str	r3, [r7, #16]
 80032dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80032de:	f44f 7310 	mov.w	r3, #576	; 0x240
 80032e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032e4:	2312      	movs	r3, #18
 80032e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032e8:	2301      	movs	r3, #1
 80032ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032ec:	2300      	movs	r3, #0
 80032ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80032f0:	2304      	movs	r3, #4
 80032f2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f4:	f107 0314 	add.w	r3, r7, #20
 80032f8:	4619      	mov	r1, r3
 80032fa:	480c      	ldr	r0, [pc, #48]	; (800332c <HAL_I2C_MspInit+0x8c>)
 80032fc:	f001 fde2 	bl	8004ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003300:	2300      	movs	r3, #0
 8003302:	60fb      	str	r3, [r7, #12]
 8003304:	4b08      	ldr	r3, [pc, #32]	; (8003328 <HAL_I2C_MspInit+0x88>)
 8003306:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003308:	4a07      	ldr	r2, [pc, #28]	; (8003328 <HAL_I2C_MspInit+0x88>)
 800330a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800330e:	6413      	str	r3, [r2, #64]	; 0x40
 8003310:	4b05      	ldr	r3, [pc, #20]	; (8003328 <HAL_I2C_MspInit+0x88>)
 8003312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003314:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003318:	60fb      	str	r3, [r7, #12]
 800331a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800331c:	bf00      	nop
 800331e:	3728      	adds	r7, #40	; 0x28
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}
 8003324:	40005400 	.word	0x40005400
 8003328:	40023800 	.word	0x40023800
 800332c:	40020400 	.word	0x40020400

08003330 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8003330:	b580      	push	{r7, lr}
 8003332:	b08e      	sub	sp, #56	; 0x38
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003338:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800333c:	2200      	movs	r2, #0
 800333e:	601a      	str	r2, [r3, #0]
 8003340:	605a      	str	r2, [r3, #4]
 8003342:	609a      	str	r2, [r3, #8]
 8003344:	60da      	str	r2, [r3, #12]
 8003346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003348:	f107 0314 	add.w	r3, r7, #20
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a31      	ldr	r2, [pc, #196]	; (8003420 <HAL_I2S_MspInit+0xf0>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d15a      	bne.n	8003416 <HAL_I2S_MspInit+0xe6>
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8003360:	2301      	movs	r3, #1
 8003362:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8003364:	23c0      	movs	r3, #192	; 0xc0
 8003366:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8003368:	2302      	movs	r3, #2
 800336a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800336c:	f107 0314 	add.w	r3, r7, #20
 8003370:	4618      	mov	r0, r3
 8003372:	f004 fd37 	bl	8007de4 <HAL_RCCEx_PeriphCLKConfig>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d001      	beq.n	8003380 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 800337c:	f7ff facc 	bl	8002918 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003380:	2300      	movs	r3, #0
 8003382:	613b      	str	r3, [r7, #16]
 8003384:	4b27      	ldr	r3, [pc, #156]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 8003386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003388:	4a26      	ldr	r2, [pc, #152]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 800338a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800338e:	6413      	str	r3, [r2, #64]	; 0x40
 8003390:	4b24      	ldr	r3, [pc, #144]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003398:	613b      	str	r3, [r7, #16]
 800339a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800339c:	2300      	movs	r3, #0
 800339e:	60fb      	str	r3, [r7, #12]
 80033a0:	4b20      	ldr	r3, [pc, #128]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 80033a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a4:	4a1f      	ldr	r2, [pc, #124]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 80033a6:	f043 0301 	orr.w	r3, r3, #1
 80033aa:	6313      	str	r3, [r2, #48]	; 0x30
 80033ac:	4b1d      	ldr	r3, [pc, #116]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 80033ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b0:	f003 0301 	and.w	r3, r3, #1
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80033b8:	2300      	movs	r3, #0
 80033ba:	60bb      	str	r3, [r7, #8]
 80033bc:	4b19      	ldr	r3, [pc, #100]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 80033be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c0:	4a18      	ldr	r2, [pc, #96]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 80033c2:	f043 0304 	orr.w	r3, r3, #4
 80033c6:	6313      	str	r3, [r2, #48]	; 0x30
 80033c8:	4b16      	ldr	r3, [pc, #88]	; (8003424 <HAL_I2S_MspInit+0xf4>)
 80033ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80033d4:	2310      	movs	r3, #16
 80033d6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d8:	2302      	movs	r3, #2
 80033da:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033dc:	2300      	movs	r3, #0
 80033de:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e0:	2300      	movs	r3, #0
 80033e2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80033e4:	2306      	movs	r3, #6
 80033e6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80033e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033ec:	4619      	mov	r1, r3
 80033ee:	480e      	ldr	r0, [pc, #56]	; (8003428 <HAL_I2S_MspInit+0xf8>)
 80033f0:	f001 fd68 	bl	8004ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80033f4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80033f8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033fa:	2302      	movs	r3, #2
 80033fc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fe:	2300      	movs	r3, #0
 8003400:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003402:	2300      	movs	r3, #0
 8003404:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003406:	2306      	movs	r3, #6
 8003408:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800340a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800340e:	4619      	mov	r1, r3
 8003410:	4806      	ldr	r0, [pc, #24]	; (800342c <HAL_I2S_MspInit+0xfc>)
 8003412:	f001 fd57 	bl	8004ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8003416:	bf00      	nop
 8003418:	3738      	adds	r7, #56	; 0x38
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}
 800341e:	bf00      	nop
 8003420:	40003c00 	.word	0x40003c00
 8003424:	40023800 	.word	0x40023800
 8003428:	40020000 	.word	0x40020000
 800342c:	40020800 	.word	0x40020800

08003430 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b08a      	sub	sp, #40	; 0x28
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003438:	f107 0314 	add.w	r3, r7, #20
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	60da      	str	r2, [r3, #12]
 8003446:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a19      	ldr	r2, [pc, #100]	; (80034b4 <HAL_SPI_MspInit+0x84>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d12b      	bne.n	80034aa <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003452:	2300      	movs	r3, #0
 8003454:	613b      	str	r3, [r7, #16]
 8003456:	4b18      	ldr	r3, [pc, #96]	; (80034b8 <HAL_SPI_MspInit+0x88>)
 8003458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345a:	4a17      	ldr	r2, [pc, #92]	; (80034b8 <HAL_SPI_MspInit+0x88>)
 800345c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003460:	6453      	str	r3, [r2, #68]	; 0x44
 8003462:	4b15      	ldr	r3, [pc, #84]	; (80034b8 <HAL_SPI_MspInit+0x88>)
 8003464:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003466:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800346a:	613b      	str	r3, [r7, #16]
 800346c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800346e:	2300      	movs	r3, #0
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	4b11      	ldr	r3, [pc, #68]	; (80034b8 <HAL_SPI_MspInit+0x88>)
 8003474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003476:	4a10      	ldr	r2, [pc, #64]	; (80034b8 <HAL_SPI_MspInit+0x88>)
 8003478:	f043 0301 	orr.w	r3, r3, #1
 800347c:	6313      	str	r3, [r2, #48]	; 0x30
 800347e:	4b0e      	ldr	r3, [pc, #56]	; (80034b8 <HAL_SPI_MspInit+0x88>)
 8003480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	60fb      	str	r3, [r7, #12]
 8003488:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800348a:	23e0      	movs	r3, #224	; 0xe0
 800348c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348e:	2302      	movs	r3, #2
 8003490:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003492:	2300      	movs	r3, #0
 8003494:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003496:	2300      	movs	r3, #0
 8003498:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800349a:	2305      	movs	r3, #5
 800349c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800349e:	f107 0314 	add.w	r3, r7, #20
 80034a2:	4619      	mov	r1, r3
 80034a4:	4805      	ldr	r0, [pc, #20]	; (80034bc <HAL_SPI_MspInit+0x8c>)
 80034a6:	f001 fd0d 	bl	8004ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80034aa:	bf00      	nop
 80034ac:	3728      	adds	r7, #40	; 0x28
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	40013000 	.word	0x40013000
 80034b8:	40023800 	.word	0x40023800
 80034bc:	40020000 	.word	0x40020000

080034c0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b084      	sub	sp, #16
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a0e      	ldr	r2, [pc, #56]	; (8003508 <HAL_TIM_Base_MspInit+0x48>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d115      	bne.n	80034fe <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]
 80034d6:	4b0d      	ldr	r3, [pc, #52]	; (800350c <HAL_TIM_Base_MspInit+0x4c>)
 80034d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034da:	4a0c      	ldr	r2, [pc, #48]	; (800350c <HAL_TIM_Base_MspInit+0x4c>)
 80034dc:	f043 0302 	orr.w	r3, r3, #2
 80034e0:	6413      	str	r3, [r2, #64]	; 0x40
 80034e2:	4b0a      	ldr	r3, [pc, #40]	; (800350c <HAL_TIM_Base_MspInit+0x4c>)
 80034e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e6:	f003 0302 	and.w	r3, r3, #2
 80034ea:	60fb      	str	r3, [r7, #12]
 80034ec:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 6, 0);
 80034ee:	2200      	movs	r2, #0
 80034f0:	2106      	movs	r1, #6
 80034f2:	201d      	movs	r0, #29
 80034f4:	f001 f8ba 	bl	800466c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80034f8:	201d      	movs	r0, #29
 80034fa:	f001 f8d3 	bl	80046a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80034fe:	bf00      	nop
 8003500:	3710      	adds	r7, #16
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40000400 	.word	0x40000400
 800350c:	40023800 	.word	0x40023800

08003510 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003518:	f107 030c 	add.w	r3, r7, #12
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	60da      	str	r2, [r3, #12]
 8003526:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a12      	ldr	r2, [pc, #72]	; (8003578 <HAL_TIM_MspPostInit+0x68>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d11d      	bne.n	800356e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	60bb      	str	r3, [r7, #8]
 8003536:	4b11      	ldr	r3, [pc, #68]	; (800357c <HAL_TIM_MspPostInit+0x6c>)
 8003538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800353a:	4a10      	ldr	r2, [pc, #64]	; (800357c <HAL_TIM_MspPostInit+0x6c>)
 800353c:	f043 0304 	orr.w	r3, r3, #4
 8003540:	6313      	str	r3, [r2, #48]	; 0x30
 8003542:	4b0e      	ldr	r3, [pc, #56]	; (800357c <HAL_TIM_MspPostInit+0x6c>)
 8003544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003546:	f003 0304 	and.w	r3, r3, #4
 800354a:	60bb      	str	r3, [r7, #8]
 800354c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800354e:	2340      	movs	r3, #64	; 0x40
 8003550:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003552:	2302      	movs	r3, #2
 8003554:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003556:	2300      	movs	r3, #0
 8003558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800355a:	2300      	movs	r3, #0
 800355c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800355e:	2302      	movs	r3, #2
 8003560:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003562:	f107 030c 	add.w	r3, r7, #12
 8003566:	4619      	mov	r1, r3
 8003568:	4805      	ldr	r0, [pc, #20]	; (8003580 <HAL_TIM_MspPostInit+0x70>)
 800356a:	f001 fcab 	bl	8004ec4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800356e:	bf00      	nop
 8003570:	3720      	adds	r7, #32
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}
 8003576:	bf00      	nop
 8003578:	40000400 	.word	0x40000400
 800357c:	40023800 	.word	0x40023800
 8003580:	40020800 	.word	0x40020800

08003584 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b08c      	sub	sp, #48	; 0x30
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800358c:	f107 031c 	add.w	r3, r7, #28
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	605a      	str	r2, [r3, #4]
 8003596:	609a      	str	r2, [r3, #8]
 8003598:	60da      	str	r2, [r3, #12]
 800359a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a7a      	ldr	r2, [pc, #488]	; (800378c <HAL_UART_MspInit+0x208>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	f040 8094 	bne.w	80036d0 <HAL_UART_MspInit+0x14c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80035a8:	2300      	movs	r3, #0
 80035aa:	61bb      	str	r3, [r7, #24]
 80035ac:	4b78      	ldr	r3, [pc, #480]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80035ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b0:	4a77      	ldr	r2, [pc, #476]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80035b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80035b6:	6413      	str	r3, [r2, #64]	; 0x40
 80035b8:	4b75      	ldr	r3, [pc, #468]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80035ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	4b71      	ldr	r3, [pc, #452]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80035ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035cc:	4a70      	ldr	r2, [pc, #448]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80035ce:	f043 0301 	orr.w	r3, r3, #1
 80035d2:	6313      	str	r3, [r2, #48]	; 0x30
 80035d4:	4b6e      	ldr	r3, [pc, #440]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80035d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d8:	f003 0301 	and.w	r3, r3, #1
 80035dc:	617b      	str	r3, [r7, #20]
 80035de:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = ROS_USART_TX_Pin|ROS_USART_RX_Pin;
 80035e0:	230c      	movs	r3, #12
 80035e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e4:	2302      	movs	r3, #2
 80035e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e8:	2300      	movs	r3, #0
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ec:	2303      	movs	r3, #3
 80035ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80035f0:	2307      	movs	r3, #7
 80035f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035f4:	f107 031c 	add.w	r3, r7, #28
 80035f8:	4619      	mov	r1, r3
 80035fa:	4866      	ldr	r0, [pc, #408]	; (8003794 <HAL_UART_MspInit+0x210>)
 80035fc:	f001 fc62 	bl	8004ec4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8003600:	4b65      	ldr	r3, [pc, #404]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003602:	4a66      	ldr	r2, [pc, #408]	; (800379c <HAL_UART_MspInit+0x218>)
 8003604:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003606:	4b64      	ldr	r3, [pc, #400]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003608:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800360c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800360e:	4b62      	ldr	r3, [pc, #392]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003610:	2200      	movs	r2, #0
 8003612:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003614:	4b60      	ldr	r3, [pc, #384]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003616:	2200      	movs	r2, #0
 8003618:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800361a:	4b5f      	ldr	r3, [pc, #380]	; (8003798 <HAL_UART_MspInit+0x214>)
 800361c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003620:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003622:	4b5d      	ldr	r3, [pc, #372]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003624:	2200      	movs	r2, #0
 8003626:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003628:	4b5b      	ldr	r3, [pc, #364]	; (8003798 <HAL_UART_MspInit+0x214>)
 800362a:	2200      	movs	r2, #0
 800362c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800362e:	4b5a      	ldr	r3, [pc, #360]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003630:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003634:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003636:	4b58      	ldr	r3, [pc, #352]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003638:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800363c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800363e:	4b56      	ldr	r3, [pc, #344]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003640:	2200      	movs	r2, #0
 8003642:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003644:	4854      	ldr	r0, [pc, #336]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003646:	f001 f83b 	bl	80046c0 <HAL_DMA_Init>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d001      	beq.n	8003654 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8003650:	f7ff f962 	bl	8002918 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	4a50      	ldr	r2, [pc, #320]	; (8003798 <HAL_UART_MspInit+0x214>)
 8003658:	639a      	str	r2, [r3, #56]	; 0x38
 800365a:	4a4f      	ldr	r2, [pc, #316]	; (8003798 <HAL_UART_MspInit+0x214>)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8003660:	4b4f      	ldr	r3, [pc, #316]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003662:	4a50      	ldr	r2, [pc, #320]	; (80037a4 <HAL_UART_MspInit+0x220>)
 8003664:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003666:	4b4e      	ldr	r3, [pc, #312]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003668:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800366c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800366e:	4b4c      	ldr	r3, [pc, #304]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003670:	2240      	movs	r2, #64	; 0x40
 8003672:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003674:	4b4a      	ldr	r3, [pc, #296]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003676:	2200      	movs	r2, #0
 8003678:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800367a:	4b49      	ldr	r3, [pc, #292]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 800367c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003680:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003682:	4b47      	ldr	r3, [pc, #284]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003684:	2200      	movs	r2, #0
 8003686:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003688:	4b45      	ldr	r3, [pc, #276]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 800368a:	2200      	movs	r2, #0
 800368c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800368e:	4b44      	ldr	r3, [pc, #272]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003690:	2200      	movs	r2, #0
 8003692:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003694:	4b42      	ldr	r3, [pc, #264]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 8003696:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800369a:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800369c:	4b40      	ldr	r3, [pc, #256]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 800369e:	2200      	movs	r2, #0
 80036a0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80036a2:	483f      	ldr	r0, [pc, #252]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 80036a4:	f001 f80c 	bl	80046c0 <HAL_DMA_Init>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d001      	beq.n	80036b2 <HAL_UART_MspInit+0x12e>
    {
      Error_Handler();
 80036ae:	f7ff f933 	bl	8002918 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	4a3a      	ldr	r2, [pc, #232]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 80036b6:	635a      	str	r2, [r3, #52]	; 0x34
 80036b8:	4a39      	ldr	r2, [pc, #228]	; (80037a0 <HAL_UART_MspInit+0x21c>)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80036be:	2200      	movs	r2, #0
 80036c0:	2105      	movs	r1, #5
 80036c2:	2026      	movs	r0, #38	; 0x26
 80036c4:	f000 ffd2 	bl	800466c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80036c8:	2026      	movs	r0, #38	; 0x26
 80036ca:	f000 ffeb 	bl	80046a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80036ce:	e058      	b.n	8003782 <HAL_UART_MspInit+0x1fe>
  else if(huart->Instance==USART3)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a34      	ldr	r2, [pc, #208]	; (80037a8 <HAL_UART_MspInit+0x224>)
 80036d6:	4293      	cmp	r3, r2
 80036d8:	d153      	bne.n	8003782 <HAL_UART_MspInit+0x1fe>
    __HAL_RCC_USART3_CLK_ENABLE();
 80036da:	2300      	movs	r3, #0
 80036dc:	613b      	str	r3, [r7, #16]
 80036de:	4b2c      	ldr	r3, [pc, #176]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	4a2b      	ldr	r2, [pc, #172]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80036e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80036e8:	6413      	str	r3, [r2, #64]	; 0x40
 80036ea:	4b29      	ldr	r3, [pc, #164]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80036ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036f2:	613b      	str	r3, [r7, #16]
 80036f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036f6:	2300      	movs	r3, #0
 80036f8:	60fb      	str	r3, [r7, #12]
 80036fa:	4b25      	ldr	r3, [pc, #148]	; (8003790 <HAL_UART_MspInit+0x20c>)
 80036fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036fe:	4a24      	ldr	r2, [pc, #144]	; (8003790 <HAL_UART_MspInit+0x20c>)
 8003700:	f043 0302 	orr.w	r3, r3, #2
 8003704:	6313      	str	r3, [r2, #48]	; 0x30
 8003706:	4b22      	ldr	r3, [pc, #136]	; (8003790 <HAL_UART_MspInit+0x20c>)
 8003708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370a:	f003 0302 	and.w	r3, r3, #2
 800370e:	60fb      	str	r3, [r7, #12]
 8003710:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003712:	2300      	movs	r3, #0
 8003714:	60bb      	str	r3, [r7, #8]
 8003716:	4b1e      	ldr	r3, [pc, #120]	; (8003790 <HAL_UART_MspInit+0x20c>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800371a:	4a1d      	ldr	r2, [pc, #116]	; (8003790 <HAL_UART_MspInit+0x20c>)
 800371c:	f043 0308 	orr.w	r3, r3, #8
 8003720:	6313      	str	r3, [r2, #48]	; 0x30
 8003722:	4b1b      	ldr	r3, [pc, #108]	; (8003790 <HAL_UART_MspInit+0x20c>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003726:	f003 0308 	and.w	r3, r3, #8
 800372a:	60bb      	str	r3, [r7, #8]
 800372c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPS_USART_RX_Pin;
 800372e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003732:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003734:	2302      	movs	r3, #2
 8003736:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	2300      	movs	r3, #0
 800373a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800373c:	2303      	movs	r3, #3
 800373e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003740:	2307      	movs	r3, #7
 8003742:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_USART_RX_GPIO_Port, &GPIO_InitStruct);
 8003744:	f107 031c 	add.w	r3, r7, #28
 8003748:	4619      	mov	r1, r3
 800374a:	4818      	ldr	r0, [pc, #96]	; (80037ac <HAL_UART_MspInit+0x228>)
 800374c:	f001 fbba 	bl	8004ec4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPS_USART_TX_Pin;
 8003750:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003756:	2302      	movs	r3, #2
 8003758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375a:	2300      	movs	r3, #0
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375e:	2303      	movs	r3, #3
 8003760:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003762:	2307      	movs	r3, #7
 8003764:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPS_USART_TX_GPIO_Port, &GPIO_InitStruct);
 8003766:	f107 031c 	add.w	r3, r7, #28
 800376a:	4619      	mov	r1, r3
 800376c:	4810      	ldr	r0, [pc, #64]	; (80037b0 <HAL_UART_MspInit+0x22c>)
 800376e:	f001 fba9 	bl	8004ec4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8003772:	2200      	movs	r2, #0
 8003774:	2105      	movs	r1, #5
 8003776:	2027      	movs	r0, #39	; 0x27
 8003778:	f000 ff78 	bl	800466c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800377c:	2027      	movs	r0, #39	; 0x27
 800377e:	f000 ff91 	bl	80046a4 <HAL_NVIC_EnableIRQ>
}
 8003782:	bf00      	nop
 8003784:	3730      	adds	r7, #48	; 0x30
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	40004400 	.word	0x40004400
 8003790:	40023800 	.word	0x40023800
 8003794:	40020000 	.word	0x40020000
 8003798:	2001055c 	.word	0x2001055c
 800379c:	40026088 	.word	0x40026088
 80037a0:	200108fc 	.word	0x200108fc
 80037a4:	400260a0 	.word	0x400260a0
 80037a8:	40004800 	.word	0x40004800
 80037ac:	40020400 	.word	0x40020400
 80037b0:	40020c00 	.word	0x40020c00

080037b4 <HAL_HCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hhcd: HCD handle pointer
* @retval None
*/
void HAL_HCD_MspInit(HCD_HandleTypeDef* hhcd)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b08a      	sub	sp, #40	; 0x28
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037bc:	f107 0314 	add.w	r3, r7, #20
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	605a      	str	r2, [r3, #4]
 80037c6:	609a      	str	r2, [r3, #8]
 80037c8:	60da      	str	r2, [r3, #12]
 80037ca:	611a      	str	r2, [r3, #16]
  if(hhcd->Instance==USB_OTG_FS)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037d4:	d147      	bne.n	8003866 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d6:	2300      	movs	r3, #0
 80037d8:	613b      	str	r3, [r7, #16]
 80037da:	4b25      	ldr	r3, [pc, #148]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 80037dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037de:	4a24      	ldr	r2, [pc, #144]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 80037e0:	f043 0301 	orr.w	r3, r3, #1
 80037e4:	6313      	str	r3, [r2, #48]	; 0x30
 80037e6:	4b22      	ldr	r3, [pc, #136]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 80037e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ea:	f003 0301 	and.w	r3, r3, #1
 80037ee:	613b      	str	r3, [r7, #16]
 80037f0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80037f2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80037f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037f8:	2300      	movs	r3, #0
 80037fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037fc:	2300      	movs	r3, #0
 80037fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8003800:	f107 0314 	add.w	r3, r7, #20
 8003804:	4619      	mov	r1, r3
 8003806:	481b      	ldr	r0, [pc, #108]	; (8003874 <HAL_HCD_MspInit+0xc0>)
 8003808:	f001 fb5c 	bl	8004ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800380c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003810:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003812:	2302      	movs	r3, #2
 8003814:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003816:	2300      	movs	r3, #0
 8003818:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800381a:	2300      	movs	r3, #0
 800381c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800381e:	230a      	movs	r3, #10
 8003820:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003822:	f107 0314 	add.w	r3, r7, #20
 8003826:	4619      	mov	r1, r3
 8003828:	4812      	ldr	r0, [pc, #72]	; (8003874 <HAL_HCD_MspInit+0xc0>)
 800382a:	f001 fb4b 	bl	8004ec4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800382e:	4b10      	ldr	r3, [pc, #64]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 8003830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003832:	4a0f      	ldr	r2, [pc, #60]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 8003834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003838:	6353      	str	r3, [r2, #52]	; 0x34
 800383a:	2300      	movs	r3, #0
 800383c:	60fb      	str	r3, [r7, #12]
 800383e:	4b0c      	ldr	r3, [pc, #48]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 8003840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003842:	4a0b      	ldr	r2, [pc, #44]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 8003844:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003848:	6453      	str	r3, [r2, #68]	; 0x44
 800384a:	4b09      	ldr	r3, [pc, #36]	; (8003870 <HAL_HCD_MspInit+0xbc>)
 800384c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800384e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8003856:	2200      	movs	r2, #0
 8003858:	2105      	movs	r1, #5
 800385a:	2043      	movs	r0, #67	; 0x43
 800385c:	f000 ff06 	bl	800466c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8003860:	2043      	movs	r0, #67	; 0x43
 8003862:	f000 ff1f 	bl	80046a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8003866:	bf00      	nop
 8003868:	3728      	adds	r7, #40	; 0x28
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	40023800 	.word	0x40023800
 8003874:	40020000 	.word	0x40020000

08003878 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b08c      	sub	sp, #48	; 0x30
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003880:	2300      	movs	r3, #0
 8003882:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003884:	2300      	movs	r3, #0
 8003886:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8003888:	2200      	movs	r2, #0
 800388a:	6879      	ldr	r1, [r7, #4]
 800388c:	2037      	movs	r0, #55	; 0x37
 800388e:	f000 feed 	bl	800466c <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003892:	2037      	movs	r0, #55	; 0x37
 8003894:	f000 ff06 	bl	80046a4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8003898:	2300      	movs	r3, #0
 800389a:	60fb      	str	r3, [r7, #12]
 800389c:	4b1f      	ldr	r3, [pc, #124]	; (800391c <HAL_InitTick+0xa4>)
 800389e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a0:	4a1e      	ldr	r2, [pc, #120]	; (800391c <HAL_InitTick+0xa4>)
 80038a2:	f043 0320 	orr.w	r3, r3, #32
 80038a6:	6413      	str	r3, [r2, #64]	; 0x40
 80038a8:	4b1c      	ldr	r3, [pc, #112]	; (800391c <HAL_InitTick+0xa4>)
 80038aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ac:	f003 0320 	and.w	r3, r3, #32
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80038b4:	f107 0210 	add.w	r2, r7, #16
 80038b8:	f107 0314 	add.w	r3, r7, #20
 80038bc:	4611      	mov	r1, r2
 80038be:	4618      	mov	r0, r3
 80038c0:	f004 fa5e 	bl	8007d80 <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80038c4:	f004 fa34 	bl	8007d30 <HAL_RCC_GetPCLK1Freq>
 80038c8:	4603      	mov	r3, r0
 80038ca:	005b      	lsls	r3, r3, #1
 80038cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80038ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d0:	4a13      	ldr	r2, [pc, #76]	; (8003920 <HAL_InitTick+0xa8>)
 80038d2:	fba2 2303 	umull	r2, r3, r2, r3
 80038d6:	0c9b      	lsrs	r3, r3, #18
 80038d8:	3b01      	subs	r3, #1
 80038da:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80038dc:	4b11      	ldr	r3, [pc, #68]	; (8003924 <HAL_InitTick+0xac>)
 80038de:	4a12      	ldr	r2, [pc, #72]	; (8003928 <HAL_InitTick+0xb0>)
 80038e0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80038e2:	4b10      	ldr	r3, [pc, #64]	; (8003924 <HAL_InitTick+0xac>)
 80038e4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80038e8:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80038ea:	4a0e      	ldr	r2, [pc, #56]	; (8003924 <HAL_InitTick+0xac>)
 80038ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ee:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80038f0:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <HAL_InitTick+0xac>)
 80038f2:	2200      	movs	r2, #0
 80038f4:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038f6:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <HAL_InitTick+0xac>)
 80038f8:	2200      	movs	r2, #0
 80038fa:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 80038fc:	4809      	ldr	r0, [pc, #36]	; (8003924 <HAL_InitTick+0xac>)
 80038fe:	f004 fc3a 	bl	8008176 <HAL_TIM_Base_Init>
 8003902:	4603      	mov	r3, r0
 8003904:	2b00      	cmp	r3, #0
 8003906:	d104      	bne.n	8003912 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8003908:	4806      	ldr	r0, [pc, #24]	; (8003924 <HAL_InitTick+0xac>)
 800390a:	f004 fc83 	bl	8008214 <HAL_TIM_Base_Start_IT>
 800390e:	4603      	mov	r3, r0
 8003910:	e000      	b.n	8003914 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
}
 8003914:	4618      	mov	r0, r3
 8003916:	3730      	adds	r7, #48	; 0x30
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}
 800391c:	40023800 	.word	0x40023800
 8003920:	431bde83 	.word	0x431bde83
 8003924:	20010e10 	.word	0x20010e10
 8003928:	40001400 	.word	0x40001400

0800392c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003930:	e7fe      	b.n	8003930 <NMI_Handler+0x4>

08003932 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003932:	b480      	push	{r7}
 8003934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003936:	e7fe      	b.n	8003936 <HardFault_Handler+0x4>

08003938 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003938:	b480      	push	{r7}
 800393a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800393c:	e7fe      	b.n	800393c <MemManage_Handler+0x4>

0800393e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800393e:	b480      	push	{r7}
 8003940:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003942:	e7fe      	b.n	8003942 <BusFault_Handler+0x4>

08003944 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003948:	e7fe      	b.n	8003948 <UsageFault_Handler+0x4>

0800394a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800394a:	b480      	push	{r7}
 800394c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800394e:	bf00      	nop
 8003950:	46bd      	mov	sp, r7
 8003952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003956:	4770      	bx	lr

08003958 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800395c:	2001      	movs	r0, #1
 800395e:	f001 fc7f 	bl	8005260 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}
	...

08003968 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003968:	b580      	push	{r7, lr}
 800396a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800396c:	4802      	ldr	r0, [pc, #8]	; (8003978 <DMA1_Stream5_IRQHandler+0x10>)
 800396e:	f001 f83f 	bl	80049f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003972:	bf00      	nop
 8003974:	bd80      	pop	{r7, pc}
 8003976:	bf00      	nop
 8003978:	2001055c 	.word	0x2001055c

0800397c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003980:	4802      	ldr	r0, [pc, #8]	; (800398c <DMA1_Stream6_IRQHandler+0x10>)
 8003982:	f001 f835 	bl	80049f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003986:	bf00      	nop
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	200108fc 	.word	0x200108fc

08003990 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003994:	4802      	ldr	r0, [pc, #8]	; (80039a0 <TIM3_IRQHandler+0x10>)
 8003996:	f004 fe1d 	bl	80085d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800399a:	bf00      	nop
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	20010864 	.word	0x20010864

080039a4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80039a8:	4802      	ldr	r0, [pc, #8]	; (80039b4 <USART2_IRQHandler+0x10>)
 80039aa:	f005 fe0f 	bl	80095cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80039ae:	bf00      	nop
 80039b0:	bd80      	pop	{r7, pc}
 80039b2:	bf00      	nop
 80039b4:	20010d50 	.word	0x20010d50

080039b8 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80039bc:	4802      	ldr	r0, [pc, #8]	; (80039c8 <USART3_IRQHandler+0x10>)
 80039be:	f005 fe05 	bl	80095cc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80039c2:	bf00      	nop
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	200105c4 	.word	0x200105c4

080039cc <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80039d0:	4802      	ldr	r0, [pc, #8]	; (80039dc <TIM7_IRQHandler+0x10>)
 80039d2:	f004 fdff 	bl	80085d4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80039d6:	bf00      	nop
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	20010e10 	.word	0x20010e10

080039e0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80039e4:	4802      	ldr	r0, [pc, #8]	; (80039f0 <DMA2_Stream0_IRQHandler+0x10>)
 80039e6:	f001 f803 	bl	80049f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80039ea:	bf00      	nop
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	20010964 	.word	0x20010964

080039f4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80039f8:	4802      	ldr	r0, [pc, #8]	; (8003a04 <OTG_FS_IRQHandler+0x10>)
 80039fa:	f001 fcb6 	bl	800536a <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80039fe:	bf00      	nop
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	20010a4c 	.word	0x20010a4c

08003a08 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003a08:	b480      	push	{r7}
 8003a0a:	af00      	add	r7, sp, #0
	return 1;
 8003a0c:	2301      	movs	r3, #1
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <_kill>:

int _kill(int pid, int sig)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8003a22:	f015 fd95 	bl	8019550 <__errno>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2216      	movs	r2, #22
 8003a2a:	601a      	str	r2, [r3, #0]
	return -1;
 8003a2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3708      	adds	r7, #8
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <_exit>:

void _exit (int status)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b082      	sub	sp, #8
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003a40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f7ff ffe7 	bl	8003a18 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003a4a:	e7fe      	b.n	8003a4a <_exit+0x12>

08003a4c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a58:	2300      	movs	r3, #0
 8003a5a:	617b      	str	r3, [r7, #20]
 8003a5c:	e00a      	b.n	8003a74 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003a5e:	f3af 8000 	nop.w
 8003a62:	4601      	mov	r1, r0
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	1c5a      	adds	r2, r3, #1
 8003a68:	60ba      	str	r2, [r7, #8]
 8003a6a:	b2ca      	uxtb	r2, r1
 8003a6c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	3301      	adds	r3, #1
 8003a72:	617b      	str	r3, [r7, #20]
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	dbf0      	blt.n	8003a5e <_read+0x12>
	}

return len;
 8003a7c:	687b      	ldr	r3, [r7, #4]
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3718      	adds	r7, #24
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}

08003a86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a86:	b580      	push	{r7, lr}
 8003a88:	b086      	sub	sp, #24
 8003a8a:	af00      	add	r7, sp, #0
 8003a8c:	60f8      	str	r0, [r7, #12]
 8003a8e:	60b9      	str	r1, [r7, #8]
 8003a90:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a92:	2300      	movs	r3, #0
 8003a94:	617b      	str	r3, [r7, #20]
 8003a96:	e009      	b.n	8003aac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	1c5a      	adds	r2, r3, #1
 8003a9c:	60ba      	str	r2, [r7, #8]
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003aa6:	697b      	ldr	r3, [r7, #20]
 8003aa8:	3301      	adds	r3, #1
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	dbf1      	blt.n	8003a98 <_write+0x12>
	}
	return len;
 8003ab4:	687b      	ldr	r3, [r7, #4]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}

08003abe <_close>:

int _close(int file)
{
 8003abe:	b480      	push	{r7}
 8003ac0:	b083      	sub	sp, #12
 8003ac2:	af00      	add	r7, sp, #0
 8003ac4:	6078      	str	r0, [r7, #4]
	return -1;
 8003ac6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003aca:	4618      	mov	r0, r3
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003ae6:	605a      	str	r2, [r3, #4]
	return 0;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	370c      	adds	r7, #12
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr

08003af6 <_isatty>:

int _isatty(int file)
{
 8003af6:	b480      	push	{r7}
 8003af8:	b083      	sub	sp, #12
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
	return 1;
 8003afe:	2301      	movs	r3, #1
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b085      	sub	sp, #20
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	60f8      	str	r0, [r7, #12]
 8003b14:	60b9      	str	r1, [r7, #8]
 8003b16:	607a      	str	r2, [r7, #4]
	return 0;
 8003b18:	2300      	movs	r3, #0
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
	...

08003b28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b086      	sub	sp, #24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b30:	4a14      	ldr	r2, [pc, #80]	; (8003b84 <_sbrk+0x5c>)
 8003b32:	4b15      	ldr	r3, [pc, #84]	; (8003b88 <_sbrk+0x60>)
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b38:	697b      	ldr	r3, [r7, #20]
 8003b3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b3c:	4b13      	ldr	r3, [pc, #76]	; (8003b8c <_sbrk+0x64>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d102      	bne.n	8003b4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b44:	4b11      	ldr	r3, [pc, #68]	; (8003b8c <_sbrk+0x64>)
 8003b46:	4a12      	ldr	r2, [pc, #72]	; (8003b90 <_sbrk+0x68>)
 8003b48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b4a:	4b10      	ldr	r3, [pc, #64]	; (8003b8c <_sbrk+0x64>)
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4413      	add	r3, r2
 8003b52:	693a      	ldr	r2, [r7, #16]
 8003b54:	429a      	cmp	r2, r3
 8003b56:	d207      	bcs.n	8003b68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b58:	f015 fcfa 	bl	8019550 <__errno>
 8003b5c:	4603      	mov	r3, r0
 8003b5e:	220c      	movs	r2, #12
 8003b60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b62:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b66:	e009      	b.n	8003b7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b68:	4b08      	ldr	r3, [pc, #32]	; (8003b8c <_sbrk+0x64>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b6e:	4b07      	ldr	r3, [pc, #28]	; (8003b8c <_sbrk+0x64>)
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	4413      	add	r3, r2
 8003b76:	4a05      	ldr	r2, [pc, #20]	; (8003b8c <_sbrk+0x64>)
 8003b78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
}
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	3718      	adds	r7, #24
 8003b80:	46bd      	mov	sp, r7
 8003b82:	bd80      	pop	{r7, pc}
 8003b84:	20020000 	.word	0x20020000
 8003b88:	00000400 	.word	0x00000400
 8003b8c:	20008104 	.word	0x20008104
 8003b90:	20016050 	.word	0x20016050

08003b94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b98:	4b06      	ldr	r3, [pc, #24]	; (8003bb4 <SystemInit+0x20>)
 8003b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b9e:	4a05      	ldr	r2, [pc, #20]	; (8003bb4 <SystemInit+0x20>)
 8003ba0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003ba4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003ba8:	bf00      	nop
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	e000ed00 	.word	0xe000ed00

08003bb8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003bb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bf0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003bbc:	480d      	ldr	r0, [pc, #52]	; (8003bf4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003bbe:	490e      	ldr	r1, [pc, #56]	; (8003bf8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003bc0:	4a0e      	ldr	r2, [pc, #56]	; (8003bfc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003bc2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003bc4:	e002      	b.n	8003bcc <LoopCopyDataInit>

08003bc6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003bc6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003bc8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003bca:	3304      	adds	r3, #4

08003bcc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003bcc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003bce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003bd0:	d3f9      	bcc.n	8003bc6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003bd2:	4a0b      	ldr	r2, [pc, #44]	; (8003c00 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003bd4:	4c0b      	ldr	r4, [pc, #44]	; (8003c04 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003bd6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003bd8:	e001      	b.n	8003bde <LoopFillZerobss>

08003bda <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003bda:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003bdc:	3204      	adds	r2, #4

08003bde <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003bde:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003be0:	d3fb      	bcc.n	8003bda <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003be2:	f7ff ffd7 	bl	8003b94 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003be6:	f015 fd6d 	bl	80196c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bea:	f7fd fd63 	bl	80016b4 <main>
  bx  lr    
 8003bee:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003bf0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003bf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bf8:	20000368 	.word	0x20000368
  ldr r2, =_sidata
 8003bfc:	0801fb30 	.word	0x0801fb30
  ldr r2, =_sbss
 8003c00:	20000368 	.word	0x20000368
  ldr r4, =_ebss
 8003c04:	20016050 	.word	0x20016050

08003c08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003c08:	e7fe      	b.n	8003c08 <ADC_IRQHandler>
	...

08003c0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c10:	4b0e      	ldr	r3, [pc, #56]	; (8003c4c <HAL_Init+0x40>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a0d      	ldr	r2, [pc, #52]	; (8003c4c <HAL_Init+0x40>)
 8003c16:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c1c:	4b0b      	ldr	r3, [pc, #44]	; (8003c4c <HAL_Init+0x40>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a0a      	ldr	r2, [pc, #40]	; (8003c4c <HAL_Init+0x40>)
 8003c22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c28:	4b08      	ldr	r3, [pc, #32]	; (8003c4c <HAL_Init+0x40>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a07      	ldr	r2, [pc, #28]	; (8003c4c <HAL_Init+0x40>)
 8003c2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c34:	2003      	movs	r0, #3
 8003c36:	f000 fd0e 	bl	8004656 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c3a:	200f      	movs	r0, #15
 8003c3c:	f7ff fe1c 	bl	8003878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c40:	f7ff fa8a 	bl	8003158 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c44:	2300      	movs	r3, #0
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	40023c00 	.word	0x40023c00

08003c50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c54:	4b06      	ldr	r3, [pc, #24]	; (8003c70 <HAL_IncTick+0x20>)
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	461a      	mov	r2, r3
 8003c5a:	4b06      	ldr	r3, [pc, #24]	; (8003c74 <HAL_IncTick+0x24>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4413      	add	r3, r2
 8003c60:	4a04      	ldr	r2, [pc, #16]	; (8003c74 <HAL_IncTick+0x24>)
 8003c62:	6013      	str	r3, [r2, #0]
}
 8003c64:	bf00      	nop
 8003c66:	46bd      	mov	sp, r7
 8003c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	20000010 	.word	0x20000010
 8003c74:	20010e58 	.word	0x20010e58

08003c78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003c7c:	4b03      	ldr	r3, [pc, #12]	; (8003c8c <HAL_GetTick+0x14>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	46bd      	mov	sp, r7
 8003c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c88:	4770      	bx	lr
 8003c8a:	bf00      	nop
 8003c8c:	20010e58 	.word	0x20010e58

08003c90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c98:	f7ff ffee 	bl	8003c78 <HAL_GetTick>
 8003c9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ca8:	d005      	beq.n	8003cb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003caa:	4b0a      	ldr	r3, [pc, #40]	; (8003cd4 <HAL_Delay+0x44>)
 8003cac:	781b      	ldrb	r3, [r3, #0]
 8003cae:	461a      	mov	r2, r3
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	4413      	add	r3, r2
 8003cb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cb6:	bf00      	nop
 8003cb8:	f7ff ffde 	bl	8003c78 <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	68fa      	ldr	r2, [r7, #12]
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d8f7      	bhi.n	8003cb8 <HAL_Delay+0x28>
  {
  }
}
 8003cc8:	bf00      	nop
 8003cca:	bf00      	nop
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	20000010 	.word	0x20000010

08003cd8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d101      	bne.n	8003cee <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e033      	b.n	8003d56 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d109      	bne.n	8003d0a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	f7ff fa5a 	bl	80031b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2200      	movs	r2, #0
 8003d00:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2200      	movs	r2, #0
 8003d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d0e:	f003 0310 	and.w	r3, r3, #16
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d118      	bne.n	8003d48 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d1a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003d1e:	f023 0302 	bic.w	r3, r3, #2
 8003d22:	f043 0202 	orr.w	r2, r3, #2
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003d2a:	6878      	ldr	r0, [r7, #4]
 8003d2c:	f000 fa68 	bl	8004200 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d3a:	f023 0303 	bic.w	r3, r3, #3
 8003d3e:	f043 0201 	orr.w	r2, r3, #1
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	641a      	str	r2, [r3, #64]	; 0x40
 8003d46:	e001      	b.n	8003d4c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003d54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
	...

08003d60 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b086      	sub	sp, #24
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	60f8      	str	r0, [r7, #12]
 8003d68:	60b9      	str	r1, [r7, #8]
 8003d6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d76:	2b01      	cmp	r3, #1
 8003d78:	d101      	bne.n	8003d7e <HAL_ADC_Start_DMA+0x1e>
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	e0e9      	b.n	8003f52 <HAL_ADC_Start_DMA+0x1f2>
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2201      	movs	r2, #1
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f003 0301 	and.w	r3, r3, #1
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d018      	beq.n	8003dc6 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689a      	ldr	r2, [r3, #8]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0201 	orr.w	r2, r2, #1
 8003da2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003da4:	4b6d      	ldr	r3, [pc, #436]	; (8003f5c <HAL_ADC_Start_DMA+0x1fc>)
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a6d      	ldr	r2, [pc, #436]	; (8003f60 <HAL_ADC_Start_DMA+0x200>)
 8003daa:	fba2 2303 	umull	r2, r3, r2, r3
 8003dae:	0c9a      	lsrs	r2, r3, #18
 8003db0:	4613      	mov	r3, r2
 8003db2:	005b      	lsls	r3, r3, #1
 8003db4:	4413      	add	r3, r2
 8003db6:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003db8:	e002      	b.n	8003dc0 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	3b01      	subs	r3, #1
 8003dbe:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d1f9      	bne.n	8003dba <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dd0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dd4:	d107      	bne.n	8003de6 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689a      	ldr	r2, [r3, #8]
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003de4:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 0301 	and.w	r3, r3, #1
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	f040 80a1 	bne.w	8003f38 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dfa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003dfe:	f023 0301 	bic.w	r3, r3, #1
 8003e02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d007      	beq.n	8003e28 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e20:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e34:	d106      	bne.n	8003e44 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e3a:	f023 0206 	bic.w	r2, r3, #6
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	645a      	str	r2, [r3, #68]	; 0x44
 8003e42:	e002      	b.n	8003e4a <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2200      	movs	r2, #0
 8003e48:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003e52:	4b44      	ldr	r3, [pc, #272]	; (8003f64 <HAL_ADC_Start_DMA+0x204>)
 8003e54:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e5a:	4a43      	ldr	r2, [pc, #268]	; (8003f68 <HAL_ADC_Start_DMA+0x208>)
 8003e5c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e62:	4a42      	ldr	r2, [pc, #264]	; (8003f6c <HAL_ADC_Start_DMA+0x20c>)
 8003e64:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e6a:	4a41      	ldr	r2, [pc, #260]	; (8003f70 <HAL_ADC_Start_DMA+0x210>)
 8003e6c:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003e76:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003e86:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	689a      	ldr	r2, [r3, #8]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e96:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	334c      	adds	r3, #76	; 0x4c
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	68ba      	ldr	r2, [r7, #8]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	f000 fcb8 	bl	800481c <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	f003 031f 	and.w	r3, r3, #31
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d12a      	bne.n	8003f0e <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a2d      	ldr	r2, [pc, #180]	; (8003f74 <HAL_ADC_Start_DMA+0x214>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d015      	beq.n	8003eee <HAL_ADC_Start_DMA+0x18e>
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a2c      	ldr	r2, [pc, #176]	; (8003f78 <HAL_ADC_Start_DMA+0x218>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d105      	bne.n	8003ed8 <HAL_ADC_Start_DMA+0x178>
 8003ecc:	4b25      	ldr	r3, [pc, #148]	; (8003f64 <HAL_ADC_Start_DMA+0x204>)
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	f003 031f 	and.w	r3, r3, #31
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d00a      	beq.n	8003eee <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a27      	ldr	r2, [pc, #156]	; (8003f7c <HAL_ADC_Start_DMA+0x21c>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d136      	bne.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
 8003ee2:	4b20      	ldr	r3, [pc, #128]	; (8003f64 <HAL_ADC_Start_DMA+0x204>)
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	f003 0310 	and.w	r3, r3, #16
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d130      	bne.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	689b      	ldr	r3, [r3, #8]
 8003ef4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d129      	bne.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	689a      	ldr	r2, [r3, #8]
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f0a:	609a      	str	r2, [r3, #8]
 8003f0c:	e020      	b.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	4a18      	ldr	r2, [pc, #96]	; (8003f74 <HAL_ADC_Start_DMA+0x214>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d11b      	bne.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d114      	bne.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003f34:	609a      	str	r2, [r3, #8]
 8003f36:	e00b      	b.n	8003f50 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f3c:	f043 0210 	orr.w	r2, r3, #16
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f48:	f043 0201 	orr.w	r2, r3, #1
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3718      	adds	r7, #24
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	20000008 	.word	0x20000008
 8003f60:	431bde83 	.word	0x431bde83
 8003f64:	40012300 	.word	0x40012300
 8003f68:	080043f9 	.word	0x080043f9
 8003f6c:	080044b3 	.word	0x080044b3
 8003f70:	080044cf 	.word	0x080044cf
 8003f74:	40012000 	.word	0x40012000
 8003f78:	40012100 	.word	0x40012100
 8003f7c:	40012200 	.word	0x40012200

08003f80 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8003f88:	bf00      	nop
 8003f8a:	370c      	adds	r7, #12
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f94:	b480      	push	{r7}
 8003f96:	b083      	sub	sp, #12
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8003f9c:	bf00      	nop
 8003f9e:	370c      	adds	r7, #12
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa6:	4770      	bx	lr

08003fa8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003fa8:	b480      	push	{r7}
 8003faa:	b083      	sub	sp, #12
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8003fb0:	bf00      	nop
 8003fb2:	370c      	adds	r7, #12
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fba:	4770      	bx	lr

08003fbc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fd0:	2b01      	cmp	r3, #1
 8003fd2:	d101      	bne.n	8003fd8 <HAL_ADC_ConfigChannel+0x1c>
 8003fd4:	2302      	movs	r3, #2
 8003fd6:	e105      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x228>
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2201      	movs	r2, #1
 8003fdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2b09      	cmp	r3, #9
 8003fe6:	d925      	bls.n	8004034 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	68d9      	ldr	r1, [r3, #12]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	b29b      	uxth	r3, r3
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	4413      	add	r3, r2
 8003ffc:	3b1e      	subs	r3, #30
 8003ffe:	2207      	movs	r2, #7
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	43da      	mvns	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	400a      	ands	r2, r1
 800400c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68d9      	ldr	r1, [r3, #12]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	689a      	ldr	r2, [r3, #8]
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	b29b      	uxth	r3, r3
 800401e:	4618      	mov	r0, r3
 8004020:	4603      	mov	r3, r0
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	4403      	add	r3, r0
 8004026:	3b1e      	subs	r3, #30
 8004028:	409a      	lsls	r2, r3
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	430a      	orrs	r2, r1
 8004030:	60da      	str	r2, [r3, #12]
 8004032:	e022      	b.n	800407a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6919      	ldr	r1, [r3, #16]
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	b29b      	uxth	r3, r3
 8004040:	461a      	mov	r2, r3
 8004042:	4613      	mov	r3, r2
 8004044:	005b      	lsls	r3, r3, #1
 8004046:	4413      	add	r3, r2
 8004048:	2207      	movs	r2, #7
 800404a:	fa02 f303 	lsl.w	r3, r2, r3
 800404e:	43da      	mvns	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	400a      	ands	r2, r1
 8004056:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	6919      	ldr	r1, [r3, #16]
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	b29b      	uxth	r3, r3
 8004068:	4618      	mov	r0, r3
 800406a:	4603      	mov	r3, r0
 800406c:	005b      	lsls	r3, r3, #1
 800406e:	4403      	add	r3, r0
 8004070:	409a      	lsls	r2, r3
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	430a      	orrs	r2, r1
 8004078:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b06      	cmp	r3, #6
 8004080:	d824      	bhi.n	80040cc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	4613      	mov	r3, r2
 800408e:	009b      	lsls	r3, r3, #2
 8004090:	4413      	add	r3, r2
 8004092:	3b05      	subs	r3, #5
 8004094:	221f      	movs	r2, #31
 8004096:	fa02 f303 	lsl.w	r3, r2, r3
 800409a:	43da      	mvns	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	400a      	ands	r2, r1
 80040a2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	b29b      	uxth	r3, r3
 80040b0:	4618      	mov	r0, r3
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	685a      	ldr	r2, [r3, #4]
 80040b6:	4613      	mov	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	3b05      	subs	r3, #5
 80040be:	fa00 f203 	lsl.w	r2, r0, r3
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	635a      	str	r2, [r3, #52]	; 0x34
 80040ca:	e04c      	b.n	8004166 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	2b0c      	cmp	r3, #12
 80040d2:	d824      	bhi.n	800411e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040da:	683b      	ldr	r3, [r7, #0]
 80040dc:	685a      	ldr	r2, [r3, #4]
 80040de:	4613      	mov	r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	3b23      	subs	r3, #35	; 0x23
 80040e6:	221f      	movs	r2, #31
 80040e8:	fa02 f303 	lsl.w	r3, r2, r3
 80040ec:	43da      	mvns	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	400a      	ands	r2, r1
 80040f4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	b29b      	uxth	r3, r3
 8004102:	4618      	mov	r0, r3
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685a      	ldr	r2, [r3, #4]
 8004108:	4613      	mov	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	4413      	add	r3, r2
 800410e:	3b23      	subs	r3, #35	; 0x23
 8004110:	fa00 f203 	lsl.w	r2, r0, r3
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	430a      	orrs	r2, r1
 800411a:	631a      	str	r2, [r3, #48]	; 0x30
 800411c:	e023      	b.n	8004166 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	685a      	ldr	r2, [r3, #4]
 8004128:	4613      	mov	r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	4413      	add	r3, r2
 800412e:	3b41      	subs	r3, #65	; 0x41
 8004130:	221f      	movs	r2, #31
 8004132:	fa02 f303 	lsl.w	r3, r2, r3
 8004136:	43da      	mvns	r2, r3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	400a      	ands	r2, r1
 800413e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	b29b      	uxth	r3, r3
 800414c:	4618      	mov	r0, r3
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	685a      	ldr	r2, [r3, #4]
 8004152:	4613      	mov	r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	4413      	add	r3, r2
 8004158:	3b41      	subs	r3, #65	; 0x41
 800415a:	fa00 f203 	lsl.w	r2, r0, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004166:	4b22      	ldr	r3, [pc, #136]	; (80041f0 <HAL_ADC_ConfigChannel+0x234>)
 8004168:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a21      	ldr	r2, [pc, #132]	; (80041f4 <HAL_ADC_ConfigChannel+0x238>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d109      	bne.n	8004188 <HAL_ADC_ConfigChannel+0x1cc>
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2b12      	cmp	r3, #18
 800417a:	d105      	bne.n	8004188 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	4a19      	ldr	r2, [pc, #100]	; (80041f4 <HAL_ADC_ConfigChannel+0x238>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d123      	bne.n	80041da <HAL_ADC_ConfigChannel+0x21e>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2b10      	cmp	r3, #16
 8004198:	d003      	beq.n	80041a2 <HAL_ADC_ConfigChannel+0x1e6>
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	2b11      	cmp	r3, #17
 80041a0:	d11b      	bne.n	80041da <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2b10      	cmp	r3, #16
 80041b4:	d111      	bne.n	80041da <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80041b6:	4b10      	ldr	r3, [pc, #64]	; (80041f8 <HAL_ADC_ConfigChannel+0x23c>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a10      	ldr	r2, [pc, #64]	; (80041fc <HAL_ADC_ConfigChannel+0x240>)
 80041bc:	fba2 2303 	umull	r2, r3, r2, r3
 80041c0:	0c9a      	lsrs	r2, r3, #18
 80041c2:	4613      	mov	r3, r2
 80041c4:	009b      	lsls	r3, r3, #2
 80041c6:	4413      	add	r3, r2
 80041c8:	005b      	lsls	r3, r3, #1
 80041ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041cc:	e002      	b.n	80041d4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	3b01      	subs	r3, #1
 80041d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1f9      	bne.n	80041ce <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80041e2:	2300      	movs	r3, #0
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3714      	adds	r7, #20
 80041e8:	46bd      	mov	sp, r7
 80041ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ee:	4770      	bx	lr
 80041f0:	40012300 	.word	0x40012300
 80041f4:	40012000 	.word	0x40012000
 80041f8:	20000008 	.word	0x20000008
 80041fc:	431bde83 	.word	0x431bde83

08004200 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004200:	b480      	push	{r7}
 8004202:	b085      	sub	sp, #20
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004208:	4b79      	ldr	r3, [pc, #484]	; (80043f0 <ADC_Init+0x1f0>)
 800420a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	685a      	ldr	r2, [r3, #4]
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	431a      	orrs	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004234:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6859      	ldr	r1, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	691b      	ldr	r3, [r3, #16]
 8004240:	021a      	lsls	r2, r3, #8
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8004258:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6859      	ldr	r1, [r3, #4]
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	689a      	ldr	r2, [r3, #8]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	430a      	orrs	r2, r1
 800426a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800427a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	6899      	ldr	r1, [r3, #8]
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	68da      	ldr	r2, [r3, #12]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	430a      	orrs	r2, r1
 800428c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004292:	4a58      	ldr	r2, [pc, #352]	; (80043f4 <ADC_Init+0x1f4>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d022      	beq.n	80042de <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	689a      	ldr	r2, [r3, #8]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042a6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6899      	ldr	r1, [r3, #8]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	689a      	ldr	r2, [r3, #8]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042c8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6899      	ldr	r1, [r3, #8]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	430a      	orrs	r2, r1
 80042da:	609a      	str	r2, [r3, #8]
 80042dc:	e00f      	b.n	80042fe <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689a      	ldr	r2, [r3, #8]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80042ec:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	689a      	ldr	r2, [r3, #8]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80042fc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	689a      	ldr	r2, [r3, #8]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0202 	bic.w	r2, r2, #2
 800430c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	6899      	ldr	r1, [r3, #8]
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	7e1b      	ldrb	r3, [r3, #24]
 8004318:	005a      	lsls	r2, r3, #1
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d01b      	beq.n	8004364 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	685a      	ldr	r2, [r3, #4]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800433a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800434a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6859      	ldr	r1, [r3, #4]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004356:	3b01      	subs	r3, #1
 8004358:	035a      	lsls	r2, r3, #13
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	605a      	str	r2, [r3, #4]
 8004362:	e007      	b.n	8004374 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	685a      	ldr	r2, [r3, #4]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004372:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004382:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	69db      	ldr	r3, [r3, #28]
 800438e:	3b01      	subs	r3, #1
 8004390:	051a      	lsls	r2, r3, #20
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689a      	ldr	r2, [r3, #8]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80043a8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	6899      	ldr	r1, [r3, #8]
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80043b6:	025a      	lsls	r2, r3, #9
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	430a      	orrs	r2, r1
 80043be:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	689a      	ldr	r2, [r3, #8]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80043ce:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	6899      	ldr	r1, [r3, #8]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	029a      	lsls	r2, r3, #10
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	430a      	orrs	r2, r1
 80043e2:	609a      	str	r2, [r3, #8]
}
 80043e4:	bf00      	nop
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	40012300 	.word	0x40012300
 80043f4:	0f000001 	.word	0x0f000001

080043f8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b084      	sub	sp, #16
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004404:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800440e:	2b00      	cmp	r3, #0
 8004410:	d13c      	bne.n	800448c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004428:	2b00      	cmp	r3, #0
 800442a:	d12b      	bne.n	8004484 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004430:	2b00      	cmp	r3, #0
 8004432:	d127      	bne.n	8004484 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800443a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800443e:	2b00      	cmp	r3, #0
 8004440:	d006      	beq.n	8004450 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800444c:	2b00      	cmp	r3, #0
 800444e:	d119      	bne.n	8004484 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685a      	ldr	r2, [r3, #4]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f022 0220 	bic.w	r2, r2, #32
 800445e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004464:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004470:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004474:	2b00      	cmp	r3, #0
 8004476:	d105      	bne.n	8004484 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447c:	f043 0201 	orr.w	r2, r3, #1
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f7ff fd7b 	bl	8003f80 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800448a:	e00e      	b.n	80044aa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	2b00      	cmp	r3, #0
 8004496:	d003      	beq.n	80044a0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f7ff fd85 	bl	8003fa8 <HAL_ADC_ErrorCallback>
}
 800449e:	e004      	b.n	80044aa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	4798      	blx	r3
}
 80044aa:	bf00      	nop
 80044ac:	3710      	adds	r7, #16
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b084      	sub	sp, #16
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044be:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f7ff fd67 	bl	8003f94 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044c6:	bf00      	nop
 80044c8:	3710      	adds	r7, #16
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}

080044ce <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80044ce:	b580      	push	{r7, lr}
 80044d0:	b084      	sub	sp, #16
 80044d2:	af00      	add	r7, sp, #0
 80044d4:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044da:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2240      	movs	r2, #64	; 0x40
 80044e0:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044e6:	f043 0204 	orr.w	r2, r3, #4
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80044ee:	68f8      	ldr	r0, [r7, #12]
 80044f0:	f7ff fd5a 	bl	8003fa8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044f4:	bf00      	nop
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f003 0307 	and.w	r3, r3, #7
 800450a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800450c:	4b0c      	ldr	r3, [pc, #48]	; (8004540 <__NVIC_SetPriorityGrouping+0x44>)
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004518:	4013      	ands	r3, r2
 800451a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004520:	68bb      	ldr	r3, [r7, #8]
 8004522:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004524:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004528:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800452c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800452e:	4a04      	ldr	r2, [pc, #16]	; (8004540 <__NVIC_SetPriorityGrouping+0x44>)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	60d3      	str	r3, [r2, #12]
}
 8004534:	bf00      	nop
 8004536:	3714      	adds	r7, #20
 8004538:	46bd      	mov	sp, r7
 800453a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453e:	4770      	bx	lr
 8004540:	e000ed00 	.word	0xe000ed00

08004544 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004544:	b480      	push	{r7}
 8004546:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004548:	4b04      	ldr	r3, [pc, #16]	; (800455c <__NVIC_GetPriorityGrouping+0x18>)
 800454a:	68db      	ldr	r3, [r3, #12]
 800454c:	0a1b      	lsrs	r3, r3, #8
 800454e:	f003 0307 	and.w	r3, r3, #7
}
 8004552:	4618      	mov	r0, r3
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	e000ed00 	.word	0xe000ed00

08004560 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	4603      	mov	r3, r0
 8004568:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800456a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800456e:	2b00      	cmp	r3, #0
 8004570:	db0b      	blt.n	800458a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004572:	79fb      	ldrb	r3, [r7, #7]
 8004574:	f003 021f 	and.w	r2, r3, #31
 8004578:	4907      	ldr	r1, [pc, #28]	; (8004598 <__NVIC_EnableIRQ+0x38>)
 800457a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800457e:	095b      	lsrs	r3, r3, #5
 8004580:	2001      	movs	r0, #1
 8004582:	fa00 f202 	lsl.w	r2, r0, r2
 8004586:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800458a:	bf00      	nop
 800458c:	370c      	adds	r7, #12
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	e000e100 	.word	0xe000e100

0800459c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800459c:	b480      	push	{r7}
 800459e:	b083      	sub	sp, #12
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	4603      	mov	r3, r0
 80045a4:	6039      	str	r1, [r7, #0]
 80045a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	db0a      	blt.n	80045c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	b2da      	uxtb	r2, r3
 80045b4:	490c      	ldr	r1, [pc, #48]	; (80045e8 <__NVIC_SetPriority+0x4c>)
 80045b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ba:	0112      	lsls	r2, r2, #4
 80045bc:	b2d2      	uxtb	r2, r2
 80045be:	440b      	add	r3, r1
 80045c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80045c4:	e00a      	b.n	80045dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	b2da      	uxtb	r2, r3
 80045ca:	4908      	ldr	r1, [pc, #32]	; (80045ec <__NVIC_SetPriority+0x50>)
 80045cc:	79fb      	ldrb	r3, [r7, #7]
 80045ce:	f003 030f 	and.w	r3, r3, #15
 80045d2:	3b04      	subs	r3, #4
 80045d4:	0112      	lsls	r2, r2, #4
 80045d6:	b2d2      	uxtb	r2, r2
 80045d8:	440b      	add	r3, r1
 80045da:	761a      	strb	r2, [r3, #24]
}
 80045dc:	bf00      	nop
 80045de:	370c      	adds	r7, #12
 80045e0:	46bd      	mov	sp, r7
 80045e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e6:	4770      	bx	lr
 80045e8:	e000e100 	.word	0xe000e100
 80045ec:	e000ed00 	.word	0xe000ed00

080045f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80045f0:	b480      	push	{r7}
 80045f2:	b089      	sub	sp, #36	; 0x24
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	60f8      	str	r0, [r7, #12]
 80045f8:	60b9      	str	r1, [r7, #8]
 80045fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f003 0307 	and.w	r3, r3, #7
 8004602:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004604:	69fb      	ldr	r3, [r7, #28]
 8004606:	f1c3 0307 	rsb	r3, r3, #7
 800460a:	2b04      	cmp	r3, #4
 800460c:	bf28      	it	cs
 800460e:	2304      	movcs	r3, #4
 8004610:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004612:	69fb      	ldr	r3, [r7, #28]
 8004614:	3304      	adds	r3, #4
 8004616:	2b06      	cmp	r3, #6
 8004618:	d902      	bls.n	8004620 <NVIC_EncodePriority+0x30>
 800461a:	69fb      	ldr	r3, [r7, #28]
 800461c:	3b03      	subs	r3, #3
 800461e:	e000      	b.n	8004622 <NVIC_EncodePriority+0x32>
 8004620:	2300      	movs	r3, #0
 8004622:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004624:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004628:	69bb      	ldr	r3, [r7, #24]
 800462a:	fa02 f303 	lsl.w	r3, r2, r3
 800462e:	43da      	mvns	r2, r3
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	401a      	ands	r2, r3
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004638:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	fa01 f303 	lsl.w	r3, r1, r3
 8004642:	43d9      	mvns	r1, r3
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004648:	4313      	orrs	r3, r2
         );
}
 800464a:	4618      	mov	r0, r3
 800464c:	3724      	adds	r7, #36	; 0x24
 800464e:	46bd      	mov	sp, r7
 8004650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004654:	4770      	bx	lr

08004656 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b082      	sub	sp, #8
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7ff ff4c 	bl	80044fc <__NVIC_SetPriorityGrouping>
}
 8004664:	bf00      	nop
 8004666:	3708      	adds	r7, #8
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	4603      	mov	r3, r0
 8004674:	60b9      	str	r1, [r7, #8]
 8004676:	607a      	str	r2, [r7, #4]
 8004678:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800467a:	2300      	movs	r3, #0
 800467c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800467e:	f7ff ff61 	bl	8004544 <__NVIC_GetPriorityGrouping>
 8004682:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004684:	687a      	ldr	r2, [r7, #4]
 8004686:	68b9      	ldr	r1, [r7, #8]
 8004688:	6978      	ldr	r0, [r7, #20]
 800468a:	f7ff ffb1 	bl	80045f0 <NVIC_EncodePriority>
 800468e:	4602      	mov	r2, r0
 8004690:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004694:	4611      	mov	r1, r2
 8004696:	4618      	mov	r0, r3
 8004698:	f7ff ff80 	bl	800459c <__NVIC_SetPriority>
}
 800469c:	bf00      	nop
 800469e:	3718      	adds	r7, #24
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b082      	sub	sp, #8
 80046a8:	af00      	add	r7, sp, #0
 80046aa:	4603      	mov	r3, r0
 80046ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80046ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b2:	4618      	mov	r0, r3
 80046b4:	f7ff ff54 	bl	8004560 <__NVIC_EnableIRQ>
}
 80046b8:	bf00      	nop
 80046ba:	3708      	adds	r7, #8
 80046bc:	46bd      	mov	sp, r7
 80046be:	bd80      	pop	{r7, pc}

080046c0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b086      	sub	sp, #24
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80046c8:	2300      	movs	r3, #0
 80046ca:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80046cc:	f7ff fad4 	bl	8003c78 <HAL_GetTick>
 80046d0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e099      	b.n	8004810 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2202      	movs	r2, #2
 80046e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2200      	movs	r2, #0
 80046e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	681a      	ldr	r2, [r3, #0]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 0201 	bic.w	r2, r2, #1
 80046fa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046fc:	e00f      	b.n	800471e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046fe:	f7ff fabb 	bl	8003c78 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	2b05      	cmp	r3, #5
 800470a:	d908      	bls.n	800471e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2220      	movs	r2, #32
 8004710:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2203      	movs	r2, #3
 8004716:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e078      	b.n	8004810 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1e8      	bne.n	80046fe <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	4b38      	ldr	r3, [pc, #224]	; (8004818 <HAL_DMA_Init+0x158>)
 8004738:	4013      	ands	r3, r2
 800473a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685a      	ldr	r2, [r3, #4]
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800474a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	691b      	ldr	r3, [r3, #16]
 8004750:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004756:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004762:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a1b      	ldr	r3, [r3, #32]
 8004768:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800476a:	697a      	ldr	r2, [r7, #20]
 800476c:	4313      	orrs	r3, r2
 800476e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004774:	2b04      	cmp	r3, #4
 8004776:	d107      	bne.n	8004788 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004780:	4313      	orrs	r3, r2
 8004782:	697a      	ldr	r2, [r7, #20]
 8004784:	4313      	orrs	r3, r2
 8004786:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	697a      	ldr	r2, [r7, #20]
 800478e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	f023 0307 	bic.w	r3, r3, #7
 800479e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047a4:	697a      	ldr	r2, [r7, #20]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ae:	2b04      	cmp	r3, #4
 80047b0:	d117      	bne.n	80047e2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047b6:	697a      	ldr	r2, [r7, #20]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d00e      	beq.n	80047e2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 fb01 	bl	8004dcc <DMA_CheckFifoParam>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2240      	movs	r2, #64	; 0x40
 80047d4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2201      	movs	r2, #1
 80047da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80047de:	2301      	movs	r3, #1
 80047e0:	e016      	b.n	8004810 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	697a      	ldr	r2, [r7, #20]
 80047e8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 fab8 	bl	8004d60 <DMA_CalcBaseAndBitshift>
 80047f0:	4603      	mov	r3, r0
 80047f2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047f8:	223f      	movs	r2, #63	; 0x3f
 80047fa:	409a      	lsls	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2200      	movs	r2, #0
 8004804:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2201      	movs	r2, #1
 800480a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3718      	adds	r7, #24
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	f010803f 	.word	0xf010803f

0800481c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b086      	sub	sp, #24
 8004820:	af00      	add	r7, sp, #0
 8004822:	60f8      	str	r0, [r7, #12]
 8004824:	60b9      	str	r1, [r7, #8]
 8004826:	607a      	str	r2, [r7, #4]
 8004828:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800482a:	2300      	movs	r3, #0
 800482c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004832:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800483a:	2b01      	cmp	r3, #1
 800483c:	d101      	bne.n	8004842 <HAL_DMA_Start_IT+0x26>
 800483e:	2302      	movs	r3, #2
 8004840:	e040      	b.n	80048c4 <HAL_DMA_Start_IT+0xa8>
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2201      	movs	r2, #1
 8004846:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004850:	b2db      	uxtb	r3, r3
 8004852:	2b01      	cmp	r3, #1
 8004854:	d12f      	bne.n	80048b6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2202      	movs	r2, #2
 800485a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2200      	movs	r2, #0
 8004862:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004864:	683b      	ldr	r3, [r7, #0]
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	68b9      	ldr	r1, [r7, #8]
 800486a:	68f8      	ldr	r0, [r7, #12]
 800486c:	f000 fa4a 	bl	8004d04 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004874:	223f      	movs	r2, #63	; 0x3f
 8004876:	409a      	lsls	r2, r3
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f042 0216 	orr.w	r2, r2, #22
 800488a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004890:	2b00      	cmp	r3, #0
 8004892:	d007      	beq.n	80048a4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f042 0208 	orr.w	r2, r2, #8
 80048a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	f042 0201 	orr.w	r2, r2, #1
 80048b2:	601a      	str	r2, [r3, #0]
 80048b4:	e005      	b.n	80048c2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2200      	movs	r2, #0
 80048ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80048be:	2302      	movs	r3, #2
 80048c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80048c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3718      	adds	r7, #24
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048d8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80048da:	f7ff f9cd 	bl	8003c78 <HAL_GetTick>
 80048de:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	2b02      	cmp	r3, #2
 80048ea:	d008      	beq.n	80048fe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2280      	movs	r2, #128	; 0x80
 80048f0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e052      	b.n	80049a4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f022 0216 	bic.w	r2, r2, #22
 800490c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	695a      	ldr	r2, [r3, #20]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800491c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004922:	2b00      	cmp	r3, #0
 8004924:	d103      	bne.n	800492e <HAL_DMA_Abort+0x62>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800492a:	2b00      	cmp	r3, #0
 800492c:	d007      	beq.n	800493e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 0208 	bic.w	r2, r2, #8
 800493c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681a      	ldr	r2, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	f022 0201 	bic.w	r2, r2, #1
 800494c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800494e:	e013      	b.n	8004978 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004950:	f7ff f992 	bl	8003c78 <HAL_GetTick>
 8004954:	4602      	mov	r2, r0
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	1ad3      	subs	r3, r2, r3
 800495a:	2b05      	cmp	r3, #5
 800495c:	d90c      	bls.n	8004978 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2203      	movs	r2, #3
 8004968:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004974:	2303      	movs	r3, #3
 8004976:	e015      	b.n	80049a4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 0301 	and.w	r3, r3, #1
 8004982:	2b00      	cmp	r3, #0
 8004984:	d1e4      	bne.n	8004950 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800498a:	223f      	movs	r2, #63	; 0x3f
 800498c:	409a      	lsls	r2, r3
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80049a2:	2300      	movs	r3, #0
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3710      	adds	r7, #16
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b083      	sub	sp, #12
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b02      	cmp	r3, #2
 80049be:	d004      	beq.n	80049ca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2280      	movs	r2, #128	; 0x80
 80049c4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e00c      	b.n	80049e4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2205      	movs	r2, #5
 80049ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f022 0201 	bic.w	r2, r2, #1
 80049e0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	370c      	adds	r7, #12
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b086      	sub	sp, #24
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80049f8:	2300      	movs	r3, #0
 80049fa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80049fc:	4b92      	ldr	r3, [pc, #584]	; (8004c48 <HAL_DMA_IRQHandler+0x258>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	4a92      	ldr	r2, [pc, #584]	; (8004c4c <HAL_DMA_IRQHandler+0x25c>)
 8004a02:	fba2 2303 	umull	r2, r3, r2, r3
 8004a06:	0a9b      	lsrs	r3, r3, #10
 8004a08:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004a10:	693b      	ldr	r3, [r7, #16]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a1a:	2208      	movs	r2, #8
 8004a1c:	409a      	lsls	r2, r3
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	4013      	ands	r3, r2
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d01a      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f003 0304 	and.w	r3, r3, #4
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d013      	beq.n	8004a5c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0204 	bic.w	r2, r2, #4
 8004a42:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a48:	2208      	movs	r2, #8
 8004a4a:	409a      	lsls	r2, r3
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a54:	f043 0201 	orr.w	r2, r3, #1
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a60:	2201      	movs	r2, #1
 8004a62:	409a      	lsls	r2, r3
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4013      	ands	r3, r2
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d012      	beq.n	8004a92 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d00b      	beq.n	8004a92 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a7e:	2201      	movs	r2, #1
 8004a80:	409a      	lsls	r2, r3
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a8a:	f043 0202 	orr.w	r2, r3, #2
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a96:	2204      	movs	r2, #4
 8004a98:	409a      	lsls	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d012      	beq.n	8004ac8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d00b      	beq.n	8004ac8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	409a      	lsls	r2, r3
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ac0:	f043 0204 	orr.w	r2, r3, #4
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004acc:	2210      	movs	r2, #16
 8004ace:	409a      	lsls	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d043      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 0308 	and.w	r3, r3, #8
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d03c      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aea:	2210      	movs	r2, #16
 8004aec:	409a      	lsls	r2, r3
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d018      	beq.n	8004b32 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d108      	bne.n	8004b20 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d024      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	4798      	blx	r3
 8004b1e:	e01f      	b.n	8004b60 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d01b      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	4798      	blx	r3
 8004b30:	e016      	b.n	8004b60 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d107      	bne.n	8004b50 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f022 0208 	bic.w	r2, r2, #8
 8004b4e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d003      	beq.n	8004b60 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b64:	2220      	movs	r2, #32
 8004b66:	409a      	lsls	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f000 808e 	beq.w	8004c8e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0310 	and.w	r3, r3, #16
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 8086 	beq.w	8004c8e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b86:	2220      	movs	r2, #32
 8004b88:	409a      	lsls	r2, r3
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	2b05      	cmp	r3, #5
 8004b98:	d136      	bne.n	8004c08 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f022 0216 	bic.w	r2, r2, #22
 8004ba8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	695a      	ldr	r2, [r3, #20]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004bb8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d103      	bne.n	8004bca <HAL_DMA_IRQHandler+0x1da>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d007      	beq.n	8004bda <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	681a      	ldr	r2, [r3, #0]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f022 0208 	bic.w	r2, r2, #8
 8004bd8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bde:	223f      	movs	r2, #63	; 0x3f
 8004be0:	409a      	lsls	r2, r3
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d07d      	beq.n	8004cfa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	4798      	blx	r3
        }
        return;
 8004c06:	e078      	b.n	8004cfa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d01c      	beq.n	8004c50 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d108      	bne.n	8004c36 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d030      	beq.n	8004c8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c30:	6878      	ldr	r0, [r7, #4]
 8004c32:	4798      	blx	r3
 8004c34:	e02b      	b.n	8004c8e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d027      	beq.n	8004c8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c42:	6878      	ldr	r0, [r7, #4]
 8004c44:	4798      	blx	r3
 8004c46:	e022      	b.n	8004c8e <HAL_DMA_IRQHandler+0x29e>
 8004c48:	20000008 	.word	0x20000008
 8004c4c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10f      	bne.n	8004c7e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f022 0210 	bic.w	r2, r2, #16
 8004c6c:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d003      	beq.n	8004c8e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d032      	beq.n	8004cfc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d022      	beq.n	8004ce8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2205      	movs	r2, #5
 8004ca6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f022 0201 	bic.w	r2, r2, #1
 8004cb8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	3301      	adds	r3, #1
 8004cbe:	60bb      	str	r3, [r7, #8]
 8004cc0:	697a      	ldr	r2, [r7, #20]
 8004cc2:	429a      	cmp	r2, r3
 8004cc4:	d307      	bcc.n	8004cd6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1f2      	bne.n	8004cba <HAL_DMA_IRQHandler+0x2ca>
 8004cd4:	e000      	b.n	8004cd8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004cd6:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2201      	movs	r2, #1
 8004cdc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d005      	beq.n	8004cfc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	4798      	blx	r3
 8004cf8:	e000      	b.n	8004cfc <HAL_DMA_IRQHandler+0x30c>
        return;
 8004cfa:	bf00      	nop
    }
  }
}
 8004cfc:	3718      	adds	r7, #24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop

08004d04 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b085      	sub	sp, #20
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	60f8      	str	r0, [r7, #12]
 8004d0c:	60b9      	str	r1, [r7, #8]
 8004d0e:	607a      	str	r2, [r7, #4]
 8004d10:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004d20:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	683a      	ldr	r2, [r7, #0]
 8004d28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	2b40      	cmp	r3, #64	; 0x40
 8004d30:	d108      	bne.n	8004d44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d42:	e007      	b.n	8004d54 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	687a      	ldr	r2, [r7, #4]
 8004d52:	60da      	str	r2, [r3, #12]
}
 8004d54:	bf00      	nop
 8004d56:	3714      	adds	r7, #20
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d5e:	4770      	bx	lr

08004d60 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b085      	sub	sp, #20
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	b2db      	uxtb	r3, r3
 8004d6e:	3b10      	subs	r3, #16
 8004d70:	4a14      	ldr	r2, [pc, #80]	; (8004dc4 <DMA_CalcBaseAndBitshift+0x64>)
 8004d72:	fba2 2303 	umull	r2, r3, r2, r3
 8004d76:	091b      	lsrs	r3, r3, #4
 8004d78:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d7a:	4a13      	ldr	r2, [pc, #76]	; (8004dc8 <DMA_CalcBaseAndBitshift+0x68>)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	4413      	add	r3, r2
 8004d80:	781b      	ldrb	r3, [r3, #0]
 8004d82:	461a      	mov	r2, r3
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2b03      	cmp	r3, #3
 8004d8c:	d909      	bls.n	8004da2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004d96:	f023 0303 	bic.w	r3, r3, #3
 8004d9a:	1d1a      	adds	r2, r3, #4
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	659a      	str	r2, [r3, #88]	; 0x58
 8004da0:	e007      	b.n	8004db2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004daa:	f023 0303 	bic.w	r3, r3, #3
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3714      	adds	r7, #20
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr
 8004dc2:	bf00      	nop
 8004dc4:	aaaaaaab 	.word	0xaaaaaaab
 8004dc8:	0801ec20 	.word	0x0801ec20

08004dcc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ddc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d11f      	bne.n	8004e26 <DMA_CheckFifoParam+0x5a>
 8004de6:	68bb      	ldr	r3, [r7, #8]
 8004de8:	2b03      	cmp	r3, #3
 8004dea:	d856      	bhi.n	8004e9a <DMA_CheckFifoParam+0xce>
 8004dec:	a201      	add	r2, pc, #4	; (adr r2, 8004df4 <DMA_CheckFifoParam+0x28>)
 8004dee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004df2:	bf00      	nop
 8004df4:	08004e05 	.word	0x08004e05
 8004df8:	08004e17 	.word	0x08004e17
 8004dfc:	08004e05 	.word	0x08004e05
 8004e00:	08004e9b 	.word	0x08004e9b
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e08:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d046      	beq.n	8004e9e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e14:	e043      	b.n	8004e9e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e1a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e1e:	d140      	bne.n	8004ea2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e24:	e03d      	b.n	8004ea2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	699b      	ldr	r3, [r3, #24]
 8004e2a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e2e:	d121      	bne.n	8004e74 <DMA_CheckFifoParam+0xa8>
 8004e30:	68bb      	ldr	r3, [r7, #8]
 8004e32:	2b03      	cmp	r3, #3
 8004e34:	d837      	bhi.n	8004ea6 <DMA_CheckFifoParam+0xda>
 8004e36:	a201      	add	r2, pc, #4	; (adr r2, 8004e3c <DMA_CheckFifoParam+0x70>)
 8004e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3c:	08004e4d 	.word	0x08004e4d
 8004e40:	08004e53 	.word	0x08004e53
 8004e44:	08004e4d 	.word	0x08004e4d
 8004e48:	08004e65 	.word	0x08004e65
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e4c:	2301      	movs	r3, #1
 8004e4e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e50:	e030      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e56:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d025      	beq.n	8004eaa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004e5e:	2301      	movs	r3, #1
 8004e60:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e62:	e022      	b.n	8004eaa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e68:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e6c:	d11f      	bne.n	8004eae <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e72:	e01c      	b.n	8004eae <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e74:	68bb      	ldr	r3, [r7, #8]
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d903      	bls.n	8004e82 <DMA_CheckFifoParam+0xb6>
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	2b03      	cmp	r3, #3
 8004e7e:	d003      	beq.n	8004e88 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e80:	e018      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	73fb      	strb	r3, [r7, #15]
      break;
 8004e86:	e015      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e8c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d00e      	beq.n	8004eb2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	73fb      	strb	r3, [r7, #15]
      break;
 8004e98:	e00b      	b.n	8004eb2 <DMA_CheckFifoParam+0xe6>
      break;
 8004e9a:	bf00      	nop
 8004e9c:	e00a      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004e9e:	bf00      	nop
 8004ea0:	e008      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ea2:	bf00      	nop
 8004ea4:	e006      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004ea6:	bf00      	nop
 8004ea8:	e004      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004eaa:	bf00      	nop
 8004eac:	e002      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      break;   
 8004eae:	bf00      	nop
 8004eb0:	e000      	b.n	8004eb4 <DMA_CheckFifoParam+0xe8>
      break;
 8004eb2:	bf00      	nop
    }
  } 
  
  return status; 
 8004eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	3714      	adds	r7, #20
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop

08004ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b089      	sub	sp, #36	; 0x24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004eda:	2300      	movs	r3, #0
 8004edc:	61fb      	str	r3, [r7, #28]
 8004ede:	e16b      	b.n	80051b8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	69fb      	ldr	r3, [r7, #28]
 8004ee4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ee8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	429a      	cmp	r2, r3
 8004efa:	f040 815a 	bne.w	80051b2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004efe:	683b      	ldr	r3, [r7, #0]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f003 0303 	and.w	r3, r3, #3
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d005      	beq.n	8004f16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d130      	bne.n	8004f78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	689b      	ldr	r3, [r3, #8]
 8004f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004f1c:	69fb      	ldr	r3, [r7, #28]
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	2203      	movs	r2, #3
 8004f22:	fa02 f303 	lsl.w	r3, r2, r3
 8004f26:	43db      	mvns	r3, r3
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	68da      	ldr	r2, [r3, #12]
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	005b      	lsls	r3, r3, #1
 8004f36:	fa02 f303 	lsl.w	r3, r2, r3
 8004f3a:	69ba      	ldr	r2, [r7, #24]
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	69ba      	ldr	r2, [r7, #24]
 8004f44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f4c:	2201      	movs	r2, #1
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	fa02 f303 	lsl.w	r3, r2, r3
 8004f54:	43db      	mvns	r3, r3
 8004f56:	69ba      	ldr	r2, [r7, #24]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	091b      	lsrs	r3, r3, #4
 8004f62:	f003 0201 	and.w	r2, r3, #1
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	69ba      	ldr	r2, [r7, #24]
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f003 0303 	and.w	r3, r3, #3
 8004f80:	2b03      	cmp	r3, #3
 8004f82:	d017      	beq.n	8004fb4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	68db      	ldr	r3, [r3, #12]
 8004f88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	005b      	lsls	r3, r3, #1
 8004f8e:	2203      	movs	r2, #3
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	43db      	mvns	r3, r3
 8004f96:	69ba      	ldr	r2, [r7, #24]
 8004f98:	4013      	ands	r3, r2
 8004f9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	005b      	lsls	r3, r3, #1
 8004fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fa8:	69ba      	ldr	r2, [r7, #24]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69ba      	ldr	r2, [r7, #24]
 8004fb2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f003 0303 	and.w	r3, r3, #3
 8004fbc:	2b02      	cmp	r3, #2
 8004fbe:	d123      	bne.n	8005008 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004fc0:	69fb      	ldr	r3, [r7, #28]
 8004fc2:	08da      	lsrs	r2, r3, #3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	3208      	adds	r2, #8
 8004fc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	f003 0307 	and.w	r3, r3, #7
 8004fd4:	009b      	lsls	r3, r3, #2
 8004fd6:	220f      	movs	r2, #15
 8004fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	69ba      	ldr	r2, [r7, #24]
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004fe4:	683b      	ldr	r3, [r7, #0]
 8004fe6:	691a      	ldr	r2, [r3, #16]
 8004fe8:	69fb      	ldr	r3, [r7, #28]
 8004fea:	f003 0307 	and.w	r3, r3, #7
 8004fee:	009b      	lsls	r3, r3, #2
 8004ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	08da      	lsrs	r2, r3, #3
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	3208      	adds	r2, #8
 8005002:	69b9      	ldr	r1, [r7, #24]
 8005004:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800500e:	69fb      	ldr	r3, [r7, #28]
 8005010:	005b      	lsls	r3, r3, #1
 8005012:	2203      	movs	r2, #3
 8005014:	fa02 f303 	lsl.w	r3, r2, r3
 8005018:	43db      	mvns	r3, r3
 800501a:	69ba      	ldr	r2, [r7, #24]
 800501c:	4013      	ands	r3, r2
 800501e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005020:	683b      	ldr	r3, [r7, #0]
 8005022:	685b      	ldr	r3, [r3, #4]
 8005024:	f003 0203 	and.w	r2, r3, #3
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	005b      	lsls	r3, r3, #1
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	4313      	orrs	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 80b4 	beq.w	80051b2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800504a:	2300      	movs	r3, #0
 800504c:	60fb      	str	r3, [r7, #12]
 800504e:	4b60      	ldr	r3, [pc, #384]	; (80051d0 <HAL_GPIO_Init+0x30c>)
 8005050:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005052:	4a5f      	ldr	r2, [pc, #380]	; (80051d0 <HAL_GPIO_Init+0x30c>)
 8005054:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005058:	6453      	str	r3, [r2, #68]	; 0x44
 800505a:	4b5d      	ldr	r3, [pc, #372]	; (80051d0 <HAL_GPIO_Init+0x30c>)
 800505c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005062:	60fb      	str	r3, [r7, #12]
 8005064:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005066:	4a5b      	ldr	r2, [pc, #364]	; (80051d4 <HAL_GPIO_Init+0x310>)
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	089b      	lsrs	r3, r3, #2
 800506c:	3302      	adds	r3, #2
 800506e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005072:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005074:	69fb      	ldr	r3, [r7, #28]
 8005076:	f003 0303 	and.w	r3, r3, #3
 800507a:	009b      	lsls	r3, r3, #2
 800507c:	220f      	movs	r2, #15
 800507e:	fa02 f303 	lsl.w	r3, r2, r3
 8005082:	43db      	mvns	r3, r3
 8005084:	69ba      	ldr	r2, [r7, #24]
 8005086:	4013      	ands	r3, r2
 8005088:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a52      	ldr	r2, [pc, #328]	; (80051d8 <HAL_GPIO_Init+0x314>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d02b      	beq.n	80050ea <HAL_GPIO_Init+0x226>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a51      	ldr	r2, [pc, #324]	; (80051dc <HAL_GPIO_Init+0x318>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d025      	beq.n	80050e6 <HAL_GPIO_Init+0x222>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a50      	ldr	r2, [pc, #320]	; (80051e0 <HAL_GPIO_Init+0x31c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d01f      	beq.n	80050e2 <HAL_GPIO_Init+0x21e>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a4f      	ldr	r2, [pc, #316]	; (80051e4 <HAL_GPIO_Init+0x320>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d019      	beq.n	80050de <HAL_GPIO_Init+0x21a>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a4e      	ldr	r2, [pc, #312]	; (80051e8 <HAL_GPIO_Init+0x324>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d013      	beq.n	80050da <HAL_GPIO_Init+0x216>
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	4a4d      	ldr	r2, [pc, #308]	; (80051ec <HAL_GPIO_Init+0x328>)
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d00d      	beq.n	80050d6 <HAL_GPIO_Init+0x212>
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	4a4c      	ldr	r2, [pc, #304]	; (80051f0 <HAL_GPIO_Init+0x32c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d007      	beq.n	80050d2 <HAL_GPIO_Init+0x20e>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	4a4b      	ldr	r2, [pc, #300]	; (80051f4 <HAL_GPIO_Init+0x330>)
 80050c6:	4293      	cmp	r3, r2
 80050c8:	d101      	bne.n	80050ce <HAL_GPIO_Init+0x20a>
 80050ca:	2307      	movs	r3, #7
 80050cc:	e00e      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050ce:	2308      	movs	r3, #8
 80050d0:	e00c      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050d2:	2306      	movs	r3, #6
 80050d4:	e00a      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050d6:	2305      	movs	r3, #5
 80050d8:	e008      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050da:	2304      	movs	r3, #4
 80050dc:	e006      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050de:	2303      	movs	r3, #3
 80050e0:	e004      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050e2:	2302      	movs	r3, #2
 80050e4:	e002      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050e6:	2301      	movs	r3, #1
 80050e8:	e000      	b.n	80050ec <HAL_GPIO_Init+0x228>
 80050ea:	2300      	movs	r3, #0
 80050ec:	69fa      	ldr	r2, [r7, #28]
 80050ee:	f002 0203 	and.w	r2, r2, #3
 80050f2:	0092      	lsls	r2, r2, #2
 80050f4:	4093      	lsls	r3, r2
 80050f6:	69ba      	ldr	r2, [r7, #24]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80050fc:	4935      	ldr	r1, [pc, #212]	; (80051d4 <HAL_GPIO_Init+0x310>)
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	089b      	lsrs	r3, r3, #2
 8005102:	3302      	adds	r3, #2
 8005104:	69ba      	ldr	r2, [r7, #24]
 8005106:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800510a:	4b3b      	ldr	r3, [pc, #236]	; (80051f8 <HAL_GPIO_Init+0x334>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	43db      	mvns	r3, r3
 8005114:	69ba      	ldr	r2, [r7, #24]
 8005116:	4013      	ands	r3, r2
 8005118:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005122:	2b00      	cmp	r3, #0
 8005124:	d003      	beq.n	800512e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	4313      	orrs	r3, r2
 800512c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800512e:	4a32      	ldr	r2, [pc, #200]	; (80051f8 <HAL_GPIO_Init+0x334>)
 8005130:	69bb      	ldr	r3, [r7, #24]
 8005132:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8005134:	4b30      	ldr	r3, [pc, #192]	; (80051f8 <HAL_GPIO_Init+0x334>)
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	43db      	mvns	r3, r3
 800513e:	69ba      	ldr	r2, [r7, #24]
 8005140:	4013      	ands	r3, r2
 8005142:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d003      	beq.n	8005158 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	4313      	orrs	r3, r2
 8005156:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005158:	4a27      	ldr	r2, [pc, #156]	; (80051f8 <HAL_GPIO_Init+0x334>)
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800515e:	4b26      	ldr	r3, [pc, #152]	; (80051f8 <HAL_GPIO_Init+0x334>)
 8005160:	689b      	ldr	r3, [r3, #8]
 8005162:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	43db      	mvns	r3, r3
 8005168:	69ba      	ldr	r2, [r7, #24]
 800516a:	4013      	ands	r3, r2
 800516c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d003      	beq.n	8005182 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	693b      	ldr	r3, [r7, #16]
 800517e:	4313      	orrs	r3, r2
 8005180:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005182:	4a1d      	ldr	r2, [pc, #116]	; (80051f8 <HAL_GPIO_Init+0x334>)
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005188:	4b1b      	ldr	r3, [pc, #108]	; (80051f8 <HAL_GPIO_Init+0x334>)
 800518a:	68db      	ldr	r3, [r3, #12]
 800518c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	43db      	mvns	r3, r3
 8005192:	69ba      	ldr	r2, [r7, #24]
 8005194:	4013      	ands	r3, r2
 8005196:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d003      	beq.n	80051ac <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80051a4:	69ba      	ldr	r2, [r7, #24]
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	4313      	orrs	r3, r2
 80051aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80051ac:	4a12      	ldr	r2, [pc, #72]	; (80051f8 <HAL_GPIO_Init+0x334>)
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051b2:	69fb      	ldr	r3, [r7, #28]
 80051b4:	3301      	adds	r3, #1
 80051b6:	61fb      	str	r3, [r7, #28]
 80051b8:	69fb      	ldr	r3, [r7, #28]
 80051ba:	2b0f      	cmp	r3, #15
 80051bc:	f67f ae90 	bls.w	8004ee0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80051c0:	bf00      	nop
 80051c2:	bf00      	nop
 80051c4:	3724      	adds	r7, #36	; 0x24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	40023800 	.word	0x40023800
 80051d4:	40013800 	.word	0x40013800
 80051d8:	40020000 	.word	0x40020000
 80051dc:	40020400 	.word	0x40020400
 80051e0:	40020800 	.word	0x40020800
 80051e4:	40020c00 	.word	0x40020c00
 80051e8:	40021000 	.word	0x40021000
 80051ec:	40021400 	.word	0x40021400
 80051f0:	40021800 	.word	0x40021800
 80051f4:	40021c00 	.word	0x40021c00
 80051f8:	40013c00 	.word	0x40013c00

080051fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b085      	sub	sp, #20
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
 8005204:	460b      	mov	r3, r1
 8005206:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	691a      	ldr	r2, [r3, #16]
 800520c:	887b      	ldrh	r3, [r7, #2]
 800520e:	4013      	ands	r3, r2
 8005210:	2b00      	cmp	r3, #0
 8005212:	d002      	beq.n	800521a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005214:	2301      	movs	r3, #1
 8005216:	73fb      	strb	r3, [r7, #15]
 8005218:	e001      	b.n	800521e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800521a:	2300      	movs	r3, #0
 800521c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800521e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3714      	adds	r7, #20
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr

0800522c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800522c:	b480      	push	{r7}
 800522e:	b083      	sub	sp, #12
 8005230:	af00      	add	r7, sp, #0
 8005232:	6078      	str	r0, [r7, #4]
 8005234:	460b      	mov	r3, r1
 8005236:	807b      	strh	r3, [r7, #2]
 8005238:	4613      	mov	r3, r2
 800523a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800523c:	787b      	ldrb	r3, [r7, #1]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d003      	beq.n	800524a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005242:	887a      	ldrh	r2, [r7, #2]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005248:	e003      	b.n	8005252 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800524a:	887b      	ldrh	r3, [r7, #2]
 800524c:	041a      	lsls	r2, r3, #16
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	619a      	str	r2, [r3, #24]
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr
	...

08005260 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
 8005266:	4603      	mov	r3, r0
 8005268:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800526a:	4b08      	ldr	r3, [pc, #32]	; (800528c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800526c:	695a      	ldr	r2, [r3, #20]
 800526e:	88fb      	ldrh	r3, [r7, #6]
 8005270:	4013      	ands	r3, r2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d006      	beq.n	8005284 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005276:	4a05      	ldr	r2, [pc, #20]	; (800528c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005278:	88fb      	ldrh	r3, [r7, #6]
 800527a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800527c:	88fb      	ldrh	r3, [r7, #6]
 800527e:	4618      	mov	r0, r3
 8005280:	f000 f806 	bl	8005290 <HAL_GPIO_EXTI_Callback>
  }
}
 8005284:	bf00      	nop
 8005286:	3708      	adds	r7, #8
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40013c00 	.word	0x40013c00

08005290 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8005290:	b480      	push	{r7}
 8005292:	b083      	sub	sp, #12
 8005294:	af00      	add	r7, sp, #0
 8005296:	4603      	mov	r3, r0
 8005298:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800529a:	bf00      	nop
 800529c:	370c      	adds	r7, #12
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr

080052a6 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80052a6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052a8:	b08f      	sub	sp, #60	; 0x3c
 80052aa:	af0a      	add	r7, sp, #40	; 0x28
 80052ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d101      	bne.n	80052b8 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80052b4:	2301      	movs	r3, #1
 80052b6:	e054      	b.n	8005362 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d106      	bne.n	80052d8 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7fe fa6e 	bl	80037b4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2203      	movs	r2, #3
 80052dc:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d102      	bne.n	80052f2 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4618      	mov	r0, r3
 80052f8:	f005 fa3d 	bl	800a776 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	603b      	str	r3, [r7, #0]
 8005302:	687e      	ldr	r6, [r7, #4]
 8005304:	466d      	mov	r5, sp
 8005306:	f106 0410 	add.w	r4, r6, #16
 800530a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800530c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800530e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005310:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005312:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005316:	e885 0003 	stmia.w	r5, {r0, r1}
 800531a:	1d33      	adds	r3, r6, #4
 800531c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800531e:	6838      	ldr	r0, [r7, #0]
 8005320:	f005 f9c8 	bl	800a6b4 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2101      	movs	r1, #1
 800532a:	4618      	mov	r0, r3
 800532c:	f005 fa34 	bl	800a798 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	603b      	str	r3, [r7, #0]
 8005336:	687e      	ldr	r6, [r7, #4]
 8005338:	466d      	mov	r5, sp
 800533a:	f106 0410 	add.w	r4, r6, #16
 800533e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005340:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005342:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005344:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005346:	e894 0003 	ldmia.w	r4, {r0, r1}
 800534a:	e885 0003 	stmia.w	r5, {r0, r1}
 800534e:	1d33      	adds	r3, r6, #4
 8005350:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005352:	6838      	ldr	r0, [r7, #0]
 8005354:	f005 fb5c 	bl	800aa10 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3714      	adds	r7, #20
 8005366:	46bd      	mov	sp, r7
 8005368:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800536a <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800536a:	b580      	push	{r7, lr}
 800536c:	b086      	sub	sp, #24
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4618      	mov	r0, r3
 8005382:	f005 fb04 	bl	800a98e <USB_GetMode>
 8005386:	4603      	mov	r3, r0
 8005388:	2b01      	cmp	r3, #1
 800538a:	f040 80f6 	bne.w	800557a <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f005 fae8 	bl	800a968 <USB_ReadInterrupts>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	f000 80ec 	beq.w	8005578 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f005 fadf 	bl	800a968 <USB_ReadInterrupts>
 80053aa:	4603      	mov	r3, r0
 80053ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80053b0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053b4:	d104      	bne.n	80053c0 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80053be:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	4618      	mov	r0, r3
 80053c6:	f005 facf 	bl	800a968 <USB_ReadInterrupts>
 80053ca:	4603      	mov	r3, r0
 80053cc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80053d4:	d104      	bne.n	80053e0 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80053de:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4618      	mov	r0, r3
 80053e6:	f005 fabf 	bl	800a968 <USB_ReadInterrupts>
 80053ea:	4603      	mov	r3, r0
 80053ec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80053f0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80053f4:	d104      	bne.n	8005400 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80053fe:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	4618      	mov	r0, r3
 8005406:	f005 faaf 	bl	800a968 <USB_ReadInterrupts>
 800540a:	4603      	mov	r3, r0
 800540c:	f003 0302 	and.w	r3, r3, #2
 8005410:	2b02      	cmp	r3, #2
 8005412:	d103      	bne.n	800541c <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2202      	movs	r2, #2
 800541a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f005 faa1 	bl	800a968 <USB_ReadInterrupts>
 8005426:	4603      	mov	r3, r0
 8005428:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800542c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005430:	d11c      	bne.n	800546c <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800543a:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0301 	and.w	r3, r3, #1
 8005448:	2b00      	cmp	r3, #0
 800544a:	d10f      	bne.n	800546c <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 800544c:	2110      	movs	r1, #16
 800544e:	6938      	ldr	r0, [r7, #16]
 8005450:	f005 f9ee 	bl	800a830 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8005454:	6938      	ldr	r0, [r7, #16]
 8005456:	f005 fa0f 	bl	800a878 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	2101      	movs	r1, #1
 8005460:	4618      	mov	r0, r3
 8005462:	f005 fb89 	bl	800ab78 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005466:	6878      	ldr	r0, [r7, #4]
 8005468:	f000 f89e 	bl	80055a8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	4618      	mov	r0, r3
 8005472:	f005 fa79 	bl	800a968 <USB_ReadInterrupts>
 8005476:	4603      	mov	r3, r0
 8005478:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800547c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005480:	d102      	bne.n	8005488 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8005482:	6878      	ldr	r0, [r7, #4]
 8005484:	f001 f9b1 	bl	80067ea <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4618      	mov	r0, r3
 800548e:	f005 fa6b 	bl	800a968 <USB_ReadInterrupts>
 8005492:	4603      	mov	r3, r0
 8005494:	f003 0308 	and.w	r3, r3, #8
 8005498:	2b08      	cmp	r3, #8
 800549a:	d106      	bne.n	80054aa <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f86f 	bl	8005580 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	2208      	movs	r2, #8
 80054a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f005 fa5a 	bl	800a968 <USB_ReadInterrupts>
 80054b4:	4603      	mov	r3, r0
 80054b6:	f003 0310 	and.w	r3, r3, #16
 80054ba:	2b10      	cmp	r3, #16
 80054bc:	d101      	bne.n	80054c2 <HAL_HCD_IRQHandler+0x158>
 80054be:	2301      	movs	r3, #1
 80054c0:	e000      	b.n	80054c4 <HAL_HCD_IRQHandler+0x15a>
 80054c2:	2300      	movs	r3, #0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d012      	beq.n	80054ee <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	699a      	ldr	r2, [r3, #24]
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f022 0210 	bic.w	r2, r2, #16
 80054d6:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80054d8:	6878      	ldr	r0, [r7, #4]
 80054da:	f001 f8b4 	bl	8006646 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	699a      	ldr	r2, [r3, #24]
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f042 0210 	orr.w	r2, r2, #16
 80054ec:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4618      	mov	r0, r3
 80054f4:	f005 fa38 	bl	800a968 <USB_ReadInterrupts>
 80054f8:	4603      	mov	r3, r0
 80054fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054fe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005502:	d13a      	bne.n	800557a <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4618      	mov	r0, r3
 800550a:	f005 fb6f 	bl	800abec <USB_HC_ReadInterrupt>
 800550e:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005510:	2300      	movs	r3, #0
 8005512:	617b      	str	r3, [r7, #20]
 8005514:	e025      	b.n	8005562 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f003 030f 	and.w	r3, r3, #15
 800551c:	68ba      	ldr	r2, [r7, #8]
 800551e:	fa22 f303 	lsr.w	r3, r2, r3
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	2b00      	cmp	r3, #0
 8005528:	d018      	beq.n	800555c <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4413      	add	r3, r2
 8005532:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800553c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005540:	d106      	bne.n	8005550 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	b2db      	uxtb	r3, r3
 8005546:	4619      	mov	r1, r3
 8005548:	6878      	ldr	r0, [r7, #4]
 800554a:	f000 f859 	bl	8005600 <HCD_HC_IN_IRQHandler>
 800554e:	e005      	b.n	800555c <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	b2db      	uxtb	r3, r3
 8005554:	4619      	mov	r1, r3
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 fc74 	bl	8005e44 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	3301      	adds	r3, #1
 8005560:	617b      	str	r3, [r7, #20]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	697a      	ldr	r2, [r7, #20]
 8005568:	429a      	cmp	r2, r3
 800556a:	d3d4      	bcc.n	8005516 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005574:	615a      	str	r2, [r3, #20]
 8005576:	e000      	b.n	800557a <HAL_HCD_IRQHandler+0x210>
      return;
 8005578:	bf00      	nop
    }
  }
}
 800557a:	3718      	adds	r7, #24
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}

08005580 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_SOF_Callback could be implemented in the user file
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_HCD_Connect_Callback>:
  * @brief Connection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Connect_Callback could be implemented in the user file
   */
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_HCD_Disconnect_Callback>:
  * @brief  Disconnection Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b083      	sub	sp, #12
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80055b0:	bf00      	nop
 80055b2:	370c      	adds	r7, #12
 80055b4:	46bd      	mov	sp, r7
 80055b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ba:	4770      	bx	lr

080055bc <HAL_HCD_PortEnabled_Callback>:
  * @brief  Port Enabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80055bc:	b480      	push	{r7}
 80055be:	b083      	sub	sp, #12
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80055c4:	bf00      	nop
 80055c6:	370c      	adds	r7, #12
 80055c8:	46bd      	mov	sp, r7
 80055ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ce:	4770      	bx	lr

080055d0 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Disabled  Event callback.
  * @param  hhcd HCD handle
  * @retval None
  */
__weak void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b083      	sub	sp, #12
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  UNUSED(hhcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_Disconnect_Callback could be implemented in the user file
   */
}
 80055d8:	bf00      	nop
 80055da:	370c      	adds	r7, #12
 80055dc:	46bd      	mov	sp, r7
 80055de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e2:	4770      	bx	lr

080055e4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  *            URB_ERROR/
  *            URB_STALL/
  * @retval None
  */
__weak void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80055e4:	b480      	push	{r7}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
 80055ea:	6078      	str	r0, [r7, #4]
 80055ec:	460b      	mov	r3, r1
 80055ee:	70fb      	strb	r3, [r7, #3]
 80055f0:	4613      	mov	r3, r2
 80055f2:	70bb      	strb	r3, [r7, #2]
  UNUSED(urb_state);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_HCD_HC_NotifyURBChange_Callback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fe:	4770      	bx	lr

08005600 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
 8005608:	460b      	mov	r3, r1
 800560a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005616:	78fb      	ldrb	r3, [r7, #3]
 8005618:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	015a      	lsls	r2, r3, #5
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	4413      	add	r3, r2
 8005622:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005626:	689b      	ldr	r3, [r3, #8]
 8005628:	f003 0304 	and.w	r3, r3, #4
 800562c:	2b04      	cmp	r3, #4
 800562e:	d119      	bne.n	8005664 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	015a      	lsls	r2, r3, #5
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	4413      	add	r3, r2
 8005638:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800563c:	461a      	mov	r2, r3
 800563e:	2304      	movs	r3, #4
 8005640:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	015a      	lsls	r2, r3, #5
 8005646:	693b      	ldr	r3, [r7, #16]
 8005648:	4413      	add	r3, r2
 800564a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	0151      	lsls	r1, r2, #5
 8005654:	693a      	ldr	r2, [r7, #16]
 8005656:	440a      	add	r2, r1
 8005658:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800565c:	f043 0302 	orr.w	r3, r3, #2
 8005660:	60d3      	str	r3, [r2, #12]
 8005662:	e101      	b.n	8005868 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	015a      	lsls	r2, r3, #5
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	4413      	add	r3, r2
 800566c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005670:	689b      	ldr	r3, [r3, #8]
 8005672:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005676:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800567a:	d12b      	bne.n	80056d4 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	015a      	lsls	r2, r3, #5
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	4413      	add	r3, r2
 8005684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005688:	461a      	mov	r2, r3
 800568a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800568e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	212c      	movs	r1, #44	; 0x2c
 8005696:	fb01 f303 	mul.w	r3, r1, r3
 800569a:	4413      	add	r3, r2
 800569c:	3361      	adds	r3, #97	; 0x61
 800569e:	2207      	movs	r2, #7
 80056a0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	015a      	lsls	r2, r3, #5
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	4413      	add	r3, r2
 80056aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	0151      	lsls	r1, r2, #5
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	440a      	add	r2, r1
 80056b8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056bc:	f043 0302 	orr.w	r3, r3, #2
 80056c0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68fa      	ldr	r2, [r7, #12]
 80056c8:	b2d2      	uxtb	r2, r2
 80056ca:	4611      	mov	r1, r2
 80056cc:	4618      	mov	r0, r3
 80056ce:	f005 fa9e 	bl	800ac0e <USB_HC_Halt>
 80056d2:	e0c9      	b.n	8005868 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	015a      	lsls	r2, r3, #5
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	4413      	add	r3, r2
 80056dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f003 0320 	and.w	r3, r3, #32
 80056e6:	2b20      	cmp	r3, #32
 80056e8:	d109      	bne.n	80056fe <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	015a      	lsls	r2, r3, #5
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	4413      	add	r3, r2
 80056f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056f6:	461a      	mov	r2, r3
 80056f8:	2320      	movs	r3, #32
 80056fa:	6093      	str	r3, [r2, #8]
 80056fc:	e0b4      	b.n	8005868 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	015a      	lsls	r2, r3, #5
 8005702:	693b      	ldr	r3, [r7, #16]
 8005704:	4413      	add	r3, r2
 8005706:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800570a:	689b      	ldr	r3, [r3, #8]
 800570c:	f003 0308 	and.w	r3, r3, #8
 8005710:	2b08      	cmp	r3, #8
 8005712:	d133      	bne.n	800577c <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	015a      	lsls	r2, r3, #5
 8005718:	693b      	ldr	r3, [r7, #16]
 800571a:	4413      	add	r3, r2
 800571c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	68fa      	ldr	r2, [r7, #12]
 8005724:	0151      	lsls	r1, r2, #5
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	440a      	add	r2, r1
 800572a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800572e:	f043 0302 	orr.w	r3, r3, #2
 8005732:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	212c      	movs	r1, #44	; 0x2c
 800573a:	fb01 f303 	mul.w	r3, r1, r3
 800573e:	4413      	add	r3, r2
 8005740:	3361      	adds	r3, #97	; 0x61
 8005742:	2205      	movs	r2, #5
 8005744:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	4413      	add	r3, r2
 800574e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005752:	461a      	mov	r2, r3
 8005754:	2310      	movs	r3, #16
 8005756:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	015a      	lsls	r2, r3, #5
 800575c:	693b      	ldr	r3, [r7, #16]
 800575e:	4413      	add	r3, r2
 8005760:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005764:	461a      	mov	r2, r3
 8005766:	2308      	movs	r3, #8
 8005768:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	68fa      	ldr	r2, [r7, #12]
 8005770:	b2d2      	uxtb	r2, r2
 8005772:	4611      	mov	r1, r2
 8005774:	4618      	mov	r0, r3
 8005776:	f005 fa4a 	bl	800ac0e <USB_HC_Halt>
 800577a:	e075      	b.n	8005868 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	015a      	lsls	r2, r3, #5
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	4413      	add	r3, r2
 8005784:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005788:	689b      	ldr	r3, [r3, #8]
 800578a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800578e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005792:	d134      	bne.n	80057fe <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	693b      	ldr	r3, [r7, #16]
 800579a:	4413      	add	r3, r2
 800579c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057a0:	68db      	ldr	r3, [r3, #12]
 80057a2:	68fa      	ldr	r2, [r7, #12]
 80057a4:	0151      	lsls	r1, r2, #5
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	440a      	add	r2, r1
 80057aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057ae:	f043 0302 	orr.w	r3, r3, #2
 80057b2:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 80057b4:	687a      	ldr	r2, [r7, #4]
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	212c      	movs	r1, #44	; 0x2c
 80057ba:	fb01 f303 	mul.w	r3, r1, r3
 80057be:	4413      	add	r3, r2
 80057c0:	3361      	adds	r3, #97	; 0x61
 80057c2:	2208      	movs	r2, #8
 80057c4:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	015a      	lsls	r2, r3, #5
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	4413      	add	r3, r2
 80057ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057d2:	461a      	mov	r2, r3
 80057d4:	2310      	movs	r3, #16
 80057d6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	015a      	lsls	r2, r3, #5
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	4413      	add	r3, r2
 80057e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057e4:	461a      	mov	r2, r3
 80057e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057ea:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	68fa      	ldr	r2, [r7, #12]
 80057f2:	b2d2      	uxtb	r2, r2
 80057f4:	4611      	mov	r1, r2
 80057f6:	4618      	mov	r0, r3
 80057f8:	f005 fa09 	bl	800ac0e <USB_HC_Halt>
 80057fc:	e034      	b.n	8005868 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	015a      	lsls	r2, r3, #5
 8005802:	693b      	ldr	r3, [r7, #16]
 8005804:	4413      	add	r3, r2
 8005806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005810:	2b80      	cmp	r3, #128	; 0x80
 8005812:	d129      	bne.n	8005868 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	693b      	ldr	r3, [r7, #16]
 800581a:	4413      	add	r3, r2
 800581c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005820:	68db      	ldr	r3, [r3, #12]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	0151      	lsls	r1, r2, #5
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	440a      	add	r2, r1
 800582a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800582e:	f043 0302 	orr.w	r3, r3, #2
 8005832:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005834:	687a      	ldr	r2, [r7, #4]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	212c      	movs	r1, #44	; 0x2c
 800583a:	fb01 f303 	mul.w	r3, r1, r3
 800583e:	4413      	add	r3, r2
 8005840:	3361      	adds	r3, #97	; 0x61
 8005842:	2206      	movs	r2, #6
 8005844:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	68fa      	ldr	r2, [r7, #12]
 800584c:	b2d2      	uxtb	r2, r2
 800584e:	4611      	mov	r1, r2
 8005850:	4618      	mov	r0, r3
 8005852:	f005 f9dc 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	015a      	lsls	r2, r3, #5
 800585a:	693b      	ldr	r3, [r7, #16]
 800585c:	4413      	add	r3, r2
 800585e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005862:	461a      	mov	r2, r3
 8005864:	2380      	movs	r3, #128	; 0x80
 8005866:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	015a      	lsls	r2, r3, #5
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	4413      	add	r3, r2
 8005870:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800587a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800587e:	d122      	bne.n	80058c6 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	015a      	lsls	r2, r3, #5
 8005884:	693b      	ldr	r3, [r7, #16]
 8005886:	4413      	add	r3, r2
 8005888:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800588c:	68db      	ldr	r3, [r3, #12]
 800588e:	68fa      	ldr	r2, [r7, #12]
 8005890:	0151      	lsls	r1, r2, #5
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	440a      	add	r2, r1
 8005896:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800589a:	f043 0302 	orr.w	r3, r3, #2
 800589e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68fa      	ldr	r2, [r7, #12]
 80058a6:	b2d2      	uxtb	r2, r2
 80058a8:	4611      	mov	r1, r2
 80058aa:	4618      	mov	r0, r3
 80058ac:	f005 f9af 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	015a      	lsls	r2, r3, #5
 80058b4:	693b      	ldr	r3, [r7, #16]
 80058b6:	4413      	add	r3, r2
 80058b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058bc:	461a      	mov	r2, r3
 80058be:	f44f 7300 	mov.w	r3, #512	; 0x200
 80058c2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80058c4:	e2ba      	b.n	8005e3c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f003 0301 	and.w	r3, r3, #1
 80058d8:	2b01      	cmp	r3, #1
 80058da:	f040 811b 	bne.w	8005b14 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	691b      	ldr	r3, [r3, #16]
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d019      	beq.n	800591a <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	212c      	movs	r1, #44	; 0x2c
 80058ec:	fb01 f303 	mul.w	r3, r1, r3
 80058f0:	4413      	add	r3, r2
 80058f2:	3348      	adds	r3, #72	; 0x48
 80058f4:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	0159      	lsls	r1, r3, #5
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	440b      	add	r3, r1
 80058fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8005908:	1ad2      	subs	r2, r2, r3
 800590a:	6879      	ldr	r1, [r7, #4]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	202c      	movs	r0, #44	; 0x2c
 8005910:	fb00 f303 	mul.w	r3, r0, r3
 8005914:	440b      	add	r3, r1
 8005916:	3350      	adds	r3, #80	; 0x50
 8005918:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800591a:	687a      	ldr	r2, [r7, #4]
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	212c      	movs	r1, #44	; 0x2c
 8005920:	fb01 f303 	mul.w	r3, r1, r3
 8005924:	4413      	add	r3, r2
 8005926:	3361      	adds	r3, #97	; 0x61
 8005928:	2201      	movs	r2, #1
 800592a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	212c      	movs	r1, #44	; 0x2c
 8005932:	fb01 f303 	mul.w	r3, r1, r3
 8005936:	4413      	add	r3, r2
 8005938:	335c      	adds	r3, #92	; 0x5c
 800593a:	2200      	movs	r2, #0
 800593c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	015a      	lsls	r2, r3, #5
 8005942:	693b      	ldr	r3, [r7, #16]
 8005944:	4413      	add	r3, r2
 8005946:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800594a:	461a      	mov	r2, r3
 800594c:	2301      	movs	r3, #1
 800594e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005950:	687a      	ldr	r2, [r7, #4]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	212c      	movs	r1, #44	; 0x2c
 8005956:	fb01 f303 	mul.w	r3, r1, r3
 800595a:	4413      	add	r3, r2
 800595c:	333f      	adds	r3, #63	; 0x3f
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d009      	beq.n	8005978 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005964:	687a      	ldr	r2, [r7, #4]
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	212c      	movs	r1, #44	; 0x2c
 800596a:	fb01 f303 	mul.w	r3, r1, r3
 800596e:	4413      	add	r3, r2
 8005970:	333f      	adds	r3, #63	; 0x3f
 8005972:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005974:	2b02      	cmp	r3, #2
 8005976:	d121      	bne.n	80059bc <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	015a      	lsls	r2, r3, #5
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	4413      	add	r3, r2
 8005980:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	0151      	lsls	r1, r2, #5
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	440a      	add	r2, r1
 800598e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005992:	f043 0302 	orr.w	r3, r3, #2
 8005996:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	b2d2      	uxtb	r2, r2
 80059a0:	4611      	mov	r1, r2
 80059a2:	4618      	mov	r0, r3
 80059a4:	f005 f933 	bl	800ac0e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	015a      	lsls	r2, r3, #5
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	4413      	add	r3, r2
 80059b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059b4:	461a      	mov	r2, r3
 80059b6:	2310      	movs	r3, #16
 80059b8:	6093      	str	r3, [r2, #8]
 80059ba:	e066      	b.n	8005a8a <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80059bc:	687a      	ldr	r2, [r7, #4]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	212c      	movs	r1, #44	; 0x2c
 80059c2:	fb01 f303 	mul.w	r3, r1, r3
 80059c6:	4413      	add	r3, r2
 80059c8:	333f      	adds	r3, #63	; 0x3f
 80059ca:	781b      	ldrb	r3, [r3, #0]
 80059cc:	2b03      	cmp	r3, #3
 80059ce:	d127      	bne.n	8005a20 <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	015a      	lsls	r2, r3, #5
 80059d4:	693b      	ldr	r3, [r7, #16]
 80059d6:	4413      	add	r3, r2
 80059d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	0151      	lsls	r1, r2, #5
 80059e2:	693a      	ldr	r2, [r7, #16]
 80059e4:	440a      	add	r2, r1
 80059e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80059ea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80059ee:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	212c      	movs	r1, #44	; 0x2c
 80059f6:	fb01 f303 	mul.w	r3, r1, r3
 80059fa:	4413      	add	r3, r2
 80059fc:	3360      	adds	r3, #96	; 0x60
 80059fe:	2201      	movs	r2, #1
 8005a00:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	b2d9      	uxtb	r1, r3
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	202c      	movs	r0, #44	; 0x2c
 8005a0c:	fb00 f303 	mul.w	r3, r0, r3
 8005a10:	4413      	add	r3, r2
 8005a12:	3360      	adds	r3, #96	; 0x60
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	461a      	mov	r2, r3
 8005a18:	6878      	ldr	r0, [r7, #4]
 8005a1a:	f7ff fde3 	bl	80055e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8005a1e:	e034      	b.n	8005a8a <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8005a20:	687a      	ldr	r2, [r7, #4]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	212c      	movs	r1, #44	; 0x2c
 8005a26:	fb01 f303 	mul.w	r3, r1, r3
 8005a2a:	4413      	add	r3, r2
 8005a2c:	333f      	adds	r3, #63	; 0x3f
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d12a      	bne.n	8005a8a <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	212c      	movs	r1, #44	; 0x2c
 8005a3a:	fb01 f303 	mul.w	r3, r1, r3
 8005a3e:	4413      	add	r3, r2
 8005a40:	3360      	adds	r3, #96	; 0x60
 8005a42:	2201      	movs	r2, #1
 8005a44:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005a46:	687a      	ldr	r2, [r7, #4]
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	212c      	movs	r1, #44	; 0x2c
 8005a4c:	fb01 f303 	mul.w	r3, r1, r3
 8005a50:	4413      	add	r3, r2
 8005a52:	3354      	adds	r3, #84	; 0x54
 8005a54:	781b      	ldrb	r3, [r3, #0]
 8005a56:	f083 0301 	eor.w	r3, r3, #1
 8005a5a:	b2d8      	uxtb	r0, r3
 8005a5c:	687a      	ldr	r2, [r7, #4]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	212c      	movs	r1, #44	; 0x2c
 8005a62:	fb01 f303 	mul.w	r3, r1, r3
 8005a66:	4413      	add	r3, r2
 8005a68:	3354      	adds	r3, #84	; 0x54
 8005a6a:	4602      	mov	r2, r0
 8005a6c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	b2d9      	uxtb	r1, r3
 8005a72:	687a      	ldr	r2, [r7, #4]
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	202c      	movs	r0, #44	; 0x2c
 8005a78:	fb00 f303 	mul.w	r3, r0, r3
 8005a7c:	4413      	add	r3, r2
 8005a7e:	3360      	adds	r3, #96	; 0x60
 8005a80:	781b      	ldrb	r3, [r3, #0]
 8005a82:	461a      	mov	r2, r3
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f7ff fdad 	bl	80055e4 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	691b      	ldr	r3, [r3, #16]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d12b      	bne.n	8005aea <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	212c      	movs	r1, #44	; 0x2c
 8005a98:	fb01 f303 	mul.w	r3, r1, r3
 8005a9c:	4413      	add	r3, r2
 8005a9e:	3348      	adds	r3, #72	; 0x48
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6879      	ldr	r1, [r7, #4]
 8005aa4:	68fa      	ldr	r2, [r7, #12]
 8005aa6:	202c      	movs	r0, #44	; 0x2c
 8005aa8:	fb00 f202 	mul.w	r2, r0, r2
 8005aac:	440a      	add	r2, r1
 8005aae:	3240      	adds	r2, #64	; 0x40
 8005ab0:	8812      	ldrh	r2, [r2, #0]
 8005ab2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ab6:	f003 0301 	and.w	r3, r3, #1
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	f000 81be 	beq.w	8005e3c <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	212c      	movs	r1, #44	; 0x2c
 8005ac6:	fb01 f303 	mul.w	r3, r1, r3
 8005aca:	4413      	add	r3, r2
 8005acc:	3354      	adds	r3, #84	; 0x54
 8005ace:	781b      	ldrb	r3, [r3, #0]
 8005ad0:	f083 0301 	eor.w	r3, r3, #1
 8005ad4:	b2d8      	uxtb	r0, r3
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	212c      	movs	r1, #44	; 0x2c
 8005adc:	fb01 f303 	mul.w	r3, r1, r3
 8005ae0:	4413      	add	r3, r2
 8005ae2:	3354      	adds	r3, #84	; 0x54
 8005ae4:	4602      	mov	r2, r0
 8005ae6:	701a      	strb	r2, [r3, #0]
}
 8005ae8:	e1a8      	b.n	8005e3c <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	212c      	movs	r1, #44	; 0x2c
 8005af0:	fb01 f303 	mul.w	r3, r1, r3
 8005af4:	4413      	add	r3, r2
 8005af6:	3354      	adds	r3, #84	; 0x54
 8005af8:	781b      	ldrb	r3, [r3, #0]
 8005afa:	f083 0301 	eor.w	r3, r3, #1
 8005afe:	b2d8      	uxtb	r0, r3
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	212c      	movs	r1, #44	; 0x2c
 8005b06:	fb01 f303 	mul.w	r3, r1, r3
 8005b0a:	4413      	add	r3, r2
 8005b0c:	3354      	adds	r3, #84	; 0x54
 8005b0e:	4602      	mov	r2, r0
 8005b10:	701a      	strb	r2, [r3, #0]
}
 8005b12:	e193      	b.n	8005e3c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b20:	689b      	ldr	r3, [r3, #8]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b02      	cmp	r3, #2
 8005b28:	f040 8106 	bne.w	8005d38 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	015a      	lsls	r2, r3, #5
 8005b30:	693b      	ldr	r3, [r7, #16]
 8005b32:	4413      	add	r3, r2
 8005b34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b38:	68db      	ldr	r3, [r3, #12]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	0151      	lsls	r1, r2, #5
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	440a      	add	r2, r1
 8005b42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b46:	f023 0302 	bic.w	r3, r3, #2
 8005b4a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005b4c:	687a      	ldr	r2, [r7, #4]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	212c      	movs	r1, #44	; 0x2c
 8005b52:	fb01 f303 	mul.w	r3, r1, r3
 8005b56:	4413      	add	r3, r2
 8005b58:	3361      	adds	r3, #97	; 0x61
 8005b5a:	781b      	ldrb	r3, [r3, #0]
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d109      	bne.n	8005b74 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005b60:	687a      	ldr	r2, [r7, #4]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	212c      	movs	r1, #44	; 0x2c
 8005b66:	fb01 f303 	mul.w	r3, r1, r3
 8005b6a:	4413      	add	r3, r2
 8005b6c:	3360      	adds	r3, #96	; 0x60
 8005b6e:	2201      	movs	r2, #1
 8005b70:	701a      	strb	r2, [r3, #0]
 8005b72:	e0c9      	b.n	8005d08 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005b74:	687a      	ldr	r2, [r7, #4]
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	212c      	movs	r1, #44	; 0x2c
 8005b7a:	fb01 f303 	mul.w	r3, r1, r3
 8005b7e:	4413      	add	r3, r2
 8005b80:	3361      	adds	r3, #97	; 0x61
 8005b82:	781b      	ldrb	r3, [r3, #0]
 8005b84:	2b05      	cmp	r3, #5
 8005b86:	d109      	bne.n	8005b9c <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8005b88:	687a      	ldr	r2, [r7, #4]
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	212c      	movs	r1, #44	; 0x2c
 8005b8e:	fb01 f303 	mul.w	r3, r1, r3
 8005b92:	4413      	add	r3, r2
 8005b94:	3360      	adds	r3, #96	; 0x60
 8005b96:	2205      	movs	r2, #5
 8005b98:	701a      	strb	r2, [r3, #0]
 8005b9a:	e0b5      	b.n	8005d08 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	212c      	movs	r1, #44	; 0x2c
 8005ba2:	fb01 f303 	mul.w	r3, r1, r3
 8005ba6:	4413      	add	r3, r2
 8005ba8:	3361      	adds	r3, #97	; 0x61
 8005baa:	781b      	ldrb	r3, [r3, #0]
 8005bac:	2b06      	cmp	r3, #6
 8005bae:	d009      	beq.n	8005bc4 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	212c      	movs	r1, #44	; 0x2c
 8005bb6:	fb01 f303 	mul.w	r3, r1, r3
 8005bba:	4413      	add	r3, r2
 8005bbc:	3361      	adds	r3, #97	; 0x61
 8005bbe:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005bc0:	2b08      	cmp	r3, #8
 8005bc2:	d150      	bne.n	8005c66 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8005bc4:	687a      	ldr	r2, [r7, #4]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	212c      	movs	r1, #44	; 0x2c
 8005bca:	fb01 f303 	mul.w	r3, r1, r3
 8005bce:	4413      	add	r3, r2
 8005bd0:	335c      	adds	r3, #92	; 0x5c
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	1c5a      	adds	r2, r3, #1
 8005bd6:	6879      	ldr	r1, [r7, #4]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	202c      	movs	r0, #44	; 0x2c
 8005bdc:	fb00 f303 	mul.w	r3, r0, r3
 8005be0:	440b      	add	r3, r1
 8005be2:	335c      	adds	r3, #92	; 0x5c
 8005be4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005be6:	687a      	ldr	r2, [r7, #4]
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	212c      	movs	r1, #44	; 0x2c
 8005bec:	fb01 f303 	mul.w	r3, r1, r3
 8005bf0:	4413      	add	r3, r2
 8005bf2:	335c      	adds	r3, #92	; 0x5c
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d912      	bls.n	8005c20 <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005bfa:	687a      	ldr	r2, [r7, #4]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	212c      	movs	r1, #44	; 0x2c
 8005c00:	fb01 f303 	mul.w	r3, r1, r3
 8005c04:	4413      	add	r3, r2
 8005c06:	335c      	adds	r3, #92	; 0x5c
 8005c08:	2200      	movs	r2, #0
 8005c0a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	212c      	movs	r1, #44	; 0x2c
 8005c12:	fb01 f303 	mul.w	r3, r1, r3
 8005c16:	4413      	add	r3, r2
 8005c18:	3360      	adds	r3, #96	; 0x60
 8005c1a:	2204      	movs	r2, #4
 8005c1c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005c1e:	e073      	b.n	8005d08 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005c20:	687a      	ldr	r2, [r7, #4]
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	212c      	movs	r1, #44	; 0x2c
 8005c26:	fb01 f303 	mul.w	r3, r1, r3
 8005c2a:	4413      	add	r3, r2
 8005c2c:	3360      	adds	r3, #96	; 0x60
 8005c2e:	2202      	movs	r2, #2
 8005c30:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	015a      	lsls	r2, r3, #5
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	4413      	add	r3, r2
 8005c3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c42:	68bb      	ldr	r3, [r7, #8]
 8005c44:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c48:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c50:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	015a      	lsls	r2, r3, #5
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	4413      	add	r3, r2
 8005c5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c5e:	461a      	mov	r2, r3
 8005c60:	68bb      	ldr	r3, [r7, #8]
 8005c62:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8005c64:	e050      	b.n	8005d08 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005c66:	687a      	ldr	r2, [r7, #4]
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	212c      	movs	r1, #44	; 0x2c
 8005c6c:	fb01 f303 	mul.w	r3, r1, r3
 8005c70:	4413      	add	r3, r2
 8005c72:	3361      	adds	r3, #97	; 0x61
 8005c74:	781b      	ldrb	r3, [r3, #0]
 8005c76:	2b03      	cmp	r3, #3
 8005c78:	d122      	bne.n	8005cc0 <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005c7a:	687a      	ldr	r2, [r7, #4]
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	212c      	movs	r1, #44	; 0x2c
 8005c80:	fb01 f303 	mul.w	r3, r1, r3
 8005c84:	4413      	add	r3, r2
 8005c86:	3360      	adds	r3, #96	; 0x60
 8005c88:	2202      	movs	r2, #2
 8005c8a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	015a      	lsls	r2, r3, #5
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	4413      	add	r3, r2
 8005c94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005ca2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005caa:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	015a      	lsls	r2, r3, #5
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	4413      	add	r3, r2
 8005cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb8:	461a      	mov	r2, r3
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	e023      	b.n	8005d08 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	212c      	movs	r1, #44	; 0x2c
 8005cc6:	fb01 f303 	mul.w	r3, r1, r3
 8005cca:	4413      	add	r3, r2
 8005ccc:	3361      	adds	r3, #97	; 0x61
 8005cce:	781b      	ldrb	r3, [r3, #0]
 8005cd0:	2b07      	cmp	r3, #7
 8005cd2:	d119      	bne.n	8005d08 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8005cd4:	687a      	ldr	r2, [r7, #4]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	212c      	movs	r1, #44	; 0x2c
 8005cda:	fb01 f303 	mul.w	r3, r1, r3
 8005cde:	4413      	add	r3, r2
 8005ce0:	335c      	adds	r3, #92	; 0x5c
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	1c5a      	adds	r2, r3, #1
 8005ce6:	6879      	ldr	r1, [r7, #4]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	202c      	movs	r0, #44	; 0x2c
 8005cec:	fb00 f303 	mul.w	r3, r0, r3
 8005cf0:	440b      	add	r3, r1
 8005cf2:	335c      	adds	r3, #92	; 0x5c
 8005cf4:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	212c      	movs	r1, #44	; 0x2c
 8005cfc:	fb01 f303 	mul.w	r3, r1, r3
 8005d00:	4413      	add	r3, r2
 8005d02:	3360      	adds	r3, #96	; 0x60
 8005d04:	2204      	movs	r2, #4
 8005d06:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	015a      	lsls	r2, r3, #5
 8005d0c:	693b      	ldr	r3, [r7, #16]
 8005d0e:	4413      	add	r3, r2
 8005d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d14:	461a      	mov	r2, r3
 8005d16:	2302      	movs	r3, #2
 8005d18:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	b2d9      	uxtb	r1, r3
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	202c      	movs	r0, #44	; 0x2c
 8005d24:	fb00 f303 	mul.w	r3, r0, r3
 8005d28:	4413      	add	r3, r2
 8005d2a:	3360      	adds	r3, #96	; 0x60
 8005d2c:	781b      	ldrb	r3, [r3, #0]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	6878      	ldr	r0, [r7, #4]
 8005d32:	f7ff fc57 	bl	80055e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005d36:	e081      	b.n	8005e3c <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	015a      	lsls	r2, r3, #5
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f003 0310 	and.w	r3, r3, #16
 8005d4a:	2b10      	cmp	r3, #16
 8005d4c:	d176      	bne.n	8005e3c <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	212c      	movs	r1, #44	; 0x2c
 8005d54:	fb01 f303 	mul.w	r3, r1, r3
 8005d58:	4413      	add	r3, r2
 8005d5a:	333f      	adds	r3, #63	; 0x3f
 8005d5c:	781b      	ldrb	r3, [r3, #0]
 8005d5e:	2b03      	cmp	r3, #3
 8005d60:	d121      	bne.n	8005da6 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	212c      	movs	r1, #44	; 0x2c
 8005d68:	fb01 f303 	mul.w	r3, r1, r3
 8005d6c:	4413      	add	r3, r2
 8005d6e:	335c      	adds	r3, #92	; 0x5c
 8005d70:	2200      	movs	r2, #0
 8005d72:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	015a      	lsls	r2, r3, #5
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d80:	68db      	ldr	r3, [r3, #12]
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	0151      	lsls	r1, r2, #5
 8005d86:	693a      	ldr	r2, [r7, #16]
 8005d88:	440a      	add	r2, r1
 8005d8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d8e:	f043 0302 	orr.w	r3, r3, #2
 8005d92:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	68fa      	ldr	r2, [r7, #12]
 8005d9a:	b2d2      	uxtb	r2, r2
 8005d9c:	4611      	mov	r1, r2
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f004 ff35 	bl	800ac0e <USB_HC_Halt>
 8005da4:	e041      	b.n	8005e2a <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	212c      	movs	r1, #44	; 0x2c
 8005dac:	fb01 f303 	mul.w	r3, r1, r3
 8005db0:	4413      	add	r3, r2
 8005db2:	333f      	adds	r3, #63	; 0x3f
 8005db4:	781b      	ldrb	r3, [r3, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d009      	beq.n	8005dce <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005dba:	687a      	ldr	r2, [r7, #4]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	212c      	movs	r1, #44	; 0x2c
 8005dc0:	fb01 f303 	mul.w	r3, r1, r3
 8005dc4:	4413      	add	r3, r2
 8005dc6:	333f      	adds	r3, #63	; 0x3f
 8005dc8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005dca:	2b02      	cmp	r3, #2
 8005dcc:	d12d      	bne.n	8005e2a <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005dce:	687a      	ldr	r2, [r7, #4]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	212c      	movs	r1, #44	; 0x2c
 8005dd4:	fb01 f303 	mul.w	r3, r1, r3
 8005dd8:	4413      	add	r3, r2
 8005dda:	335c      	adds	r3, #92	; 0x5c
 8005ddc:	2200      	movs	r2, #0
 8005dde:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	691b      	ldr	r3, [r3, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d120      	bne.n	8005e2a <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	212c      	movs	r1, #44	; 0x2c
 8005dee:	fb01 f303 	mul.w	r3, r1, r3
 8005df2:	4413      	add	r3, r2
 8005df4:	3361      	adds	r3, #97	; 0x61
 8005df6:	2203      	movs	r2, #3
 8005df8:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	015a      	lsls	r2, r3, #5
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	4413      	add	r3, r2
 8005e02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e06:	68db      	ldr	r3, [r3, #12]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	0151      	lsls	r1, r2, #5
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	440a      	add	r2, r1
 8005e10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e14:	f043 0302 	orr.w	r3, r3, #2
 8005e18:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	b2d2      	uxtb	r2, r2
 8005e22:	4611      	mov	r1, r2
 8005e24:	4618      	mov	r0, r3
 8005e26:	f004 fef2 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	015a      	lsls	r2, r3, #5
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e36:	461a      	mov	r2, r3
 8005e38:	2310      	movs	r3, #16
 8005e3a:	6093      	str	r3, [r2, #8]
}
 8005e3c:	bf00      	nop
 8005e3e:	3718      	adds	r7, #24
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bd80      	pop	{r7, pc}

08005e44 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b088      	sub	sp, #32
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e56:	69fb      	ldr	r3, [r7, #28]
 8005e58:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8005e5a:	78fb      	ldrb	r3, [r7, #3]
 8005e5c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	015a      	lsls	r2, r3, #5
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	4413      	add	r3, r2
 8005e66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f003 0304 	and.w	r3, r3, #4
 8005e70:	2b04      	cmp	r3, #4
 8005e72:	d119      	bne.n	8005ea8 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	015a      	lsls	r2, r3, #5
 8005e78:	69bb      	ldr	r3, [r7, #24]
 8005e7a:	4413      	add	r3, r2
 8005e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e80:	461a      	mov	r2, r3
 8005e82:	2304      	movs	r3, #4
 8005e84:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	015a      	lsls	r2, r3, #5
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	697a      	ldr	r2, [r7, #20]
 8005e96:	0151      	lsls	r1, r2, #5
 8005e98:	69ba      	ldr	r2, [r7, #24]
 8005e9a:	440a      	add	r2, r1
 8005e9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ea0:	f043 0302 	orr.w	r3, r3, #2
 8005ea4:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005ea6:	e3ca      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005ea8:	697b      	ldr	r3, [r7, #20]
 8005eaa:	015a      	lsls	r2, r3, #5
 8005eac:	69bb      	ldr	r3, [r7, #24]
 8005eae:	4413      	add	r3, r2
 8005eb0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	f003 0320 	and.w	r3, r3, #32
 8005eba:	2b20      	cmp	r3, #32
 8005ebc:	d13e      	bne.n	8005f3c <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	015a      	lsls	r2, r3, #5
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eca:	461a      	mov	r2, r3
 8005ecc:	2320      	movs	r3, #32
 8005ece:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005ed0:	687a      	ldr	r2, [r7, #4]
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	212c      	movs	r1, #44	; 0x2c
 8005ed6:	fb01 f303 	mul.w	r3, r1, r3
 8005eda:	4413      	add	r3, r2
 8005edc:	333d      	adds	r3, #61	; 0x3d
 8005ede:	781b      	ldrb	r3, [r3, #0]
 8005ee0:	2b01      	cmp	r3, #1
 8005ee2:	f040 83ac 	bne.w	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
      hhcd->hc[ch_num].do_ping = 0U;
 8005ee6:	687a      	ldr	r2, [r7, #4]
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	212c      	movs	r1, #44	; 0x2c
 8005eec:	fb01 f303 	mul.w	r3, r1, r3
 8005ef0:	4413      	add	r3, r2
 8005ef2:	333d      	adds	r3, #61	; 0x3d
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005ef8:	687a      	ldr	r2, [r7, #4]
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	212c      	movs	r1, #44	; 0x2c
 8005efe:	fb01 f303 	mul.w	r3, r1, r3
 8005f02:	4413      	add	r3, r2
 8005f04:	3360      	adds	r3, #96	; 0x60
 8005f06:	2202      	movs	r2, #2
 8005f08:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	015a      	lsls	r2, r3, #5
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	4413      	add	r3, r2
 8005f12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	697a      	ldr	r2, [r7, #20]
 8005f1a:	0151      	lsls	r1, r2, #5
 8005f1c:	69ba      	ldr	r2, [r7, #24]
 8005f1e:	440a      	add	r2, r1
 8005f20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f24:	f043 0302 	orr.w	r3, r3, #2
 8005f28:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	b2d2      	uxtb	r2, r2
 8005f32:	4611      	mov	r1, r2
 8005f34:	4618      	mov	r0, r3
 8005f36:	f004 fe6a 	bl	800ac0e <USB_HC_Halt>
}
 8005f3a:	e380      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	015a      	lsls	r2, r3, #5
 8005f40:	69bb      	ldr	r3, [r7, #24]
 8005f42:	4413      	add	r3, r2
 8005f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005f4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f52:	d122      	bne.n	8005f9a <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f60:	68db      	ldr	r3, [r3, #12]
 8005f62:	697a      	ldr	r2, [r7, #20]
 8005f64:	0151      	lsls	r1, r2, #5
 8005f66:	69ba      	ldr	r2, [r7, #24]
 8005f68:	440a      	add	r2, r1
 8005f6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f6e:	f043 0302 	orr.w	r3, r3, #2
 8005f72:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	697a      	ldr	r2, [r7, #20]
 8005f7a:	b2d2      	uxtb	r2, r2
 8005f7c:	4611      	mov	r1, r2
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f004 fe45 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	015a      	lsls	r2, r3, #5
 8005f88:	69bb      	ldr	r3, [r7, #24]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f90:	461a      	mov	r2, r3
 8005f92:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005f96:	6093      	str	r3, [r2, #8]
}
 8005f98:	e351      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	015a      	lsls	r2, r3, #5
 8005f9e:	69bb      	ldr	r3, [r7, #24]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f003 0301 	and.w	r3, r3, #1
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d150      	bne.n	8006052 <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	697b      	ldr	r3, [r7, #20]
 8005fb4:	212c      	movs	r1, #44	; 0x2c
 8005fb6:	fb01 f303 	mul.w	r3, r1, r3
 8005fba:	4413      	add	r3, r2
 8005fbc:	335c      	adds	r3, #92	; 0x5c
 8005fbe:	2200      	movs	r2, #0
 8005fc0:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	015a      	lsls	r2, r3, #5
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	4413      	add	r3, r2
 8005fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd4:	2b40      	cmp	r3, #64	; 0x40
 8005fd6:	d111      	bne.n	8005ffc <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 8005fd8:	687a      	ldr	r2, [r7, #4]
 8005fda:	697b      	ldr	r3, [r7, #20]
 8005fdc:	212c      	movs	r1, #44	; 0x2c
 8005fde:	fb01 f303 	mul.w	r3, r1, r3
 8005fe2:	4413      	add	r3, r2
 8005fe4:	333d      	adds	r3, #61	; 0x3d
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	015a      	lsls	r2, r3, #5
 8005fee:	69bb      	ldr	r3, [r7, #24]
 8005ff0:	4413      	add	r3, r2
 8005ff2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ff6:	461a      	mov	r2, r3
 8005ff8:	2340      	movs	r3, #64	; 0x40
 8005ffa:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	015a      	lsls	r2, r3, #5
 8006000:	69bb      	ldr	r3, [r7, #24]
 8006002:	4413      	add	r3, r2
 8006004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	0151      	lsls	r1, r2, #5
 800600e:	69ba      	ldr	r2, [r7, #24]
 8006010:	440a      	add	r2, r1
 8006012:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006016:	f043 0302 	orr.w	r3, r3, #2
 800601a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	697a      	ldr	r2, [r7, #20]
 8006022:	b2d2      	uxtb	r2, r2
 8006024:	4611      	mov	r1, r2
 8006026:	4618      	mov	r0, r3
 8006028:	f004 fdf1 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	015a      	lsls	r2, r3, #5
 8006030:	69bb      	ldr	r3, [r7, #24]
 8006032:	4413      	add	r3, r2
 8006034:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006038:	461a      	mov	r2, r3
 800603a:	2301      	movs	r3, #1
 800603c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800603e:	687a      	ldr	r2, [r7, #4]
 8006040:	697b      	ldr	r3, [r7, #20]
 8006042:	212c      	movs	r1, #44	; 0x2c
 8006044:	fb01 f303 	mul.w	r3, r1, r3
 8006048:	4413      	add	r3, r2
 800604a:	3361      	adds	r3, #97	; 0x61
 800604c:	2201      	movs	r2, #1
 800604e:	701a      	strb	r2, [r3, #0]
}
 8006050:	e2f5      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	015a      	lsls	r2, r3, #5
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	4413      	add	r3, r2
 800605a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006064:	2b40      	cmp	r3, #64	; 0x40
 8006066:	d13c      	bne.n	80060e2 <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8006068:	687a      	ldr	r2, [r7, #4]
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	212c      	movs	r1, #44	; 0x2c
 800606e:	fb01 f303 	mul.w	r3, r1, r3
 8006072:	4413      	add	r3, r2
 8006074:	3361      	adds	r3, #97	; 0x61
 8006076:	2204      	movs	r2, #4
 8006078:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	212c      	movs	r1, #44	; 0x2c
 8006080:	fb01 f303 	mul.w	r3, r1, r3
 8006084:	4413      	add	r3, r2
 8006086:	333d      	adds	r3, #61	; 0x3d
 8006088:	2201      	movs	r2, #1
 800608a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	212c      	movs	r1, #44	; 0x2c
 8006092:	fb01 f303 	mul.w	r3, r1, r3
 8006096:	4413      	add	r3, r2
 8006098:	335c      	adds	r3, #92	; 0x5c
 800609a:	2200      	movs	r2, #0
 800609c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	015a      	lsls	r2, r3, #5
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	4413      	add	r3, r2
 80060a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	0151      	lsls	r1, r2, #5
 80060b0:	69ba      	ldr	r2, [r7, #24]
 80060b2:	440a      	add	r2, r1
 80060b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060b8:	f043 0302 	orr.w	r3, r3, #2
 80060bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	697a      	ldr	r2, [r7, #20]
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	4611      	mov	r1, r2
 80060c8:	4618      	mov	r0, r3
 80060ca:	f004 fda0 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	015a      	lsls	r2, r3, #5
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	4413      	add	r3, r2
 80060d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060da:	461a      	mov	r2, r3
 80060dc:	2340      	movs	r3, #64	; 0x40
 80060de:	6093      	str	r3, [r2, #8]
}
 80060e0:	e2ad      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	015a      	lsls	r2, r3, #5
 80060e6:	69bb      	ldr	r3, [r7, #24]
 80060e8:	4413      	add	r3, r2
 80060ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060ee:	689b      	ldr	r3, [r3, #8]
 80060f0:	f003 0308 	and.w	r3, r3, #8
 80060f4:	2b08      	cmp	r3, #8
 80060f6:	d12a      	bne.n	800614e <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80060f8:	697b      	ldr	r3, [r7, #20]
 80060fa:	015a      	lsls	r2, r3, #5
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	4413      	add	r3, r2
 8006100:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006104:	461a      	mov	r2, r3
 8006106:	2308      	movs	r3, #8
 8006108:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800610a:	697b      	ldr	r3, [r7, #20]
 800610c:	015a      	lsls	r2, r3, #5
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	4413      	add	r3, r2
 8006112:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	697a      	ldr	r2, [r7, #20]
 800611a:	0151      	lsls	r1, r2, #5
 800611c:	69ba      	ldr	r2, [r7, #24]
 800611e:	440a      	add	r2, r1
 8006120:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006124:	f043 0302 	orr.w	r3, r3, #2
 8006128:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	697a      	ldr	r2, [r7, #20]
 8006130:	b2d2      	uxtb	r2, r2
 8006132:	4611      	mov	r1, r2
 8006134:	4618      	mov	r0, r3
 8006136:	f004 fd6a 	bl	800ac0e <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	212c      	movs	r1, #44	; 0x2c
 8006140:	fb01 f303 	mul.w	r3, r1, r3
 8006144:	4413      	add	r3, r2
 8006146:	3361      	adds	r3, #97	; 0x61
 8006148:	2205      	movs	r2, #5
 800614a:	701a      	strb	r2, [r3, #0]
}
 800614c:	e277      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800614e:	697b      	ldr	r3, [r7, #20]
 8006150:	015a      	lsls	r2, r3, #5
 8006152:	69bb      	ldr	r3, [r7, #24]
 8006154:	4413      	add	r3, r2
 8006156:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	f003 0310 	and.w	r3, r3, #16
 8006160:	2b10      	cmp	r3, #16
 8006162:	d150      	bne.n	8006206 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	212c      	movs	r1, #44	; 0x2c
 800616a:	fb01 f303 	mul.w	r3, r1, r3
 800616e:	4413      	add	r3, r2
 8006170:	335c      	adds	r3, #92	; 0x5c
 8006172:	2200      	movs	r2, #0
 8006174:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	212c      	movs	r1, #44	; 0x2c
 800617c:	fb01 f303 	mul.w	r3, r1, r3
 8006180:	4413      	add	r3, r2
 8006182:	3361      	adds	r3, #97	; 0x61
 8006184:	2203      	movs	r2, #3
 8006186:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8006188:	687a      	ldr	r2, [r7, #4]
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	212c      	movs	r1, #44	; 0x2c
 800618e:	fb01 f303 	mul.w	r3, r1, r3
 8006192:	4413      	add	r3, r2
 8006194:	333d      	adds	r3, #61	; 0x3d
 8006196:	781b      	ldrb	r3, [r3, #0]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d112      	bne.n	80061c2 <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	212c      	movs	r1, #44	; 0x2c
 80061a2:	fb01 f303 	mul.w	r3, r1, r3
 80061a6:	4413      	add	r3, r2
 80061a8:	333c      	adds	r3, #60	; 0x3c
 80061aa:	781b      	ldrb	r3, [r3, #0]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d108      	bne.n	80061c2 <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 80061b0:	687a      	ldr	r2, [r7, #4]
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	212c      	movs	r1, #44	; 0x2c
 80061b6:	fb01 f303 	mul.w	r3, r1, r3
 80061ba:	4413      	add	r3, r2
 80061bc:	333d      	adds	r3, #61	; 0x3d
 80061be:	2201      	movs	r2, #1
 80061c0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80061c2:	697b      	ldr	r3, [r7, #20]
 80061c4:	015a      	lsls	r2, r3, #5
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	4413      	add	r3, r2
 80061ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061ce:	68db      	ldr	r3, [r3, #12]
 80061d0:	697a      	ldr	r2, [r7, #20]
 80061d2:	0151      	lsls	r1, r2, #5
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	440a      	add	r2, r1
 80061d8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061dc:	f043 0302 	orr.w	r3, r3, #2
 80061e0:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	b2d2      	uxtb	r2, r2
 80061ea:	4611      	mov	r1, r2
 80061ec:	4618      	mov	r0, r3
 80061ee:	f004 fd0e 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	015a      	lsls	r2, r3, #5
 80061f6:	69bb      	ldr	r3, [r7, #24]
 80061f8:	4413      	add	r3, r2
 80061fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061fe:	461a      	mov	r2, r3
 8006200:	2310      	movs	r3, #16
 8006202:	6093      	str	r3, [r2, #8]
}
 8006204:	e21b      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	015a      	lsls	r2, r3, #5
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	4413      	add	r3, r2
 800620e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006212:	689b      	ldr	r3, [r3, #8]
 8006214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006218:	2b80      	cmp	r3, #128	; 0x80
 800621a:	d174      	bne.n	8006306 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	691b      	ldr	r3, [r3, #16]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d121      	bne.n	8006268 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8006224:	687a      	ldr	r2, [r7, #4]
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	212c      	movs	r1, #44	; 0x2c
 800622a:	fb01 f303 	mul.w	r3, r1, r3
 800622e:	4413      	add	r3, r2
 8006230:	3361      	adds	r3, #97	; 0x61
 8006232:	2206      	movs	r2, #6
 8006234:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006236:	697b      	ldr	r3, [r7, #20]
 8006238:	015a      	lsls	r2, r3, #5
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	4413      	add	r3, r2
 800623e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	697a      	ldr	r2, [r7, #20]
 8006246:	0151      	lsls	r1, r2, #5
 8006248:	69ba      	ldr	r2, [r7, #24]
 800624a:	440a      	add	r2, r1
 800624c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006250:	f043 0302 	orr.w	r3, r3, #2
 8006254:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	697a      	ldr	r2, [r7, #20]
 800625c:	b2d2      	uxtb	r2, r2
 800625e:	4611      	mov	r1, r2
 8006260:	4618      	mov	r0, r3
 8006262:	f004 fcd4 	bl	800ac0e <USB_HC_Halt>
 8006266:	e044      	b.n	80062f2 <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	212c      	movs	r1, #44	; 0x2c
 800626e:	fb01 f303 	mul.w	r3, r1, r3
 8006272:	4413      	add	r3, r2
 8006274:	335c      	adds	r3, #92	; 0x5c
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	6879      	ldr	r1, [r7, #4]
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	202c      	movs	r0, #44	; 0x2c
 8006280:	fb00 f303 	mul.w	r3, r0, r3
 8006284:	440b      	add	r3, r1
 8006286:	335c      	adds	r3, #92	; 0x5c
 8006288:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	212c      	movs	r1, #44	; 0x2c
 8006290:	fb01 f303 	mul.w	r3, r1, r3
 8006294:	4413      	add	r3, r2
 8006296:	335c      	adds	r3, #92	; 0x5c
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b02      	cmp	r3, #2
 800629c:	d920      	bls.n	80062e0 <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	697b      	ldr	r3, [r7, #20]
 80062a2:	212c      	movs	r1, #44	; 0x2c
 80062a4:	fb01 f303 	mul.w	r3, r1, r3
 80062a8:	4413      	add	r3, r2
 80062aa:	335c      	adds	r3, #92	; 0x5c
 80062ac:	2200      	movs	r2, #0
 80062ae:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80062b0:	687a      	ldr	r2, [r7, #4]
 80062b2:	697b      	ldr	r3, [r7, #20]
 80062b4:	212c      	movs	r1, #44	; 0x2c
 80062b6:	fb01 f303 	mul.w	r3, r1, r3
 80062ba:	4413      	add	r3, r2
 80062bc:	3360      	adds	r3, #96	; 0x60
 80062be:	2204      	movs	r2, #4
 80062c0:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num,
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	b2d9      	uxtb	r1, r3
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	202c      	movs	r0, #44	; 0x2c
 80062cc:	fb00 f303 	mul.w	r3, r0, r3
 80062d0:	4413      	add	r3, r2
 80062d2:	3360      	adds	r3, #96	; 0x60
 80062d4:	781b      	ldrb	r3, [r3, #0]
 80062d6:	461a      	mov	r2, r3
 80062d8:	6878      	ldr	r0, [r7, #4]
 80062da:	f7ff f983 	bl	80055e4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80062de:	e008      	b.n	80062f2 <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80062e0:	687a      	ldr	r2, [r7, #4]
 80062e2:	697b      	ldr	r3, [r7, #20]
 80062e4:	212c      	movs	r1, #44	; 0x2c
 80062e6:	fb01 f303 	mul.w	r3, r1, r3
 80062ea:	4413      	add	r3, r2
 80062ec:	3360      	adds	r3, #96	; 0x60
 80062ee:	2202      	movs	r2, #2
 80062f0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	015a      	lsls	r2, r3, #5
 80062f6:	69bb      	ldr	r3, [r7, #24]
 80062f8:	4413      	add	r3, r2
 80062fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062fe:	461a      	mov	r2, r3
 8006300:	2380      	movs	r3, #128	; 0x80
 8006302:	6093      	str	r3, [r2, #8]
}
 8006304:	e19b      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006306:	697b      	ldr	r3, [r7, #20]
 8006308:	015a      	lsls	r2, r3, #5
 800630a:	69bb      	ldr	r3, [r7, #24]
 800630c:	4413      	add	r3, r2
 800630e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006312:	689b      	ldr	r3, [r3, #8]
 8006314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006318:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800631c:	d134      	bne.n	8006388 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69bb      	ldr	r3, [r7, #24]
 8006324:	4413      	add	r3, r2
 8006326:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800632a:	68db      	ldr	r3, [r3, #12]
 800632c:	697a      	ldr	r2, [r7, #20]
 800632e:	0151      	lsls	r1, r2, #5
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	440a      	add	r2, r1
 8006334:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006338:	f043 0302 	orr.w	r3, r3, #2
 800633c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	697a      	ldr	r2, [r7, #20]
 8006344:	b2d2      	uxtb	r2, r2
 8006346:	4611      	mov	r1, r2
 8006348:	4618      	mov	r0, r3
 800634a:	f004 fc60 	bl	800ac0e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	015a      	lsls	r2, r3, #5
 8006352:	69bb      	ldr	r3, [r7, #24]
 8006354:	4413      	add	r3, r2
 8006356:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800635a:	461a      	mov	r2, r3
 800635c:	2310      	movs	r3, #16
 800635e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006360:	697b      	ldr	r3, [r7, #20]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	4413      	add	r3, r2
 8006368:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800636c:	461a      	mov	r2, r3
 800636e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006372:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	212c      	movs	r1, #44	; 0x2c
 800637a:	fb01 f303 	mul.w	r3, r1, r3
 800637e:	4413      	add	r3, r2
 8006380:	3361      	adds	r3, #97	; 0x61
 8006382:	2208      	movs	r2, #8
 8006384:	701a      	strb	r2, [r3, #0]
}
 8006386:	e15a      	b.n	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	015a      	lsls	r2, r3, #5
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	4413      	add	r3, r2
 8006390:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f003 0302 	and.w	r3, r3, #2
 800639a:	2b02      	cmp	r3, #2
 800639c:	f040 814f 	bne.w	800663e <HCD_HC_OUT_IRQHandler+0x7fa>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	015a      	lsls	r2, r3, #5
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	4413      	add	r3, r2
 80063a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ac:	68db      	ldr	r3, [r3, #12]
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	0151      	lsls	r1, r2, #5
 80063b2:	69ba      	ldr	r2, [r7, #24]
 80063b4:	440a      	add	r2, r1
 80063b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063ba:	f023 0302 	bic.w	r3, r3, #2
 80063be:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80063c0:	687a      	ldr	r2, [r7, #4]
 80063c2:	697b      	ldr	r3, [r7, #20]
 80063c4:	212c      	movs	r1, #44	; 0x2c
 80063c6:	fb01 f303 	mul.w	r3, r1, r3
 80063ca:	4413      	add	r3, r2
 80063cc:	3361      	adds	r3, #97	; 0x61
 80063ce:	781b      	ldrb	r3, [r3, #0]
 80063d0:	2b01      	cmp	r3, #1
 80063d2:	d17d      	bne.n	80064d0 <HCD_HC_OUT_IRQHandler+0x68c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	697b      	ldr	r3, [r7, #20]
 80063d8:	212c      	movs	r1, #44	; 0x2c
 80063da:	fb01 f303 	mul.w	r3, r1, r3
 80063de:	4413      	add	r3, r2
 80063e0:	3360      	adds	r3, #96	; 0x60
 80063e2:	2201      	movs	r2, #1
 80063e4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	212c      	movs	r1, #44	; 0x2c
 80063ec:	fb01 f303 	mul.w	r3, r1, r3
 80063f0:	4413      	add	r3, r2
 80063f2:	333f      	adds	r3, #63	; 0x3f
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d00a      	beq.n	8006410 <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	212c      	movs	r1, #44	; 0x2c
 8006400:	fb01 f303 	mul.w	r3, r1, r3
 8006404:	4413      	add	r3, r2
 8006406:	333f      	adds	r3, #63	; 0x3f
 8006408:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800640a:	2b03      	cmp	r3, #3
 800640c:	f040 8100 	bne.w	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
        if (hhcd->Init.dma_enable == 0U)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d113      	bne.n	8006440 <HCD_HC_OUT_IRQHandler+0x5fc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8006418:	687a      	ldr	r2, [r7, #4]
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	212c      	movs	r1, #44	; 0x2c
 800641e:	fb01 f303 	mul.w	r3, r1, r3
 8006422:	4413      	add	r3, r2
 8006424:	3355      	adds	r3, #85	; 0x55
 8006426:	781b      	ldrb	r3, [r3, #0]
 8006428:	f083 0301 	eor.w	r3, r3, #1
 800642c:	b2d8      	uxtb	r0, r3
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	212c      	movs	r1, #44	; 0x2c
 8006434:	fb01 f303 	mul.w	r3, r1, r3
 8006438:	4413      	add	r3, r2
 800643a:	3355      	adds	r3, #85	; 0x55
 800643c:	4602      	mov	r2, r0
 800643e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	691b      	ldr	r3, [r3, #16]
 8006444:	2b01      	cmp	r3, #1
 8006446:	f040 80e3 	bne.w	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
 800644a:	687a      	ldr	r2, [r7, #4]
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	212c      	movs	r1, #44	; 0x2c
 8006450:	fb01 f303 	mul.w	r3, r1, r3
 8006454:	4413      	add	r3, r2
 8006456:	334c      	adds	r3, #76	; 0x4c
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2b00      	cmp	r3, #0
 800645c:	f000 80d8 	beq.w	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8006460:	687a      	ldr	r2, [r7, #4]
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	212c      	movs	r1, #44	; 0x2c
 8006466:	fb01 f303 	mul.w	r3, r1, r3
 800646a:	4413      	add	r3, r2
 800646c:	334c      	adds	r3, #76	; 0x4c
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	6879      	ldr	r1, [r7, #4]
 8006472:	697a      	ldr	r2, [r7, #20]
 8006474:	202c      	movs	r0, #44	; 0x2c
 8006476:	fb00 f202 	mul.w	r2, r0, r2
 800647a:	440a      	add	r2, r1
 800647c:	3240      	adds	r2, #64	; 0x40
 800647e:	8812      	ldrh	r2, [r2, #0]
 8006480:	4413      	add	r3, r2
 8006482:	3b01      	subs	r3, #1
 8006484:	6879      	ldr	r1, [r7, #4]
 8006486:	697a      	ldr	r2, [r7, #20]
 8006488:	202c      	movs	r0, #44	; 0x2c
 800648a:	fb00 f202 	mul.w	r2, r0, r2
 800648e:	440a      	add	r2, r1
 8006490:	3240      	adds	r2, #64	; 0x40
 8006492:	8812      	ldrh	r2, [r2, #0]
 8006494:	fbb3 f3f2 	udiv	r3, r3, r2
 8006498:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	f000 80b5 	beq.w	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80064a6:	687a      	ldr	r2, [r7, #4]
 80064a8:	697b      	ldr	r3, [r7, #20]
 80064aa:	212c      	movs	r1, #44	; 0x2c
 80064ac:	fb01 f303 	mul.w	r3, r1, r3
 80064b0:	4413      	add	r3, r2
 80064b2:	3355      	adds	r3, #85	; 0x55
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	f083 0301 	eor.w	r3, r3, #1
 80064ba:	b2d8      	uxtb	r0, r3
 80064bc:	687a      	ldr	r2, [r7, #4]
 80064be:	697b      	ldr	r3, [r7, #20]
 80064c0:	212c      	movs	r1, #44	; 0x2c
 80064c2:	fb01 f303 	mul.w	r3, r1, r3
 80064c6:	4413      	add	r3, r2
 80064c8:	3355      	adds	r3, #85	; 0x55
 80064ca:	4602      	mov	r2, r0
 80064cc:	701a      	strb	r2, [r3, #0]
 80064ce:	e09f      	b.n	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80064d0:	687a      	ldr	r2, [r7, #4]
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	212c      	movs	r1, #44	; 0x2c
 80064d6:	fb01 f303 	mul.w	r3, r1, r3
 80064da:	4413      	add	r3, r2
 80064dc:	3361      	adds	r3, #97	; 0x61
 80064de:	781b      	ldrb	r3, [r3, #0]
 80064e0:	2b03      	cmp	r3, #3
 80064e2:	d109      	bne.n	80064f8 <HCD_HC_OUT_IRQHandler+0x6b4>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80064e4:	687a      	ldr	r2, [r7, #4]
 80064e6:	697b      	ldr	r3, [r7, #20]
 80064e8:	212c      	movs	r1, #44	; 0x2c
 80064ea:	fb01 f303 	mul.w	r3, r1, r3
 80064ee:	4413      	add	r3, r2
 80064f0:	3360      	adds	r3, #96	; 0x60
 80064f2:	2202      	movs	r2, #2
 80064f4:	701a      	strb	r2, [r3, #0]
 80064f6:	e08b      	b.n	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80064f8:	687a      	ldr	r2, [r7, #4]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	212c      	movs	r1, #44	; 0x2c
 80064fe:	fb01 f303 	mul.w	r3, r1, r3
 8006502:	4413      	add	r3, r2
 8006504:	3361      	adds	r3, #97	; 0x61
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	2b04      	cmp	r3, #4
 800650a:	d109      	bne.n	8006520 <HCD_HC_OUT_IRQHandler+0x6dc>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800650c:	687a      	ldr	r2, [r7, #4]
 800650e:	697b      	ldr	r3, [r7, #20]
 8006510:	212c      	movs	r1, #44	; 0x2c
 8006512:	fb01 f303 	mul.w	r3, r1, r3
 8006516:	4413      	add	r3, r2
 8006518:	3360      	adds	r3, #96	; 0x60
 800651a:	2202      	movs	r2, #2
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	e077      	b.n	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006520:	687a      	ldr	r2, [r7, #4]
 8006522:	697b      	ldr	r3, [r7, #20]
 8006524:	212c      	movs	r1, #44	; 0x2c
 8006526:	fb01 f303 	mul.w	r3, r1, r3
 800652a:	4413      	add	r3, r2
 800652c:	3361      	adds	r3, #97	; 0x61
 800652e:	781b      	ldrb	r3, [r3, #0]
 8006530:	2b05      	cmp	r3, #5
 8006532:	d109      	bne.n	8006548 <HCD_HC_OUT_IRQHandler+0x704>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	697b      	ldr	r3, [r7, #20]
 8006538:	212c      	movs	r1, #44	; 0x2c
 800653a:	fb01 f303 	mul.w	r3, r1, r3
 800653e:	4413      	add	r3, r2
 8006540:	3360      	adds	r3, #96	; 0x60
 8006542:	2205      	movs	r2, #5
 8006544:	701a      	strb	r2, [r3, #0]
 8006546:	e063      	b.n	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8006548:	687a      	ldr	r2, [r7, #4]
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	212c      	movs	r1, #44	; 0x2c
 800654e:	fb01 f303 	mul.w	r3, r1, r3
 8006552:	4413      	add	r3, r2
 8006554:	3361      	adds	r3, #97	; 0x61
 8006556:	781b      	ldrb	r3, [r3, #0]
 8006558:	2b06      	cmp	r3, #6
 800655a:	d009      	beq.n	8006570 <HCD_HC_OUT_IRQHandler+0x72c>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800655c:	687a      	ldr	r2, [r7, #4]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	212c      	movs	r1, #44	; 0x2c
 8006562:	fb01 f303 	mul.w	r3, r1, r3
 8006566:	4413      	add	r3, r2
 8006568:	3361      	adds	r3, #97	; 0x61
 800656a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800656c:	2b08      	cmp	r3, #8
 800656e:	d14f      	bne.n	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
      hhcd->hc[ch_num].ErrCnt++;
 8006570:	687a      	ldr	r2, [r7, #4]
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	212c      	movs	r1, #44	; 0x2c
 8006576:	fb01 f303 	mul.w	r3, r1, r3
 800657a:	4413      	add	r3, r2
 800657c:	335c      	adds	r3, #92	; 0x5c
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	1c5a      	adds	r2, r3, #1
 8006582:	6879      	ldr	r1, [r7, #4]
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	202c      	movs	r0, #44	; 0x2c
 8006588:	fb00 f303 	mul.w	r3, r0, r3
 800658c:	440b      	add	r3, r1
 800658e:	335c      	adds	r3, #92	; 0x5c
 8006590:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8006592:	687a      	ldr	r2, [r7, #4]
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	212c      	movs	r1, #44	; 0x2c
 8006598:	fb01 f303 	mul.w	r3, r1, r3
 800659c:	4413      	add	r3, r2
 800659e:	335c      	adds	r3, #92	; 0x5c
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	2b02      	cmp	r3, #2
 80065a4:	d912      	bls.n	80065cc <HCD_HC_OUT_IRQHandler+0x788>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	212c      	movs	r1, #44	; 0x2c
 80065ac:	fb01 f303 	mul.w	r3, r1, r3
 80065b0:	4413      	add	r3, r2
 80065b2:	335c      	adds	r3, #92	; 0x5c
 80065b4:	2200      	movs	r2, #0
 80065b6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80065b8:	687a      	ldr	r2, [r7, #4]
 80065ba:	697b      	ldr	r3, [r7, #20]
 80065bc:	212c      	movs	r1, #44	; 0x2c
 80065be:	fb01 f303 	mul.w	r3, r1, r3
 80065c2:	4413      	add	r3, r2
 80065c4:	3360      	adds	r3, #96	; 0x60
 80065c6:	2204      	movs	r2, #4
 80065c8:	701a      	strb	r2, [r3, #0]
 80065ca:	e021      	b.n	8006610 <HCD_HC_OUT_IRQHandler+0x7cc>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	212c      	movs	r1, #44	; 0x2c
 80065d2:	fb01 f303 	mul.w	r3, r1, r3
 80065d6:	4413      	add	r3, r2
 80065d8:	3360      	adds	r3, #96	; 0x60
 80065da:	2202      	movs	r2, #2
 80065dc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	015a      	lsls	r2, r3, #5
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	4413      	add	r3, r2
 80065e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80065f4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80065fc:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	015a      	lsls	r2, r3, #5
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	4413      	add	r3, r2
 8006606:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800660a:	461a      	mov	r2, r3
 800660c:	693b      	ldr	r3, [r7, #16]
 800660e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8006610:	697b      	ldr	r3, [r7, #20]
 8006612:	015a      	lsls	r2, r3, #5
 8006614:	69bb      	ldr	r3, [r7, #24]
 8006616:	4413      	add	r3, r2
 8006618:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800661c:	461a      	mov	r2, r3
 800661e:	2302      	movs	r3, #2
 8006620:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8006622:	697b      	ldr	r3, [r7, #20]
 8006624:	b2d9      	uxtb	r1, r3
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	202c      	movs	r0, #44	; 0x2c
 800662c:	fb00 f303 	mul.w	r3, r0, r3
 8006630:	4413      	add	r3, r2
 8006632:	3360      	adds	r3, #96	; 0x60
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	461a      	mov	r2, r3
 8006638:	6878      	ldr	r0, [r7, #4]
 800663a:	f7fe ffd3 	bl	80055e4 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800663e:	bf00      	nop
 8006640:	3720      	adds	r7, #32
 8006642:	46bd      	mov	sp, r7
 8006644:	bd80      	pop	{r7, pc}

08006646 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006646:	b580      	push	{r7, lr}
 8006648:	b08a      	sub	sp, #40	; 0x28
 800664a:	af00      	add	r7, sp, #0
 800664c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006656:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8006660:	69fb      	ldr	r3, [r7, #28]
 8006662:	f003 030f 	and.w	r3, r3, #15
 8006666:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8006668:	69fb      	ldr	r3, [r7, #28]
 800666a:	0c5b      	lsrs	r3, r3, #17
 800666c:	f003 030f 	and.w	r3, r3, #15
 8006670:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	091b      	lsrs	r3, r3, #4
 8006676:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800667a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	2b02      	cmp	r3, #2
 8006680:	d004      	beq.n	800668c <HCD_RXQLVL_IRQHandler+0x46>
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	2b05      	cmp	r3, #5
 8006686:	f000 80a9 	beq.w	80067dc <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800668a:	e0aa      	b.n	80067e2 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	2b00      	cmp	r3, #0
 8006690:	f000 80a6 	beq.w	80067e0 <HCD_RXQLVL_IRQHandler+0x19a>
 8006694:	687a      	ldr	r2, [r7, #4]
 8006696:	69bb      	ldr	r3, [r7, #24]
 8006698:	212c      	movs	r1, #44	; 0x2c
 800669a:	fb01 f303 	mul.w	r3, r1, r3
 800669e:	4413      	add	r3, r2
 80066a0:	3344      	adds	r3, #68	; 0x44
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 809b 	beq.w	80067e0 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	212c      	movs	r1, #44	; 0x2c
 80066b0:	fb01 f303 	mul.w	r3, r1, r3
 80066b4:	4413      	add	r3, r2
 80066b6:	3350      	adds	r3, #80	; 0x50
 80066b8:	681a      	ldr	r2, [r3, #0]
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	441a      	add	r2, r3
 80066be:	6879      	ldr	r1, [r7, #4]
 80066c0:	69bb      	ldr	r3, [r7, #24]
 80066c2:	202c      	movs	r0, #44	; 0x2c
 80066c4:	fb00 f303 	mul.w	r3, r0, r3
 80066c8:	440b      	add	r3, r1
 80066ca:	334c      	adds	r3, #76	; 0x4c
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d87a      	bhi.n	80067c8 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6818      	ldr	r0, [r3, #0]
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	69bb      	ldr	r3, [r7, #24]
 80066da:	212c      	movs	r1, #44	; 0x2c
 80066dc:	fb01 f303 	mul.w	r3, r1, r3
 80066e0:	4413      	add	r3, r2
 80066e2:	3344      	adds	r3, #68	; 0x44
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	693a      	ldr	r2, [r7, #16]
 80066e8:	b292      	uxth	r2, r2
 80066ea:	4619      	mov	r1, r3
 80066ec:	f004 f8e4 	bl	800a8b8 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	69bb      	ldr	r3, [r7, #24]
 80066f4:	212c      	movs	r1, #44	; 0x2c
 80066f6:	fb01 f303 	mul.w	r3, r1, r3
 80066fa:	4413      	add	r3, r2
 80066fc:	3344      	adds	r3, #68	; 0x44
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	441a      	add	r2, r3
 8006704:	6879      	ldr	r1, [r7, #4]
 8006706:	69bb      	ldr	r3, [r7, #24]
 8006708:	202c      	movs	r0, #44	; 0x2c
 800670a:	fb00 f303 	mul.w	r3, r0, r3
 800670e:	440b      	add	r3, r1
 8006710:	3344      	adds	r3, #68	; 0x44
 8006712:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	212c      	movs	r1, #44	; 0x2c
 800671a:	fb01 f303 	mul.w	r3, r1, r3
 800671e:	4413      	add	r3, r2
 8006720:	3350      	adds	r3, #80	; 0x50
 8006722:	681a      	ldr	r2, [r3, #0]
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	441a      	add	r2, r3
 8006728:	6879      	ldr	r1, [r7, #4]
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	202c      	movs	r0, #44	; 0x2c
 800672e:	fb00 f303 	mul.w	r3, r0, r3
 8006732:	440b      	add	r3, r1
 8006734:	3350      	adds	r3, #80	; 0x50
 8006736:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8006738:	69bb      	ldr	r3, [r7, #24]
 800673a:	015a      	lsls	r2, r3, #5
 800673c:	6a3b      	ldr	r3, [r7, #32]
 800673e:	4413      	add	r3, r2
 8006740:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006744:	691b      	ldr	r3, [r3, #16]
 8006746:	0cdb      	lsrs	r3, r3, #19
 8006748:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800674c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	212c      	movs	r1, #44	; 0x2c
 8006754:	fb01 f303 	mul.w	r3, r1, r3
 8006758:	4413      	add	r3, r2
 800675a:	3340      	adds	r3, #64	; 0x40
 800675c:	881b      	ldrh	r3, [r3, #0]
 800675e:	461a      	mov	r2, r3
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	4293      	cmp	r3, r2
 8006764:	d13c      	bne.n	80067e0 <HCD_RXQLVL_IRQHandler+0x19a>
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d039      	beq.n	80067e0 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	015a      	lsls	r2, r3, #5
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	4413      	add	r3, r2
 8006774:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006782:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800678a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800678c:	69bb      	ldr	r3, [r7, #24]
 800678e:	015a      	lsls	r2, r3, #5
 8006790:	6a3b      	ldr	r3, [r7, #32]
 8006792:	4413      	add	r3, r2
 8006794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006798:	461a      	mov	r2, r3
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	212c      	movs	r1, #44	; 0x2c
 80067a4:	fb01 f303 	mul.w	r3, r1, r3
 80067a8:	4413      	add	r3, r2
 80067aa:	3354      	adds	r3, #84	; 0x54
 80067ac:	781b      	ldrb	r3, [r3, #0]
 80067ae:	f083 0301 	eor.w	r3, r3, #1
 80067b2:	b2d8      	uxtb	r0, r3
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	69bb      	ldr	r3, [r7, #24]
 80067b8:	212c      	movs	r1, #44	; 0x2c
 80067ba:	fb01 f303 	mul.w	r3, r1, r3
 80067be:	4413      	add	r3, r2
 80067c0:	3354      	adds	r3, #84	; 0x54
 80067c2:	4602      	mov	r2, r0
 80067c4:	701a      	strb	r2, [r3, #0]
      break;
 80067c6:	e00b      	b.n	80067e0 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	212c      	movs	r1, #44	; 0x2c
 80067ce:	fb01 f303 	mul.w	r3, r1, r3
 80067d2:	4413      	add	r3, r2
 80067d4:	3360      	adds	r3, #96	; 0x60
 80067d6:	2204      	movs	r2, #4
 80067d8:	701a      	strb	r2, [r3, #0]
      break;
 80067da:	e001      	b.n	80067e0 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80067dc:	bf00      	nop
 80067de:	e000      	b.n	80067e2 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80067e0:	bf00      	nop
  }
}
 80067e2:	bf00      	nop
 80067e4:	3728      	adds	r7, #40	; 0x28
 80067e6:	46bd      	mov	sp, r7
 80067e8:	bd80      	pop	{r7, pc}

080067ea <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80067ea:	b580      	push	{r7, lr}
 80067ec:	b086      	sub	sp, #24
 80067ee:	af00      	add	r7, sp, #0
 80067f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80067fc:	693b      	ldr	r3, [r7, #16]
 80067fe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006816:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b02      	cmp	r3, #2
 8006820:	d10b      	bne.n	800683a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f003 0301 	and.w	r3, r3, #1
 8006828:	2b01      	cmp	r3, #1
 800682a:	d102      	bne.n	8006832 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7fe feb1 	bl	8005594 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	f043 0302 	orr.w	r3, r3, #2
 8006838:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	f003 0308 	and.w	r3, r3, #8
 8006840:	2b08      	cmp	r3, #8
 8006842:	d132      	bne.n	80068aa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f043 0308 	orr.w	r3, r3, #8
 800684a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	f003 0304 	and.w	r3, r3, #4
 8006852:	2b04      	cmp	r3, #4
 8006854:	d126      	bne.n	80068a4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	2b02      	cmp	r3, #2
 800685c:	d113      	bne.n	8006886 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006864:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006868:	d106      	bne.n	8006878 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	2102      	movs	r1, #2
 8006870:	4618      	mov	r0, r3
 8006872:	f004 f981 	bl	800ab78 <USB_InitFSLSPClkSel>
 8006876:	e011      	b.n	800689c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	2101      	movs	r1, #1
 800687e:	4618      	mov	r0, r3
 8006880:	f004 f97a 	bl	800ab78 <USB_InitFSLSPClkSel>
 8006884:	e00a      	b.n	800689c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	68db      	ldr	r3, [r3, #12]
 800688a:	2b01      	cmp	r3, #1
 800688c:	d106      	bne.n	800689c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 800688e:	693b      	ldr	r3, [r7, #16]
 8006890:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006894:	461a      	mov	r2, r3
 8006896:	f64e 2360 	movw	r3, #60000	; 0xea60
 800689a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7fe fe8d 	bl	80055bc <HAL_HCD_PortEnabled_Callback>
 80068a2:	e002      	b.n	80068aa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80068a4:	6878      	ldr	r0, [r7, #4]
 80068a6:	f7fe fe93 	bl	80055d0 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	f003 0320 	and.w	r3, r3, #32
 80068b0:	2b20      	cmp	r3, #32
 80068b2:	d103      	bne.n	80068bc <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	f043 0320 	orr.w	r3, r3, #32
 80068ba:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80068c2:	461a      	mov	r2, r3
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	6013      	str	r3, [r2, #0]
}
 80068c8:	bf00      	nop
 80068ca:	3718      	adds	r7, #24
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}

080068d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d101      	bne.n	80068e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80068de:	2301      	movs	r3, #1
 80068e0:	e12b      	b.n	8006b3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068e8:	b2db      	uxtb	r3, r3
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d106      	bne.n	80068fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f7fc fcd2 	bl	80032a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2224      	movs	r2, #36	; 0x24
 8006900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681a      	ldr	r2, [r3, #0]
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	f022 0201 	bic.w	r2, r2, #1
 8006912:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006922:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	681a      	ldr	r2, [r3, #0]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006932:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006934:	f001 f9fc 	bl	8007d30 <HAL_RCC_GetPCLK1Freq>
 8006938:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	685b      	ldr	r3, [r3, #4]
 800693e:	4a81      	ldr	r2, [pc, #516]	; (8006b44 <HAL_I2C_Init+0x274>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d807      	bhi.n	8006954 <HAL_I2C_Init+0x84>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	4a80      	ldr	r2, [pc, #512]	; (8006b48 <HAL_I2C_Init+0x278>)
 8006948:	4293      	cmp	r3, r2
 800694a:	bf94      	ite	ls
 800694c:	2301      	movls	r3, #1
 800694e:	2300      	movhi	r3, #0
 8006950:	b2db      	uxtb	r3, r3
 8006952:	e006      	b.n	8006962 <HAL_I2C_Init+0x92>
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	4a7d      	ldr	r2, [pc, #500]	; (8006b4c <HAL_I2C_Init+0x27c>)
 8006958:	4293      	cmp	r3, r2
 800695a:	bf94      	ite	ls
 800695c:	2301      	movls	r3, #1
 800695e:	2300      	movhi	r3, #0
 8006960:	b2db      	uxtb	r3, r3
 8006962:	2b00      	cmp	r3, #0
 8006964:	d001      	beq.n	800696a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e0e7      	b.n	8006b3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	4a78      	ldr	r2, [pc, #480]	; (8006b50 <HAL_I2C_Init+0x280>)
 800696e:	fba2 2303 	umull	r2, r3, r2, r3
 8006972:	0c9b      	lsrs	r3, r3, #18
 8006974:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	68ba      	ldr	r2, [r7, #8]
 8006986:	430a      	orrs	r2, r1
 8006988:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	6a1b      	ldr	r3, [r3, #32]
 8006990:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	685b      	ldr	r3, [r3, #4]
 8006998:	4a6a      	ldr	r2, [pc, #424]	; (8006b44 <HAL_I2C_Init+0x274>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d802      	bhi.n	80069a4 <HAL_I2C_Init+0xd4>
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	3301      	adds	r3, #1
 80069a2:	e009      	b.n	80069b8 <HAL_I2C_Init+0xe8>
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80069aa:	fb02 f303 	mul.w	r3, r2, r3
 80069ae:	4a69      	ldr	r2, [pc, #420]	; (8006b54 <HAL_I2C_Init+0x284>)
 80069b0:	fba2 2303 	umull	r2, r3, r2, r3
 80069b4:	099b      	lsrs	r3, r3, #6
 80069b6:	3301      	adds	r3, #1
 80069b8:	687a      	ldr	r2, [r7, #4]
 80069ba:	6812      	ldr	r2, [r2, #0]
 80069bc:	430b      	orrs	r3, r1
 80069be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	69db      	ldr	r3, [r3, #28]
 80069c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80069ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	685b      	ldr	r3, [r3, #4]
 80069d2:	495c      	ldr	r1, [pc, #368]	; (8006b44 <HAL_I2C_Init+0x274>)
 80069d4:	428b      	cmp	r3, r1
 80069d6:	d819      	bhi.n	8006a0c <HAL_I2C_Init+0x13c>
 80069d8:	68fb      	ldr	r3, [r7, #12]
 80069da:	1e59      	subs	r1, r3, #1
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	005b      	lsls	r3, r3, #1
 80069e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80069e6:	1c59      	adds	r1, r3, #1
 80069e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80069ec:	400b      	ands	r3, r1
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00a      	beq.n	8006a08 <HAL_I2C_Init+0x138>
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	1e59      	subs	r1, r3, #1
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	005b      	lsls	r3, r3, #1
 80069fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8006a00:	3301      	adds	r3, #1
 8006a02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a06:	e051      	b.n	8006aac <HAL_I2C_Init+0x1dc>
 8006a08:	2304      	movs	r3, #4
 8006a0a:	e04f      	b.n	8006aac <HAL_I2C_Init+0x1dc>
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	689b      	ldr	r3, [r3, #8]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d111      	bne.n	8006a38 <HAL_I2C_Init+0x168>
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	1e58      	subs	r0, r3, #1
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6859      	ldr	r1, [r3, #4]
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	005b      	lsls	r3, r3, #1
 8006a20:	440b      	add	r3, r1
 8006a22:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a26:	3301      	adds	r3, #1
 8006a28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	bf0c      	ite	eq
 8006a30:	2301      	moveq	r3, #1
 8006a32:	2300      	movne	r3, #0
 8006a34:	b2db      	uxtb	r3, r3
 8006a36:	e012      	b.n	8006a5e <HAL_I2C_Init+0x18e>
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	1e58      	subs	r0, r3, #1
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6859      	ldr	r1, [r3, #4]
 8006a40:	460b      	mov	r3, r1
 8006a42:	009b      	lsls	r3, r3, #2
 8006a44:	440b      	add	r3, r1
 8006a46:	0099      	lsls	r1, r3, #2
 8006a48:	440b      	add	r3, r1
 8006a4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a4e:	3301      	adds	r3, #1
 8006a50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	bf0c      	ite	eq
 8006a58:	2301      	moveq	r3, #1
 8006a5a:	2300      	movne	r3, #0
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d001      	beq.n	8006a66 <HAL_I2C_Init+0x196>
 8006a62:	2301      	movs	r3, #1
 8006a64:	e022      	b.n	8006aac <HAL_I2C_Init+0x1dc>
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d10e      	bne.n	8006a8c <HAL_I2C_Init+0x1bc>
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	1e58      	subs	r0, r3, #1
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6859      	ldr	r1, [r3, #4]
 8006a76:	460b      	mov	r3, r1
 8006a78:	005b      	lsls	r3, r3, #1
 8006a7a:	440b      	add	r3, r1
 8006a7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a80:	3301      	adds	r3, #1
 8006a82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a8a:	e00f      	b.n	8006aac <HAL_I2C_Init+0x1dc>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	1e58      	subs	r0, r3, #1
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6859      	ldr	r1, [r3, #4]
 8006a94:	460b      	mov	r3, r1
 8006a96:	009b      	lsls	r3, r3, #2
 8006a98:	440b      	add	r3, r1
 8006a9a:	0099      	lsls	r1, r3, #2
 8006a9c:	440b      	add	r3, r1
 8006a9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006aa8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006aac:	6879      	ldr	r1, [r7, #4]
 8006aae:	6809      	ldr	r1, [r1, #0]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	69da      	ldr	r2, [r3, #28]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6a1b      	ldr	r3, [r3, #32]
 8006ac6:	431a      	orrs	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	430a      	orrs	r2, r1
 8006ace:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	689b      	ldr	r3, [r3, #8]
 8006ad6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006ada:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006ade:	687a      	ldr	r2, [r7, #4]
 8006ae0:	6911      	ldr	r1, [r2, #16]
 8006ae2:	687a      	ldr	r2, [r7, #4]
 8006ae4:	68d2      	ldr	r2, [r2, #12]
 8006ae6:	4311      	orrs	r1, r2
 8006ae8:	687a      	ldr	r2, [r7, #4]
 8006aea:	6812      	ldr	r2, [r2, #0]
 8006aec:	430b      	orrs	r3, r1
 8006aee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	68db      	ldr	r3, [r3, #12]
 8006af6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	695a      	ldr	r2, [r3, #20]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	699b      	ldr	r3, [r3, #24]
 8006b02:	431a      	orrs	r2, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	430a      	orrs	r2, r1
 8006b0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f042 0201 	orr.w	r2, r2, #1
 8006b1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2220      	movs	r2, #32
 8006b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3710      	adds	r7, #16
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
 8006b42:	bf00      	nop
 8006b44:	000186a0 	.word	0x000186a0
 8006b48:	001e847f 	.word	0x001e847f
 8006b4c:	003d08ff 	.word	0x003d08ff
 8006b50:	431bde83 	.word	0x431bde83
 8006b54:	10624dd3 	.word	0x10624dd3

08006b58 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b088      	sub	sp, #32
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d101      	bne.n	8006b6a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8006b66:	2301      	movs	r3, #1
 8006b68:	e128      	b.n	8006dbc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b70:	b2db      	uxtb	r3, r3
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d109      	bne.n	8006b8a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4a90      	ldr	r2, [pc, #576]	; (8006dc4 <HAL_I2S_Init+0x26c>)
 8006b82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006b84:	6878      	ldr	r0, [r7, #4]
 8006b86:	f7fc fbd3 	bl	8003330 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2202      	movs	r2, #2
 8006b8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	69db      	ldr	r3, [r3, #28]
 8006b98:	687a      	ldr	r2, [r7, #4]
 8006b9a:	6812      	ldr	r2, [r2, #0]
 8006b9c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006ba0:	f023 030f 	bic.w	r3, r3, #15
 8006ba4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	2202      	movs	r2, #2
 8006bac:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	2b02      	cmp	r3, #2
 8006bb4:	d060      	beq.n	8006c78 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	68db      	ldr	r3, [r3, #12]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d102      	bne.n	8006bc4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006bbe:	2310      	movs	r3, #16
 8006bc0:	617b      	str	r3, [r7, #20]
 8006bc2:	e001      	b.n	8006bc8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8006bc4:	2320      	movs	r3, #32
 8006bc6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	2b20      	cmp	r3, #32
 8006bce:	d802      	bhi.n	8006bd6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	005b      	lsls	r3, r3, #1
 8006bd4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8006bd6:	2001      	movs	r0, #1
 8006bd8:	f001 f9e6 	bl	8007fa8 <HAL_RCCEx_GetPeriphCLKFreq>
 8006bdc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	691b      	ldr	r3, [r3, #16]
 8006be2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006be6:	d125      	bne.n	8006c34 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	68db      	ldr	r3, [r3, #12]
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d010      	beq.n	8006c12 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	009b      	lsls	r3, r3, #2
 8006bf4:	68fa      	ldr	r2, [r7, #12]
 8006bf6:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bfa:	4613      	mov	r3, r2
 8006bfc:	009b      	lsls	r3, r3, #2
 8006bfe:	4413      	add	r3, r2
 8006c00:	005b      	lsls	r3, r3, #1
 8006c02:	461a      	mov	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c0c:	3305      	adds	r3, #5
 8006c0e:	613b      	str	r3, [r7, #16]
 8006c10:	e01f      	b.n	8006c52 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	00db      	lsls	r3, r3, #3
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	009b      	lsls	r3, r3, #2
 8006c20:	4413      	add	r3, r2
 8006c22:	005b      	lsls	r3, r3, #1
 8006c24:	461a      	mov	r2, r3
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	695b      	ldr	r3, [r3, #20]
 8006c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c2e:	3305      	adds	r3, #5
 8006c30:	613b      	str	r3, [r7, #16]
 8006c32:	e00e      	b.n	8006c52 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	697b      	ldr	r3, [r7, #20]
 8006c38:	fbb2 f2f3 	udiv	r2, r2, r3
 8006c3c:	4613      	mov	r3, r2
 8006c3e:	009b      	lsls	r3, r3, #2
 8006c40:	4413      	add	r3, r2
 8006c42:	005b      	lsls	r3, r3, #1
 8006c44:	461a      	mov	r2, r3
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	695b      	ldr	r3, [r3, #20]
 8006c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c4e:	3305      	adds	r3, #5
 8006c50:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	4a5c      	ldr	r2, [pc, #368]	; (8006dc8 <HAL_I2S_Init+0x270>)
 8006c56:	fba2 2303 	umull	r2, r3, r2, r3
 8006c5a:	08db      	lsrs	r3, r3, #3
 8006c5c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006c5e:	693b      	ldr	r3, [r7, #16]
 8006c60:	f003 0301 	and.w	r3, r3, #1
 8006c64:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	69bb      	ldr	r3, [r7, #24]
 8006c6a:	1ad3      	subs	r3, r2, r3
 8006c6c:	085b      	lsrs	r3, r3, #1
 8006c6e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006c70:	69bb      	ldr	r3, [r7, #24]
 8006c72:	021b      	lsls	r3, r3, #8
 8006c74:	61bb      	str	r3, [r7, #24]
 8006c76:	e003      	b.n	8006c80 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006c78:	2302      	movs	r3, #2
 8006c7a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d902      	bls.n	8006c8c <HAL_I2S_Init+0x134>
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	2bff      	cmp	r3, #255	; 0xff
 8006c8a:	d907      	bls.n	8006c9c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006c90:	f043 0210 	orr.w	r2, r3, #16
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	e08f      	b.n	8006dbc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	691a      	ldr	r2, [r3, #16]
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	ea42 0103 	orr.w	r1, r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	69fa      	ldr	r2, [r7, #28]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	69db      	ldr	r3, [r3, #28]
 8006cb6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006cba:	f023 030f 	bic.w	r3, r3, #15
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	6851      	ldr	r1, [r2, #4]
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	6892      	ldr	r2, [r2, #8]
 8006cc6:	4311      	orrs	r1, r2
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	68d2      	ldr	r2, [r2, #12]
 8006ccc:	4311      	orrs	r1, r2
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	6992      	ldr	r2, [r2, #24]
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	431a      	orrs	r2, r3
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006cde:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	6a1b      	ldr	r3, [r3, #32]
 8006ce4:	2b01      	cmp	r3, #1
 8006ce6:	d161      	bne.n	8006dac <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	4a38      	ldr	r2, [pc, #224]	; (8006dcc <HAL_I2S_Init+0x274>)
 8006cec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	4a37      	ldr	r2, [pc, #220]	; (8006dd0 <HAL_I2S_Init+0x278>)
 8006cf4:	4293      	cmp	r3, r2
 8006cf6:	d101      	bne.n	8006cfc <HAL_I2S_Init+0x1a4>
 8006cf8:	4b36      	ldr	r3, [pc, #216]	; (8006dd4 <HAL_I2S_Init+0x27c>)
 8006cfa:	e001      	b.n	8006d00 <HAL_I2S_Init+0x1a8>
 8006cfc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d00:	69db      	ldr	r3, [r3, #28]
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	6812      	ldr	r2, [r2, #0]
 8006d06:	4932      	ldr	r1, [pc, #200]	; (8006dd0 <HAL_I2S_Init+0x278>)
 8006d08:	428a      	cmp	r2, r1
 8006d0a:	d101      	bne.n	8006d10 <HAL_I2S_Init+0x1b8>
 8006d0c:	4a31      	ldr	r2, [pc, #196]	; (8006dd4 <HAL_I2S_Init+0x27c>)
 8006d0e:	e001      	b.n	8006d14 <HAL_I2S_Init+0x1bc>
 8006d10:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8006d14:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8006d18:	f023 030f 	bic.w	r3, r3, #15
 8006d1c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a2b      	ldr	r2, [pc, #172]	; (8006dd0 <HAL_I2S_Init+0x278>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d101      	bne.n	8006d2c <HAL_I2S_Init+0x1d4>
 8006d28:	4b2a      	ldr	r3, [pc, #168]	; (8006dd4 <HAL_I2S_Init+0x27c>)
 8006d2a:	e001      	b.n	8006d30 <HAL_I2S_Init+0x1d8>
 8006d2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d30:	2202      	movs	r2, #2
 8006d32:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a25      	ldr	r2, [pc, #148]	; (8006dd0 <HAL_I2S_Init+0x278>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d101      	bne.n	8006d42 <HAL_I2S_Init+0x1ea>
 8006d3e:	4b25      	ldr	r3, [pc, #148]	; (8006dd4 <HAL_I2S_Init+0x27c>)
 8006d40:	e001      	b.n	8006d46 <HAL_I2S_Init+0x1ee>
 8006d42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006d46:	69db      	ldr	r3, [r3, #28]
 8006d48:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	685b      	ldr	r3, [r3, #4]
 8006d4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006d52:	d003      	beq.n	8006d5c <HAL_I2S_Init+0x204>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d103      	bne.n	8006d64 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8006d5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006d60:	613b      	str	r3, [r7, #16]
 8006d62:	e001      	b.n	8006d68 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8006d64:	2300      	movs	r3, #0
 8006d66:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	689b      	ldr	r3, [r3, #8]
 8006d70:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006d72:	4313      	orrs	r3, r2
 8006d74:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	68db      	ldr	r3, [r3, #12]
 8006d7a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006d7c:	4313      	orrs	r3, r2
 8006d7e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	699b      	ldr	r3, [r3, #24]
 8006d84:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8006d86:	4313      	orrs	r3, r2
 8006d88:	b29a      	uxth	r2, r3
 8006d8a:	897b      	ldrh	r3, [r7, #10]
 8006d8c:	4313      	orrs	r3, r2
 8006d8e:	b29b      	uxth	r3, r3
 8006d90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006d94:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a0d      	ldr	r2, [pc, #52]	; (8006dd0 <HAL_I2S_Init+0x278>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d101      	bne.n	8006da4 <HAL_I2S_Init+0x24c>
 8006da0:	4b0c      	ldr	r3, [pc, #48]	; (8006dd4 <HAL_I2S_Init+0x27c>)
 8006da2:	e001      	b.n	8006da8 <HAL_I2S_Init+0x250>
 8006da4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8006da8:	897a      	ldrh	r2, [r7, #10]
 8006daa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2201      	movs	r2, #1
 8006db6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8006dba:	2300      	movs	r3, #0
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3720      	adds	r7, #32
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	bd80      	pop	{r7, pc}
 8006dc4:	08006ecf 	.word	0x08006ecf
 8006dc8:	cccccccd 	.word	0xcccccccd
 8006dcc:	08006fe5 	.word	0x08006fe5
 8006dd0:	40003800 	.word	0x40003800
 8006dd4:	40003400 	.word	0x40003400

08006dd8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dfe:	4770      	bx	lr

08006e00 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006e08:	bf00      	nop
 8006e0a:	370c      	adds	r7, #12
 8006e0c:	46bd      	mov	sp, r7
 8006e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e12:	4770      	bx	lr

08006e14 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b082      	sub	sp, #8
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e20:	881a      	ldrh	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e2c:	1c9a      	adds	r2, r3, #2
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	3b01      	subs	r3, #1
 8006e3a:	b29a      	uxth	r2, r3
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d10e      	bne.n	8006e68 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	685a      	ldr	r2, [r3, #4]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006e58:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8006e62:	6878      	ldr	r0, [r7, #4]
 8006e64:	f7ff ffb8 	bl	8006dd8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006e68:	bf00      	nop
 8006e6a:	3708      	adds	r7, #8
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	b082      	sub	sp, #8
 8006e74:	af00      	add	r7, sp, #0
 8006e76:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68da      	ldr	r2, [r3, #12]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e82:	b292      	uxth	r2, r2
 8006e84:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e8a:	1c9a      	adds	r2, r3, #2
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006e94:	b29b      	uxth	r3, r3
 8006e96:	3b01      	subs	r3, #1
 8006e98:	b29a      	uxth	r2, r3
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d10e      	bne.n	8006ec6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006eb6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2201      	movs	r2, #1
 8006ebc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f7ff ff93 	bl	8006dec <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8006ec6:	bf00      	nop
 8006ec8:	3708      	adds	r7, #8
 8006eca:	46bd      	mov	sp, r7
 8006ecc:	bd80      	pop	{r7, pc}

08006ece <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006ece:	b580      	push	{r7, lr}
 8006ed0:	b086      	sub	sp, #24
 8006ed2:	af00      	add	r7, sp, #0
 8006ed4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	689b      	ldr	r3, [r3, #8]
 8006edc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	2b04      	cmp	r3, #4
 8006ee8:	d13a      	bne.n	8006f60 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d109      	bne.n	8006f08 <I2S_IRQHandler+0x3a>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006efe:	2b40      	cmp	r3, #64	; 0x40
 8006f00:	d102      	bne.n	8006f08 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8006f02:	6878      	ldr	r0, [r7, #4]
 8006f04:	f7ff ffb4 	bl	8006e70 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006f08:	697b      	ldr	r3, [r7, #20]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0e:	2b40      	cmp	r3, #64	; 0x40
 8006f10:	d126      	bne.n	8006f60 <I2S_IRQHandler+0x92>
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	f003 0320 	and.w	r3, r3, #32
 8006f1c:	2b20      	cmp	r3, #32
 8006f1e:	d11f      	bne.n	8006f60 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8006f2e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006f30:	2300      	movs	r3, #0
 8006f32:	613b      	str	r3, [r7, #16]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	613b      	str	r3, [r7, #16]
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	613b      	str	r3, [r7, #16]
 8006f44:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f52:	f043 0202 	orr.w	r2, r3, #2
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7ff ff50 	bl	8006e00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	2b03      	cmp	r3, #3
 8006f6a:	d136      	bne.n	8006fda <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f003 0302 	and.w	r3, r3, #2
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d109      	bne.n	8006f8a <I2S_IRQHandler+0xbc>
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f80:	2b80      	cmp	r3, #128	; 0x80
 8006f82:	d102      	bne.n	8006f8a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f7ff ff45 	bl	8006e14 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006f8a:	697b      	ldr	r3, [r7, #20]
 8006f8c:	f003 0308 	and.w	r3, r3, #8
 8006f90:	2b08      	cmp	r3, #8
 8006f92:	d122      	bne.n	8006fda <I2S_IRQHandler+0x10c>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	685b      	ldr	r3, [r3, #4]
 8006f9a:	f003 0320 	and.w	r3, r3, #32
 8006f9e:	2b20      	cmp	r3, #32
 8006fa0:	d11b      	bne.n	8006fda <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	685a      	ldr	r2, [r3, #4]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006fb0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	60fb      	str	r3, [r7, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	60fb      	str	r3, [r7, #12]
 8006fbe:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fcc:	f043 0204 	orr.w	r2, r3, #4
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f7ff ff13 	bl	8006e00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006fda:	bf00      	nop
 8006fdc:	3718      	adds	r7, #24
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bd80      	pop	{r7, pc}
	...

08006fe4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b088      	sub	sp, #32
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4aa2      	ldr	r2, [pc, #648]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d101      	bne.n	8007002 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006ffe:	4ba2      	ldr	r3, [pc, #648]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007000:	e001      	b.n	8007006 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8007002:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007006:	689b      	ldr	r3, [r3, #8]
 8007008:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	685b      	ldr	r3, [r3, #4]
 8007010:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a9b      	ldr	r2, [pc, #620]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d101      	bne.n	8007020 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800701c:	4b9a      	ldr	r3, [pc, #616]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800701e:	e001      	b.n	8007024 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8007020:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007030:	d004      	beq.n	800703c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	f040 8099 	bne.w	800716e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800703c:	69fb      	ldr	r3, [r7, #28]
 800703e:	f003 0302 	and.w	r3, r3, #2
 8007042:	2b02      	cmp	r3, #2
 8007044:	d107      	bne.n	8007056 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800704c:	2b00      	cmp	r3, #0
 800704e:	d002      	beq.n	8007056 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8007050:	6878      	ldr	r0, [r7, #4]
 8007052:	f000 f925 	bl	80072a0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8007056:	69bb      	ldr	r3, [r7, #24]
 8007058:	f003 0301 	and.w	r3, r3, #1
 800705c:	2b01      	cmp	r3, #1
 800705e:	d107      	bne.n	8007070 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8007060:	693b      	ldr	r3, [r7, #16]
 8007062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007066:	2b00      	cmp	r3, #0
 8007068:	d002      	beq.n	8007070 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800706a:	6878      	ldr	r0, [r7, #4]
 800706c:	f000 f9c8 	bl	8007400 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8007070:	69bb      	ldr	r3, [r7, #24]
 8007072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007076:	2b40      	cmp	r3, #64	; 0x40
 8007078:	d13a      	bne.n	80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800707a:	693b      	ldr	r3, [r7, #16]
 800707c:	f003 0320 	and.w	r3, r3, #32
 8007080:	2b00      	cmp	r3, #0
 8007082:	d035      	beq.n	80070f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	4a7e      	ldr	r2, [pc, #504]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800708a:	4293      	cmp	r3, r2
 800708c:	d101      	bne.n	8007092 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800708e:	4b7e      	ldr	r3, [pc, #504]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007090:	e001      	b.n	8007096 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8007092:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007096:	685a      	ldr	r2, [r3, #4]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4979      	ldr	r1, [pc, #484]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800709e:	428b      	cmp	r3, r1
 80070a0:	d101      	bne.n	80070a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80070a2:	4b79      	ldr	r3, [pc, #484]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80070a4:	e001      	b.n	80070aa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80070a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80070aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80070ae:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80070be:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80070c0:	2300      	movs	r3, #0
 80070c2:	60fb      	str	r3, [r7, #12]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	689b      	ldr	r3, [r3, #8]
 80070d2:	60fb      	str	r3, [r7, #12]
 80070d4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	2201      	movs	r2, #1
 80070da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80070e2:	f043 0202 	orr.w	r2, r3, #2
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80070ea:	6878      	ldr	r0, [r7, #4]
 80070ec:	f7ff fe88 	bl	8006e00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80070f0:	69fb      	ldr	r3, [r7, #28]
 80070f2:	f003 0308 	and.w	r3, r3, #8
 80070f6:	2b08      	cmp	r3, #8
 80070f8:	f040 80be 	bne.w	8007278 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	f003 0320 	and.w	r3, r3, #32
 8007102:	2b00      	cmp	r3, #0
 8007104:	f000 80b8 	beq.w	8007278 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	685a      	ldr	r2, [r3, #4]
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007116:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a59      	ldr	r2, [pc, #356]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d101      	bne.n	8007126 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8007122:	4b59      	ldr	r3, [pc, #356]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007124:	e001      	b.n	800712a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8007126:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800712a:	685a      	ldr	r2, [r3, #4]
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4954      	ldr	r1, [pc, #336]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007132:	428b      	cmp	r3, r1
 8007134:	d101      	bne.n	800713a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8007136:	4b54      	ldr	r3, [pc, #336]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007138:	e001      	b.n	800713e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800713a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800713e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8007142:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8007144:	2300      	movs	r3, #0
 8007146:	60bb      	str	r3, [r7, #8]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	689b      	ldr	r3, [r3, #8]
 800714e:	60bb      	str	r3, [r7, #8]
 8007150:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2201      	movs	r2, #1
 8007156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800715e:	f043 0204 	orr.w	r2, r3, #4
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7ff fe4a 	bl	8006e00 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800716c:	e084      	b.n	8007278 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	f003 0302 	and.w	r3, r3, #2
 8007174:	2b02      	cmp	r3, #2
 8007176:	d107      	bne.n	8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8007178:	693b      	ldr	r3, [r7, #16]
 800717a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800717e:	2b00      	cmp	r3, #0
 8007180:	d002      	beq.n	8007188 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f8be 	bl	8007304 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8007188:	69fb      	ldr	r3, [r7, #28]
 800718a:	f003 0301 	and.w	r3, r3, #1
 800718e:	2b01      	cmp	r3, #1
 8007190:	d107      	bne.n	80071a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8007192:	697b      	ldr	r3, [r7, #20]
 8007194:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007198:	2b00      	cmp	r3, #0
 800719a:	d002      	beq.n	80071a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f8fd 	bl	800739c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071a8:	2b40      	cmp	r3, #64	; 0x40
 80071aa:	d12f      	bne.n	800720c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	f003 0320 	and.w	r3, r3, #32
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d02a      	beq.n	800720c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	685a      	ldr	r2, [r3, #4]
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80071c4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	4a2e      	ldr	r2, [pc, #184]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80071cc:	4293      	cmp	r3, r2
 80071ce:	d101      	bne.n	80071d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80071d0:	4b2d      	ldr	r3, [pc, #180]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80071d2:	e001      	b.n	80071d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80071d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071d8:	685a      	ldr	r2, [r3, #4]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4929      	ldr	r1, [pc, #164]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80071e0:	428b      	cmp	r3, r1
 80071e2:	d101      	bne.n	80071e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80071e4:	4b28      	ldr	r3, [pc, #160]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80071e6:	e001      	b.n	80071ec <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80071e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80071ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80071f0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071fe:	f043 0202 	orr.w	r2, r3, #2
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007206:	6878      	ldr	r0, [r7, #4]
 8007208:	f7ff fdfa 	bl	8006e00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	f003 0308 	and.w	r3, r3, #8
 8007212:	2b08      	cmp	r3, #8
 8007214:	d131      	bne.n	800727a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8007216:	693b      	ldr	r3, [r7, #16]
 8007218:	f003 0320 	and.w	r3, r3, #32
 800721c:	2b00      	cmp	r3, #0
 800721e:	d02c      	beq.n	800727a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a17      	ldr	r2, [pc, #92]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d101      	bne.n	800722e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800722a:	4b17      	ldr	r3, [pc, #92]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800722c:	e001      	b.n	8007232 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800722e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007232:	685a      	ldr	r2, [r3, #4]
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4912      	ldr	r1, [pc, #72]	; (8007284 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800723a:	428b      	cmp	r3, r1
 800723c:	d101      	bne.n	8007242 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800723e:	4b12      	ldr	r3, [pc, #72]	; (8007288 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8007240:	e001      	b.n	8007246 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 8007242:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007246:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800724a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800725a:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007268:	f043 0204 	orr.w	r2, r3, #4
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8007270:	6878      	ldr	r0, [r7, #4]
 8007272:	f7ff fdc5 	bl	8006e00 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007276:	e000      	b.n	800727a <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8007278:	bf00      	nop
}
 800727a:	bf00      	nop
 800727c:	3720      	adds	r7, #32
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	40003800 	.word	0x40003800
 8007288:	40003400 	.word	0x40003400

0800728c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729e:	4770      	bx	lr

080072a0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	b082      	sub	sp, #8
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ac:	1c99      	adds	r1, r3, #2
 80072ae:	687a      	ldr	r2, [r7, #4]
 80072b0:	6251      	str	r1, [r2, #36]	; 0x24
 80072b2:	881a      	ldrh	r2, [r3, #0]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072be:	b29b      	uxth	r3, r3
 80072c0:	3b01      	subs	r3, #1
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d113      	bne.n	80072fa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	685a      	ldr	r2, [r3, #4]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80072e0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d106      	bne.n	80072fa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f7ff ffc9 	bl	800728c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80072fa:	bf00      	nop
 80072fc:	3708      	adds	r7, #8
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}
	...

08007304 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007310:	1c99      	adds	r1, r3, #2
 8007312:	687a      	ldr	r2, [r7, #4]
 8007314:	6251      	str	r1, [r2, #36]	; 0x24
 8007316:	8819      	ldrh	r1, [r3, #0]
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a1d      	ldr	r2, [pc, #116]	; (8007394 <I2SEx_TxISR_I2SExt+0x90>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d101      	bne.n	8007326 <I2SEx_TxISR_I2SExt+0x22>
 8007322:	4b1d      	ldr	r3, [pc, #116]	; (8007398 <I2SEx_TxISR_I2SExt+0x94>)
 8007324:	e001      	b.n	800732a <I2SEx_TxISR_I2SExt+0x26>
 8007326:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800732a:	460a      	mov	r2, r1
 800732c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007332:	b29b      	uxth	r3, r3
 8007334:	3b01      	subs	r3, #1
 8007336:	b29a      	uxth	r2, r3
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007340:	b29b      	uxth	r3, r3
 8007342:	2b00      	cmp	r3, #0
 8007344:	d121      	bne.n	800738a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	4a12      	ldr	r2, [pc, #72]	; (8007394 <I2SEx_TxISR_I2SExt+0x90>)
 800734c:	4293      	cmp	r3, r2
 800734e:	d101      	bne.n	8007354 <I2SEx_TxISR_I2SExt+0x50>
 8007350:	4b11      	ldr	r3, [pc, #68]	; (8007398 <I2SEx_TxISR_I2SExt+0x94>)
 8007352:	e001      	b.n	8007358 <I2SEx_TxISR_I2SExt+0x54>
 8007354:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007358:	685a      	ldr	r2, [r3, #4]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	490d      	ldr	r1, [pc, #52]	; (8007394 <I2SEx_TxISR_I2SExt+0x90>)
 8007360:	428b      	cmp	r3, r1
 8007362:	d101      	bne.n	8007368 <I2SEx_TxISR_I2SExt+0x64>
 8007364:	4b0c      	ldr	r3, [pc, #48]	; (8007398 <I2SEx_TxISR_I2SExt+0x94>)
 8007366:	e001      	b.n	800736c <I2SEx_TxISR_I2SExt+0x68>
 8007368:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800736c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8007370:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8007376:	b29b      	uxth	r3, r3
 8007378:	2b00      	cmp	r3, #0
 800737a:	d106      	bne.n	800738a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007384:	6878      	ldr	r0, [r7, #4]
 8007386:	f7ff ff81 	bl	800728c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800738a:	bf00      	nop
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}
 8007392:	bf00      	nop
 8007394:	40003800 	.word	0x40003800
 8007398:	40003400 	.word	0x40003400

0800739c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	68d8      	ldr	r0, [r3, #12]
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ae:	1c99      	adds	r1, r3, #2
 80073b0:	687a      	ldr	r2, [r7, #4]
 80073b2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80073b4:	b282      	uxth	r2, r0
 80073b6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80073bc:	b29b      	uxth	r3, r3
 80073be:	3b01      	subs	r3, #1
 80073c0:	b29a      	uxth	r2, r3
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80073ca:	b29b      	uxth	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d113      	bne.n	80073f8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80073de:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073e4:	b29b      	uxth	r3, r3
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d106      	bne.n	80073f8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2201      	movs	r2, #1
 80073ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f7ff ff4a 	bl	800728c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80073f8:	bf00      	nop
 80073fa:	3708      	adds	r7, #8
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8007400:	b580      	push	{r7, lr}
 8007402:	b082      	sub	sp, #8
 8007404:	af00      	add	r7, sp, #0
 8007406:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a20      	ldr	r2, [pc, #128]	; (8007490 <I2SEx_RxISR_I2SExt+0x90>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d101      	bne.n	8007416 <I2SEx_RxISR_I2SExt+0x16>
 8007412:	4b20      	ldr	r3, [pc, #128]	; (8007494 <I2SEx_RxISR_I2SExt+0x94>)
 8007414:	e001      	b.n	800741a <I2SEx_RxISR_I2SExt+0x1a>
 8007416:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800741a:	68d8      	ldr	r0, [r3, #12]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007420:	1c99      	adds	r1, r3, #2
 8007422:	687a      	ldr	r2, [r7, #4]
 8007424:	62d1      	str	r1, [r2, #44]	; 0x2c
 8007426:	b282      	uxth	r2, r0
 8007428:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800742e:	b29b      	uxth	r3, r3
 8007430:	3b01      	subs	r3, #1
 8007432:	b29a      	uxth	r2, r3
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800743c:	b29b      	uxth	r3, r3
 800743e:	2b00      	cmp	r3, #0
 8007440:	d121      	bne.n	8007486 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a12      	ldr	r2, [pc, #72]	; (8007490 <I2SEx_RxISR_I2SExt+0x90>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d101      	bne.n	8007450 <I2SEx_RxISR_I2SExt+0x50>
 800744c:	4b11      	ldr	r3, [pc, #68]	; (8007494 <I2SEx_RxISR_I2SExt+0x94>)
 800744e:	e001      	b.n	8007454 <I2SEx_RxISR_I2SExt+0x54>
 8007450:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	490d      	ldr	r1, [pc, #52]	; (8007490 <I2SEx_RxISR_I2SExt+0x90>)
 800745c:	428b      	cmp	r3, r1
 800745e:	d101      	bne.n	8007464 <I2SEx_RxISR_I2SExt+0x64>
 8007460:	4b0c      	ldr	r3, [pc, #48]	; (8007494 <I2SEx_RxISR_I2SExt+0x94>)
 8007462:	e001      	b.n	8007468 <I2SEx_RxISR_I2SExt+0x68>
 8007464:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007468:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800746c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007472:	b29b      	uxth	r3, r3
 8007474:	2b00      	cmp	r3, #0
 8007476:	d106      	bne.n	8007486 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2201      	movs	r2, #1
 800747c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	f7ff ff03 	bl	800728c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8007486:	bf00      	nop
 8007488:	3708      	adds	r7, #8
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	40003800 	.word	0x40003800
 8007494:	40003400 	.word	0x40003400

08007498 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b086      	sub	sp, #24
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e264      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f003 0301 	and.w	r3, r3, #1
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d075      	beq.n	80075a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074b6:	4ba3      	ldr	r3, [pc, #652]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	f003 030c 	and.w	r3, r3, #12
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d00c      	beq.n	80074dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074c2:	4ba0      	ldr	r3, [pc, #640]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80074c4:	689b      	ldr	r3, [r3, #8]
 80074c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80074ca:	2b08      	cmp	r3, #8
 80074cc:	d112      	bne.n	80074f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80074ce:	4b9d      	ldr	r3, [pc, #628]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80074d0:	685b      	ldr	r3, [r3, #4]
 80074d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80074d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80074da:	d10b      	bne.n	80074f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074dc:	4b99      	ldr	r3, [pc, #612]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d05b      	beq.n	80075a0 <HAL_RCC_OscConfig+0x108>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d157      	bne.n	80075a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80074f0:	2301      	movs	r3, #1
 80074f2:	e23f      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	685b      	ldr	r3, [r3, #4]
 80074f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074fc:	d106      	bne.n	800750c <HAL_RCC_OscConfig+0x74>
 80074fe:	4b91      	ldr	r3, [pc, #580]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a90      	ldr	r2, [pc, #576]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007508:	6013      	str	r3, [r2, #0]
 800750a:	e01d      	b.n	8007548 <HAL_RCC_OscConfig+0xb0>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007514:	d10c      	bne.n	8007530 <HAL_RCC_OscConfig+0x98>
 8007516:	4b8b      	ldr	r3, [pc, #556]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a8a      	ldr	r2, [pc, #552]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 800751c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	4b88      	ldr	r3, [pc, #544]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a87      	ldr	r2, [pc, #540]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	e00b      	b.n	8007548 <HAL_RCC_OscConfig+0xb0>
 8007530:	4b84      	ldr	r3, [pc, #528]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a83      	ldr	r2, [pc, #524]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007536:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800753a:	6013      	str	r3, [r2, #0]
 800753c:	4b81      	ldr	r3, [pc, #516]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	4a80      	ldr	r2, [pc, #512]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007542:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007546:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	685b      	ldr	r3, [r3, #4]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d013      	beq.n	8007578 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007550:	f7fc fb92 	bl	8003c78 <HAL_GetTick>
 8007554:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007556:	e008      	b.n	800756a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007558:	f7fc fb8e 	bl	8003c78 <HAL_GetTick>
 800755c:	4602      	mov	r2, r0
 800755e:	693b      	ldr	r3, [r7, #16]
 8007560:	1ad3      	subs	r3, r2, r3
 8007562:	2b64      	cmp	r3, #100	; 0x64
 8007564:	d901      	bls.n	800756a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007566:	2303      	movs	r3, #3
 8007568:	e204      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800756a:	4b76      	ldr	r3, [pc, #472]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007572:	2b00      	cmp	r3, #0
 8007574:	d0f0      	beq.n	8007558 <HAL_RCC_OscConfig+0xc0>
 8007576:	e014      	b.n	80075a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007578:	f7fc fb7e 	bl	8003c78 <HAL_GetTick>
 800757c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800757e:	e008      	b.n	8007592 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007580:	f7fc fb7a 	bl	8003c78 <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	1ad3      	subs	r3, r2, r3
 800758a:	2b64      	cmp	r3, #100	; 0x64
 800758c:	d901      	bls.n	8007592 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e1f0      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007592:	4b6c      	ldr	r3, [pc, #432]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1f0      	bne.n	8007580 <HAL_RCC_OscConfig+0xe8>
 800759e:	e000      	b.n	80075a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f003 0302 	and.w	r3, r3, #2
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d063      	beq.n	8007676 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075ae:	4b65      	ldr	r3, [pc, #404]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	f003 030c 	and.w	r3, r3, #12
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075ba:	4b62      	ldr	r3, [pc, #392]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80075c2:	2b08      	cmp	r3, #8
 80075c4:	d11c      	bne.n	8007600 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80075c6:	4b5f      	ldr	r3, [pc, #380]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d116      	bne.n	8007600 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075d2:	4b5c      	ldr	r3, [pc, #368]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f003 0302 	and.w	r3, r3, #2
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d005      	beq.n	80075ea <HAL_RCC_OscConfig+0x152>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	68db      	ldr	r3, [r3, #12]
 80075e2:	2b01      	cmp	r3, #1
 80075e4:	d001      	beq.n	80075ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e1c4      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80075ea:	4b56      	ldr	r3, [pc, #344]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	691b      	ldr	r3, [r3, #16]
 80075f6:	00db      	lsls	r3, r3, #3
 80075f8:	4952      	ldr	r1, [pc, #328]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80075fa:	4313      	orrs	r3, r2
 80075fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80075fe:	e03a      	b.n	8007676 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	68db      	ldr	r3, [r3, #12]
 8007604:	2b00      	cmp	r3, #0
 8007606:	d020      	beq.n	800764a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007608:	4b4f      	ldr	r3, [pc, #316]	; (8007748 <HAL_RCC_OscConfig+0x2b0>)
 800760a:	2201      	movs	r2, #1
 800760c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800760e:	f7fc fb33 	bl	8003c78 <HAL_GetTick>
 8007612:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007614:	e008      	b.n	8007628 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007616:	f7fc fb2f 	bl	8003c78 <HAL_GetTick>
 800761a:	4602      	mov	r2, r0
 800761c:	693b      	ldr	r3, [r7, #16]
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	2b02      	cmp	r3, #2
 8007622:	d901      	bls.n	8007628 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007624:	2303      	movs	r3, #3
 8007626:	e1a5      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007628:	4b46      	ldr	r3, [pc, #280]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	f003 0302 	and.w	r3, r3, #2
 8007630:	2b00      	cmp	r3, #0
 8007632:	d0f0      	beq.n	8007616 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007634:	4b43      	ldr	r3, [pc, #268]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	691b      	ldr	r3, [r3, #16]
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	4940      	ldr	r1, [pc, #256]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007644:	4313      	orrs	r3, r2
 8007646:	600b      	str	r3, [r1, #0]
 8007648:	e015      	b.n	8007676 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800764a:	4b3f      	ldr	r3, [pc, #252]	; (8007748 <HAL_RCC_OscConfig+0x2b0>)
 800764c:	2200      	movs	r2, #0
 800764e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007650:	f7fc fb12 	bl	8003c78 <HAL_GetTick>
 8007654:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007656:	e008      	b.n	800766a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007658:	f7fc fb0e 	bl	8003c78 <HAL_GetTick>
 800765c:	4602      	mov	r2, r0
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	1ad3      	subs	r3, r2, r3
 8007662:	2b02      	cmp	r3, #2
 8007664:	d901      	bls.n	800766a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007666:	2303      	movs	r3, #3
 8007668:	e184      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800766a:	4b36      	ldr	r3, [pc, #216]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0302 	and.w	r3, r3, #2
 8007672:	2b00      	cmp	r3, #0
 8007674:	d1f0      	bne.n	8007658 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f003 0308 	and.w	r3, r3, #8
 800767e:	2b00      	cmp	r3, #0
 8007680:	d030      	beq.n	80076e4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d016      	beq.n	80076b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800768a:	4b30      	ldr	r3, [pc, #192]	; (800774c <HAL_RCC_OscConfig+0x2b4>)
 800768c:	2201      	movs	r2, #1
 800768e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007690:	f7fc faf2 	bl	8003c78 <HAL_GetTick>
 8007694:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007696:	e008      	b.n	80076aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007698:	f7fc faee 	bl	8003c78 <HAL_GetTick>
 800769c:	4602      	mov	r2, r0
 800769e:	693b      	ldr	r3, [r7, #16]
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	2b02      	cmp	r3, #2
 80076a4:	d901      	bls.n	80076aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e164      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80076aa:	4b26      	ldr	r3, [pc, #152]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80076ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076ae:	f003 0302 	and.w	r3, r3, #2
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d0f0      	beq.n	8007698 <HAL_RCC_OscConfig+0x200>
 80076b6:	e015      	b.n	80076e4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076b8:	4b24      	ldr	r3, [pc, #144]	; (800774c <HAL_RCC_OscConfig+0x2b4>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076be:	f7fc fadb 	bl	8003c78 <HAL_GetTick>
 80076c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076c4:	e008      	b.n	80076d8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80076c6:	f7fc fad7 	bl	8003c78 <HAL_GetTick>
 80076ca:	4602      	mov	r2, r0
 80076cc:	693b      	ldr	r3, [r7, #16]
 80076ce:	1ad3      	subs	r3, r2, r3
 80076d0:	2b02      	cmp	r3, #2
 80076d2:	d901      	bls.n	80076d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80076d4:	2303      	movs	r3, #3
 80076d6:	e14d      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076d8:	4b1a      	ldr	r3, [pc, #104]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80076da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076dc:	f003 0302 	and.w	r3, r3, #2
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d1f0      	bne.n	80076c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 0304 	and.w	r3, r3, #4
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	f000 80a0 	beq.w	8007832 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80076f2:	2300      	movs	r3, #0
 80076f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80076f6:	4b13      	ldr	r3, [pc, #76]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 80076f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d10f      	bne.n	8007722 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007702:	2300      	movs	r3, #0
 8007704:	60bb      	str	r3, [r7, #8]
 8007706:	4b0f      	ldr	r3, [pc, #60]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800770a:	4a0e      	ldr	r2, [pc, #56]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 800770c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007710:	6413      	str	r3, [r2, #64]	; 0x40
 8007712:	4b0c      	ldr	r3, [pc, #48]	; (8007744 <HAL_RCC_OscConfig+0x2ac>)
 8007714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800771a:	60bb      	str	r3, [r7, #8]
 800771c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800771e:	2301      	movs	r3, #1
 8007720:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007722:	4b0b      	ldr	r3, [pc, #44]	; (8007750 <HAL_RCC_OscConfig+0x2b8>)
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800772a:	2b00      	cmp	r3, #0
 800772c:	d121      	bne.n	8007772 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800772e:	4b08      	ldr	r3, [pc, #32]	; (8007750 <HAL_RCC_OscConfig+0x2b8>)
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	4a07      	ldr	r2, [pc, #28]	; (8007750 <HAL_RCC_OscConfig+0x2b8>)
 8007734:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007738:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800773a:	f7fc fa9d 	bl	8003c78 <HAL_GetTick>
 800773e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007740:	e011      	b.n	8007766 <HAL_RCC_OscConfig+0x2ce>
 8007742:	bf00      	nop
 8007744:	40023800 	.word	0x40023800
 8007748:	42470000 	.word	0x42470000
 800774c:	42470e80 	.word	0x42470e80
 8007750:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007754:	f7fc fa90 	bl	8003c78 <HAL_GetTick>
 8007758:	4602      	mov	r2, r0
 800775a:	693b      	ldr	r3, [r7, #16]
 800775c:	1ad3      	subs	r3, r2, r3
 800775e:	2b02      	cmp	r3, #2
 8007760:	d901      	bls.n	8007766 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8007762:	2303      	movs	r3, #3
 8007764:	e106      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007766:	4b85      	ldr	r3, [pc, #532]	; (800797c <HAL_RCC_OscConfig+0x4e4>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800776e:	2b00      	cmp	r3, #0
 8007770:	d0f0      	beq.n	8007754 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	2b01      	cmp	r3, #1
 8007778:	d106      	bne.n	8007788 <HAL_RCC_OscConfig+0x2f0>
 800777a:	4b81      	ldr	r3, [pc, #516]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 800777c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800777e:	4a80      	ldr	r2, [pc, #512]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007780:	f043 0301 	orr.w	r3, r3, #1
 8007784:	6713      	str	r3, [r2, #112]	; 0x70
 8007786:	e01c      	b.n	80077c2 <HAL_RCC_OscConfig+0x32a>
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	689b      	ldr	r3, [r3, #8]
 800778c:	2b05      	cmp	r3, #5
 800778e:	d10c      	bne.n	80077aa <HAL_RCC_OscConfig+0x312>
 8007790:	4b7b      	ldr	r3, [pc, #492]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007794:	4a7a      	ldr	r2, [pc, #488]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007796:	f043 0304 	orr.w	r3, r3, #4
 800779a:	6713      	str	r3, [r2, #112]	; 0x70
 800779c:	4b78      	ldr	r3, [pc, #480]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 800779e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077a0:	4a77      	ldr	r2, [pc, #476]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80077a2:	f043 0301 	orr.w	r3, r3, #1
 80077a6:	6713      	str	r3, [r2, #112]	; 0x70
 80077a8:	e00b      	b.n	80077c2 <HAL_RCC_OscConfig+0x32a>
 80077aa:	4b75      	ldr	r3, [pc, #468]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80077ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ae:	4a74      	ldr	r2, [pc, #464]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80077b0:	f023 0301 	bic.w	r3, r3, #1
 80077b4:	6713      	str	r3, [r2, #112]	; 0x70
 80077b6:	4b72      	ldr	r3, [pc, #456]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80077b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ba:	4a71      	ldr	r2, [pc, #452]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80077bc:	f023 0304 	bic.w	r3, r3, #4
 80077c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	689b      	ldr	r3, [r3, #8]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d015      	beq.n	80077f6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80077ca:	f7fc fa55 	bl	8003c78 <HAL_GetTick>
 80077ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077d0:	e00a      	b.n	80077e8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077d2:	f7fc fa51 	bl	8003c78 <HAL_GetTick>
 80077d6:	4602      	mov	r2, r0
 80077d8:	693b      	ldr	r3, [r7, #16]
 80077da:	1ad3      	subs	r3, r2, r3
 80077dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d901      	bls.n	80077e8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80077e4:	2303      	movs	r3, #3
 80077e6:	e0c5      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80077e8:	4b65      	ldr	r3, [pc, #404]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80077ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80077ec:	f003 0302 	and.w	r3, r3, #2
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d0ee      	beq.n	80077d2 <HAL_RCC_OscConfig+0x33a>
 80077f4:	e014      	b.n	8007820 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80077f6:	f7fc fa3f 	bl	8003c78 <HAL_GetTick>
 80077fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80077fc:	e00a      	b.n	8007814 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80077fe:	f7fc fa3b 	bl	8003c78 <HAL_GetTick>
 8007802:	4602      	mov	r2, r0
 8007804:	693b      	ldr	r3, [r7, #16]
 8007806:	1ad3      	subs	r3, r2, r3
 8007808:	f241 3288 	movw	r2, #5000	; 0x1388
 800780c:	4293      	cmp	r3, r2
 800780e:	d901      	bls.n	8007814 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007810:	2303      	movs	r3, #3
 8007812:	e0af      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007814:	4b5a      	ldr	r3, [pc, #360]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007816:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007818:	f003 0302 	and.w	r3, r3, #2
 800781c:	2b00      	cmp	r3, #0
 800781e:	d1ee      	bne.n	80077fe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007820:	7dfb      	ldrb	r3, [r7, #23]
 8007822:	2b01      	cmp	r3, #1
 8007824:	d105      	bne.n	8007832 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007826:	4b56      	ldr	r3, [pc, #344]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800782a:	4a55      	ldr	r2, [pc, #340]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 800782c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007830:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	699b      	ldr	r3, [r3, #24]
 8007836:	2b00      	cmp	r3, #0
 8007838:	f000 809b 	beq.w	8007972 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800783c:	4b50      	ldr	r3, [pc, #320]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f003 030c 	and.w	r3, r3, #12
 8007844:	2b08      	cmp	r3, #8
 8007846:	d05c      	beq.n	8007902 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	699b      	ldr	r3, [r3, #24]
 800784c:	2b02      	cmp	r3, #2
 800784e:	d141      	bne.n	80078d4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007850:	4b4c      	ldr	r3, [pc, #304]	; (8007984 <HAL_RCC_OscConfig+0x4ec>)
 8007852:	2200      	movs	r2, #0
 8007854:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007856:	f7fc fa0f 	bl	8003c78 <HAL_GetTick>
 800785a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800785c:	e008      	b.n	8007870 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800785e:	f7fc fa0b 	bl	8003c78 <HAL_GetTick>
 8007862:	4602      	mov	r2, r0
 8007864:	693b      	ldr	r3, [r7, #16]
 8007866:	1ad3      	subs	r3, r2, r3
 8007868:	2b02      	cmp	r3, #2
 800786a:	d901      	bls.n	8007870 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800786c:	2303      	movs	r3, #3
 800786e:	e081      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007870:	4b43      	ldr	r3, [pc, #268]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007878:	2b00      	cmp	r3, #0
 800787a:	d1f0      	bne.n	800785e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	69da      	ldr	r2, [r3, #28]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6a1b      	ldr	r3, [r3, #32]
 8007884:	431a      	orrs	r2, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788a:	019b      	lsls	r3, r3, #6
 800788c:	431a      	orrs	r2, r3
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007892:	085b      	lsrs	r3, r3, #1
 8007894:	3b01      	subs	r3, #1
 8007896:	041b      	lsls	r3, r3, #16
 8007898:	431a      	orrs	r2, r3
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800789e:	061b      	lsls	r3, r3, #24
 80078a0:	4937      	ldr	r1, [pc, #220]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80078a2:	4313      	orrs	r3, r2
 80078a4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80078a6:	4b37      	ldr	r3, [pc, #220]	; (8007984 <HAL_RCC_OscConfig+0x4ec>)
 80078a8:	2201      	movs	r2, #1
 80078aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078ac:	f7fc f9e4 	bl	8003c78 <HAL_GetTick>
 80078b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078b2:	e008      	b.n	80078c6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078b4:	f7fc f9e0 	bl	8003c78 <HAL_GetTick>
 80078b8:	4602      	mov	r2, r0
 80078ba:	693b      	ldr	r3, [r7, #16]
 80078bc:	1ad3      	subs	r3, r2, r3
 80078be:	2b02      	cmp	r3, #2
 80078c0:	d901      	bls.n	80078c6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80078c2:	2303      	movs	r3, #3
 80078c4:	e056      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80078c6:	4b2e      	ldr	r3, [pc, #184]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d0f0      	beq.n	80078b4 <HAL_RCC_OscConfig+0x41c>
 80078d2:	e04e      	b.n	8007972 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80078d4:	4b2b      	ldr	r3, [pc, #172]	; (8007984 <HAL_RCC_OscConfig+0x4ec>)
 80078d6:	2200      	movs	r2, #0
 80078d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80078da:	f7fc f9cd 	bl	8003c78 <HAL_GetTick>
 80078de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078e0:	e008      	b.n	80078f4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80078e2:	f7fc f9c9 	bl	8003c78 <HAL_GetTick>
 80078e6:	4602      	mov	r2, r0
 80078e8:	693b      	ldr	r3, [r7, #16]
 80078ea:	1ad3      	subs	r3, r2, r3
 80078ec:	2b02      	cmp	r3, #2
 80078ee:	d901      	bls.n	80078f4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80078f0:	2303      	movs	r3, #3
 80078f2:	e03f      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80078f4:	4b22      	ldr	r3, [pc, #136]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d1f0      	bne.n	80078e2 <HAL_RCC_OscConfig+0x44a>
 8007900:	e037      	b.n	8007972 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	699b      	ldr	r3, [r3, #24]
 8007906:	2b01      	cmp	r3, #1
 8007908:	d101      	bne.n	800790e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800790a:	2301      	movs	r3, #1
 800790c:	e032      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800790e:	4b1c      	ldr	r3, [pc, #112]	; (8007980 <HAL_RCC_OscConfig+0x4e8>)
 8007910:	685b      	ldr	r3, [r3, #4]
 8007912:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	699b      	ldr	r3, [r3, #24]
 8007918:	2b01      	cmp	r3, #1
 800791a:	d028      	beq.n	800796e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007926:	429a      	cmp	r2, r3
 8007928:	d121      	bne.n	800796e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007934:	429a      	cmp	r2, r3
 8007936:	d11a      	bne.n	800796e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800793e:	4013      	ands	r3, r2
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007944:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007946:	4293      	cmp	r3, r2
 8007948:	d111      	bne.n	800796e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007954:	085b      	lsrs	r3, r3, #1
 8007956:	3b01      	subs	r3, #1
 8007958:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800795a:	429a      	cmp	r2, r3
 800795c:	d107      	bne.n	800796e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007968:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800796a:	429a      	cmp	r2, r3
 800796c:	d001      	beq.n	8007972 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e000      	b.n	8007974 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3718      	adds	r7, #24
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}
 800797c:	40007000 	.word	0x40007000
 8007980:	40023800 	.word	0x40023800
 8007984:	42470060 	.word	0x42470060

08007988 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007988:	b580      	push	{r7, lr}
 800798a:	b084      	sub	sp, #16
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d101      	bne.n	800799c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007998:	2301      	movs	r3, #1
 800799a:	e0cc      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800799c:	4b68      	ldr	r3, [pc, #416]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f003 0307 	and.w	r3, r3, #7
 80079a4:	683a      	ldr	r2, [r7, #0]
 80079a6:	429a      	cmp	r2, r3
 80079a8:	d90c      	bls.n	80079c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079aa:	4b65      	ldr	r3, [pc, #404]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 80079ac:	683a      	ldr	r2, [r7, #0]
 80079ae:	b2d2      	uxtb	r2, r2
 80079b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80079b2:	4b63      	ldr	r3, [pc, #396]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	f003 0307 	and.w	r3, r3, #7
 80079ba:	683a      	ldr	r2, [r7, #0]
 80079bc:	429a      	cmp	r2, r3
 80079be:	d001      	beq.n	80079c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80079c0:	2301      	movs	r3, #1
 80079c2:	e0b8      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0302 	and.w	r3, r3, #2
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d020      	beq.n	8007a12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	f003 0304 	and.w	r3, r3, #4
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d005      	beq.n	80079e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80079dc:	4b59      	ldr	r3, [pc, #356]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 80079de:	689b      	ldr	r3, [r3, #8]
 80079e0:	4a58      	ldr	r2, [pc, #352]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 80079e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80079e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f003 0308 	and.w	r3, r3, #8
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d005      	beq.n	8007a00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80079f4:	4b53      	ldr	r3, [pc, #332]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	4a52      	ldr	r2, [pc, #328]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 80079fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80079fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a00:	4b50      	ldr	r3, [pc, #320]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	689b      	ldr	r3, [r3, #8]
 8007a0c:	494d      	ldr	r1, [pc, #308]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d044      	beq.n	8007aa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	685b      	ldr	r3, [r3, #4]
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d107      	bne.n	8007a36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007a26:	4b47      	ldr	r3, [pc, #284]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d119      	bne.n	8007a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a32:	2301      	movs	r3, #1
 8007a34:	e07f      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	685b      	ldr	r3, [r3, #4]
 8007a3a:	2b02      	cmp	r3, #2
 8007a3c:	d003      	beq.n	8007a46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007a42:	2b03      	cmp	r3, #3
 8007a44:	d107      	bne.n	8007a56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007a46:	4b3f      	ldr	r3, [pc, #252]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d109      	bne.n	8007a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a52:	2301      	movs	r3, #1
 8007a54:	e06f      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a56:	4b3b      	ldr	r3, [pc, #236]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a58:	681b      	ldr	r3, [r3, #0]
 8007a5a:	f003 0302 	and.w	r3, r3, #2
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d101      	bne.n	8007a66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007a62:	2301      	movs	r3, #1
 8007a64:	e067      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007a66:	4b37      	ldr	r3, [pc, #220]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	f023 0203 	bic.w	r2, r3, #3
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	685b      	ldr	r3, [r3, #4]
 8007a72:	4934      	ldr	r1, [pc, #208]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a74:	4313      	orrs	r3, r2
 8007a76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007a78:	f7fc f8fe 	bl	8003c78 <HAL_GetTick>
 8007a7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a7e:	e00a      	b.n	8007a96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a80:	f7fc f8fa 	bl	8003c78 <HAL_GetTick>
 8007a84:	4602      	mov	r2, r0
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	1ad3      	subs	r3, r2, r3
 8007a8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d901      	bls.n	8007a96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007a92:	2303      	movs	r3, #3
 8007a94:	e04f      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007a96:	4b2b      	ldr	r3, [pc, #172]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007a98:	689b      	ldr	r3, [r3, #8]
 8007a9a:	f003 020c 	and.w	r2, r3, #12
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	685b      	ldr	r3, [r3, #4]
 8007aa2:	009b      	lsls	r3, r3, #2
 8007aa4:	429a      	cmp	r2, r3
 8007aa6:	d1eb      	bne.n	8007a80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007aa8:	4b25      	ldr	r3, [pc, #148]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	f003 0307 	and.w	r3, r3, #7
 8007ab0:	683a      	ldr	r2, [r7, #0]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d20c      	bcs.n	8007ad0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007ab6:	4b22      	ldr	r3, [pc, #136]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 8007ab8:	683a      	ldr	r2, [r7, #0]
 8007aba:	b2d2      	uxtb	r2, r2
 8007abc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007abe:	4b20      	ldr	r3, [pc, #128]	; (8007b40 <HAL_RCC_ClockConfig+0x1b8>)
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0307 	and.w	r3, r3, #7
 8007ac6:	683a      	ldr	r2, [r7, #0]
 8007ac8:	429a      	cmp	r2, r3
 8007aca:	d001      	beq.n	8007ad0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007acc:	2301      	movs	r3, #1
 8007ace:	e032      	b.n	8007b36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	f003 0304 	and.w	r3, r3, #4
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d008      	beq.n	8007aee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007adc:	4b19      	ldr	r3, [pc, #100]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007ade:	689b      	ldr	r3, [r3, #8]
 8007ae0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	68db      	ldr	r3, [r3, #12]
 8007ae8:	4916      	ldr	r1, [pc, #88]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007aea:	4313      	orrs	r3, r2
 8007aec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	f003 0308 	and.w	r3, r3, #8
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d009      	beq.n	8007b0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007afa:	4b12      	ldr	r3, [pc, #72]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	691b      	ldr	r3, [r3, #16]
 8007b06:	00db      	lsls	r3, r3, #3
 8007b08:	490e      	ldr	r1, [pc, #56]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007b0a:	4313      	orrs	r3, r2
 8007b0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8007b0e:	f000 f821 	bl	8007b54 <HAL_RCC_GetSysClockFreq>
 8007b12:	4602      	mov	r2, r0
 8007b14:	4b0b      	ldr	r3, [pc, #44]	; (8007b44 <HAL_RCC_ClockConfig+0x1bc>)
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	091b      	lsrs	r3, r3, #4
 8007b1a:	f003 030f 	and.w	r3, r3, #15
 8007b1e:	490a      	ldr	r1, [pc, #40]	; (8007b48 <HAL_RCC_ClockConfig+0x1c0>)
 8007b20:	5ccb      	ldrb	r3, [r1, r3]
 8007b22:	fa22 f303 	lsr.w	r3, r2, r3
 8007b26:	4a09      	ldr	r2, [pc, #36]	; (8007b4c <HAL_RCC_ClockConfig+0x1c4>)
 8007b28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007b2a:	4b09      	ldr	r3, [pc, #36]	; (8007b50 <HAL_RCC_ClockConfig+0x1c8>)
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f7fb fea2 	bl	8003878 <HAL_InitTick>

  return HAL_OK;
 8007b34:	2300      	movs	r3, #0
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	40023c00 	.word	0x40023c00
 8007b44:	40023800 	.word	0x40023800
 8007b48:	0801ec08 	.word	0x0801ec08
 8007b4c:	20000008 	.word	0x20000008
 8007b50:	2000000c 	.word	0x2000000c

08007b54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007b54:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007b58:	b084      	sub	sp, #16
 8007b5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	607b      	str	r3, [r7, #4]
 8007b60:	2300      	movs	r3, #0
 8007b62:	60fb      	str	r3, [r7, #12]
 8007b64:	2300      	movs	r3, #0
 8007b66:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007b6c:	4b67      	ldr	r3, [pc, #412]	; (8007d0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	f003 030c 	and.w	r3, r3, #12
 8007b74:	2b08      	cmp	r3, #8
 8007b76:	d00d      	beq.n	8007b94 <HAL_RCC_GetSysClockFreq+0x40>
 8007b78:	2b08      	cmp	r3, #8
 8007b7a:	f200 80bd 	bhi.w	8007cf8 <HAL_RCC_GetSysClockFreq+0x1a4>
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d002      	beq.n	8007b88 <HAL_RCC_GetSysClockFreq+0x34>
 8007b82:	2b04      	cmp	r3, #4
 8007b84:	d003      	beq.n	8007b8e <HAL_RCC_GetSysClockFreq+0x3a>
 8007b86:	e0b7      	b.n	8007cf8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007b88:	4b61      	ldr	r3, [pc, #388]	; (8007d10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007b8a:	60bb      	str	r3, [r7, #8]
       break;
 8007b8c:	e0b7      	b.n	8007cfe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007b8e:	4b61      	ldr	r3, [pc, #388]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8007b90:	60bb      	str	r3, [r7, #8]
      break;
 8007b92:	e0b4      	b.n	8007cfe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007b94:	4b5d      	ldr	r3, [pc, #372]	; (8007d0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007b9c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007b9e:	4b5b      	ldr	r3, [pc, #364]	; (8007d0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007ba0:	685b      	ldr	r3, [r3, #4]
 8007ba2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d04d      	beq.n	8007c46 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007baa:	4b58      	ldr	r3, [pc, #352]	; (8007d0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007bac:	685b      	ldr	r3, [r3, #4]
 8007bae:	099b      	lsrs	r3, r3, #6
 8007bb0:	461a      	mov	r2, r3
 8007bb2:	f04f 0300 	mov.w	r3, #0
 8007bb6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007bba:	f04f 0100 	mov.w	r1, #0
 8007bbe:	ea02 0800 	and.w	r8, r2, r0
 8007bc2:	ea03 0901 	and.w	r9, r3, r1
 8007bc6:	4640      	mov	r0, r8
 8007bc8:	4649      	mov	r1, r9
 8007bca:	f04f 0200 	mov.w	r2, #0
 8007bce:	f04f 0300 	mov.w	r3, #0
 8007bd2:	014b      	lsls	r3, r1, #5
 8007bd4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007bd8:	0142      	lsls	r2, r0, #5
 8007bda:	4610      	mov	r0, r2
 8007bdc:	4619      	mov	r1, r3
 8007bde:	ebb0 0008 	subs.w	r0, r0, r8
 8007be2:	eb61 0109 	sbc.w	r1, r1, r9
 8007be6:	f04f 0200 	mov.w	r2, #0
 8007bea:	f04f 0300 	mov.w	r3, #0
 8007bee:	018b      	lsls	r3, r1, #6
 8007bf0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007bf4:	0182      	lsls	r2, r0, #6
 8007bf6:	1a12      	subs	r2, r2, r0
 8007bf8:	eb63 0301 	sbc.w	r3, r3, r1
 8007bfc:	f04f 0000 	mov.w	r0, #0
 8007c00:	f04f 0100 	mov.w	r1, #0
 8007c04:	00d9      	lsls	r1, r3, #3
 8007c06:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007c0a:	00d0      	lsls	r0, r2, #3
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	460b      	mov	r3, r1
 8007c10:	eb12 0208 	adds.w	r2, r2, r8
 8007c14:	eb43 0309 	adc.w	r3, r3, r9
 8007c18:	f04f 0000 	mov.w	r0, #0
 8007c1c:	f04f 0100 	mov.w	r1, #0
 8007c20:	0259      	lsls	r1, r3, #9
 8007c22:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007c26:	0250      	lsls	r0, r2, #9
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	4610      	mov	r0, r2
 8007c2e:	4619      	mov	r1, r3
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	461a      	mov	r2, r3
 8007c34:	f04f 0300 	mov.w	r3, #0
 8007c38:	f7f9 f886 	bl	8000d48 <__aeabi_uldivmod>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	4613      	mov	r3, r2
 8007c42:	60fb      	str	r3, [r7, #12]
 8007c44:	e04a      	b.n	8007cdc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007c46:	4b31      	ldr	r3, [pc, #196]	; (8007d0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007c48:	685b      	ldr	r3, [r3, #4]
 8007c4a:	099b      	lsrs	r3, r3, #6
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	f04f 0300 	mov.w	r3, #0
 8007c52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007c56:	f04f 0100 	mov.w	r1, #0
 8007c5a:	ea02 0400 	and.w	r4, r2, r0
 8007c5e:	ea03 0501 	and.w	r5, r3, r1
 8007c62:	4620      	mov	r0, r4
 8007c64:	4629      	mov	r1, r5
 8007c66:	f04f 0200 	mov.w	r2, #0
 8007c6a:	f04f 0300 	mov.w	r3, #0
 8007c6e:	014b      	lsls	r3, r1, #5
 8007c70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007c74:	0142      	lsls	r2, r0, #5
 8007c76:	4610      	mov	r0, r2
 8007c78:	4619      	mov	r1, r3
 8007c7a:	1b00      	subs	r0, r0, r4
 8007c7c:	eb61 0105 	sbc.w	r1, r1, r5
 8007c80:	f04f 0200 	mov.w	r2, #0
 8007c84:	f04f 0300 	mov.w	r3, #0
 8007c88:	018b      	lsls	r3, r1, #6
 8007c8a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007c8e:	0182      	lsls	r2, r0, #6
 8007c90:	1a12      	subs	r2, r2, r0
 8007c92:	eb63 0301 	sbc.w	r3, r3, r1
 8007c96:	f04f 0000 	mov.w	r0, #0
 8007c9a:	f04f 0100 	mov.w	r1, #0
 8007c9e:	00d9      	lsls	r1, r3, #3
 8007ca0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007ca4:	00d0      	lsls	r0, r2, #3
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	460b      	mov	r3, r1
 8007caa:	1912      	adds	r2, r2, r4
 8007cac:	eb45 0303 	adc.w	r3, r5, r3
 8007cb0:	f04f 0000 	mov.w	r0, #0
 8007cb4:	f04f 0100 	mov.w	r1, #0
 8007cb8:	0299      	lsls	r1, r3, #10
 8007cba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007cbe:	0290      	lsls	r0, r2, #10
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	460b      	mov	r3, r1
 8007cc4:	4610      	mov	r0, r2
 8007cc6:	4619      	mov	r1, r3
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	461a      	mov	r2, r3
 8007ccc:	f04f 0300 	mov.w	r3, #0
 8007cd0:	f7f9 f83a 	bl	8000d48 <__aeabi_uldivmod>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4613      	mov	r3, r2
 8007cda:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007cdc:	4b0b      	ldr	r3, [pc, #44]	; (8007d0c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	0c1b      	lsrs	r3, r3, #16
 8007ce2:	f003 0303 	and.w	r3, r3, #3
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	005b      	lsls	r3, r3, #1
 8007cea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cf4:	60bb      	str	r3, [r7, #8]
      break;
 8007cf6:	e002      	b.n	8007cfe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007cf8:	4b05      	ldr	r3, [pc, #20]	; (8007d10 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007cfa:	60bb      	str	r3, [r7, #8]
      break;
 8007cfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007cfe:	68bb      	ldr	r3, [r7, #8]
}
 8007d00:	4618      	mov	r0, r3
 8007d02:	3710      	adds	r7, #16
 8007d04:	46bd      	mov	sp, r7
 8007d06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007d0a:	bf00      	nop
 8007d0c:	40023800 	.word	0x40023800
 8007d10:	00f42400 	.word	0x00f42400
 8007d14:	007a1200 	.word	0x007a1200

08007d18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d18:	b480      	push	{r7}
 8007d1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d1c:	4b03      	ldr	r3, [pc, #12]	; (8007d2c <HAL_RCC_GetHCLKFreq+0x14>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	20000008 	.word	0x20000008

08007d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d30:	b580      	push	{r7, lr}
 8007d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007d34:	f7ff fff0 	bl	8007d18 <HAL_RCC_GetHCLKFreq>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	4b05      	ldr	r3, [pc, #20]	; (8007d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	0a9b      	lsrs	r3, r3, #10
 8007d40:	f003 0307 	and.w	r3, r3, #7
 8007d44:	4903      	ldr	r1, [pc, #12]	; (8007d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d46:	5ccb      	ldrb	r3, [r1, r3]
 8007d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	bd80      	pop	{r7, pc}
 8007d50:	40023800 	.word	0x40023800
 8007d54:	0801ec18 	.word	0x0801ec18

08007d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007d5c:	f7ff ffdc 	bl	8007d18 <HAL_RCC_GetHCLKFreq>
 8007d60:	4602      	mov	r2, r0
 8007d62:	4b05      	ldr	r3, [pc, #20]	; (8007d78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007d64:	689b      	ldr	r3, [r3, #8]
 8007d66:	0b5b      	lsrs	r3, r3, #13
 8007d68:	f003 0307 	and.w	r3, r3, #7
 8007d6c:	4903      	ldr	r1, [pc, #12]	; (8007d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d6e:	5ccb      	ldrb	r3, [r1, r3]
 8007d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007d74:	4618      	mov	r0, r3
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	40023800 	.word	0x40023800
 8007d7c:	0801ec18 	.word	0x0801ec18

08007d80 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007d80:	b480      	push	{r7}
 8007d82:	b083      	sub	sp, #12
 8007d84:	af00      	add	r7, sp, #0
 8007d86:	6078      	str	r0, [r7, #4]
 8007d88:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	220f      	movs	r2, #15
 8007d8e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007d90:	4b12      	ldr	r3, [pc, #72]	; (8007ddc <HAL_RCC_GetClockConfig+0x5c>)
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	f003 0203 	and.w	r2, r3, #3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007d9c:	4b0f      	ldr	r3, [pc, #60]	; (8007ddc <HAL_RCC_GetClockConfig+0x5c>)
 8007d9e:	689b      	ldr	r3, [r3, #8]
 8007da0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007da8:	4b0c      	ldr	r3, [pc, #48]	; (8007ddc <HAL_RCC_GetClockConfig+0x5c>)
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007db4:	4b09      	ldr	r3, [pc, #36]	; (8007ddc <HAL_RCC_GetClockConfig+0x5c>)
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	08db      	lsrs	r3, r3, #3
 8007dba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007dc2:	4b07      	ldr	r3, [pc, #28]	; (8007de0 <HAL_RCC_GetClockConfig+0x60>)
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	f003 0207 	and.w	r2, r3, #7
 8007dca:	683b      	ldr	r3, [r7, #0]
 8007dcc:	601a      	str	r2, [r3, #0]
}
 8007dce:	bf00      	nop
 8007dd0:	370c      	adds	r7, #12
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop
 8007ddc:	40023800 	.word	0x40023800
 8007de0:	40023c00 	.word	0x40023c00

08007de4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007dec:	2300      	movs	r3, #0
 8007dee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007df0:	2300      	movs	r3, #0
 8007df2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f003 0301 	and.w	r3, r3, #1
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d105      	bne.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d035      	beq.n	8007e78 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007e0c:	4b62      	ldr	r3, [pc, #392]	; (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007e0e:	2200      	movs	r2, #0
 8007e10:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e12:	f7fb ff31 	bl	8003c78 <HAL_GetTick>
 8007e16:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e18:	e008      	b.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007e1a:	f7fb ff2d 	bl	8003c78 <HAL_GetTick>
 8007e1e:	4602      	mov	r2, r0
 8007e20:	697b      	ldr	r3, [r7, #20]
 8007e22:	1ad3      	subs	r3, r2, r3
 8007e24:	2b02      	cmp	r3, #2
 8007e26:	d901      	bls.n	8007e2c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e28:	2303      	movs	r3, #3
 8007e2a:	e0b0      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007e2c:	4b5b      	ldr	r3, [pc, #364]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d1f0      	bne.n	8007e1a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	685b      	ldr	r3, [r3, #4]
 8007e3c:	019a      	lsls	r2, r3, #6
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	689b      	ldr	r3, [r3, #8]
 8007e42:	071b      	lsls	r3, r3, #28
 8007e44:	4955      	ldr	r1, [pc, #340]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e46:	4313      	orrs	r3, r2
 8007e48:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007e4c:	4b52      	ldr	r3, [pc, #328]	; (8007f98 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007e4e:	2201      	movs	r2, #1
 8007e50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e52:	f7fb ff11 	bl	8003c78 <HAL_GetTick>
 8007e56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e58:	e008      	b.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007e5a:	f7fb ff0d 	bl	8003c78 <HAL_GetTick>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	697b      	ldr	r3, [r7, #20]
 8007e62:	1ad3      	subs	r3, r2, r3
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d901      	bls.n	8007e6c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e68:	2303      	movs	r3, #3
 8007e6a:	e090      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007e6c:	4b4b      	ldr	r3, [pc, #300]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d0f0      	beq.n	8007e5a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f003 0302 	and.w	r3, r3, #2
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 8083 	beq.w	8007f8c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007e86:	2300      	movs	r3, #0
 8007e88:	60fb      	str	r3, [r7, #12]
 8007e8a:	4b44      	ldr	r3, [pc, #272]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e8e:	4a43      	ldr	r2, [pc, #268]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e94:	6413      	str	r3, [r2, #64]	; 0x40
 8007e96:	4b41      	ldr	r3, [pc, #260]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e9e:	60fb      	str	r3, [r7, #12]
 8007ea0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007ea2:	4b3f      	ldr	r3, [pc, #252]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a3e      	ldr	r2, [pc, #248]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007ea8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007eae:	f7fb fee3 	bl	8003c78 <HAL_GetTick>
 8007eb2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007eb4:	e008      	b.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007eb6:	f7fb fedf 	bl	8003c78 <HAL_GetTick>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	2b02      	cmp	r3, #2
 8007ec2:	d901      	bls.n	8007ec8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8007ec4:	2303      	movs	r3, #3
 8007ec6:	e062      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007ec8:	4b35      	ldr	r3, [pc, #212]	; (8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d0f0      	beq.n	8007eb6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007ed4:	4b31      	ldr	r3, [pc, #196]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ed6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ed8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007edc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d02f      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007eec:	693a      	ldr	r2, [r7, #16]
 8007eee:	429a      	cmp	r2, r3
 8007ef0:	d028      	beq.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007ef2:	4b2a      	ldr	r3, [pc, #168]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007ef4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007efa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007efc:	4b29      	ldr	r3, [pc, #164]	; (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007efe:	2201      	movs	r2, #1
 8007f00:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f02:	4b28      	ldr	r3, [pc, #160]	; (8007fa4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007f08:	4a24      	ldr	r2, [pc, #144]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f0a:	693b      	ldr	r3, [r7, #16]
 8007f0c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007f0e:	4b23      	ldr	r3, [pc, #140]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f12:	f003 0301 	and.w	r3, r3, #1
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d114      	bne.n	8007f44 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007f1a:	f7fb fead 	bl	8003c78 <HAL_GetTick>
 8007f1e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f20:	e00a      	b.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f22:	f7fb fea9 	bl	8003c78 <HAL_GetTick>
 8007f26:	4602      	mov	r2, r0
 8007f28:	697b      	ldr	r3, [r7, #20]
 8007f2a:	1ad3      	subs	r3, r2, r3
 8007f2c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d901      	bls.n	8007f38 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007f34:	2303      	movs	r3, #3
 8007f36:	e02a      	b.n	8007f8e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f38:	4b18      	ldr	r3, [pc, #96]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007f3c:	f003 0302 	and.w	r3, r3, #2
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d0ee      	beq.n	8007f22 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007f4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007f50:	d10d      	bne.n	8007f6e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007f52:	4b12      	ldr	r3, [pc, #72]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	68db      	ldr	r3, [r3, #12]
 8007f5e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007f62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f66:	490d      	ldr	r1, [pc, #52]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	608b      	str	r3, [r1, #8]
 8007f6c:	e005      	b.n	8007f7a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007f6e:	4b0b      	ldr	r3, [pc, #44]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f70:	689b      	ldr	r3, [r3, #8]
 8007f72:	4a0a      	ldr	r2, [pc, #40]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f74:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007f78:	6093      	str	r3, [r2, #8]
 8007f7a:	4b08      	ldr	r3, [pc, #32]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f7c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	68db      	ldr	r3, [r3, #12]
 8007f82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007f86:	4905      	ldr	r1, [pc, #20]	; (8007f9c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3718      	adds	r7, #24
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	42470068 	.word	0x42470068
 8007f9c:	40023800 	.word	0x40023800
 8007fa0:	40007000 	.word	0x40007000
 8007fa4:	42470e40 	.word	0x42470e40

08007fa8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b087      	sub	sp, #28
 8007fac:	af00      	add	r7, sp, #0
 8007fae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d13e      	bne.n	8008044 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8007fc6:	4b23      	ldr	r3, [pc, #140]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007fc8:	689b      	ldr	r3, [r3, #8]
 8007fca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007fce:	60fb      	str	r3, [r7, #12]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d005      	beq.n	8007fe2 <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d12f      	bne.n	800803c <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8007fdc:	4b1e      	ldr	r3, [pc, #120]	; (8008058 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007fde:	617b      	str	r3, [r7, #20]
          break;
 8007fe0:	e02f      	b.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8007fe2:	4b1c      	ldr	r3, [pc, #112]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007fe4:	685b      	ldr	r3, [r3, #4]
 8007fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007fee:	d108      	bne.n	8008002 <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007ff0:	4b18      	ldr	r3, [pc, #96]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8007ff2:	685b      	ldr	r3, [r3, #4]
 8007ff4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ff8:	4a18      	ldr	r2, [pc, #96]	; (800805c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8007ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ffe:	613b      	str	r3, [r7, #16]
 8008000:	e007      	b.n	8008012 <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8008002:	4b14      	ldr	r3, [pc, #80]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008004:	685b      	ldr	r3, [r3, #4]
 8008006:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800800a:	4a15      	ldr	r2, [pc, #84]	; (8008060 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800800c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008010:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8008012:	4b10      	ldr	r3, [pc, #64]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008014:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008018:	099b      	lsrs	r3, r3, #6
 800801a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	fb02 f303 	mul.w	r3, r2, r3
 8008024:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8008026:	4b0b      	ldr	r3, [pc, #44]	; (8008054 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8008028:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800802c:	0f1b      	lsrs	r3, r3, #28
 800802e:	f003 0307 	and.w	r3, r3, #7
 8008032:	68ba      	ldr	r2, [r7, #8]
 8008034:	fbb2 f3f3 	udiv	r3, r2, r3
 8008038:	617b      	str	r3, [r7, #20]
          break;
 800803a:	e002      	b.n	8008042 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800803c:	2300      	movs	r3, #0
 800803e:	617b      	str	r3, [r7, #20]
          break;
 8008040:	bf00      	nop
        }
      }
      break;
 8008042:	bf00      	nop
    }
  }
  return frequency;
 8008044:	697b      	ldr	r3, [r7, #20]
}
 8008046:	4618      	mov	r0, r3
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	40023800 	.word	0x40023800
 8008058:	00bb8000 	.word	0x00bb8000
 800805c:	007a1200 	.word	0x007a1200
 8008060:	00f42400 	.word	0x00f42400

08008064 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b082      	sub	sp, #8
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d101      	bne.n	8008076 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008072:	2301      	movs	r3, #1
 8008074:	e07b      	b.n	800816e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800807a:	2b00      	cmp	r3, #0
 800807c:	d108      	bne.n	8008090 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	685b      	ldr	r3, [r3, #4]
 8008082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008086:	d009      	beq.n	800809c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2200      	movs	r2, #0
 800808c:	61da      	str	r2, [r3, #28]
 800808e:	e005      	b.n	800809c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2200      	movs	r2, #0
 8008094:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	2200      	movs	r2, #0
 800809a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d106      	bne.n	80080bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080b6:	6878      	ldr	r0, [r7, #4]
 80080b8:	f7fb f9ba 	bl	8003430 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	2202      	movs	r2, #2
 80080c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	681a      	ldr	r2, [r3, #0]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80080d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	685b      	ldr	r3, [r3, #4]
 80080d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	689b      	ldr	r3, [r3, #8]
 80080e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80080e4:	431a      	orrs	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	68db      	ldr	r3, [r3, #12]
 80080ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080ee:	431a      	orrs	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	691b      	ldr	r3, [r3, #16]
 80080f4:	f003 0302 	and.w	r3, r3, #2
 80080f8:	431a      	orrs	r2, r3
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	f003 0301 	and.w	r3, r3, #1
 8008102:	431a      	orrs	r2, r3
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	699b      	ldr	r3, [r3, #24]
 8008108:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800810c:	431a      	orrs	r2, r3
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	69db      	ldr	r3, [r3, #28]
 8008112:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8008116:	431a      	orrs	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008120:	ea42 0103 	orr.w	r1, r2, r3
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008128:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	430a      	orrs	r2, r1
 8008132:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	699b      	ldr	r3, [r3, #24]
 8008138:	0c1b      	lsrs	r3, r3, #16
 800813a:	f003 0104 	and.w	r1, r3, #4
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008142:	f003 0210 	and.w	r2, r3, #16
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	430a      	orrs	r2, r1
 800814c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	69da      	ldr	r2, [r3, #28]
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800815c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2200      	movs	r2, #0
 8008162:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2201      	movs	r2, #1
 8008168:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800816c:	2300      	movs	r3, #0
}
 800816e:	4618      	mov	r0, r3
 8008170:	3708      	adds	r7, #8
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}

08008176 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008176:	b580      	push	{r7, lr}
 8008178:	b082      	sub	sp, #8
 800817a:	af00      	add	r7, sp, #0
 800817c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d101      	bne.n	8008188 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008184:	2301      	movs	r3, #1
 8008186:	e041      	b.n	800820c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800818e:	b2db      	uxtb	r3, r3
 8008190:	2b00      	cmp	r3, #0
 8008192:	d106      	bne.n	80081a2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f7fb f98f 	bl	80034c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2202      	movs	r2, #2
 80081a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681a      	ldr	r2, [r3, #0]
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	3304      	adds	r3, #4
 80081b2:	4619      	mov	r1, r3
 80081b4:	4610      	mov	r0, r2
 80081b6:	f000 fcbd 	bl	8008b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2201      	movs	r2, #1
 80081be:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	2201      	movs	r2, #1
 80081c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2201      	movs	r2, #1
 80081ce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	2201      	movs	r2, #1
 80081d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2201      	movs	r2, #1
 80081de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2201      	movs	r2, #1
 80081ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2201      	movs	r2, #1
 8008206:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800820a:	2300      	movs	r3, #0
}
 800820c:	4618      	mov	r0, r3
 800820e:	3708      	adds	r7, #8
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}

08008214 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008214:	b480      	push	{r7}
 8008216:	b085      	sub	sp, #20
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008222:	b2db      	uxtb	r3, r3
 8008224:	2b01      	cmp	r3, #1
 8008226:	d001      	beq.n	800822c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	e04e      	b.n	80082ca <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	2202      	movs	r2, #2
 8008230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68da      	ldr	r2, [r3, #12]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f042 0201 	orr.w	r2, r2, #1
 8008242:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a23      	ldr	r2, [pc, #140]	; (80082d8 <HAL_TIM_Base_Start_IT+0xc4>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d022      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008256:	d01d      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a1f      	ldr	r2, [pc, #124]	; (80082dc <HAL_TIM_Base_Start_IT+0xc8>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d018      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a1e      	ldr	r2, [pc, #120]	; (80082e0 <HAL_TIM_Base_Start_IT+0xcc>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d013      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a1c      	ldr	r2, [pc, #112]	; (80082e4 <HAL_TIM_Base_Start_IT+0xd0>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d00e      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a1b      	ldr	r2, [pc, #108]	; (80082e8 <HAL_TIM_Base_Start_IT+0xd4>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d009      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a19      	ldr	r2, [pc, #100]	; (80082ec <HAL_TIM_Base_Start_IT+0xd8>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d004      	beq.n	8008294 <HAL_TIM_Base_Start_IT+0x80>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a18      	ldr	r2, [pc, #96]	; (80082f0 <HAL_TIM_Base_Start_IT+0xdc>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d111      	bne.n	80082b8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 0307 	and.w	r3, r3, #7
 800829e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2b06      	cmp	r3, #6
 80082a4:	d010      	beq.n	80082c8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	681a      	ldr	r2, [r3, #0]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	f042 0201 	orr.w	r2, r2, #1
 80082b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80082b6:	e007      	b.n	80082c8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f042 0201 	orr.w	r2, r2, #1
 80082c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80082c8:	2300      	movs	r3, #0
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3714      	adds	r7, #20
 80082ce:	46bd      	mov	sp, r7
 80082d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d4:	4770      	bx	lr
 80082d6:	bf00      	nop
 80082d8:	40010000 	.word	0x40010000
 80082dc:	40000400 	.word	0x40000400
 80082e0:	40000800 	.word	0x40000800
 80082e4:	40000c00 	.word	0x40000c00
 80082e8:	40010400 	.word	0x40010400
 80082ec:	40014000 	.word	0x40014000
 80082f0:	40001800 	.word	0x40001800

080082f4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b082      	sub	sp, #8
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d101      	bne.n	8008306 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008302:	2301      	movs	r3, #1
 8008304:	e041      	b.n	800838a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b00      	cmp	r3, #0
 8008310:	d106      	bne.n	8008320 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	2200      	movs	r2, #0
 8008316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800831a:	6878      	ldr	r0, [r7, #4]
 800831c:	f000 f839 	bl	8008392 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	2202      	movs	r2, #2
 8008324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	3304      	adds	r3, #4
 8008330:	4619      	mov	r1, r3
 8008332:	4610      	mov	r0, r2
 8008334:	f000 fbfe 	bl	8008b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	2201      	movs	r2, #1
 800833c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	2201      	movs	r2, #1
 8008344:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2201      	movs	r2, #1
 800834c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2201      	movs	r2, #1
 8008354:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2201      	movs	r2, #1
 8008364:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2201      	movs	r2, #1
 800836c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	2201      	movs	r2, #1
 8008374:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2201      	movs	r2, #1
 800837c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	2201      	movs	r2, #1
 8008384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008388:	2300      	movs	r3, #0
}
 800838a:	4618      	mov	r0, r3
 800838c:	3708      	adds	r7, #8
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008392:	b480      	push	{r7}
 8008394:	b083      	sub	sp, #12
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800839a:	bf00      	nop
 800839c:	370c      	adds	r7, #12
 800839e:	46bd      	mov	sp, r7
 80083a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a4:	4770      	bx	lr
	...

080083a8 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
 80083b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80083b2:	2300      	movs	r3, #0
 80083b4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d109      	bne.n	80083d0 <HAL_TIM_PWM_Start_IT+0x28>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083c2:	b2db      	uxtb	r3, r3
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	bf14      	ite	ne
 80083c8:	2301      	movne	r3, #1
 80083ca:	2300      	moveq	r3, #0
 80083cc:	b2db      	uxtb	r3, r3
 80083ce:	e022      	b.n	8008416 <HAL_TIM_PWM_Start_IT+0x6e>
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	2b04      	cmp	r3, #4
 80083d4:	d109      	bne.n	80083ea <HAL_TIM_PWM_Start_IT+0x42>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	2b01      	cmp	r3, #1
 80083e0:	bf14      	ite	ne
 80083e2:	2301      	movne	r3, #1
 80083e4:	2300      	moveq	r3, #0
 80083e6:	b2db      	uxtb	r3, r3
 80083e8:	e015      	b.n	8008416 <HAL_TIM_PWM_Start_IT+0x6e>
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	2b08      	cmp	r3, #8
 80083ee:	d109      	bne.n	8008404 <HAL_TIM_PWM_Start_IT+0x5c>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	2b01      	cmp	r3, #1
 80083fa:	bf14      	ite	ne
 80083fc:	2301      	movne	r3, #1
 80083fe:	2300      	moveq	r3, #0
 8008400:	b2db      	uxtb	r3, r3
 8008402:	e008      	b.n	8008416 <HAL_TIM_PWM_Start_IT+0x6e>
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800840a:	b2db      	uxtb	r3, r3
 800840c:	2b01      	cmp	r3, #1
 800840e:	bf14      	ite	ne
 8008410:	2301      	movne	r3, #1
 8008412:	2300      	moveq	r3, #0
 8008414:	b2db      	uxtb	r3, r3
 8008416:	2b00      	cmp	r3, #0
 8008418:	d001      	beq.n	800841e <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	e0c7      	b.n	80085ae <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d104      	bne.n	800842e <HAL_TIM_PWM_Start_IT+0x86>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2202      	movs	r2, #2
 8008428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800842c:	e013      	b.n	8008456 <HAL_TIM_PWM_Start_IT+0xae>
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	2b04      	cmp	r3, #4
 8008432:	d104      	bne.n	800843e <HAL_TIM_PWM_Start_IT+0x96>
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2202      	movs	r2, #2
 8008438:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800843c:	e00b      	b.n	8008456 <HAL_TIM_PWM_Start_IT+0xae>
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	2b08      	cmp	r3, #8
 8008442:	d104      	bne.n	800844e <HAL_TIM_PWM_Start_IT+0xa6>
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2202      	movs	r2, #2
 8008448:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800844c:	e003      	b.n	8008456 <HAL_TIM_PWM_Start_IT+0xae>
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	2202      	movs	r2, #2
 8008452:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	2b0c      	cmp	r3, #12
 800845a:	d841      	bhi.n	80084e0 <HAL_TIM_PWM_Start_IT+0x138>
 800845c:	a201      	add	r2, pc, #4	; (adr r2, 8008464 <HAL_TIM_PWM_Start_IT+0xbc>)
 800845e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008462:	bf00      	nop
 8008464:	08008499 	.word	0x08008499
 8008468:	080084e1 	.word	0x080084e1
 800846c:	080084e1 	.word	0x080084e1
 8008470:	080084e1 	.word	0x080084e1
 8008474:	080084ab 	.word	0x080084ab
 8008478:	080084e1 	.word	0x080084e1
 800847c:	080084e1 	.word	0x080084e1
 8008480:	080084e1 	.word	0x080084e1
 8008484:	080084bd 	.word	0x080084bd
 8008488:	080084e1 	.word	0x080084e1
 800848c:	080084e1 	.word	0x080084e1
 8008490:	080084e1 	.word	0x080084e1
 8008494:	080084cf 	.word	0x080084cf
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68da      	ldr	r2, [r3, #12]
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f042 0202 	orr.w	r2, r2, #2
 80084a6:	60da      	str	r2, [r3, #12]
      break;
 80084a8:	e01d      	b.n	80084e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	68da      	ldr	r2, [r3, #12]
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	f042 0204 	orr.w	r2, r2, #4
 80084b8:	60da      	str	r2, [r3, #12]
      break;
 80084ba:	e014      	b.n	80084e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	68da      	ldr	r2, [r3, #12]
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	f042 0208 	orr.w	r2, r2, #8
 80084ca:	60da      	str	r2, [r3, #12]
      break;
 80084cc:	e00b      	b.n	80084e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	68da      	ldr	r2, [r3, #12]
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	f042 0210 	orr.w	r2, r2, #16
 80084dc:	60da      	str	r2, [r3, #12]
      break;
 80084de:	e002      	b.n	80084e6 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	73fb      	strb	r3, [r7, #15]
      break;
 80084e4:	bf00      	nop
  }

  if (status == HAL_OK)
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d15f      	bne.n	80085ac <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	2201      	movs	r2, #1
 80084f2:	6839      	ldr	r1, [r7, #0]
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 fe07 	bl	8009108 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	4a2e      	ldr	r2, [pc, #184]	; (80085b8 <HAL_TIM_PWM_Start_IT+0x210>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d004      	beq.n	800850e <HAL_TIM_PWM_Start_IT+0x166>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a2c      	ldr	r2, [pc, #176]	; (80085bc <HAL_TIM_PWM_Start_IT+0x214>)
 800850a:	4293      	cmp	r3, r2
 800850c:	d101      	bne.n	8008512 <HAL_TIM_PWM_Start_IT+0x16a>
 800850e:	2301      	movs	r3, #1
 8008510:	e000      	b.n	8008514 <HAL_TIM_PWM_Start_IT+0x16c>
 8008512:	2300      	movs	r3, #0
 8008514:	2b00      	cmp	r3, #0
 8008516:	d007      	beq.n	8008528 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008526:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a22      	ldr	r2, [pc, #136]	; (80085b8 <HAL_TIM_PWM_Start_IT+0x210>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d022      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800853a:	d01d      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a1f      	ldr	r2, [pc, #124]	; (80085c0 <HAL_TIM_PWM_Start_IT+0x218>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d018      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	4a1e      	ldr	r2, [pc, #120]	; (80085c4 <HAL_TIM_PWM_Start_IT+0x21c>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d013      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a1c      	ldr	r2, [pc, #112]	; (80085c8 <HAL_TIM_PWM_Start_IT+0x220>)
 8008556:	4293      	cmp	r3, r2
 8008558:	d00e      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4a17      	ldr	r2, [pc, #92]	; (80085bc <HAL_TIM_PWM_Start_IT+0x214>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d009      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4a18      	ldr	r2, [pc, #96]	; (80085cc <HAL_TIM_PWM_Start_IT+0x224>)
 800856a:	4293      	cmp	r3, r2
 800856c:	d004      	beq.n	8008578 <HAL_TIM_PWM_Start_IT+0x1d0>
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a17      	ldr	r2, [pc, #92]	; (80085d0 <HAL_TIM_PWM_Start_IT+0x228>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d111      	bne.n	800859c <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	681b      	ldr	r3, [r3, #0]
 800857c:	689b      	ldr	r3, [r3, #8]
 800857e:	f003 0307 	and.w	r3, r3, #7
 8008582:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	2b06      	cmp	r3, #6
 8008588:	d010      	beq.n	80085ac <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f042 0201 	orr.w	r2, r2, #1
 8008598:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800859a:	e007      	b.n	80085ac <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681a      	ldr	r2, [r3, #0]
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	f042 0201 	orr.w	r2, r2, #1
 80085aa:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80085ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}
 80085b6:	bf00      	nop
 80085b8:	40010000 	.word	0x40010000
 80085bc:	40010400 	.word	0x40010400
 80085c0:	40000400 	.word	0x40000400
 80085c4:	40000800 	.word	0x40000800
 80085c8:	40000c00 	.word	0x40000c00
 80085cc:	40014000 	.word	0x40014000
 80085d0:	40001800 	.word	0x40001800

080085d4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80085d4:	b580      	push	{r7, lr}
 80085d6:	b082      	sub	sp, #8
 80085d8:	af00      	add	r7, sp, #0
 80085da:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	691b      	ldr	r3, [r3, #16]
 80085e2:	f003 0302 	and.w	r3, r3, #2
 80085e6:	2b02      	cmp	r3, #2
 80085e8:	d122      	bne.n	8008630 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	68db      	ldr	r3, [r3, #12]
 80085f0:	f003 0302 	and.w	r3, r3, #2
 80085f4:	2b02      	cmp	r3, #2
 80085f6:	d11b      	bne.n	8008630 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	f06f 0202 	mvn.w	r2, #2
 8008600:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	699b      	ldr	r3, [r3, #24]
 800860e:	f003 0303 	and.w	r3, r3, #3
 8008612:	2b00      	cmp	r3, #0
 8008614:	d003      	beq.n	800861e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f000 fa77 	bl	8008b0a <HAL_TIM_IC_CaptureCallback>
 800861c:	e005      	b.n	800862a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fa69 	bl	8008af6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f7f9 fe15 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	2200      	movs	r2, #0
 800862e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	691b      	ldr	r3, [r3, #16]
 8008636:	f003 0304 	and.w	r3, r3, #4
 800863a:	2b04      	cmp	r3, #4
 800863c:	d122      	bne.n	8008684 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	68db      	ldr	r3, [r3, #12]
 8008644:	f003 0304 	and.w	r3, r3, #4
 8008648:	2b04      	cmp	r3, #4
 800864a:	d11b      	bne.n	8008684 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f06f 0204 	mvn.w	r2, #4
 8008654:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2202      	movs	r2, #2
 800865a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	699b      	ldr	r3, [r3, #24]
 8008662:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008666:	2b00      	cmp	r3, #0
 8008668:	d003      	beq.n	8008672 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f000 fa4d 	bl	8008b0a <HAL_TIM_IC_CaptureCallback>
 8008670:	e005      	b.n	800867e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fa3f 	bl	8008af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f7f9 fdeb 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	2200      	movs	r2, #0
 8008682:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	691b      	ldr	r3, [r3, #16]
 800868a:	f003 0308 	and.w	r3, r3, #8
 800868e:	2b08      	cmp	r3, #8
 8008690:	d122      	bne.n	80086d8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	68db      	ldr	r3, [r3, #12]
 8008698:	f003 0308 	and.w	r3, r3, #8
 800869c:	2b08      	cmp	r3, #8
 800869e:	d11b      	bne.n	80086d8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f06f 0208 	mvn.w	r2, #8
 80086a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	2204      	movs	r2, #4
 80086ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69db      	ldr	r3, [r3, #28]
 80086b6:	f003 0303 	and.w	r3, r3, #3
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d003      	beq.n	80086c6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 fa23 	bl	8008b0a <HAL_TIM_IC_CaptureCallback>
 80086c4:	e005      	b.n	80086d2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f000 fa15 	bl	8008af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f7f9 fdc1 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	2200      	movs	r2, #0
 80086d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	f003 0310 	and.w	r3, r3, #16
 80086e2:	2b10      	cmp	r3, #16
 80086e4:	d122      	bne.n	800872c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	f003 0310 	and.w	r3, r3, #16
 80086f0:	2b10      	cmp	r3, #16
 80086f2:	d11b      	bne.n	800872c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	f06f 0210 	mvn.w	r2, #16
 80086fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2208      	movs	r2, #8
 8008702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	69db      	ldr	r3, [r3, #28]
 800870a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800870e:	2b00      	cmp	r3, #0
 8008710:	d003      	beq.n	800871a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008712:	6878      	ldr	r0, [r7, #4]
 8008714:	f000 f9f9 	bl	8008b0a <HAL_TIM_IC_CaptureCallback>
 8008718:	e005      	b.n	8008726 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 f9eb 	bl	8008af6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008720:	6878      	ldr	r0, [r7, #4]
 8008722:	f7f9 fd97 	bl	8002254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	691b      	ldr	r3, [r3, #16]
 8008732:	f003 0301 	and.w	r3, r3, #1
 8008736:	2b01      	cmp	r3, #1
 8008738:	d10e      	bne.n	8008758 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	68db      	ldr	r3, [r3, #12]
 8008740:	f003 0301 	and.w	r3, r3, #1
 8008744:	2b01      	cmp	r3, #1
 8008746:	d107      	bne.n	8008758 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	f06f 0201 	mvn.w	r2, #1
 8008750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008752:	6878      	ldr	r0, [r7, #4]
 8008754:	f7fa f8ce 	bl	80028f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	691b      	ldr	r3, [r3, #16]
 800875e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008762:	2b80      	cmp	r3, #128	; 0x80
 8008764:	d10e      	bne.n	8008784 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	68db      	ldr	r3, [r3, #12]
 800876c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008770:	2b80      	cmp	r3, #128	; 0x80
 8008772:	d107      	bne.n	8008784 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800877c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f000 fd6e 	bl	8009260 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	691b      	ldr	r3, [r3, #16]
 800878a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800878e:	2b40      	cmp	r3, #64	; 0x40
 8008790:	d10e      	bne.n	80087b0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68db      	ldr	r3, [r3, #12]
 8008798:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800879c:	2b40      	cmp	r3, #64	; 0x40
 800879e:	d107      	bne.n	80087b0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80087a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f000 f9b7 	bl	8008b1e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	f003 0320 	and.w	r3, r3, #32
 80087ba:	2b20      	cmp	r3, #32
 80087bc:	d10e      	bne.n	80087dc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	f003 0320 	and.w	r3, r3, #32
 80087c8:	2b20      	cmp	r3, #32
 80087ca:	d107      	bne.n	80087dc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f06f 0220 	mvn.w	r2, #32
 80087d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087d6:	6878      	ldr	r0, [r7, #4]
 80087d8:	f000 fd38 	bl	800924c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087dc:	bf00      	nop
 80087de:	3708      	adds	r7, #8
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087e4:	b580      	push	{r7, lr}
 80087e6:	b086      	sub	sp, #24
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	60f8      	str	r0, [r7, #12]
 80087ec:	60b9      	str	r1, [r7, #8]
 80087ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087f0:	2300      	movs	r3, #0
 80087f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d101      	bne.n	8008802 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80087fe:	2302      	movs	r3, #2
 8008800:	e0ae      	b.n	8008960 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	2201      	movs	r2, #1
 8008806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2b0c      	cmp	r3, #12
 800880e:	f200 809f 	bhi.w	8008950 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008812:	a201      	add	r2, pc, #4	; (adr r2, 8008818 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008818:	0800884d 	.word	0x0800884d
 800881c:	08008951 	.word	0x08008951
 8008820:	08008951 	.word	0x08008951
 8008824:	08008951 	.word	0x08008951
 8008828:	0800888d 	.word	0x0800888d
 800882c:	08008951 	.word	0x08008951
 8008830:	08008951 	.word	0x08008951
 8008834:	08008951 	.word	0x08008951
 8008838:	080088cf 	.word	0x080088cf
 800883c:	08008951 	.word	0x08008951
 8008840:	08008951 	.word	0x08008951
 8008844:	08008951 	.word	0x08008951
 8008848:	0800890f 	.word	0x0800890f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	68b9      	ldr	r1, [r7, #8]
 8008852:	4618      	mov	r0, r3
 8008854:	f000 fa0e 	bl	8008c74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	699a      	ldr	r2, [r3, #24]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f042 0208 	orr.w	r2, r2, #8
 8008866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	699a      	ldr	r2, [r3, #24]
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	f022 0204 	bic.w	r2, r2, #4
 8008876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6999      	ldr	r1, [r3, #24]
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	691a      	ldr	r2, [r3, #16]
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	619a      	str	r2, [r3, #24]
      break;
 800888a:	e064      	b.n	8008956 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	68b9      	ldr	r1, [r7, #8]
 8008892:	4618      	mov	r0, r3
 8008894:	f000 fa5e 	bl	8008d54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	699a      	ldr	r2, [r3, #24]
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80088a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	699a      	ldr	r2, [r3, #24]
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	6999      	ldr	r1, [r3, #24]
 80088be:	68bb      	ldr	r3, [r7, #8]
 80088c0:	691b      	ldr	r3, [r3, #16]
 80088c2:	021a      	lsls	r2, r3, #8
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	430a      	orrs	r2, r1
 80088ca:	619a      	str	r2, [r3, #24]
      break;
 80088cc:	e043      	b.n	8008956 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	68b9      	ldr	r1, [r7, #8]
 80088d4:	4618      	mov	r0, r3
 80088d6:	f000 fab3 	bl	8008e40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	69da      	ldr	r2, [r3, #28]
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f042 0208 	orr.w	r2, r2, #8
 80088e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	69da      	ldr	r2, [r3, #28]
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	f022 0204 	bic.w	r2, r2, #4
 80088f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	69d9      	ldr	r1, [r3, #28]
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	691a      	ldr	r2, [r3, #16]
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	430a      	orrs	r2, r1
 800890a:	61da      	str	r2, [r3, #28]
      break;
 800890c:	e023      	b.n	8008956 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	68b9      	ldr	r1, [r7, #8]
 8008914:	4618      	mov	r0, r3
 8008916:	f000 fb07 	bl	8008f28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	69da      	ldr	r2, [r3, #28]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008928:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	69da      	ldr	r2, [r3, #28]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008938:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	69d9      	ldr	r1, [r3, #28]
 8008940:	68bb      	ldr	r3, [r7, #8]
 8008942:	691b      	ldr	r3, [r3, #16]
 8008944:	021a      	lsls	r2, r3, #8
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	61da      	str	r2, [r3, #28]
      break;
 800894e:	e002      	b.n	8008956 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8008950:	2301      	movs	r3, #1
 8008952:	75fb      	strb	r3, [r7, #23]
      break;
 8008954:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	2200      	movs	r2, #0
 800895a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800895e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008960:	4618      	mov	r0, r3
 8008962:	3718      	adds	r7, #24
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008972:	2300      	movs	r3, #0
 8008974:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800897c:	2b01      	cmp	r3, #1
 800897e:	d101      	bne.n	8008984 <HAL_TIM_ConfigClockSource+0x1c>
 8008980:	2302      	movs	r3, #2
 8008982:	e0b4      	b.n	8008aee <HAL_TIM_ConfigClockSource+0x186>
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	2201      	movs	r2, #1
 8008988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2202      	movs	r2, #2
 8008990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80089a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089a4:	68bb      	ldr	r3, [r7, #8]
 80089a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80089aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	68ba      	ldr	r2, [r7, #8]
 80089b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089bc:	d03e      	beq.n	8008a3c <HAL_TIM_ConfigClockSource+0xd4>
 80089be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80089c2:	f200 8087 	bhi.w	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089ca:	f000 8086 	beq.w	8008ada <HAL_TIM_ConfigClockSource+0x172>
 80089ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089d2:	d87f      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089d4:	2b70      	cmp	r3, #112	; 0x70
 80089d6:	d01a      	beq.n	8008a0e <HAL_TIM_ConfigClockSource+0xa6>
 80089d8:	2b70      	cmp	r3, #112	; 0x70
 80089da:	d87b      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089dc:	2b60      	cmp	r3, #96	; 0x60
 80089de:	d050      	beq.n	8008a82 <HAL_TIM_ConfigClockSource+0x11a>
 80089e0:	2b60      	cmp	r3, #96	; 0x60
 80089e2:	d877      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089e4:	2b50      	cmp	r3, #80	; 0x50
 80089e6:	d03c      	beq.n	8008a62 <HAL_TIM_ConfigClockSource+0xfa>
 80089e8:	2b50      	cmp	r3, #80	; 0x50
 80089ea:	d873      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089ec:	2b40      	cmp	r3, #64	; 0x40
 80089ee:	d058      	beq.n	8008aa2 <HAL_TIM_ConfigClockSource+0x13a>
 80089f0:	2b40      	cmp	r3, #64	; 0x40
 80089f2:	d86f      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089f4:	2b30      	cmp	r3, #48	; 0x30
 80089f6:	d064      	beq.n	8008ac2 <HAL_TIM_ConfigClockSource+0x15a>
 80089f8:	2b30      	cmp	r3, #48	; 0x30
 80089fa:	d86b      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 80089fc:	2b20      	cmp	r3, #32
 80089fe:	d060      	beq.n	8008ac2 <HAL_TIM_ConfigClockSource+0x15a>
 8008a00:	2b20      	cmp	r3, #32
 8008a02:	d867      	bhi.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d05c      	beq.n	8008ac2 <HAL_TIM_ConfigClockSource+0x15a>
 8008a08:	2b10      	cmp	r3, #16
 8008a0a:	d05a      	beq.n	8008ac2 <HAL_TIM_ConfigClockSource+0x15a>
 8008a0c:	e062      	b.n	8008ad4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	6818      	ldr	r0, [r3, #0]
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	6899      	ldr	r1, [r3, #8]
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	685a      	ldr	r2, [r3, #4]
 8008a1a:	683b      	ldr	r3, [r7, #0]
 8008a1c:	68db      	ldr	r3, [r3, #12]
 8008a1e:	f000 fb53 	bl	80090c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	689b      	ldr	r3, [r3, #8]
 8008a28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008a2a:	68bb      	ldr	r3, [r7, #8]
 8008a2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008a30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	68ba      	ldr	r2, [r7, #8]
 8008a38:	609a      	str	r2, [r3, #8]
      break;
 8008a3a:	e04f      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	6818      	ldr	r0, [r3, #0]
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	6899      	ldr	r1, [r3, #8]
 8008a44:	683b      	ldr	r3, [r7, #0]
 8008a46:	685a      	ldr	r2, [r3, #4]
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	68db      	ldr	r3, [r3, #12]
 8008a4c:	f000 fb3c 	bl	80090c8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	689a      	ldr	r2, [r3, #8]
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008a5e:	609a      	str	r2, [r3, #8]
      break;
 8008a60:	e03c      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	6818      	ldr	r0, [r3, #0]
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	6859      	ldr	r1, [r3, #4]
 8008a6a:	683b      	ldr	r3, [r7, #0]
 8008a6c:	68db      	ldr	r3, [r3, #12]
 8008a6e:	461a      	mov	r2, r3
 8008a70:	f000 fab0 	bl	8008fd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	2150      	movs	r1, #80	; 0x50
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f000 fb09 	bl	8009092 <TIM_ITRx_SetConfig>
      break;
 8008a80:	e02c      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6818      	ldr	r0, [r3, #0]
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	6859      	ldr	r1, [r3, #4]
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	68db      	ldr	r3, [r3, #12]
 8008a8e:	461a      	mov	r2, r3
 8008a90:	f000 facf 	bl	8009032 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	2160      	movs	r1, #96	; 0x60
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	f000 faf9 	bl	8009092 <TIM_ITRx_SetConfig>
      break;
 8008aa0:	e01c      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	6818      	ldr	r0, [r3, #0]
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	6859      	ldr	r1, [r3, #4]
 8008aaa:	683b      	ldr	r3, [r7, #0]
 8008aac:	68db      	ldr	r3, [r3, #12]
 8008aae:	461a      	mov	r2, r3
 8008ab0:	f000 fa90 	bl	8008fd4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	2140      	movs	r1, #64	; 0x40
 8008aba:	4618      	mov	r0, r3
 8008abc:	f000 fae9 	bl	8009092 <TIM_ITRx_SetConfig>
      break;
 8008ac0:	e00c      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681a      	ldr	r2, [r3, #0]
 8008ac6:	683b      	ldr	r3, [r7, #0]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	4619      	mov	r1, r3
 8008acc:	4610      	mov	r0, r2
 8008ace:	f000 fae0 	bl	8009092 <TIM_ITRx_SetConfig>
      break;
 8008ad2:	e003      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	73fb      	strb	r3, [r7, #15]
      break;
 8008ad8:	e000      	b.n	8008adc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008ada:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2201      	movs	r2, #1
 8008ae0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008aec:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	3710      	adds	r7, #16
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bd80      	pop	{r7, pc}

08008af6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008af6:	b480      	push	{r7}
 8008af8:	b083      	sub	sp, #12
 8008afa:	af00      	add	r7, sp, #0
 8008afc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008afe:	bf00      	nop
 8008b00:	370c      	adds	r7, #12
 8008b02:	46bd      	mov	sp, r7
 8008b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b08:	4770      	bx	lr

08008b0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008b0a:	b480      	push	{r7}
 8008b0c:	b083      	sub	sp, #12
 8008b0e:	af00      	add	r7, sp, #0
 8008b10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008b12:	bf00      	nop
 8008b14:	370c      	adds	r7, #12
 8008b16:	46bd      	mov	sp, r7
 8008b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b1c:	4770      	bx	lr

08008b1e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b083      	sub	sp, #12
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b30:	4770      	bx	lr
	...

08008b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008b34:	b480      	push	{r7}
 8008b36:	b085      	sub	sp, #20
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
 8008b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a40      	ldr	r2, [pc, #256]	; (8008c48 <TIM_Base_SetConfig+0x114>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d013      	beq.n	8008b74 <TIM_Base_SetConfig+0x40>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b52:	d00f      	beq.n	8008b74 <TIM_Base_SetConfig+0x40>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	4a3d      	ldr	r2, [pc, #244]	; (8008c4c <TIM_Base_SetConfig+0x118>)
 8008b58:	4293      	cmp	r3, r2
 8008b5a:	d00b      	beq.n	8008b74 <TIM_Base_SetConfig+0x40>
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	4a3c      	ldr	r2, [pc, #240]	; (8008c50 <TIM_Base_SetConfig+0x11c>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d007      	beq.n	8008b74 <TIM_Base_SetConfig+0x40>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	4a3b      	ldr	r2, [pc, #236]	; (8008c54 <TIM_Base_SetConfig+0x120>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d003      	beq.n	8008b74 <TIM_Base_SetConfig+0x40>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	4a3a      	ldr	r2, [pc, #232]	; (8008c58 <TIM_Base_SetConfig+0x124>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d108      	bne.n	8008b86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b7c:	683b      	ldr	r3, [r7, #0]
 8008b7e:	685b      	ldr	r3, [r3, #4]
 8008b80:	68fa      	ldr	r2, [r7, #12]
 8008b82:	4313      	orrs	r3, r2
 8008b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	4a2f      	ldr	r2, [pc, #188]	; (8008c48 <TIM_Base_SetConfig+0x114>)
 8008b8a:	4293      	cmp	r3, r2
 8008b8c:	d02b      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b94:	d027      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	4a2c      	ldr	r2, [pc, #176]	; (8008c4c <TIM_Base_SetConfig+0x118>)
 8008b9a:	4293      	cmp	r3, r2
 8008b9c:	d023      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a2b      	ldr	r2, [pc, #172]	; (8008c50 <TIM_Base_SetConfig+0x11c>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d01f      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a2a      	ldr	r2, [pc, #168]	; (8008c54 <TIM_Base_SetConfig+0x120>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d01b      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a29      	ldr	r2, [pc, #164]	; (8008c58 <TIM_Base_SetConfig+0x124>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d017      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a28      	ldr	r2, [pc, #160]	; (8008c5c <TIM_Base_SetConfig+0x128>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d013      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a27      	ldr	r2, [pc, #156]	; (8008c60 <TIM_Base_SetConfig+0x12c>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d00f      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a26      	ldr	r2, [pc, #152]	; (8008c64 <TIM_Base_SetConfig+0x130>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d00b      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	4a25      	ldr	r2, [pc, #148]	; (8008c68 <TIM_Base_SetConfig+0x134>)
 8008bd2:	4293      	cmp	r3, r2
 8008bd4:	d007      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4a24      	ldr	r2, [pc, #144]	; (8008c6c <TIM_Base_SetConfig+0x138>)
 8008bda:	4293      	cmp	r3, r2
 8008bdc:	d003      	beq.n	8008be6 <TIM_Base_SetConfig+0xb2>
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	4a23      	ldr	r2, [pc, #140]	; (8008c70 <TIM_Base_SetConfig+0x13c>)
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d108      	bne.n	8008bf8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	68db      	ldr	r3, [r3, #12]
 8008bf2:	68fa      	ldr	r2, [r7, #12]
 8008bf4:	4313      	orrs	r3, r2
 8008bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008bfe:	683b      	ldr	r3, [r7, #0]
 8008c00:	695b      	ldr	r3, [r3, #20]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008c0c:	683b      	ldr	r3, [r7, #0]
 8008c0e:	689a      	ldr	r2, [r3, #8]
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	681a      	ldr	r2, [r3, #0]
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a0a      	ldr	r2, [pc, #40]	; (8008c48 <TIM_Base_SetConfig+0x114>)
 8008c20:	4293      	cmp	r3, r2
 8008c22:	d003      	beq.n	8008c2c <TIM_Base_SetConfig+0xf8>
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	4a0c      	ldr	r2, [pc, #48]	; (8008c58 <TIM_Base_SetConfig+0x124>)
 8008c28:	4293      	cmp	r3, r2
 8008c2a:	d103      	bne.n	8008c34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	691a      	ldr	r2, [r3, #16]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	615a      	str	r2, [r3, #20]
}
 8008c3a:	bf00      	nop
 8008c3c:	3714      	adds	r7, #20
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop
 8008c48:	40010000 	.word	0x40010000
 8008c4c:	40000400 	.word	0x40000400
 8008c50:	40000800 	.word	0x40000800
 8008c54:	40000c00 	.word	0x40000c00
 8008c58:	40010400 	.word	0x40010400
 8008c5c:	40014000 	.word	0x40014000
 8008c60:	40014400 	.word	0x40014400
 8008c64:	40014800 	.word	0x40014800
 8008c68:	40001800 	.word	0x40001800
 8008c6c:	40001c00 	.word	0x40001c00
 8008c70:	40002000 	.word	0x40002000

08008c74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b087      	sub	sp, #28
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
 8008c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	6a1b      	ldr	r3, [r3, #32]
 8008c82:	f023 0201 	bic.w	r2, r3, #1
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	699b      	ldr	r3, [r3, #24]
 8008c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	f023 0303 	bic.w	r3, r3, #3
 8008caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68fa      	ldr	r2, [r7, #12]
 8008cb2:	4313      	orrs	r3, r2
 8008cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008cb6:	697b      	ldr	r3, [r7, #20]
 8008cb8:	f023 0302 	bic.w	r3, r3, #2
 8008cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	689b      	ldr	r3, [r3, #8]
 8008cc2:	697a      	ldr	r2, [r7, #20]
 8008cc4:	4313      	orrs	r3, r2
 8008cc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	4a20      	ldr	r2, [pc, #128]	; (8008d4c <TIM_OC1_SetConfig+0xd8>)
 8008ccc:	4293      	cmp	r3, r2
 8008cce:	d003      	beq.n	8008cd8 <TIM_OC1_SetConfig+0x64>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	4a1f      	ldr	r2, [pc, #124]	; (8008d50 <TIM_OC1_SetConfig+0xdc>)
 8008cd4:	4293      	cmp	r3, r2
 8008cd6:	d10c      	bne.n	8008cf2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	f023 0308 	bic.w	r3, r3, #8
 8008cde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	68db      	ldr	r3, [r3, #12]
 8008ce4:	697a      	ldr	r2, [r7, #20]
 8008ce6:	4313      	orrs	r3, r2
 8008ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f023 0304 	bic.w	r3, r3, #4
 8008cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a15      	ldr	r2, [pc, #84]	; (8008d4c <TIM_OC1_SetConfig+0xd8>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d003      	beq.n	8008d02 <TIM_OC1_SetConfig+0x8e>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	4a14      	ldr	r2, [pc, #80]	; (8008d50 <TIM_OC1_SetConfig+0xdc>)
 8008cfe:	4293      	cmp	r3, r2
 8008d00:	d111      	bne.n	8008d26 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008d02:	693b      	ldr	r3, [r7, #16]
 8008d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008d08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008d0a:	693b      	ldr	r3, [r7, #16]
 8008d0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008d10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	695b      	ldr	r3, [r3, #20]
 8008d16:	693a      	ldr	r2, [r7, #16]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	699b      	ldr	r3, [r3, #24]
 8008d20:	693a      	ldr	r2, [r7, #16]
 8008d22:	4313      	orrs	r3, r2
 8008d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	693a      	ldr	r2, [r7, #16]
 8008d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	685a      	ldr	r2, [r3, #4]
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	697a      	ldr	r2, [r7, #20]
 8008d3e:	621a      	str	r2, [r3, #32]
}
 8008d40:	bf00      	nop
 8008d42:	371c      	adds	r7, #28
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr
 8008d4c:	40010000 	.word	0x40010000
 8008d50:	40010400 	.word	0x40010400

08008d54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008d54:	b480      	push	{r7}
 8008d56:	b087      	sub	sp, #28
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	6078      	str	r0, [r7, #4]
 8008d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	f023 0210 	bic.w	r2, r3, #16
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a1b      	ldr	r3, [r3, #32]
 8008d6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	699b      	ldr	r3, [r3, #24]
 8008d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	021b      	lsls	r3, r3, #8
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d98:	697b      	ldr	r3, [r7, #20]
 8008d9a:	f023 0320 	bic.w	r3, r3, #32
 8008d9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	689b      	ldr	r3, [r3, #8]
 8008da4:	011b      	lsls	r3, r3, #4
 8008da6:	697a      	ldr	r2, [r7, #20]
 8008da8:	4313      	orrs	r3, r2
 8008daa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	4a22      	ldr	r2, [pc, #136]	; (8008e38 <TIM_OC2_SetConfig+0xe4>)
 8008db0:	4293      	cmp	r3, r2
 8008db2:	d003      	beq.n	8008dbc <TIM_OC2_SetConfig+0x68>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	4a21      	ldr	r2, [pc, #132]	; (8008e3c <TIM_OC2_SetConfig+0xe8>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d10d      	bne.n	8008dd8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	68db      	ldr	r3, [r3, #12]
 8008dc8:	011b      	lsls	r3, r3, #4
 8008dca:	697a      	ldr	r2, [r7, #20]
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dd6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	4a17      	ldr	r2, [pc, #92]	; (8008e38 <TIM_OC2_SetConfig+0xe4>)
 8008ddc:	4293      	cmp	r3, r2
 8008dde:	d003      	beq.n	8008de8 <TIM_OC2_SetConfig+0x94>
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	4a16      	ldr	r2, [pc, #88]	; (8008e3c <TIM_OC2_SetConfig+0xe8>)
 8008de4:	4293      	cmp	r3, r2
 8008de6:	d113      	bne.n	8008e10 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008dee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008df0:	693b      	ldr	r3, [r7, #16]
 8008df2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008df6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	695b      	ldr	r3, [r3, #20]
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	693a      	ldr	r2, [r7, #16]
 8008e00:	4313      	orrs	r3, r2
 8008e02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e04:	683b      	ldr	r3, [r7, #0]
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	693a      	ldr	r2, [r7, #16]
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	693a      	ldr	r2, [r7, #16]
 8008e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	68fa      	ldr	r2, [r7, #12]
 8008e1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	685a      	ldr	r2, [r3, #4]
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	697a      	ldr	r2, [r7, #20]
 8008e28:	621a      	str	r2, [r3, #32]
}
 8008e2a:	bf00      	nop
 8008e2c:	371c      	adds	r7, #28
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e34:	4770      	bx	lr
 8008e36:	bf00      	nop
 8008e38:	40010000 	.word	0x40010000
 8008e3c:	40010400 	.word	0x40010400

08008e40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008e40:	b480      	push	{r7}
 8008e42:	b087      	sub	sp, #28
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	6078      	str	r0, [r7, #4]
 8008e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6a1b      	ldr	r3, [r3, #32]
 8008e4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6a1b      	ldr	r3, [r3, #32]
 8008e5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	685b      	ldr	r3, [r3, #4]
 8008e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	69db      	ldr	r3, [r3, #28]
 8008e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f023 0303 	bic.w	r3, r3, #3
 8008e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	68fa      	ldr	r2, [r7, #12]
 8008e7e:	4313      	orrs	r3, r2
 8008e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	021b      	lsls	r3, r3, #8
 8008e90:	697a      	ldr	r2, [r7, #20]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	4a21      	ldr	r2, [pc, #132]	; (8008f20 <TIM_OC3_SetConfig+0xe0>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d003      	beq.n	8008ea6 <TIM_OC3_SetConfig+0x66>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	4a20      	ldr	r2, [pc, #128]	; (8008f24 <TIM_OC3_SetConfig+0xe4>)
 8008ea2:	4293      	cmp	r3, r2
 8008ea4:	d10d      	bne.n	8008ec2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008eac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	68db      	ldr	r3, [r3, #12]
 8008eb2:	021b      	lsls	r3, r3, #8
 8008eb4:	697a      	ldr	r2, [r7, #20]
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4a16      	ldr	r2, [pc, #88]	; (8008f20 <TIM_OC3_SetConfig+0xe0>)
 8008ec6:	4293      	cmp	r3, r2
 8008ec8:	d003      	beq.n	8008ed2 <TIM_OC3_SetConfig+0x92>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	4a15      	ldr	r2, [pc, #84]	; (8008f24 <TIM_OC3_SetConfig+0xe4>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d113      	bne.n	8008efa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008ed8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	011b      	lsls	r3, r3, #4
 8008ee8:	693a      	ldr	r2, [r7, #16]
 8008eea:	4313      	orrs	r3, r2
 8008eec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	699b      	ldr	r3, [r3, #24]
 8008ef2:	011b      	lsls	r3, r3, #4
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	4313      	orrs	r3, r2
 8008ef8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	693a      	ldr	r2, [r7, #16]
 8008efe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	68fa      	ldr	r2, [r7, #12]
 8008f04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	685a      	ldr	r2, [r3, #4]
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	697a      	ldr	r2, [r7, #20]
 8008f12:	621a      	str	r2, [r3, #32]
}
 8008f14:	bf00      	nop
 8008f16:	371c      	adds	r7, #28
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr
 8008f20:	40010000 	.word	0x40010000
 8008f24:	40010400 	.word	0x40010400

08008f28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008f28:	b480      	push	{r7}
 8008f2a:	b087      	sub	sp, #28
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
 8008f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6a1b      	ldr	r3, [r3, #32]
 8008f36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a1b      	ldr	r3, [r3, #32]
 8008f42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	69db      	ldr	r3, [r3, #28]
 8008f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	021b      	lsls	r3, r3, #8
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	4313      	orrs	r3, r2
 8008f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008f6c:	693b      	ldr	r3, [r7, #16]
 8008f6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008f74:	683b      	ldr	r3, [r7, #0]
 8008f76:	689b      	ldr	r3, [r3, #8]
 8008f78:	031b      	lsls	r3, r3, #12
 8008f7a:	693a      	ldr	r2, [r7, #16]
 8008f7c:	4313      	orrs	r3, r2
 8008f7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	4a12      	ldr	r2, [pc, #72]	; (8008fcc <TIM_OC4_SetConfig+0xa4>)
 8008f84:	4293      	cmp	r3, r2
 8008f86:	d003      	beq.n	8008f90 <TIM_OC4_SetConfig+0x68>
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	4a11      	ldr	r2, [pc, #68]	; (8008fd0 <TIM_OC4_SetConfig+0xa8>)
 8008f8c:	4293      	cmp	r3, r2
 8008f8e:	d109      	bne.n	8008fa4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	695b      	ldr	r3, [r3, #20]
 8008f9c:	019b      	lsls	r3, r3, #6
 8008f9e:	697a      	ldr	r2, [r7, #20]
 8008fa0:	4313      	orrs	r3, r2
 8008fa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	697a      	ldr	r2, [r7, #20]
 8008fa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	68fa      	ldr	r2, [r7, #12]
 8008fae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	685a      	ldr	r2, [r3, #4]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	693a      	ldr	r2, [r7, #16]
 8008fbc:	621a      	str	r2, [r3, #32]
}
 8008fbe:	bf00      	nop
 8008fc0:	371c      	adds	r7, #28
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc8:	4770      	bx	lr
 8008fca:	bf00      	nop
 8008fcc:	40010000 	.word	0x40010000
 8008fd0:	40010400 	.word	0x40010400

08008fd4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	b087      	sub	sp, #28
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	6a1b      	ldr	r3, [r3, #32]
 8008fea:	f023 0201 	bic.w	r2, r3, #1
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	699b      	ldr	r3, [r3, #24]
 8008ff6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008ff8:	693b      	ldr	r3, [r7, #16]
 8008ffa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008ffe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	011b      	lsls	r3, r3, #4
 8009004:	693a      	ldr	r2, [r7, #16]
 8009006:	4313      	orrs	r3, r2
 8009008:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800900a:	697b      	ldr	r3, [r7, #20]
 800900c:	f023 030a 	bic.w	r3, r3, #10
 8009010:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009012:	697a      	ldr	r2, [r7, #20]
 8009014:	68bb      	ldr	r3, [r7, #8]
 8009016:	4313      	orrs	r3, r2
 8009018:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	693a      	ldr	r2, [r7, #16]
 800901e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	697a      	ldr	r2, [r7, #20]
 8009024:	621a      	str	r2, [r3, #32]
}
 8009026:	bf00      	nop
 8009028:	371c      	adds	r7, #28
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr

08009032 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009032:	b480      	push	{r7}
 8009034:	b087      	sub	sp, #28
 8009036:	af00      	add	r7, sp, #0
 8009038:	60f8      	str	r0, [r7, #12]
 800903a:	60b9      	str	r1, [r7, #8]
 800903c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	f023 0210 	bic.w	r2, r3, #16
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	699b      	ldr	r3, [r3, #24]
 800904e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	6a1b      	ldr	r3, [r3, #32]
 8009054:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800905c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	031b      	lsls	r3, r3, #12
 8009062:	697a      	ldr	r2, [r7, #20]
 8009064:	4313      	orrs	r3, r2
 8009066:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009068:	693b      	ldr	r3, [r7, #16]
 800906a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800906e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	011b      	lsls	r3, r3, #4
 8009074:	693a      	ldr	r2, [r7, #16]
 8009076:	4313      	orrs	r3, r2
 8009078:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	697a      	ldr	r2, [r7, #20]
 800907e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	693a      	ldr	r2, [r7, #16]
 8009084:	621a      	str	r2, [r3, #32]
}
 8009086:	bf00      	nop
 8009088:	371c      	adds	r7, #28
 800908a:	46bd      	mov	sp, r7
 800908c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009090:	4770      	bx	lr

08009092 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009092:	b480      	push	{r7}
 8009094:	b085      	sub	sp, #20
 8009096:	af00      	add	r7, sp, #0
 8009098:	6078      	str	r0, [r7, #4]
 800909a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	689b      	ldr	r3, [r3, #8]
 80090a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80090aa:	683a      	ldr	r2, [r7, #0]
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	4313      	orrs	r3, r2
 80090b0:	f043 0307 	orr.w	r3, r3, #7
 80090b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	68fa      	ldr	r2, [r7, #12]
 80090ba:	609a      	str	r2, [r3, #8]
}
 80090bc:	bf00      	nop
 80090be:	3714      	adds	r7, #20
 80090c0:	46bd      	mov	sp, r7
 80090c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c6:	4770      	bx	lr

080090c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80090c8:	b480      	push	{r7}
 80090ca:	b087      	sub	sp, #28
 80090cc:	af00      	add	r7, sp, #0
 80090ce:	60f8      	str	r0, [r7, #12]
 80090d0:	60b9      	str	r1, [r7, #8]
 80090d2:	607a      	str	r2, [r7, #4]
 80090d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	689b      	ldr	r3, [r3, #8]
 80090da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80090e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	021a      	lsls	r2, r3, #8
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	431a      	orrs	r2, r3
 80090ec:	68bb      	ldr	r3, [r7, #8]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	697a      	ldr	r2, [r7, #20]
 80090f2:	4313      	orrs	r3, r2
 80090f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	697a      	ldr	r2, [r7, #20]
 80090fa:	609a      	str	r2, [r3, #8]
}
 80090fc:	bf00      	nop
 80090fe:	371c      	adds	r7, #28
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009108:	b480      	push	{r7}
 800910a:	b087      	sub	sp, #28
 800910c:	af00      	add	r7, sp, #0
 800910e:	60f8      	str	r0, [r7, #12]
 8009110:	60b9      	str	r1, [r7, #8]
 8009112:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	f003 031f 	and.w	r3, r3, #31
 800911a:	2201      	movs	r2, #1
 800911c:	fa02 f303 	lsl.w	r3, r2, r3
 8009120:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6a1a      	ldr	r2, [r3, #32]
 8009126:	697b      	ldr	r3, [r7, #20]
 8009128:	43db      	mvns	r3, r3
 800912a:	401a      	ands	r2, r3
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6a1a      	ldr	r2, [r3, #32]
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	f003 031f 	and.w	r3, r3, #31
 800913a:	6879      	ldr	r1, [r7, #4]
 800913c:	fa01 f303 	lsl.w	r3, r1, r3
 8009140:	431a      	orrs	r2, r3
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	621a      	str	r2, [r3, #32]
}
 8009146:	bf00      	nop
 8009148:	371c      	adds	r7, #28
 800914a:	46bd      	mov	sp, r7
 800914c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009150:	4770      	bx	lr
	...

08009154 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009154:	b480      	push	{r7}
 8009156:	b085      	sub	sp, #20
 8009158:	af00      	add	r7, sp, #0
 800915a:	6078      	str	r0, [r7, #4]
 800915c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009164:	2b01      	cmp	r3, #1
 8009166:	d101      	bne.n	800916c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009168:	2302      	movs	r3, #2
 800916a:	e05a      	b.n	8009222 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	2201      	movs	r2, #1
 8009170:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2202      	movs	r2, #2
 8009178:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	689b      	ldr	r3, [r3, #8]
 800918a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009192:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	68fa      	ldr	r2, [r7, #12]
 800919a:	4313      	orrs	r3, r2
 800919c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	4a21      	ldr	r2, [pc, #132]	; (8009230 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80091ac:	4293      	cmp	r3, r2
 80091ae:	d022      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80091b8:	d01d      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a1d      	ldr	r2, [pc, #116]	; (8009234 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d018      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a1b      	ldr	r2, [pc, #108]	; (8009238 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d013      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4a1a      	ldr	r2, [pc, #104]	; (800923c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80091d4:	4293      	cmp	r3, r2
 80091d6:	d00e      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4a18      	ldr	r2, [pc, #96]	; (8009240 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80091de:	4293      	cmp	r3, r2
 80091e0:	d009      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	4a17      	ldr	r2, [pc, #92]	; (8009244 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80091e8:	4293      	cmp	r3, r2
 80091ea:	d004      	beq.n	80091f6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a15      	ldr	r2, [pc, #84]	; (8009248 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80091f2:	4293      	cmp	r3, r2
 80091f4:	d10c      	bne.n	8009210 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80091f6:	68bb      	ldr	r3, [r7, #8]
 80091f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80091fc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	685b      	ldr	r3, [r3, #4]
 8009202:	68ba      	ldr	r2, [r7, #8]
 8009204:	4313      	orrs	r3, r2
 8009206:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	68ba      	ldr	r2, [r7, #8]
 800920e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2201      	movs	r2, #1
 8009214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2200      	movs	r2, #0
 800921c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009220:	2300      	movs	r3, #0
}
 8009222:	4618      	mov	r0, r3
 8009224:	3714      	adds	r7, #20
 8009226:	46bd      	mov	sp, r7
 8009228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800922c:	4770      	bx	lr
 800922e:	bf00      	nop
 8009230:	40010000 	.word	0x40010000
 8009234:	40000400 	.word	0x40000400
 8009238:	40000800 	.word	0x40000800
 800923c:	40000c00 	.word	0x40000c00
 8009240:	40010400 	.word	0x40010400
 8009244:	40014000 	.word	0x40014000
 8009248:	40001800 	.word	0x40001800

0800924c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009254:	bf00      	nop
 8009256:	370c      	adds	r7, #12
 8009258:	46bd      	mov	sp, r7
 800925a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925e:	4770      	bx	lr

08009260 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009260:	b480      	push	{r7}
 8009262:	b083      	sub	sp, #12
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009268:	bf00      	nop
 800926a:	370c      	adds	r7, #12
 800926c:	46bd      	mov	sp, r7
 800926e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009272:	4770      	bx	lr

08009274 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d101      	bne.n	8009286 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e03f      	b.n	8009306 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b00      	cmp	r3, #0
 8009290:	d106      	bne.n	80092a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7fa f972 	bl	8003584 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	2224      	movs	r2, #36	; 0x24
 80092a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	68da      	ldr	r2, [r3, #12]
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80092b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f001 f833 	bl	800a324 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	691a      	ldr	r2, [r3, #16]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80092cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	695a      	ldr	r2, [r3, #20]
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80092dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	68da      	ldr	r2, [r3, #12]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80092ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	2200      	movs	r2, #0
 80092f2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2220      	movs	r2, #32
 80092f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	2220      	movs	r2, #32
 8009300:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009304:	2300      	movs	r3, #0
}
 8009306:	4618      	mov	r0, r3
 8009308:	3708      	adds	r7, #8
 800930a:	46bd      	mov	sp, r7
 800930c:	bd80      	pop	{r7, pc}

0800930e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800930e:	b580      	push	{r7, lr}
 8009310:	b084      	sub	sp, #16
 8009312:	af00      	add	r7, sp, #0
 8009314:	60f8      	str	r0, [r7, #12]
 8009316:	60b9      	str	r1, [r7, #8]
 8009318:	4613      	mov	r3, r2
 800931a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2b20      	cmp	r3, #32
 8009326:	d11d      	bne.n	8009364 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	2b00      	cmp	r3, #0
 800932c:	d002      	beq.n	8009334 <HAL_UART_Receive_IT+0x26>
 800932e:	88fb      	ldrh	r3, [r7, #6]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d101      	bne.n	8009338 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009334:	2301      	movs	r3, #1
 8009336:	e016      	b.n	8009366 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800933e:	2b01      	cmp	r3, #1
 8009340:	d101      	bne.n	8009346 <HAL_UART_Receive_IT+0x38>
 8009342:	2302      	movs	r3, #2
 8009344:	e00f      	b.n	8009366 <HAL_UART_Receive_IT+0x58>
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2201      	movs	r2, #1
 800934a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009354:	88fb      	ldrh	r3, [r7, #6]
 8009356:	461a      	mov	r2, r3
 8009358:	68b9      	ldr	r1, [r7, #8]
 800935a:	68f8      	ldr	r0, [r7, #12]
 800935c:	f000 fd4b 	bl	8009df6 <UART_Start_Receive_IT>
 8009360:	4603      	mov	r3, r0
 8009362:	e000      	b.n	8009366 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009364:	2302      	movs	r3, #2
  }
}
 8009366:	4618      	mov	r0, r3
 8009368:	3710      	adds	r7, #16
 800936a:	46bd      	mov	sp, r7
 800936c:	bd80      	pop	{r7, pc}
	...

08009370 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b08c      	sub	sp, #48	; 0x30
 8009374:	af00      	add	r7, sp, #0
 8009376:	60f8      	str	r0, [r7, #12]
 8009378:	60b9      	str	r1, [r7, #8]
 800937a:	4613      	mov	r3, r2
 800937c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009384:	b2db      	uxtb	r3, r3
 8009386:	2b20      	cmp	r3, #32
 8009388:	d165      	bne.n	8009456 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d002      	beq.n	8009396 <HAL_UART_Transmit_DMA+0x26>
 8009390:	88fb      	ldrh	r3, [r7, #6]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d101      	bne.n	800939a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009396:	2301      	movs	r3, #1
 8009398:	e05e      	b.n	8009458 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80093a0:	2b01      	cmp	r3, #1
 80093a2:	d101      	bne.n	80093a8 <HAL_UART_Transmit_DMA+0x38>
 80093a4:	2302      	movs	r3, #2
 80093a6:	e057      	b.n	8009458 <HAL_UART_Transmit_DMA+0xe8>
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2201      	movs	r2, #1
 80093ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80093b0:	68ba      	ldr	r2, [r7, #8]
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	88fa      	ldrh	r2, [r7, #6]
 80093ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	88fa      	ldrh	r2, [r7, #6]
 80093c0:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	2200      	movs	r2, #0
 80093c6:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2221      	movs	r2, #33	; 0x21
 80093cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093d4:	4a22      	ldr	r2, [pc, #136]	; (8009460 <HAL_UART_Transmit_DMA+0xf0>)
 80093d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093dc:	4a21      	ldr	r2, [pc, #132]	; (8009464 <HAL_UART_Transmit_DMA+0xf4>)
 80093de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093e4:	4a20      	ldr	r2, [pc, #128]	; (8009468 <HAL_UART_Transmit_DMA+0xf8>)
 80093e6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ec:	2200      	movs	r2, #0
 80093ee:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 80093f0:	f107 0308 	add.w	r3, r7, #8
 80093f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80093fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093fc:	6819      	ldr	r1, [r3, #0]
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	3304      	adds	r3, #4
 8009404:	461a      	mov	r2, r3
 8009406:	88fb      	ldrh	r3, [r7, #6]
 8009408:	f7fb fa08 	bl	800481c <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009414:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	2200      	movs	r2, #0
 800941a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	3314      	adds	r3, #20
 8009424:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009426:	69bb      	ldr	r3, [r7, #24]
 8009428:	e853 3f00 	ldrex	r3, [r3]
 800942c:	617b      	str	r3, [r7, #20]
   return(result);
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009434:	62bb      	str	r3, [r7, #40]	; 0x28
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	3314      	adds	r3, #20
 800943c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800943e:	627a      	str	r2, [r7, #36]	; 0x24
 8009440:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009442:	6a39      	ldr	r1, [r7, #32]
 8009444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009446:	e841 2300 	strex	r3, r2, [r1]
 800944a:	61fb      	str	r3, [r7, #28]
   return(result);
 800944c:	69fb      	ldr	r3, [r7, #28]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d1e5      	bne.n	800941e <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009452:	2300      	movs	r3, #0
 8009454:	e000      	b.n	8009458 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009456:	2302      	movs	r3, #2
  }
}
 8009458:	4618      	mov	r0, r3
 800945a:	3730      	adds	r7, #48	; 0x30
 800945c:	46bd      	mov	sp, r7
 800945e:	bd80      	pop	{r7, pc}
 8009460:	08009b51 	.word	0x08009b51
 8009464:	08009beb 	.word	0x08009beb
 8009468:	08009d63 	.word	0x08009d63

0800946c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b084      	sub	sp, #16
 8009470:	af00      	add	r7, sp, #0
 8009472:	60f8      	str	r0, [r7, #12]
 8009474:	60b9      	str	r1, [r7, #8]
 8009476:	4613      	mov	r3, r2
 8009478:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009480:	b2db      	uxtb	r3, r3
 8009482:	2b20      	cmp	r3, #32
 8009484:	d11d      	bne.n	80094c2 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009486:	68bb      	ldr	r3, [r7, #8]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d002      	beq.n	8009492 <HAL_UART_Receive_DMA+0x26>
 800948c:	88fb      	ldrh	r3, [r7, #6]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d101      	bne.n	8009496 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009492:	2301      	movs	r3, #1
 8009494:	e016      	b.n	80094c4 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800949c:	2b01      	cmp	r3, #1
 800949e:	d101      	bne.n	80094a4 <HAL_UART_Receive_DMA+0x38>
 80094a0:	2302      	movs	r3, #2
 80094a2:	e00f      	b.n	80094c4 <HAL_UART_Receive_DMA+0x58>
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2201      	movs	r2, #1
 80094a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2200      	movs	r2, #0
 80094b0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80094b2:	88fb      	ldrh	r3, [r7, #6]
 80094b4:	461a      	mov	r2, r3
 80094b6:	68b9      	ldr	r1, [r7, #8]
 80094b8:	68f8      	ldr	r0, [r7, #12]
 80094ba:	f000 fcd7 	bl	8009e6c <UART_Start_Receive_DMA>
 80094be:	4603      	mov	r3, r0
 80094c0:	e000      	b.n	80094c4 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80094c2:	2302      	movs	r3, #2
  }
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3710      	adds	r7, #16
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}

080094cc <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b090      	sub	sp, #64	; 0x40
 80094d0:	af00      	add	r7, sp, #0
 80094d2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80094d4:	2300      	movs	r3, #0
 80094d6:	63fb      	str	r3, [r7, #60]	; 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	695b      	ldr	r3, [r3, #20]
 80094de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80094e2:	2b80      	cmp	r3, #128	; 0x80
 80094e4:	bf0c      	ite	eq
 80094e6:	2301      	moveq	r3, #1
 80094e8:	2300      	movne	r3, #0
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094f4:	b2db      	uxtb	r3, r3
 80094f6:	2b21      	cmp	r3, #33	; 0x21
 80094f8:	d128      	bne.n	800954c <HAL_UART_DMAStop+0x80>
 80094fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d025      	beq.n	800954c <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	3314      	adds	r3, #20
 8009506:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800950a:	e853 3f00 	ldrex	r3, [r3]
 800950e:	623b      	str	r3, [r7, #32]
   return(result);
 8009510:	6a3b      	ldr	r3, [r7, #32]
 8009512:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009516:	63bb      	str	r3, [r7, #56]	; 0x38
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	3314      	adds	r3, #20
 800951e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009520:	633a      	str	r2, [r7, #48]	; 0x30
 8009522:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009524:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009526:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009528:	e841 2300 	strex	r3, r2, [r1]
 800952c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800952e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009530:	2b00      	cmp	r3, #0
 8009532:	d1e5      	bne.n	8009500 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009538:	2b00      	cmp	r3, #0
 800953a:	d004      	beq.n	8009546 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009540:	4618      	mov	r0, r3
 8009542:	f7fb f9c3 	bl	80048cc <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8009546:	6878      	ldr	r0, [r7, #4]
 8009548:	f000 fd2a 	bl	8009fa0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	695b      	ldr	r3, [r3, #20]
 8009552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009556:	2b40      	cmp	r3, #64	; 0x40
 8009558:	bf0c      	ite	eq
 800955a:	2301      	moveq	r3, #1
 800955c:	2300      	movne	r3, #0
 800955e:	b2db      	uxtb	r3, r3
 8009560:	63fb      	str	r3, [r7, #60]	; 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009568:	b2db      	uxtb	r3, r3
 800956a:	2b22      	cmp	r3, #34	; 0x22
 800956c:	d128      	bne.n	80095c0 <HAL_UART_DMAStop+0xf4>
 800956e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009570:	2b00      	cmp	r3, #0
 8009572:	d025      	beq.n	80095c0 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	3314      	adds	r3, #20
 800957a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	e853 3f00 	ldrex	r3, [r3]
 8009582:	60fb      	str	r3, [r7, #12]
   return(result);
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800958a:	637b      	str	r3, [r7, #52]	; 0x34
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	3314      	adds	r3, #20
 8009592:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009594:	61fa      	str	r2, [r7, #28]
 8009596:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009598:	69b9      	ldr	r1, [r7, #24]
 800959a:	69fa      	ldr	r2, [r7, #28]
 800959c:	e841 2300 	strex	r3, r2, [r1]
 80095a0:	617b      	str	r3, [r7, #20]
   return(result);
 80095a2:	697b      	ldr	r3, [r7, #20]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d1e5      	bne.n	8009574 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d004      	beq.n	80095ba <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095b4:	4618      	mov	r0, r3
 80095b6:	f7fb f989 	bl	80048cc <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 80095ba:	6878      	ldr	r0, [r7, #4]
 80095bc:	f000 fd18 	bl	8009ff0 <UART_EndRxTransfer>
  }

  return HAL_OK;
 80095c0:	2300      	movs	r3, #0
}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3740      	adds	r7, #64	; 0x40
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}
	...

080095cc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80095cc:	b580      	push	{r7, lr}
 80095ce:	b0ba      	sub	sp, #232	; 0xe8
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	695b      	ldr	r3, [r3, #20]
 80095ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80095f2:	2300      	movs	r3, #0
 80095f4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80095f8:	2300      	movs	r3, #0
 80095fa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80095fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009602:	f003 030f 	and.w	r3, r3, #15
 8009606:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800960a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800960e:	2b00      	cmp	r3, #0
 8009610:	d10f      	bne.n	8009632 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009616:	f003 0320 	and.w	r3, r3, #32
 800961a:	2b00      	cmp	r3, #0
 800961c:	d009      	beq.n	8009632 <HAL_UART_IRQHandler+0x66>
 800961e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009622:	f003 0320 	and.w	r3, r3, #32
 8009626:	2b00      	cmp	r3, #0
 8009628:	d003      	beq.n	8009632 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800962a:	6878      	ldr	r0, [r7, #4]
 800962c:	f000 fdbf 	bl	800a1ae <UART_Receive_IT>
      return;
 8009630:	e256      	b.n	8009ae0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009632:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009636:	2b00      	cmp	r3, #0
 8009638:	f000 80de 	beq.w	80097f8 <HAL_UART_IRQHandler+0x22c>
 800963c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009640:	f003 0301 	and.w	r3, r3, #1
 8009644:	2b00      	cmp	r3, #0
 8009646:	d106      	bne.n	8009656 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009648:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800964c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009650:	2b00      	cmp	r3, #0
 8009652:	f000 80d1 	beq.w	80097f8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800965a:	f003 0301 	and.w	r3, r3, #1
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00b      	beq.n	800967a <HAL_UART_IRQHandler+0xae>
 8009662:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800966a:	2b00      	cmp	r3, #0
 800966c:	d005      	beq.n	800967a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009672:	f043 0201 	orr.w	r2, r3, #1
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800967a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800967e:	f003 0304 	and.w	r3, r3, #4
 8009682:	2b00      	cmp	r3, #0
 8009684:	d00b      	beq.n	800969e <HAL_UART_IRQHandler+0xd2>
 8009686:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800968a:	f003 0301 	and.w	r3, r3, #1
 800968e:	2b00      	cmp	r3, #0
 8009690:	d005      	beq.n	800969e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009696:	f043 0202 	orr.w	r2, r3, #2
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800969e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096a2:	f003 0302 	and.w	r3, r3, #2
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d00b      	beq.n	80096c2 <HAL_UART_IRQHandler+0xf6>
 80096aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096ae:	f003 0301 	and.w	r3, r3, #1
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d005      	beq.n	80096c2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ba:	f043 0204 	orr.w	r2, r3, #4
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80096c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096c6:	f003 0308 	and.w	r3, r3, #8
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d011      	beq.n	80096f2 <HAL_UART_IRQHandler+0x126>
 80096ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096d2:	f003 0320 	and.w	r3, r3, #32
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d105      	bne.n	80096e6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80096da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80096de:	f003 0301 	and.w	r3, r3, #1
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d005      	beq.n	80096f2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096ea:	f043 0208 	orr.w	r2, r3, #8
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	f000 81ed 	beq.w	8009ad6 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80096fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009700:	f003 0320 	and.w	r3, r3, #32
 8009704:	2b00      	cmp	r3, #0
 8009706:	d008      	beq.n	800971a <HAL_UART_IRQHandler+0x14e>
 8009708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800970c:	f003 0320 	and.w	r3, r3, #32
 8009710:	2b00      	cmp	r3, #0
 8009712:	d002      	beq.n	800971a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009714:	6878      	ldr	r0, [r7, #4]
 8009716:	f000 fd4a 	bl	800a1ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	695b      	ldr	r3, [r3, #20]
 8009720:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009724:	2b40      	cmp	r3, #64	; 0x40
 8009726:	bf0c      	ite	eq
 8009728:	2301      	moveq	r3, #1
 800972a:	2300      	movne	r3, #0
 800972c:	b2db      	uxtb	r3, r3
 800972e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009736:	f003 0308 	and.w	r3, r3, #8
 800973a:	2b00      	cmp	r3, #0
 800973c:	d103      	bne.n	8009746 <HAL_UART_IRQHandler+0x17a>
 800973e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009742:	2b00      	cmp	r3, #0
 8009744:	d04f      	beq.n	80097e6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009746:	6878      	ldr	r0, [r7, #4]
 8009748:	f000 fc52 	bl	8009ff0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009756:	2b40      	cmp	r3, #64	; 0x40
 8009758:	d141      	bne.n	80097de <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	3314      	adds	r3, #20
 8009760:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009764:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009768:	e853 3f00 	ldrex	r3, [r3]
 800976c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009770:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009774:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	3314      	adds	r3, #20
 8009782:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009786:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800978a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800978e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009792:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009796:	e841 2300 	strex	r3, r2, [r1]
 800979a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800979e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	d1d9      	bne.n	800975a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d013      	beq.n	80097d6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097b2:	4a7d      	ldr	r2, [pc, #500]	; (80099a8 <HAL_UART_IRQHandler+0x3dc>)
 80097b4:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097ba:	4618      	mov	r0, r3
 80097bc:	f7fb f8f6 	bl	80049ac <HAL_DMA_Abort_IT>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d016      	beq.n	80097f4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80097cc:	687a      	ldr	r2, [r7, #4]
 80097ce:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80097d0:	4610      	mov	r0, r2
 80097d2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097d4:	e00e      	b.n	80097f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f9a4 	bl	8009b24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097dc:	e00a      	b.n	80097f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 f9a0 	bl	8009b24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097e4:	e006      	b.n	80097f4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 f99c 	bl	8009b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2200      	movs	r2, #0
 80097f0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80097f2:	e170      	b.n	8009ad6 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80097f4:	bf00      	nop
    return;
 80097f6:	e16e      	b.n	8009ad6 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097fc:	2b01      	cmp	r3, #1
 80097fe:	f040 814a 	bne.w	8009a96 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009802:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009806:	f003 0310 	and.w	r3, r3, #16
 800980a:	2b00      	cmp	r3, #0
 800980c:	f000 8143 	beq.w	8009a96 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009814:	f003 0310 	and.w	r3, r3, #16
 8009818:	2b00      	cmp	r3, #0
 800981a:	f000 813c 	beq.w	8009a96 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800981e:	2300      	movs	r3, #0
 8009820:	60bb      	str	r3, [r7, #8]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	60bb      	str	r3, [r7, #8]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	60bb      	str	r3, [r7, #8]
 8009832:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	695b      	ldr	r3, [r3, #20]
 800983a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800983e:	2b40      	cmp	r3, #64	; 0x40
 8009840:	f040 80b4 	bne.w	80099ac <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009850:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009854:	2b00      	cmp	r3, #0
 8009856:	f000 8140 	beq.w	8009ada <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800985e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009862:	429a      	cmp	r2, r3
 8009864:	f080 8139 	bcs.w	8009ada <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800986e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009874:	69db      	ldr	r3, [r3, #28]
 8009876:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800987a:	f000 8088 	beq.w	800998e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	330c      	adds	r3, #12
 8009884:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009888:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800988c:	e853 3f00 	ldrex	r3, [r3]
 8009890:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009894:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009898:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800989c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	330c      	adds	r3, #12
 80098a6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80098aa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80098ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b2:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80098b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80098ba:	e841 2300 	strex	r3, r2, [r1]
 80098be:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80098c2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80098c6:	2b00      	cmp	r3, #0
 80098c8:	d1d9      	bne.n	800987e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	3314      	adds	r3, #20
 80098d0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80098d4:	e853 3f00 	ldrex	r3, [r3]
 80098d8:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80098da:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80098dc:	f023 0301 	bic.w	r3, r3, #1
 80098e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	3314      	adds	r3, #20
 80098ea:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80098ee:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80098f2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80098f6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80098fa:	e841 2300 	strex	r3, r2, [r1]
 80098fe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009900:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009902:	2b00      	cmp	r3, #0
 8009904:	d1e1      	bne.n	80098ca <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	3314      	adds	r3, #20
 800990c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009910:	e853 3f00 	ldrex	r3, [r3]
 8009914:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009916:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009918:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800991c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	3314      	adds	r3, #20
 8009926:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800992a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800992c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800992e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009930:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009932:	e841 2300 	strex	r3, r2, [r1]
 8009936:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009938:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800993a:	2b00      	cmp	r3, #0
 800993c:	d1e3      	bne.n	8009906 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2220      	movs	r2, #32
 8009942:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	2200      	movs	r2, #0
 800994a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	330c      	adds	r3, #12
 8009952:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009954:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009956:	e853 3f00 	ldrex	r3, [r3]
 800995a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800995c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800995e:	f023 0310 	bic.w	r3, r3, #16
 8009962:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	330c      	adds	r3, #12
 800996c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009970:	65ba      	str	r2, [r7, #88]	; 0x58
 8009972:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009974:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009976:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009978:	e841 2300 	strex	r3, r2, [r1]
 800997c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800997e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009980:	2b00      	cmp	r3, #0
 8009982:	d1e3      	bne.n	800994c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009988:	4618      	mov	r0, r3
 800998a:	f7fa ff9f 	bl	80048cc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009996:	b29b      	uxth	r3, r3
 8009998:	1ad3      	subs	r3, r2, r3
 800999a:	b29b      	uxth	r3, r3
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 f8ca 	bl	8009b38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80099a4:	e099      	b.n	8009ada <HAL_UART_IRQHandler+0x50e>
 80099a6:	bf00      	nop
 80099a8:	0800a0b7 	.word	0x0800a0b7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80099b4:	b29b      	uxth	r3, r3
 80099b6:	1ad3      	subs	r3, r2, r3
 80099b8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f000 808b 	beq.w	8009ade <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80099c8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	f000 8086 	beq.w	8009ade <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	330c      	adds	r3, #12
 80099d8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80099dc:	e853 3f00 	ldrex	r3, [r3]
 80099e0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80099e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099e4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80099e8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	330c      	adds	r3, #12
 80099f2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80099f6:	647a      	str	r2, [r7, #68]	; 0x44
 80099f8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099fa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80099fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80099fe:	e841 2300 	strex	r3, r2, [r1]
 8009a02:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009a04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d1e3      	bne.n	80099d2 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	3314      	adds	r3, #20
 8009a10:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a14:	e853 3f00 	ldrex	r3, [r3]
 8009a18:	623b      	str	r3, [r7, #32]
   return(result);
 8009a1a:	6a3b      	ldr	r3, [r7, #32]
 8009a1c:	f023 0301 	bic.w	r3, r3, #1
 8009a20:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	3314      	adds	r3, #20
 8009a2a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009a2e:	633a      	str	r2, [r7, #48]	; 0x30
 8009a30:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009a34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a36:	e841 2300 	strex	r3, r2, [r1]
 8009a3a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009a3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d1e3      	bne.n	8009a0a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	2220      	movs	r2, #32
 8009a46:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	330c      	adds	r3, #12
 8009a56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	e853 3f00 	ldrex	r3, [r3]
 8009a5e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	f023 0310 	bic.w	r3, r3, #16
 8009a66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	330c      	adds	r3, #12
 8009a70:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009a74:	61fa      	str	r2, [r7, #28]
 8009a76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a78:	69b9      	ldr	r1, [r7, #24]
 8009a7a:	69fa      	ldr	r2, [r7, #28]
 8009a7c:	e841 2300 	strex	r3, r2, [r1]
 8009a80:	617b      	str	r3, [r7, #20]
   return(result);
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d1e3      	bne.n	8009a50 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009a88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009a8c:	4619      	mov	r1, r3
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	f000 f852 	bl	8009b38 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009a94:	e023      	b.n	8009ade <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009a9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d009      	beq.n	8009ab6 <HAL_UART_IRQHandler+0x4ea>
 8009aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d003      	beq.n	8009ab6 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fb15 	bl	800a0de <UART_Transmit_IT>
    return;
 8009ab4:	e014      	b.n	8009ae0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009ab6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00e      	beq.n	8009ae0 <HAL_UART_IRQHandler+0x514>
 8009ac2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ac6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d008      	beq.n	8009ae0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 fb55 	bl	800a17e <UART_EndTransmit_IT>
    return;
 8009ad4:	e004      	b.n	8009ae0 <HAL_UART_IRQHandler+0x514>
    return;
 8009ad6:	bf00      	nop
 8009ad8:	e002      	b.n	8009ae0 <HAL_UART_IRQHandler+0x514>
      return;
 8009ada:	bf00      	nop
 8009adc:	e000      	b.n	8009ae0 <HAL_UART_IRQHandler+0x514>
      return;
 8009ade:	bf00      	nop
  }
}
 8009ae0:	37e8      	adds	r7, #232	; 0xe8
 8009ae2:	46bd      	mov	sp, r7
 8009ae4:	bd80      	pop	{r7, pc}
 8009ae6:	bf00      	nop

08009ae8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b083      	sub	sp, #12
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009af0:	bf00      	nop
 8009af2:	370c      	adds	r7, #12
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009b2c:	bf00      	nop
 8009b2e:	370c      	adds	r7, #12
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b083      	sub	sp, #12
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
 8009b40:	460b      	mov	r3, r1
 8009b42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009b44:	bf00      	nop
 8009b46:	370c      	adds	r7, #12
 8009b48:	46bd      	mov	sp, r7
 8009b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4e:	4770      	bx	lr

08009b50 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b090      	sub	sp, #64	; 0x40
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b5c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d137      	bne.n	8009bdc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8009b6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b6e:	2200      	movs	r2, #0
 8009b70:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009b72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	3314      	adds	r3, #20
 8009b78:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b7c:	e853 3f00 	ldrex	r3, [r3]
 8009b80:	623b      	str	r3, [r7, #32]
   return(result);
 8009b82:	6a3b      	ldr	r3, [r7, #32]
 8009b84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009b88:	63bb      	str	r3, [r7, #56]	; 0x38
 8009b8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	3314      	adds	r3, #20
 8009b90:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009b92:	633a      	str	r2, [r7, #48]	; 0x30
 8009b94:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b96:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b9a:	e841 2300 	strex	r3, r2, [r1]
 8009b9e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d1e5      	bne.n	8009b72 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	330c      	adds	r3, #12
 8009bac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bbc:	637b      	str	r3, [r7, #52]	; 0x34
 8009bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	330c      	adds	r3, #12
 8009bc4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009bc6:	61fa      	str	r2, [r7, #28]
 8009bc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	69b9      	ldr	r1, [r7, #24]
 8009bcc:	69fa      	ldr	r2, [r7, #28]
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	617b      	str	r3, [r7, #20]
   return(result);
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e5      	bne.n	8009ba6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009bda:	e002      	b.n	8009be2 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8009bdc:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009bde:	f7ff ff83 	bl	8009ae8 <HAL_UART_TxCpltCallback>
}
 8009be2:	bf00      	nop
 8009be4:	3740      	adds	r7, #64	; 0x40
 8009be6:	46bd      	mov	sp, r7
 8009be8:	bd80      	pop	{r7, pc}

08009bea <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009bea:	b580      	push	{r7, lr}
 8009bec:	b084      	sub	sp, #16
 8009bee:	af00      	add	r7, sp, #0
 8009bf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf6:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009bf8:	68f8      	ldr	r0, [r7, #12]
 8009bfa:	f7ff ff7f 	bl	8009afc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009bfe:	bf00      	nop
 8009c00:	3710      	adds	r7, #16
 8009c02:	46bd      	mov	sp, r7
 8009c04:	bd80      	pop	{r7, pc}

08009c06 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009c06:	b580      	push	{r7, lr}
 8009c08:	b09c      	sub	sp, #112	; 0x70
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c12:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d172      	bne.n	8009d08 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8009c22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c24:	2200      	movs	r2, #0
 8009c26:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009c28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	330c      	adds	r3, #12
 8009c2e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009c32:	e853 3f00 	ldrex	r3, [r3]
 8009c36:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009c38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c3a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009c3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8009c40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	330c      	adds	r3, #12
 8009c46:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009c48:	65ba      	str	r2, [r7, #88]	; 0x58
 8009c4a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009c4e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009c50:	e841 2300 	strex	r3, r2, [r1]
 8009c54:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009c56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d1e5      	bne.n	8009c28 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c5c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	3314      	adds	r3, #20
 8009c62:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009c66:	e853 3f00 	ldrex	r3, [r3]
 8009c6a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009c6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c6e:	f023 0301 	bic.w	r3, r3, #1
 8009c72:	667b      	str	r3, [r7, #100]	; 0x64
 8009c74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c76:	681b      	ldr	r3, [r3, #0]
 8009c78:	3314      	adds	r3, #20
 8009c7a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009c7c:	647a      	str	r2, [r7, #68]	; 0x44
 8009c7e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c80:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009c82:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009c84:	e841 2300 	strex	r3, r2, [r1]
 8009c88:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009c8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d1e5      	bne.n	8009c5c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	3314      	adds	r3, #20
 8009c96:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c9a:	e853 3f00 	ldrex	r3, [r3]
 8009c9e:	623b      	str	r3, [r7, #32]
   return(result);
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
 8009ca2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ca6:	663b      	str	r3, [r7, #96]	; 0x60
 8009ca8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	3314      	adds	r3, #20
 8009cae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009cb0:	633a      	str	r2, [r7, #48]	; 0x30
 8009cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cb4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009cb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cb8:	e841 2300 	strex	r3, r2, [r1]
 8009cbc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d1e5      	bne.n	8009c90 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009cc4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cc6:	2220      	movs	r2, #32
 8009cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d119      	bne.n	8009d08 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cd4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	330c      	adds	r3, #12
 8009cda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cdc:	693b      	ldr	r3, [r7, #16]
 8009cde:	e853 3f00 	ldrex	r3, [r3]
 8009ce2:	60fb      	str	r3, [r7, #12]
   return(result);
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	f023 0310 	bic.w	r3, r3, #16
 8009cea:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	330c      	adds	r3, #12
 8009cf2:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009cf4:	61fa      	str	r2, [r7, #28]
 8009cf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009cf8:	69b9      	ldr	r1, [r7, #24]
 8009cfa:	69fa      	ldr	r2, [r7, #28]
 8009cfc:	e841 2300 	strex	r3, r2, [r1]
 8009d00:	617b      	str	r3, [r7, #20]
   return(result);
 8009d02:	697b      	ldr	r3, [r7, #20]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d1e5      	bne.n	8009cd4 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d0c:	2b01      	cmp	r3, #1
 8009d0e:	d106      	bne.n	8009d1e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009d10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009d12:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d14:	4619      	mov	r1, r3
 8009d16:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009d18:	f7ff ff0e 	bl	8009b38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009d1c:	e002      	b.n	8009d24 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8009d1e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8009d20:	f7f8 fa5e 	bl	80021e0 <HAL_UART_RxCpltCallback>
}
 8009d24:	bf00      	nop
 8009d26:	3770      	adds	r7, #112	; 0x70
 8009d28:	46bd      	mov	sp, r7
 8009d2a:	bd80      	pop	{r7, pc}

08009d2c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009d2c:	b580      	push	{r7, lr}
 8009d2e:	b084      	sub	sp, #16
 8009d30:	af00      	add	r7, sp, #0
 8009d32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d38:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d3e:	2b01      	cmp	r3, #1
 8009d40:	d108      	bne.n	8009d54 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d46:	085b      	lsrs	r3, r3, #1
 8009d48:	b29b      	uxth	r3, r3
 8009d4a:	4619      	mov	r1, r3
 8009d4c:	68f8      	ldr	r0, [r7, #12]
 8009d4e:	f7ff fef3 	bl	8009b38 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009d52:	e002      	b.n	8009d5a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009d54:	68f8      	ldr	r0, [r7, #12]
 8009d56:	f7ff fedb 	bl	8009b10 <HAL_UART_RxHalfCpltCallback>
}
 8009d5a:	bf00      	nop
 8009d5c:	3710      	adds	r7, #16
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}

08009d62 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009d62:	b580      	push	{r7, lr}
 8009d64:	b084      	sub	sp, #16
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009d6a:	2300      	movs	r3, #0
 8009d6c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d72:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	695b      	ldr	r3, [r3, #20]
 8009d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d7e:	2b80      	cmp	r3, #128	; 0x80
 8009d80:	bf0c      	ite	eq
 8009d82:	2301      	moveq	r3, #1
 8009d84:	2300      	movne	r3, #0
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009d8a:	68bb      	ldr	r3, [r7, #8]
 8009d8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	2b21      	cmp	r3, #33	; 0x21
 8009d94:	d108      	bne.n	8009da8 <UART_DMAError+0x46>
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d005      	beq.n	8009da8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009da2:	68b8      	ldr	r0, [r7, #8]
 8009da4:	f000 f8fc 	bl	8009fa0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009da8:	68bb      	ldr	r3, [r7, #8]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	695b      	ldr	r3, [r3, #20]
 8009dae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009db2:	2b40      	cmp	r3, #64	; 0x40
 8009db4:	bf0c      	ite	eq
 8009db6:	2301      	moveq	r3, #1
 8009db8:	2300      	movne	r3, #0
 8009dba:	b2db      	uxtb	r3, r3
 8009dbc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009dc4:	b2db      	uxtb	r3, r3
 8009dc6:	2b22      	cmp	r3, #34	; 0x22
 8009dc8:	d108      	bne.n	8009ddc <UART_DMAError+0x7a>
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d005      	beq.n	8009ddc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8009dd0:	68bb      	ldr	r3, [r7, #8]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009dd6:	68b8      	ldr	r0, [r7, #8]
 8009dd8:	f000 f90a 	bl	8009ff0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009de0:	f043 0210 	orr.w	r2, r3, #16
 8009de4:	68bb      	ldr	r3, [r7, #8]
 8009de6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009de8:	68b8      	ldr	r0, [r7, #8]
 8009dea:	f7ff fe9b 	bl	8009b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009dee:	bf00      	nop
 8009df0:	3710      	adds	r7, #16
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}

08009df6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009df6:	b480      	push	{r7}
 8009df8:	b085      	sub	sp, #20
 8009dfa:	af00      	add	r7, sp, #0
 8009dfc:	60f8      	str	r0, [r7, #12]
 8009dfe:	60b9      	str	r1, [r7, #8]
 8009e00:	4613      	mov	r3, r2
 8009e02:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	68ba      	ldr	r2, [r7, #8]
 8009e08:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	88fa      	ldrh	r2, [r7, #6]
 8009e0e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	88fa      	ldrh	r2, [r7, #6]
 8009e14:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	2200      	movs	r2, #0
 8009e1a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e1c:	68fb      	ldr	r3, [r7, #12]
 8009e1e:	2222      	movs	r2, #34	; 0x22
 8009e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	2200      	movs	r2, #0
 8009e28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	68da      	ldr	r2, [r3, #12]
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e3a:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009e3c:	68fb      	ldr	r3, [r7, #12]
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	695a      	ldr	r2, [r3, #20]
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f042 0201 	orr.w	r2, r2, #1
 8009e4a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	68da      	ldr	r2, [r3, #12]
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	f042 0220 	orr.w	r2, r2, #32
 8009e5a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009e5c:	2300      	movs	r3, #0
}
 8009e5e:	4618      	mov	r0, r3
 8009e60:	3714      	adds	r7, #20
 8009e62:	46bd      	mov	sp, r7
 8009e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e68:	4770      	bx	lr
	...

08009e6c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b098      	sub	sp, #96	; 0x60
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	60f8      	str	r0, [r7, #12]
 8009e74:	60b9      	str	r1, [r7, #8]
 8009e76:	4613      	mov	r3, r2
 8009e78:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8009e7a:	68ba      	ldr	r2, [r7, #8]
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	88fa      	ldrh	r2, [r7, #6]
 8009e84:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2222      	movs	r2, #34	; 0x22
 8009e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e98:	4a3e      	ldr	r2, [pc, #248]	; (8009f94 <UART_Start_Receive_DMA+0x128>)
 8009e9a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea0:	4a3d      	ldr	r2, [pc, #244]	; (8009f98 <UART_Start_Receive_DMA+0x12c>)
 8009ea2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea8:	4a3c      	ldr	r2, [pc, #240]	; (8009f9c <UART_Start_Receive_DMA+0x130>)
 8009eaa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eb0:	2200      	movs	r2, #0
 8009eb2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009eb4:	f107 0308 	add.w	r3, r7, #8
 8009eb8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	3304      	adds	r3, #4
 8009ec4:	4619      	mov	r1, r3
 8009ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ec8:	681a      	ldr	r2, [r3, #0]
 8009eca:	88fb      	ldrh	r3, [r7, #6]
 8009ecc:	f7fa fca6 	bl	800481c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	613b      	str	r3, [r7, #16]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	613b      	str	r3, [r7, #16]
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	685b      	ldr	r3, [r3, #4]
 8009ee2:	613b      	str	r3, [r7, #16]
 8009ee4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	330c      	adds	r3, #12
 8009ef4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ef6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ef8:	e853 3f00 	ldrex	r3, [r3]
 8009efc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f00:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f04:	65bb      	str	r3, [r7, #88]	; 0x58
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	330c      	adds	r3, #12
 8009f0c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009f0e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8009f10:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f12:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009f14:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009f16:	e841 2300 	strex	r3, r2, [r1]
 8009f1a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8009f1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d1e5      	bne.n	8009eee <UART_Start_Receive_DMA+0x82>

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	3314      	adds	r3, #20
 8009f28:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f2c:	e853 3f00 	ldrex	r3, [r3]
 8009f30:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f34:	f043 0301 	orr.w	r3, r3, #1
 8009f38:	657b      	str	r3, [r7, #84]	; 0x54
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	3314      	adds	r3, #20
 8009f40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009f42:	63ba      	str	r2, [r7, #56]	; 0x38
 8009f44:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f46:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009f48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f4a:	e841 2300 	strex	r3, r2, [r1]
 8009f4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1e5      	bne.n	8009f22 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	3314      	adds	r3, #20
 8009f5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f5e:	69bb      	ldr	r3, [r7, #24]
 8009f60:	e853 3f00 	ldrex	r3, [r3]
 8009f64:	617b      	str	r3, [r7, #20]
   return(result);
 8009f66:	697b      	ldr	r3, [r7, #20]
 8009f68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f6c:	653b      	str	r3, [r7, #80]	; 0x50
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	3314      	adds	r3, #20
 8009f74:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009f76:	627a      	str	r2, [r7, #36]	; 0x24
 8009f78:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f7a:	6a39      	ldr	r1, [r7, #32]
 8009f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f7e:	e841 2300 	strex	r3, r2, [r1]
 8009f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d1e5      	bne.n	8009f56 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8009f8a:	2300      	movs	r3, #0
}
 8009f8c:	4618      	mov	r0, r3
 8009f8e:	3760      	adds	r7, #96	; 0x60
 8009f90:	46bd      	mov	sp, r7
 8009f92:	bd80      	pop	{r7, pc}
 8009f94:	08009c07 	.word	0x08009c07
 8009f98:	08009d2d 	.word	0x08009d2d
 8009f9c:	08009d63 	.word	0x08009d63

08009fa0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009fa0:	b480      	push	{r7}
 8009fa2:	b089      	sub	sp, #36	; 0x24
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	330c      	adds	r3, #12
 8009fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	e853 3f00 	ldrex	r3, [r3]
 8009fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009fbe:	61fb      	str	r3, [r7, #28]
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	681b      	ldr	r3, [r3, #0]
 8009fc4:	330c      	adds	r3, #12
 8009fc6:	69fa      	ldr	r2, [r7, #28]
 8009fc8:	61ba      	str	r2, [r7, #24]
 8009fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fcc:	6979      	ldr	r1, [r7, #20]
 8009fce:	69ba      	ldr	r2, [r7, #24]
 8009fd0:	e841 2300 	strex	r3, r2, [r1]
 8009fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8009fd6:	693b      	ldr	r3, [r7, #16]
 8009fd8:	2b00      	cmp	r3, #0
 8009fda:	d1e5      	bne.n	8009fa8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2220      	movs	r2, #32
 8009fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009fe4:	bf00      	nop
 8009fe6:	3724      	adds	r7, #36	; 0x24
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr

08009ff0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009ff0:	b480      	push	{r7}
 8009ff2:	b095      	sub	sp, #84	; 0x54
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	330c      	adds	r3, #12
 8009ffe:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a002:	e853 3f00 	ldrex	r3, [r3]
 800a006:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a008:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a00a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a00e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	330c      	adds	r3, #12
 800a016:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a018:	643a      	str	r2, [r7, #64]	; 0x40
 800a01a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a01e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a020:	e841 2300 	strex	r3, r2, [r1]
 800a024:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d1e5      	bne.n	8009ff8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	3314      	adds	r3, #20
 800a032:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a034:	6a3b      	ldr	r3, [r7, #32]
 800a036:	e853 3f00 	ldrex	r3, [r3]
 800a03a:	61fb      	str	r3, [r7, #28]
   return(result);
 800a03c:	69fb      	ldr	r3, [r7, #28]
 800a03e:	f023 0301 	bic.w	r3, r3, #1
 800a042:	64bb      	str	r3, [r7, #72]	; 0x48
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	3314      	adds	r3, #20
 800a04a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a04c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a04e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a050:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a052:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a054:	e841 2300 	strex	r3, r2, [r1]
 800a058:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d1e5      	bne.n	800a02c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a064:	2b01      	cmp	r3, #1
 800a066:	d119      	bne.n	800a09c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	330c      	adds	r3, #12
 800a06e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	e853 3f00 	ldrex	r3, [r3]
 800a076:	60bb      	str	r3, [r7, #8]
   return(result);
 800a078:	68bb      	ldr	r3, [r7, #8]
 800a07a:	f023 0310 	bic.w	r3, r3, #16
 800a07e:	647b      	str	r3, [r7, #68]	; 0x44
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	330c      	adds	r3, #12
 800a086:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a088:	61ba      	str	r2, [r7, #24]
 800a08a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a08c:	6979      	ldr	r1, [r7, #20]
 800a08e:	69ba      	ldr	r2, [r7, #24]
 800a090:	e841 2300 	strex	r3, r2, [r1]
 800a094:	613b      	str	r3, [r7, #16]
   return(result);
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d1e5      	bne.n	800a068 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2220      	movs	r2, #32
 800a0a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a0aa:	bf00      	nop
 800a0ac:	3754      	adds	r7, #84	; 0x54
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b4:	4770      	bx	lr

0800a0b6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b084      	sub	sp, #16
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0c2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a0d0:	68f8      	ldr	r0, [r7, #12]
 800a0d2:	f7ff fd27 	bl	8009b24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0d6:	bf00      	nop
 800a0d8:	3710      	adds	r7, #16
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a0de:	b480      	push	{r7}
 800a0e0:	b085      	sub	sp, #20
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	2b21      	cmp	r3, #33	; 0x21
 800a0f0:	d13e      	bne.n	800a170 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	689b      	ldr	r3, [r3, #8]
 800a0f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a0fa:	d114      	bne.n	800a126 <UART_Transmit_IT+0x48>
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	691b      	ldr	r3, [r3, #16]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d110      	bne.n	800a126 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6a1b      	ldr	r3, [r3, #32]
 800a108:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	881b      	ldrh	r3, [r3, #0]
 800a10e:	461a      	mov	r2, r3
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a118:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6a1b      	ldr	r3, [r3, #32]
 800a11e:	1c9a      	adds	r2, r3, #2
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	621a      	str	r2, [r3, #32]
 800a124:	e008      	b.n	800a138 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	6a1b      	ldr	r3, [r3, #32]
 800a12a:	1c59      	adds	r1, r3, #1
 800a12c:	687a      	ldr	r2, [r7, #4]
 800a12e:	6211      	str	r1, [r2, #32]
 800a130:	781a      	ldrb	r2, [r3, #0]
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a13c:	b29b      	uxth	r3, r3
 800a13e:	3b01      	subs	r3, #1
 800a140:	b29b      	uxth	r3, r3
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	4619      	mov	r1, r3
 800a146:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d10f      	bne.n	800a16c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	68da      	ldr	r2, [r3, #12]
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a15a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	68da      	ldr	r2, [r3, #12]
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	681b      	ldr	r3, [r3, #0]
 800a166:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a16a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a16c:	2300      	movs	r3, #0
 800a16e:	e000      	b.n	800a172 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a170:	2302      	movs	r3, #2
  }
}
 800a172:	4618      	mov	r0, r3
 800a174:	3714      	adds	r7, #20
 800a176:	46bd      	mov	sp, r7
 800a178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17c:	4770      	bx	lr

0800a17e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a17e:	b580      	push	{r7, lr}
 800a180:	b082      	sub	sp, #8
 800a182:	af00      	add	r7, sp, #0
 800a184:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	68da      	ldr	r2, [r3, #12]
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a194:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	2220      	movs	r2, #32
 800a19a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a19e:	6878      	ldr	r0, [r7, #4]
 800a1a0:	f7ff fca2 	bl	8009ae8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a1a4:	2300      	movs	r3, #0
}
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	3708      	adds	r7, #8
 800a1aa:	46bd      	mov	sp, r7
 800a1ac:	bd80      	pop	{r7, pc}

0800a1ae <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a1ae:	b580      	push	{r7, lr}
 800a1b0:	b08c      	sub	sp, #48	; 0x30
 800a1b2:	af00      	add	r7, sp, #0
 800a1b4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a1bc:	b2db      	uxtb	r3, r3
 800a1be:	2b22      	cmp	r3, #34	; 0x22
 800a1c0:	f040 80ab 	bne.w	800a31a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1cc:	d117      	bne.n	800a1fe <UART_Receive_IT+0x50>
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d113      	bne.n	800a1fe <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1de:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	685b      	ldr	r3, [r3, #4]
 800a1e6:	b29b      	uxth	r3, r3
 800a1e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a1ec:	b29a      	uxth	r2, r3
 800a1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1f6:	1c9a      	adds	r2, r3, #2
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	629a      	str	r2, [r3, #40]	; 0x28
 800a1fc:	e026      	b.n	800a24c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a202:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a204:	2300      	movs	r3, #0
 800a206:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a210:	d007      	beq.n	800a222 <UART_Receive_IT+0x74>
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	2b00      	cmp	r3, #0
 800a218:	d10a      	bne.n	800a230 <UART_Receive_IT+0x82>
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	691b      	ldr	r3, [r3, #16]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d106      	bne.n	800a230 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	685b      	ldr	r3, [r3, #4]
 800a228:	b2da      	uxtb	r2, r3
 800a22a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a22c:	701a      	strb	r2, [r3, #0]
 800a22e:	e008      	b.n	800a242 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	685b      	ldr	r3, [r3, #4]
 800a236:	b2db      	uxtb	r3, r3
 800a238:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a23c:	b2da      	uxtb	r2, r3
 800a23e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a240:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a246:	1c5a      	adds	r2, r3, #1
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a250:	b29b      	uxth	r3, r3
 800a252:	3b01      	subs	r3, #1
 800a254:	b29b      	uxth	r3, r3
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	4619      	mov	r1, r3
 800a25a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d15a      	bne.n	800a316 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68da      	ldr	r2, [r3, #12]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	f022 0220 	bic.w	r2, r2, #32
 800a26e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	68da      	ldr	r2, [r3, #12]
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a27e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	695a      	ldr	r2, [r3, #20]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	f022 0201 	bic.w	r2, r2, #1
 800a28e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2220      	movs	r2, #32
 800a294:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a29c:	2b01      	cmp	r3, #1
 800a29e:	d135      	bne.n	800a30c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	330c      	adds	r3, #12
 800a2ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	e853 3f00 	ldrex	r3, [r3]
 800a2b4:	613b      	str	r3, [r7, #16]
   return(result);
 800a2b6:	693b      	ldr	r3, [r7, #16]
 800a2b8:	f023 0310 	bic.w	r3, r3, #16
 800a2bc:	627b      	str	r3, [r7, #36]	; 0x24
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	330c      	adds	r3, #12
 800a2c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2c6:	623a      	str	r2, [r7, #32]
 800a2c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2ca:	69f9      	ldr	r1, [r7, #28]
 800a2cc:	6a3a      	ldr	r2, [r7, #32]
 800a2ce:	e841 2300 	strex	r3, r2, [r1]
 800a2d2:	61bb      	str	r3, [r7, #24]
   return(result);
 800a2d4:	69bb      	ldr	r3, [r7, #24]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d1e5      	bne.n	800a2a6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	f003 0310 	and.w	r3, r3, #16
 800a2e4:	2b10      	cmp	r3, #16
 800a2e6:	d10a      	bne.n	800a2fe <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	60fb      	str	r3, [r7, #12]
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	60fb      	str	r3, [r7, #12]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	60fb      	str	r3, [r7, #12]
 800a2fc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a302:	4619      	mov	r1, r3
 800a304:	6878      	ldr	r0, [r7, #4]
 800a306:	f7ff fc17 	bl	8009b38 <HAL_UARTEx_RxEventCallback>
 800a30a:	e002      	b.n	800a312 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f7f7 ff67 	bl	80021e0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a312:	2300      	movs	r3, #0
 800a314:	e002      	b.n	800a31c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a316:	2300      	movs	r3, #0
 800a318:	e000      	b.n	800a31c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a31a:	2302      	movs	r3, #2
  }
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3730      	adds	r7, #48	; 0x30
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a324:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a328:	b09f      	sub	sp, #124	; 0x7c
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a32e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	691b      	ldr	r3, [r3, #16]
 800a334:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a338:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a33a:	68d9      	ldr	r1, [r3, #12]
 800a33c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a33e:	681a      	ldr	r2, [r3, #0]
 800a340:	ea40 0301 	orr.w	r3, r0, r1
 800a344:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a346:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a348:	689a      	ldr	r2, [r3, #8]
 800a34a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a34c:	691b      	ldr	r3, [r3, #16]
 800a34e:	431a      	orrs	r2, r3
 800a350:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a352:	695b      	ldr	r3, [r3, #20]
 800a354:	431a      	orrs	r2, r3
 800a356:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a358:	69db      	ldr	r3, [r3, #28]
 800a35a:	4313      	orrs	r3, r2
 800a35c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800a35e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	68db      	ldr	r3, [r3, #12]
 800a364:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a368:	f021 010c 	bic.w	r1, r1, #12
 800a36c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a36e:	681a      	ldr	r2, [r3, #0]
 800a370:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a372:	430b      	orrs	r3, r1
 800a374:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a376:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	695b      	ldr	r3, [r3, #20]
 800a37c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a380:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a382:	6999      	ldr	r1, [r3, #24]
 800a384:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a386:	681a      	ldr	r2, [r3, #0]
 800a388:	ea40 0301 	orr.w	r3, r0, r1
 800a38c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a38e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a390:	681a      	ldr	r2, [r3, #0]
 800a392:	4bc5      	ldr	r3, [pc, #788]	; (800a6a8 <UART_SetConfig+0x384>)
 800a394:	429a      	cmp	r2, r3
 800a396:	d004      	beq.n	800a3a2 <UART_SetConfig+0x7e>
 800a398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	4bc3      	ldr	r3, [pc, #780]	; (800a6ac <UART_SetConfig+0x388>)
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d103      	bne.n	800a3aa <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a3a2:	f7fd fcd9 	bl	8007d58 <HAL_RCC_GetPCLK2Freq>
 800a3a6:	6778      	str	r0, [r7, #116]	; 0x74
 800a3a8:	e002      	b.n	800a3b0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a3aa:	f7fd fcc1 	bl	8007d30 <HAL_RCC_GetPCLK1Freq>
 800a3ae:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a3b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a3b8:	f040 80b6 	bne.w	800a528 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a3bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a3be:	461c      	mov	r4, r3
 800a3c0:	f04f 0500 	mov.w	r5, #0
 800a3c4:	4622      	mov	r2, r4
 800a3c6:	462b      	mov	r3, r5
 800a3c8:	1891      	adds	r1, r2, r2
 800a3ca:	6439      	str	r1, [r7, #64]	; 0x40
 800a3cc:	415b      	adcs	r3, r3
 800a3ce:	647b      	str	r3, [r7, #68]	; 0x44
 800a3d0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a3d4:	1912      	adds	r2, r2, r4
 800a3d6:	eb45 0303 	adc.w	r3, r5, r3
 800a3da:	f04f 0000 	mov.w	r0, #0
 800a3de:	f04f 0100 	mov.w	r1, #0
 800a3e2:	00d9      	lsls	r1, r3, #3
 800a3e4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a3e8:	00d0      	lsls	r0, r2, #3
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	460b      	mov	r3, r1
 800a3ee:	1911      	adds	r1, r2, r4
 800a3f0:	6639      	str	r1, [r7, #96]	; 0x60
 800a3f2:	416b      	adcs	r3, r5
 800a3f4:	667b      	str	r3, [r7, #100]	; 0x64
 800a3f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a3f8:	685b      	ldr	r3, [r3, #4]
 800a3fa:	461a      	mov	r2, r3
 800a3fc:	f04f 0300 	mov.w	r3, #0
 800a400:	1891      	adds	r1, r2, r2
 800a402:	63b9      	str	r1, [r7, #56]	; 0x38
 800a404:	415b      	adcs	r3, r3
 800a406:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a408:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a40c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800a410:	f7f6 fc9a 	bl	8000d48 <__aeabi_uldivmod>
 800a414:	4602      	mov	r2, r0
 800a416:	460b      	mov	r3, r1
 800a418:	4ba5      	ldr	r3, [pc, #660]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a41a:	fba3 2302 	umull	r2, r3, r3, r2
 800a41e:	095b      	lsrs	r3, r3, #5
 800a420:	011e      	lsls	r6, r3, #4
 800a422:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a424:	461c      	mov	r4, r3
 800a426:	f04f 0500 	mov.w	r5, #0
 800a42a:	4622      	mov	r2, r4
 800a42c:	462b      	mov	r3, r5
 800a42e:	1891      	adds	r1, r2, r2
 800a430:	6339      	str	r1, [r7, #48]	; 0x30
 800a432:	415b      	adcs	r3, r3
 800a434:	637b      	str	r3, [r7, #52]	; 0x34
 800a436:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800a43a:	1912      	adds	r2, r2, r4
 800a43c:	eb45 0303 	adc.w	r3, r5, r3
 800a440:	f04f 0000 	mov.w	r0, #0
 800a444:	f04f 0100 	mov.w	r1, #0
 800a448:	00d9      	lsls	r1, r3, #3
 800a44a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a44e:	00d0      	lsls	r0, r2, #3
 800a450:	4602      	mov	r2, r0
 800a452:	460b      	mov	r3, r1
 800a454:	1911      	adds	r1, r2, r4
 800a456:	65b9      	str	r1, [r7, #88]	; 0x58
 800a458:	416b      	adcs	r3, r5
 800a45a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a45c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a45e:	685b      	ldr	r3, [r3, #4]
 800a460:	461a      	mov	r2, r3
 800a462:	f04f 0300 	mov.w	r3, #0
 800a466:	1891      	adds	r1, r2, r2
 800a468:	62b9      	str	r1, [r7, #40]	; 0x28
 800a46a:	415b      	adcs	r3, r3
 800a46c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a46e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a472:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800a476:	f7f6 fc67 	bl	8000d48 <__aeabi_uldivmod>
 800a47a:	4602      	mov	r2, r0
 800a47c:	460b      	mov	r3, r1
 800a47e:	4b8c      	ldr	r3, [pc, #560]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a480:	fba3 1302 	umull	r1, r3, r3, r2
 800a484:	095b      	lsrs	r3, r3, #5
 800a486:	2164      	movs	r1, #100	; 0x64
 800a488:	fb01 f303 	mul.w	r3, r1, r3
 800a48c:	1ad3      	subs	r3, r2, r3
 800a48e:	00db      	lsls	r3, r3, #3
 800a490:	3332      	adds	r3, #50	; 0x32
 800a492:	4a87      	ldr	r2, [pc, #540]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a494:	fba2 2303 	umull	r2, r3, r2, r3
 800a498:	095b      	lsrs	r3, r3, #5
 800a49a:	005b      	lsls	r3, r3, #1
 800a49c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a4a0:	441e      	add	r6, r3
 800a4a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f04f 0100 	mov.w	r1, #0
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	1894      	adds	r4, r2, r2
 800a4b0:	623c      	str	r4, [r7, #32]
 800a4b2:	415b      	adcs	r3, r3
 800a4b4:	627b      	str	r3, [r7, #36]	; 0x24
 800a4b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a4ba:	1812      	adds	r2, r2, r0
 800a4bc:	eb41 0303 	adc.w	r3, r1, r3
 800a4c0:	f04f 0400 	mov.w	r4, #0
 800a4c4:	f04f 0500 	mov.w	r5, #0
 800a4c8:	00dd      	lsls	r5, r3, #3
 800a4ca:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a4ce:	00d4      	lsls	r4, r2, #3
 800a4d0:	4622      	mov	r2, r4
 800a4d2:	462b      	mov	r3, r5
 800a4d4:	1814      	adds	r4, r2, r0
 800a4d6:	653c      	str	r4, [r7, #80]	; 0x50
 800a4d8:	414b      	adcs	r3, r1
 800a4da:	657b      	str	r3, [r7, #84]	; 0x54
 800a4dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a4de:	685b      	ldr	r3, [r3, #4]
 800a4e0:	461a      	mov	r2, r3
 800a4e2:	f04f 0300 	mov.w	r3, #0
 800a4e6:	1891      	adds	r1, r2, r2
 800a4e8:	61b9      	str	r1, [r7, #24]
 800a4ea:	415b      	adcs	r3, r3
 800a4ec:	61fb      	str	r3, [r7, #28]
 800a4ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a4f2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800a4f6:	f7f6 fc27 	bl	8000d48 <__aeabi_uldivmod>
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	460b      	mov	r3, r1
 800a4fe:	4b6c      	ldr	r3, [pc, #432]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a500:	fba3 1302 	umull	r1, r3, r3, r2
 800a504:	095b      	lsrs	r3, r3, #5
 800a506:	2164      	movs	r1, #100	; 0x64
 800a508:	fb01 f303 	mul.w	r3, r1, r3
 800a50c:	1ad3      	subs	r3, r2, r3
 800a50e:	00db      	lsls	r3, r3, #3
 800a510:	3332      	adds	r3, #50	; 0x32
 800a512:	4a67      	ldr	r2, [pc, #412]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a514:	fba2 2303 	umull	r2, r3, r2, r3
 800a518:	095b      	lsrs	r3, r3, #5
 800a51a:	f003 0207 	and.w	r2, r3, #7
 800a51e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a520:	681b      	ldr	r3, [r3, #0]
 800a522:	4432      	add	r2, r6
 800a524:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a526:	e0b9      	b.n	800a69c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a528:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a52a:	461c      	mov	r4, r3
 800a52c:	f04f 0500 	mov.w	r5, #0
 800a530:	4622      	mov	r2, r4
 800a532:	462b      	mov	r3, r5
 800a534:	1891      	adds	r1, r2, r2
 800a536:	6139      	str	r1, [r7, #16]
 800a538:	415b      	adcs	r3, r3
 800a53a:	617b      	str	r3, [r7, #20]
 800a53c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800a540:	1912      	adds	r2, r2, r4
 800a542:	eb45 0303 	adc.w	r3, r5, r3
 800a546:	f04f 0000 	mov.w	r0, #0
 800a54a:	f04f 0100 	mov.w	r1, #0
 800a54e:	00d9      	lsls	r1, r3, #3
 800a550:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a554:	00d0      	lsls	r0, r2, #3
 800a556:	4602      	mov	r2, r0
 800a558:	460b      	mov	r3, r1
 800a55a:	eb12 0804 	adds.w	r8, r2, r4
 800a55e:	eb43 0905 	adc.w	r9, r3, r5
 800a562:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a564:	685b      	ldr	r3, [r3, #4]
 800a566:	4618      	mov	r0, r3
 800a568:	f04f 0100 	mov.w	r1, #0
 800a56c:	f04f 0200 	mov.w	r2, #0
 800a570:	f04f 0300 	mov.w	r3, #0
 800a574:	008b      	lsls	r3, r1, #2
 800a576:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a57a:	0082      	lsls	r2, r0, #2
 800a57c:	4640      	mov	r0, r8
 800a57e:	4649      	mov	r1, r9
 800a580:	f7f6 fbe2 	bl	8000d48 <__aeabi_uldivmod>
 800a584:	4602      	mov	r2, r0
 800a586:	460b      	mov	r3, r1
 800a588:	4b49      	ldr	r3, [pc, #292]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a58a:	fba3 2302 	umull	r2, r3, r3, r2
 800a58e:	095b      	lsrs	r3, r3, #5
 800a590:	011e      	lsls	r6, r3, #4
 800a592:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a594:	4618      	mov	r0, r3
 800a596:	f04f 0100 	mov.w	r1, #0
 800a59a:	4602      	mov	r2, r0
 800a59c:	460b      	mov	r3, r1
 800a59e:	1894      	adds	r4, r2, r2
 800a5a0:	60bc      	str	r4, [r7, #8]
 800a5a2:	415b      	adcs	r3, r3
 800a5a4:	60fb      	str	r3, [r7, #12]
 800a5a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a5aa:	1812      	adds	r2, r2, r0
 800a5ac:	eb41 0303 	adc.w	r3, r1, r3
 800a5b0:	f04f 0400 	mov.w	r4, #0
 800a5b4:	f04f 0500 	mov.w	r5, #0
 800a5b8:	00dd      	lsls	r5, r3, #3
 800a5ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a5be:	00d4      	lsls	r4, r2, #3
 800a5c0:	4622      	mov	r2, r4
 800a5c2:	462b      	mov	r3, r5
 800a5c4:	1814      	adds	r4, r2, r0
 800a5c6:	64bc      	str	r4, [r7, #72]	; 0x48
 800a5c8:	414b      	adcs	r3, r1
 800a5ca:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a5ce:	685b      	ldr	r3, [r3, #4]
 800a5d0:	4618      	mov	r0, r3
 800a5d2:	f04f 0100 	mov.w	r1, #0
 800a5d6:	f04f 0200 	mov.w	r2, #0
 800a5da:	f04f 0300 	mov.w	r3, #0
 800a5de:	008b      	lsls	r3, r1, #2
 800a5e0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a5e4:	0082      	lsls	r2, r0, #2
 800a5e6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800a5ea:	f7f6 fbad 	bl	8000d48 <__aeabi_uldivmod>
 800a5ee:	4602      	mov	r2, r0
 800a5f0:	460b      	mov	r3, r1
 800a5f2:	4b2f      	ldr	r3, [pc, #188]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a5f4:	fba3 1302 	umull	r1, r3, r3, r2
 800a5f8:	095b      	lsrs	r3, r3, #5
 800a5fa:	2164      	movs	r1, #100	; 0x64
 800a5fc:	fb01 f303 	mul.w	r3, r1, r3
 800a600:	1ad3      	subs	r3, r2, r3
 800a602:	011b      	lsls	r3, r3, #4
 800a604:	3332      	adds	r3, #50	; 0x32
 800a606:	4a2a      	ldr	r2, [pc, #168]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a608:	fba2 2303 	umull	r2, r3, r2, r3
 800a60c:	095b      	lsrs	r3, r3, #5
 800a60e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a612:	441e      	add	r6, r3
 800a614:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a616:	4618      	mov	r0, r3
 800a618:	f04f 0100 	mov.w	r1, #0
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	1894      	adds	r4, r2, r2
 800a622:	603c      	str	r4, [r7, #0]
 800a624:	415b      	adcs	r3, r3
 800a626:	607b      	str	r3, [r7, #4]
 800a628:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a62c:	1812      	adds	r2, r2, r0
 800a62e:	eb41 0303 	adc.w	r3, r1, r3
 800a632:	f04f 0400 	mov.w	r4, #0
 800a636:	f04f 0500 	mov.w	r5, #0
 800a63a:	00dd      	lsls	r5, r3, #3
 800a63c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800a640:	00d4      	lsls	r4, r2, #3
 800a642:	4622      	mov	r2, r4
 800a644:	462b      	mov	r3, r5
 800a646:	eb12 0a00 	adds.w	sl, r2, r0
 800a64a:	eb43 0b01 	adc.w	fp, r3, r1
 800a64e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a650:	685b      	ldr	r3, [r3, #4]
 800a652:	4618      	mov	r0, r3
 800a654:	f04f 0100 	mov.w	r1, #0
 800a658:	f04f 0200 	mov.w	r2, #0
 800a65c:	f04f 0300 	mov.w	r3, #0
 800a660:	008b      	lsls	r3, r1, #2
 800a662:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800a666:	0082      	lsls	r2, r0, #2
 800a668:	4650      	mov	r0, sl
 800a66a:	4659      	mov	r1, fp
 800a66c:	f7f6 fb6c 	bl	8000d48 <__aeabi_uldivmod>
 800a670:	4602      	mov	r2, r0
 800a672:	460b      	mov	r3, r1
 800a674:	4b0e      	ldr	r3, [pc, #56]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a676:	fba3 1302 	umull	r1, r3, r3, r2
 800a67a:	095b      	lsrs	r3, r3, #5
 800a67c:	2164      	movs	r1, #100	; 0x64
 800a67e:	fb01 f303 	mul.w	r3, r1, r3
 800a682:	1ad3      	subs	r3, r2, r3
 800a684:	011b      	lsls	r3, r3, #4
 800a686:	3332      	adds	r3, #50	; 0x32
 800a688:	4a09      	ldr	r2, [pc, #36]	; (800a6b0 <UART_SetConfig+0x38c>)
 800a68a:	fba2 2303 	umull	r2, r3, r2, r3
 800a68e:	095b      	lsrs	r3, r3, #5
 800a690:	f003 020f 	and.w	r2, r3, #15
 800a694:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	4432      	add	r2, r6
 800a69a:	609a      	str	r2, [r3, #8]
}
 800a69c:	bf00      	nop
 800a69e:	377c      	adds	r7, #124	; 0x7c
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6a6:	bf00      	nop
 800a6a8:	40011000 	.word	0x40011000
 800a6ac:	40011400 	.word	0x40011400
 800a6b0:	51eb851f 	.word	0x51eb851f

0800a6b4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a6b4:	b084      	sub	sp, #16
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b084      	sub	sp, #16
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
 800a6be:	f107 001c 	add.w	r0, r7, #28
 800a6c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a6c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a6c8:	2b01      	cmp	r3, #1
 800a6ca:	d122      	bne.n	800a712 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6d0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	68db      	ldr	r3, [r3, #12]
 800a6dc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a6e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	68db      	ldr	r3, [r3, #12]
 800a6ec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a6f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6f6:	2b01      	cmp	r3, #1
 800a6f8:	d105      	bne.n	800a706 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	68db      	ldr	r3, [r3, #12]
 800a6fe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 f950 	bl	800a9ac <USB_CoreReset>
 800a70c:	4603      	mov	r3, r0
 800a70e:	73fb      	strb	r3, [r7, #15]
 800a710:	e01a      	b.n	800a748 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	f000 f944 	bl	800a9ac <USB_CoreReset>
 800a724:	4603      	mov	r3, r0
 800a726:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a728:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d106      	bne.n	800a73c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a732:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	639a      	str	r2, [r3, #56]	; 0x38
 800a73a:	e005      	b.n	800a748 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a740:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a74a:	2b01      	cmp	r3, #1
 800a74c:	d10b      	bne.n	800a766 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	f043 0206 	orr.w	r2, r3, #6
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	f043 0220 	orr.w	r2, r3, #32
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a766:	7bfb      	ldrb	r3, [r7, #15]
}
 800a768:	4618      	mov	r0, r3
 800a76a:	3710      	adds	r7, #16
 800a76c:	46bd      	mov	sp, r7
 800a76e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a772:	b004      	add	sp, #16
 800a774:	4770      	bx	lr

0800a776 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a776:	b480      	push	{r7}
 800a778:	b083      	sub	sp, #12
 800a77a:	af00      	add	r7, sp, #0
 800a77c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	689b      	ldr	r3, [r3, #8]
 800a782:	f023 0201 	bic.w	r2, r3, #1
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a78a:	2300      	movs	r3, #0
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	370c      	adds	r7, #12
 800a790:	46bd      	mov	sp, r7
 800a792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a796:	4770      	bx	lr

0800a798 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b084      	sub	sp, #16
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
 800a7a0:	460b      	mov	r3, r1
 800a7a2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	68db      	ldr	r3, [r3, #12]
 800a7ac:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a7b4:	78fb      	ldrb	r3, [r7, #3]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d115      	bne.n	800a7e6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	68db      	ldr	r3, [r3, #12]
 800a7be:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a7c6:	2001      	movs	r0, #1
 800a7c8:	f7f9 fa62 	bl	8003c90 <HAL_Delay>
      ms++;
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	3301      	adds	r3, #1
 800a7d0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f8db 	bl	800a98e <USB_GetMode>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b01      	cmp	r3, #1
 800a7dc:	d01e      	beq.n	800a81c <USB_SetCurrentMode+0x84>
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	2b31      	cmp	r3, #49	; 0x31
 800a7e2:	d9f0      	bls.n	800a7c6 <USB_SetCurrentMode+0x2e>
 800a7e4:	e01a      	b.n	800a81c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a7e6:	78fb      	ldrb	r3, [r7, #3]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d115      	bne.n	800a818 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a7f8:	2001      	movs	r0, #1
 800a7fa:	f7f9 fa49 	bl	8003c90 <HAL_Delay>
      ms++;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3301      	adds	r3, #1
 800a802:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f000 f8c2 	bl	800a98e <USB_GetMode>
 800a80a:	4603      	mov	r3, r0
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d005      	beq.n	800a81c <USB_SetCurrentMode+0x84>
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	2b31      	cmp	r3, #49	; 0x31
 800a814:	d9f0      	bls.n	800a7f8 <USB_SetCurrentMode+0x60>
 800a816:	e001      	b.n	800a81c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a818:	2301      	movs	r3, #1
 800a81a:	e005      	b.n	800a828 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2b32      	cmp	r3, #50	; 0x32
 800a820:	d101      	bne.n	800a826 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a822:	2301      	movs	r3, #1
 800a824:	e000      	b.n	800a828 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a826:	2300      	movs	r3, #0
}
 800a828:	4618      	mov	r0, r3
 800a82a:	3710      	adds	r7, #16
 800a82c:	46bd      	mov	sp, r7
 800a82e:	bd80      	pop	{r7, pc}

0800a830 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a830:	b480      	push	{r7}
 800a832:	b085      	sub	sp, #20
 800a834:	af00      	add	r7, sp, #0
 800a836:	6078      	str	r0, [r7, #4]
 800a838:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a83a:	2300      	movs	r3, #0
 800a83c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a83e:	683b      	ldr	r3, [r7, #0]
 800a840:	019b      	lsls	r3, r3, #6
 800a842:	f043 0220 	orr.w	r2, r3, #32
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	3301      	adds	r3, #1
 800a84e:	60fb      	str	r3, [r7, #12]
 800a850:	4a08      	ldr	r2, [pc, #32]	; (800a874 <USB_FlushTxFifo+0x44>)
 800a852:	4293      	cmp	r3, r2
 800a854:	d901      	bls.n	800a85a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800a856:	2303      	movs	r3, #3
 800a858:	e006      	b.n	800a868 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	691b      	ldr	r3, [r3, #16]
 800a85e:	f003 0320 	and.w	r3, r3, #32
 800a862:	2b20      	cmp	r3, #32
 800a864:	d0f1      	beq.n	800a84a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a866:	2300      	movs	r3, #0
}
 800a868:	4618      	mov	r0, r3
 800a86a:	3714      	adds	r7, #20
 800a86c:	46bd      	mov	sp, r7
 800a86e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a872:	4770      	bx	lr
 800a874:	00030d40 	.word	0x00030d40

0800a878 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a878:	b480      	push	{r7}
 800a87a:	b085      	sub	sp, #20
 800a87c:	af00      	add	r7, sp, #0
 800a87e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a880:	2300      	movs	r3, #0
 800a882:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2210      	movs	r2, #16
 800a888:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	3301      	adds	r3, #1
 800a88e:	60fb      	str	r3, [r7, #12]
 800a890:	4a08      	ldr	r2, [pc, #32]	; (800a8b4 <USB_FlushRxFifo+0x3c>)
 800a892:	4293      	cmp	r3, r2
 800a894:	d901      	bls.n	800a89a <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800a896:	2303      	movs	r3, #3
 800a898:	e006      	b.n	800a8a8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	691b      	ldr	r3, [r3, #16]
 800a89e:	f003 0310 	and.w	r3, r3, #16
 800a8a2:	2b10      	cmp	r3, #16
 800a8a4:	d0f1      	beq.n	800a88a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a8a6:	2300      	movs	r3, #0
}
 800a8a8:	4618      	mov	r0, r3
 800a8aa:	3714      	adds	r7, #20
 800a8ac:	46bd      	mov	sp, r7
 800a8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b2:	4770      	bx	lr
 800a8b4:	00030d40 	.word	0x00030d40

0800a8b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b08b      	sub	sp, #44	; 0x2c
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	60f8      	str	r0, [r7, #12]
 800a8c0:	60b9      	str	r1, [r7, #8]
 800a8c2:	4613      	mov	r3, r2
 800a8c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a8ca:	68bb      	ldr	r3, [r7, #8]
 800a8cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a8ce:	88fb      	ldrh	r3, [r7, #6]
 800a8d0:	089b      	lsrs	r3, r3, #2
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a8d6:	88fb      	ldrh	r3, [r7, #6]
 800a8d8:	f003 0303 	and.w	r3, r3, #3
 800a8dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a8de:	2300      	movs	r3, #0
 800a8e0:	623b      	str	r3, [r7, #32]
 800a8e2:	e014      	b.n	800a90e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a8e4:	69bb      	ldr	r3, [r7, #24]
 800a8e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a8ea:	681a      	ldr	r2, [r3, #0]
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ee:	601a      	str	r2, [r3, #0]
    pDest++;
 800a8f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f2:	3301      	adds	r3, #1
 800a8f4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a8f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8f8:	3301      	adds	r3, #1
 800a8fa:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a8fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8fe:	3301      	adds	r3, #1
 800a900:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800a902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a904:	3301      	adds	r3, #1
 800a906:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800a908:	6a3b      	ldr	r3, [r7, #32]
 800a90a:	3301      	adds	r3, #1
 800a90c:	623b      	str	r3, [r7, #32]
 800a90e:	6a3a      	ldr	r2, [r7, #32]
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	429a      	cmp	r2, r3
 800a914:	d3e6      	bcc.n	800a8e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a916:	8bfb      	ldrh	r3, [r7, #30]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d01e      	beq.n	800a95a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a91c:	2300      	movs	r3, #0
 800a91e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a920:	69bb      	ldr	r3, [r7, #24]
 800a922:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a926:	461a      	mov	r2, r3
 800a928:	f107 0310 	add.w	r3, r7, #16
 800a92c:	6812      	ldr	r2, [r2, #0]
 800a92e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	6a3b      	ldr	r3, [r7, #32]
 800a934:	b2db      	uxtb	r3, r3
 800a936:	00db      	lsls	r3, r3, #3
 800a938:	fa22 f303 	lsr.w	r3, r2, r3
 800a93c:	b2da      	uxtb	r2, r3
 800a93e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a940:	701a      	strb	r2, [r3, #0]
      i++;
 800a942:	6a3b      	ldr	r3, [r7, #32]
 800a944:	3301      	adds	r3, #1
 800a946:	623b      	str	r3, [r7, #32]
      pDest++;
 800a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94a:	3301      	adds	r3, #1
 800a94c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800a94e:	8bfb      	ldrh	r3, [r7, #30]
 800a950:	3b01      	subs	r3, #1
 800a952:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a954:	8bfb      	ldrh	r3, [r7, #30]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d1ea      	bne.n	800a930 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a95c:	4618      	mov	r0, r3
 800a95e:	372c      	adds	r7, #44	; 0x2c
 800a960:	46bd      	mov	sp, r7
 800a962:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a966:	4770      	bx	lr

0800a968 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a968:	b480      	push	{r7}
 800a96a:	b085      	sub	sp, #20
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	695b      	ldr	r3, [r3, #20]
 800a974:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	699b      	ldr	r3, [r3, #24]
 800a97a:	68fa      	ldr	r2, [r7, #12]
 800a97c:	4013      	ands	r3, r2
 800a97e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a980:	68fb      	ldr	r3, [r7, #12]
}
 800a982:	4618      	mov	r0, r3
 800a984:	3714      	adds	r7, #20
 800a986:	46bd      	mov	sp, r7
 800a988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98c:	4770      	bx	lr

0800a98e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a98e:	b480      	push	{r7}
 800a990:	b083      	sub	sp, #12
 800a992:	af00      	add	r7, sp, #0
 800a994:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	695b      	ldr	r3, [r3, #20]
 800a99a:	f003 0301 	and.w	r3, r3, #1
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	370c      	adds	r7, #12
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a8:	4770      	bx	lr
	...

0800a9ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b085      	sub	sp, #20
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	60fb      	str	r3, [r7, #12]
 800a9be:	4a13      	ldr	r2, [pc, #76]	; (800aa0c <USB_CoreReset+0x60>)
 800a9c0:	4293      	cmp	r3, r2
 800a9c2:	d901      	bls.n	800a9c8 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 800a9c4:	2303      	movs	r3, #3
 800a9c6:	e01a      	b.n	800a9fe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	691b      	ldr	r3, [r3, #16]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	daf3      	bge.n	800a9b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	691b      	ldr	r3, [r3, #16]
 800a9d8:	f043 0201 	orr.w	r2, r3, #1
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	3301      	adds	r3, #1
 800a9e4:	60fb      	str	r3, [r7, #12]
 800a9e6:	4a09      	ldr	r2, [pc, #36]	; (800aa0c <USB_CoreReset+0x60>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d901      	bls.n	800a9f0 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 800a9ec:	2303      	movs	r3, #3
 800a9ee:	e006      	b.n	800a9fe <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	691b      	ldr	r3, [r3, #16]
 800a9f4:	f003 0301 	and.w	r3, r3, #1
 800a9f8:	2b01      	cmp	r3, #1
 800a9fa:	d0f1      	beq.n	800a9e0 <USB_CoreReset+0x34>

  return HAL_OK;
 800a9fc:	2300      	movs	r3, #0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3714      	adds	r7, #20
 800aa02:	46bd      	mov	sp, r7
 800aa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa08:	4770      	bx	lr
 800aa0a:	bf00      	nop
 800aa0c:	00030d40 	.word	0x00030d40

0800aa10 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800aa10:	b084      	sub	sp, #16
 800aa12:	b580      	push	{r7, lr}
 800aa14:	b084      	sub	sp, #16
 800aa16:	af00      	add	r7, sp, #0
 800aa18:	6078      	str	r0, [r7, #4]
 800aa1a:	f107 001c 	add.w	r0, r7, #28
 800aa1e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800aa26:	68bb      	ldr	r3, [r7, #8]
 800aa28:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800aa2c:	461a      	mov	r2, r3
 800aa2e:	2300      	movs	r3, #0
 800aa30:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa36:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa42:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa4e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aa5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d018      	beq.n	800aa94 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800aa62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d10a      	bne.n	800aa7e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	68ba      	ldr	r2, [r7, #8]
 800aa72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa76:	f043 0304 	orr.w	r3, r3, #4
 800aa7a:	6013      	str	r3, [r2, #0]
 800aa7c:	e014      	b.n	800aaa8 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aa7e:	68bb      	ldr	r3, [r7, #8]
 800aa80:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aa8c:	f023 0304 	bic.w	r3, r3, #4
 800aa90:	6013      	str	r3, [r2, #0]
 800aa92:	e009      	b.n	800aaa8 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	68ba      	ldr	r2, [r7, #8]
 800aa9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800aaa2:	f023 0304 	bic.w	r3, r3, #4
 800aaa6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800aaa8:	2110      	movs	r1, #16
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	f7ff fec0 	bl	800a830 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800aab0:	6878      	ldr	r0, [r7, #4]
 800aab2:	f7ff fee1 	bl	800a878 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800aab6:	2300      	movs	r3, #0
 800aab8:	60fb      	str	r3, [r7, #12]
 800aaba:	e015      	b.n	800aae8 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	015a      	lsls	r2, r3, #5
 800aac0:	68bb      	ldr	r3, [r7, #8]
 800aac2:	4413      	add	r3, r2
 800aac4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aac8:	461a      	mov	r2, r3
 800aaca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800aace:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	015a      	lsls	r2, r3, #5
 800aad4:	68bb      	ldr	r3, [r7, #8]
 800aad6:	4413      	add	r3, r2
 800aad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aadc:	461a      	mov	r2, r3
 800aade:	2300      	movs	r3, #0
 800aae0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	3301      	adds	r3, #1
 800aae6:	60fb      	str	r3, [r7, #12]
 800aae8:	6a3b      	ldr	r3, [r7, #32]
 800aaea:	68fa      	ldr	r2, [r7, #12]
 800aaec:	429a      	cmp	r2, r3
 800aaee:	d3e5      	bcc.n	800aabc <USB_HostInit+0xac>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800aafc:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ab02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d00b      	beq.n	800ab22 <USB_HostInit+0x112>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ab10:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	4a13      	ldr	r2, [pc, #76]	; (800ab64 <USB_HostInit+0x154>)
 800ab16:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	4a13      	ldr	r2, [pc, #76]	; (800ab68 <USB_HostInit+0x158>)
 800ab1c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800ab20:	e009      	b.n	800ab36 <USB_HostInit+0x126>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2280      	movs	r2, #128	; 0x80
 800ab26:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	4a10      	ldr	r2, [pc, #64]	; (800ab6c <USB_HostInit+0x15c>)
 800ab2c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	4a0f      	ldr	r2, [pc, #60]	; (800ab70 <USB_HostInit+0x160>)
 800ab32:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ab36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d105      	bne.n	800ab48 <USB_HostInit+0x138>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	699b      	ldr	r3, [r3, #24]
 800ab40:	f043 0210 	orr.w	r2, r3, #16
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	699a      	ldr	r2, [r3, #24]
 800ab4c:	4b09      	ldr	r3, [pc, #36]	; (800ab74 <USB_HostInit+0x164>)
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	687a      	ldr	r2, [r7, #4]
 800ab52:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800ab54:	2300      	movs	r3, #0
}
 800ab56:	4618      	mov	r0, r3
 800ab58:	3710      	adds	r7, #16
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ab60:	b004      	add	sp, #16
 800ab62:	4770      	bx	lr
 800ab64:	01000200 	.word	0x01000200
 800ab68:	00e00300 	.word	0x00e00300
 800ab6c:	00600080 	.word	0x00600080
 800ab70:	004000e0 	.word	0x004000e0
 800ab74:	a3200008 	.word	0xa3200008

0800ab78 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b085      	sub	sp, #20
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]
 800ab80:	460b      	mov	r3, r1
 800ab82:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	68fa      	ldr	r2, [r7, #12]
 800ab92:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800ab96:	f023 0303 	bic.w	r3, r3, #3
 800ab9a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	78fb      	ldrb	r3, [r7, #3]
 800aba6:	f003 0303 	and.w	r3, r3, #3
 800abaa:	68f9      	ldr	r1, [r7, #12]
 800abac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800abb0:	4313      	orrs	r3, r2
 800abb2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800abb4:	78fb      	ldrb	r3, [r7, #3]
 800abb6:	2b01      	cmp	r3, #1
 800abb8:	d107      	bne.n	800abca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abc0:	461a      	mov	r2, r3
 800abc2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800abc6:	6053      	str	r3, [r2, #4]
 800abc8:	e009      	b.n	800abde <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800abca:	78fb      	ldrb	r3, [r7, #3]
 800abcc:	2b02      	cmp	r3, #2
 800abce:	d106      	bne.n	800abde <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abd6:	461a      	mov	r2, r3
 800abd8:	f241 7370 	movw	r3, #6000	; 0x1770
 800abdc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800abde:	2300      	movs	r3, #0
}
 800abe0:	4618      	mov	r0, r3
 800abe2:	3714      	adds	r7, #20
 800abe4:	46bd      	mov	sp, r7
 800abe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abea:	4770      	bx	lr

0800abec <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800abec:	b480      	push	{r7}
 800abee:	b085      	sub	sp, #20
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800abfe:	695b      	ldr	r3, [r3, #20]
 800ac00:	b29b      	uxth	r3, r3
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3714      	adds	r7, #20
 800ac06:	46bd      	mov	sp, r7
 800ac08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0c:	4770      	bx	lr

0800ac0e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ac0e:	b480      	push	{r7}
 800ac10:	b089      	sub	sp, #36	; 0x24
 800ac12:	af00      	add	r7, sp, #0
 800ac14:	6078      	str	r0, [r7, #4]
 800ac16:	460b      	mov	r3, r1
 800ac18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800ac1e:	78fb      	ldrb	r3, [r7, #3]
 800ac20:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800ac22:	2300      	movs	r3, #0
 800ac24:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ac26:	697b      	ldr	r3, [r7, #20]
 800ac28:	015a      	lsls	r2, r3, #5
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	4413      	add	r3, r2
 800ac2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	0c9b      	lsrs	r3, r3, #18
 800ac36:	f003 0303 	and.w	r3, r3, #3
 800ac3a:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800ac3c:	697b      	ldr	r3, [r7, #20]
 800ac3e:	015a      	lsls	r2, r3, #5
 800ac40:	69bb      	ldr	r3, [r7, #24]
 800ac42:	4413      	add	r3, r2
 800ac44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	0fdb      	lsrs	r3, r3, #31
 800ac4c:	f003 0301 	and.w	r3, r3, #1
 800ac50:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	689b      	ldr	r3, [r3, #8]
 800ac56:	f003 0320 	and.w	r3, r3, #32
 800ac5a:	2b20      	cmp	r3, #32
 800ac5c:	d104      	bne.n	800ac68 <USB_HC_Halt+0x5a>
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d101      	bne.n	800ac68 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800ac64:	2300      	movs	r3, #0
 800ac66:	e0e8      	b.n	800ae3a <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800ac68:	693b      	ldr	r3, [r7, #16]
 800ac6a:	2b00      	cmp	r3, #0
 800ac6c:	d002      	beq.n	800ac74 <USB_HC_Halt+0x66>
 800ac6e:	693b      	ldr	r3, [r7, #16]
 800ac70:	2b02      	cmp	r3, #2
 800ac72:	d173      	bne.n	800ad5c <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ac74:	697b      	ldr	r3, [r7, #20]
 800ac76:	015a      	lsls	r2, r3, #5
 800ac78:	69bb      	ldr	r3, [r7, #24]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	697a      	ldr	r2, [r7, #20]
 800ac84:	0151      	lsls	r1, r2, #5
 800ac86:	69ba      	ldr	r2, [r7, #24]
 800ac88:	440a      	add	r2, r1
 800ac8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ac8e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ac92:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	f003 0320 	and.w	r3, r3, #32
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	f040 80cb 	bne.w	800ae38 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aca6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d143      	bne.n	800ad36 <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	015a      	lsls	r2, r3, #5
 800acb2:	69bb      	ldr	r3, [r7, #24]
 800acb4:	4413      	add	r3, r2
 800acb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	697a      	ldr	r2, [r7, #20]
 800acbe:	0151      	lsls	r1, r2, #5
 800acc0:	69ba      	ldr	r2, [r7, #24]
 800acc2:	440a      	add	r2, r1
 800acc4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acc8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800accc:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800acce:	697b      	ldr	r3, [r7, #20]
 800acd0:	015a      	lsls	r2, r3, #5
 800acd2:	69bb      	ldr	r3, [r7, #24]
 800acd4:	4413      	add	r3, r2
 800acd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	697a      	ldr	r2, [r7, #20]
 800acde:	0151      	lsls	r1, r2, #5
 800ace0:	69ba      	ldr	r2, [r7, #24]
 800ace2:	440a      	add	r2, r1
 800ace4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ace8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800acec:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800acee:	697b      	ldr	r3, [r7, #20]
 800acf0:	015a      	lsls	r2, r3, #5
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	4413      	add	r3, r2
 800acf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acfa:	681b      	ldr	r3, [r3, #0]
 800acfc:	697a      	ldr	r2, [r7, #20]
 800acfe:	0151      	lsls	r1, r2, #5
 800ad00:	69ba      	ldr	r2, [r7, #24]
 800ad02:	440a      	add	r2, r1
 800ad04:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad08:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad0c:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800ad0e:	69fb      	ldr	r3, [r7, #28]
 800ad10:	3301      	adds	r3, #1
 800ad12:	61fb      	str	r3, [r7, #28]
 800ad14:	69fb      	ldr	r3, [r7, #28]
 800ad16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad1a:	d81d      	bhi.n	800ad58 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	015a      	lsls	r2, r3, #5
 800ad20:	69bb      	ldr	r3, [r7, #24]
 800ad22:	4413      	add	r3, r2
 800ad24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad32:	d0ec      	beq.n	800ad0e <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ad34:	e080      	b.n	800ae38 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad36:	697b      	ldr	r3, [r7, #20]
 800ad38:	015a      	lsls	r2, r3, #5
 800ad3a:	69bb      	ldr	r3, [r7, #24]
 800ad3c:	4413      	add	r3, r2
 800ad3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	697a      	ldr	r2, [r7, #20]
 800ad46:	0151      	lsls	r1, r2, #5
 800ad48:	69ba      	ldr	r2, [r7, #24]
 800ad4a:	440a      	add	r2, r1
 800ad4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad50:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad54:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ad56:	e06f      	b.n	800ae38 <USB_HC_Halt+0x22a>
            break;
 800ad58:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ad5a:	e06d      	b.n	800ae38 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ad5c:	697b      	ldr	r3, [r7, #20]
 800ad5e:	015a      	lsls	r2, r3, #5
 800ad60:	69bb      	ldr	r3, [r7, #24]
 800ad62:	4413      	add	r3, r2
 800ad64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	697a      	ldr	r2, [r7, #20]
 800ad6c:	0151      	lsls	r1, r2, #5
 800ad6e:	69ba      	ldr	r2, [r7, #24]
 800ad70:	440a      	add	r2, r1
 800ad72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ad7a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ad7c:	69bb      	ldr	r3, [r7, #24]
 800ad7e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad82:	691b      	ldr	r3, [r3, #16]
 800ad84:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	d143      	bne.n	800ae14 <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ad8c:	697b      	ldr	r3, [r7, #20]
 800ad8e:	015a      	lsls	r2, r3, #5
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	4413      	add	r3, r2
 800ad94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	697a      	ldr	r2, [r7, #20]
 800ad9c:	0151      	lsls	r1, r2, #5
 800ad9e:	69ba      	ldr	r2, [r7, #24]
 800ada0:	440a      	add	r2, r1
 800ada2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ada6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800adaa:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800adac:	697b      	ldr	r3, [r7, #20]
 800adae:	015a      	lsls	r2, r3, #5
 800adb0:	69bb      	ldr	r3, [r7, #24]
 800adb2:	4413      	add	r3, r2
 800adb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	697a      	ldr	r2, [r7, #20]
 800adbc:	0151      	lsls	r1, r2, #5
 800adbe:	69ba      	ldr	r2, [r7, #24]
 800adc0:	440a      	add	r2, r1
 800adc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adc6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800adca:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800adcc:	697b      	ldr	r3, [r7, #20]
 800adce:	015a      	lsls	r2, r3, #5
 800add0:	69bb      	ldr	r3, [r7, #24]
 800add2:	4413      	add	r3, r2
 800add4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	697a      	ldr	r2, [r7, #20]
 800addc:	0151      	lsls	r1, r2, #5
 800adde:	69ba      	ldr	r2, [r7, #24]
 800ade0:	440a      	add	r2, r1
 800ade2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ade6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800adea:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800adec:	69fb      	ldr	r3, [r7, #28]
 800adee:	3301      	adds	r3, #1
 800adf0:	61fb      	str	r3, [r7, #28]
 800adf2:	69fb      	ldr	r3, [r7, #28]
 800adf4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adf8:	d81d      	bhi.n	800ae36 <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	015a      	lsls	r2, r3, #5
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	4413      	add	r3, r2
 800ae02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae10:	d0ec      	beq.n	800adec <USB_HC_Halt+0x1de>
 800ae12:	e011      	b.n	800ae38 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	015a      	lsls	r2, r3, #5
 800ae18:	69bb      	ldr	r3, [r7, #24]
 800ae1a:	4413      	add	r3, r2
 800ae1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	697a      	ldr	r2, [r7, #20]
 800ae24:	0151      	lsls	r1, r2, #5
 800ae26:	69ba      	ldr	r2, [r7, #24]
 800ae28:	440a      	add	r2, r1
 800ae2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae32:	6013      	str	r3, [r2, #0]
 800ae34:	e000      	b.n	800ae38 <USB_HC_Halt+0x22a>
          break;
 800ae36:	bf00      	nop
    }
  }

  return HAL_OK;
 800ae38:	2300      	movs	r3, #0
}
 800ae3a:	4618      	mov	r0, r3
 800ae3c:	3724      	adds	r7, #36	; 0x24
 800ae3e:	46bd      	mov	sp, r7
 800ae40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae44:	4770      	bx	lr
	...

0800ae48 <__NVIC_SetPriority>:
{
 800ae48:	b480      	push	{r7}
 800ae4a:	b083      	sub	sp, #12
 800ae4c:	af00      	add	r7, sp, #0
 800ae4e:	4603      	mov	r3, r0
 800ae50:	6039      	str	r1, [r7, #0]
 800ae52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ae54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae58:	2b00      	cmp	r3, #0
 800ae5a:	db0a      	blt.n	800ae72 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae5c:	683b      	ldr	r3, [r7, #0]
 800ae5e:	b2da      	uxtb	r2, r3
 800ae60:	490c      	ldr	r1, [pc, #48]	; (800ae94 <__NVIC_SetPriority+0x4c>)
 800ae62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ae66:	0112      	lsls	r2, r2, #4
 800ae68:	b2d2      	uxtb	r2, r2
 800ae6a:	440b      	add	r3, r1
 800ae6c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ae70:	e00a      	b.n	800ae88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ae72:	683b      	ldr	r3, [r7, #0]
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	4908      	ldr	r1, [pc, #32]	; (800ae98 <__NVIC_SetPriority+0x50>)
 800ae78:	79fb      	ldrb	r3, [r7, #7]
 800ae7a:	f003 030f 	and.w	r3, r3, #15
 800ae7e:	3b04      	subs	r3, #4
 800ae80:	0112      	lsls	r2, r2, #4
 800ae82:	b2d2      	uxtb	r2, r2
 800ae84:	440b      	add	r3, r1
 800ae86:	761a      	strb	r2, [r3, #24]
}
 800ae88:	bf00      	nop
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr
 800ae94:	e000e100 	.word	0xe000e100
 800ae98:	e000ed00 	.word	0xe000ed00

0800ae9c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800aea0:	4b05      	ldr	r3, [pc, #20]	; (800aeb8 <SysTick_Handler+0x1c>)
 800aea2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800aea4:	f001 fdf2 	bl	800ca8c <xTaskGetSchedulerState>
 800aea8:	4603      	mov	r3, r0
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d001      	beq.n	800aeb2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800aeae:	f002 fdcb 	bl	800da48 <xPortSysTickHandler>
  }
}
 800aeb2:	bf00      	nop
 800aeb4:	bd80      	pop	{r7, pc}
 800aeb6:	bf00      	nop
 800aeb8:	e000e010 	.word	0xe000e010

0800aebc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800aebc:	b580      	push	{r7, lr}
 800aebe:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800aec0:	2100      	movs	r1, #0
 800aec2:	f06f 0004 	mvn.w	r0, #4
 800aec6:	f7ff ffbf 	bl	800ae48 <__NVIC_SetPriority>
#endif
}
 800aeca:	bf00      	nop
 800aecc:	bd80      	pop	{r7, pc}
	...

0800aed0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800aed0:	b480      	push	{r7}
 800aed2:	b083      	sub	sp, #12
 800aed4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800aed6:	f3ef 8305 	mrs	r3, IPSR
 800aeda:	603b      	str	r3, [r7, #0]
  return(result);
 800aedc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d003      	beq.n	800aeea <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800aee2:	f06f 0305 	mvn.w	r3, #5
 800aee6:	607b      	str	r3, [r7, #4]
 800aee8:	e00c      	b.n	800af04 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800aeea:	4b0a      	ldr	r3, [pc, #40]	; (800af14 <osKernelInitialize+0x44>)
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d105      	bne.n	800aefe <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800aef2:	4b08      	ldr	r3, [pc, #32]	; (800af14 <osKernelInitialize+0x44>)
 800aef4:	2201      	movs	r2, #1
 800aef6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800aef8:	2300      	movs	r3, #0
 800aefa:	607b      	str	r3, [r7, #4]
 800aefc:	e002      	b.n	800af04 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800aefe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af02:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af04:	687b      	ldr	r3, [r7, #4]
}
 800af06:	4618      	mov	r0, r3
 800af08:	370c      	adds	r7, #12
 800af0a:	46bd      	mov	sp, r7
 800af0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop
 800af14:	20008108 	.word	0x20008108

0800af18 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800af18:	b580      	push	{r7, lr}
 800af1a:	b082      	sub	sp, #8
 800af1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af1e:	f3ef 8305 	mrs	r3, IPSR
 800af22:	603b      	str	r3, [r7, #0]
  return(result);
 800af24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800af26:	2b00      	cmp	r3, #0
 800af28:	d003      	beq.n	800af32 <osKernelStart+0x1a>
    stat = osErrorISR;
 800af2a:	f06f 0305 	mvn.w	r3, #5
 800af2e:	607b      	str	r3, [r7, #4]
 800af30:	e010      	b.n	800af54 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800af32:	4b0b      	ldr	r3, [pc, #44]	; (800af60 <osKernelStart+0x48>)
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	2b01      	cmp	r3, #1
 800af38:	d109      	bne.n	800af4e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800af3a:	f7ff ffbf 	bl	800aebc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800af3e:	4b08      	ldr	r3, [pc, #32]	; (800af60 <osKernelStart+0x48>)
 800af40:	2202      	movs	r2, #2
 800af42:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800af44:	f001 f934 	bl	800c1b0 <vTaskStartScheduler>
      stat = osOK;
 800af48:	2300      	movs	r3, #0
 800af4a:	607b      	str	r3, [r7, #4]
 800af4c:	e002      	b.n	800af54 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800af4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800af54:	687b      	ldr	r3, [r7, #4]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3708      	adds	r7, #8
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	20008108 	.word	0x20008108

0800af64 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800af64:	b580      	push	{r7, lr}
 800af66:	b08e      	sub	sp, #56	; 0x38
 800af68:	af04      	add	r7, sp, #16
 800af6a:	60f8      	str	r0, [r7, #12]
 800af6c:	60b9      	str	r1, [r7, #8]
 800af6e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800af70:	2300      	movs	r3, #0
 800af72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800af74:	f3ef 8305 	mrs	r3, IPSR
 800af78:	617b      	str	r3, [r7, #20]
  return(result);
 800af7a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d17e      	bne.n	800b07e <osThreadNew+0x11a>
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	2b00      	cmp	r3, #0
 800af84:	d07b      	beq.n	800b07e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800af86:	2380      	movs	r3, #128	; 0x80
 800af88:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800af8a:	2318      	movs	r3, #24
 800af8c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800af8e:	2300      	movs	r3, #0
 800af90:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 800af92:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800af96:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d045      	beq.n	800b02a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d002      	beq.n	800afac <osThreadNew+0x48>
        name = attr->name;
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	699b      	ldr	r3, [r3, #24]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d002      	beq.n	800afba <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	699b      	ldr	r3, [r3, #24]
 800afb8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800afba:	69fb      	ldr	r3, [r7, #28]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d008      	beq.n	800afd2 <osThreadNew+0x6e>
 800afc0:	69fb      	ldr	r3, [r7, #28]
 800afc2:	2b38      	cmp	r3, #56	; 0x38
 800afc4:	d805      	bhi.n	800afd2 <osThreadNew+0x6e>
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	685b      	ldr	r3, [r3, #4]
 800afca:	f003 0301 	and.w	r3, r3, #1
 800afce:	2b00      	cmp	r3, #0
 800afd0:	d001      	beq.n	800afd6 <osThreadNew+0x72>
        return (NULL);
 800afd2:	2300      	movs	r3, #0
 800afd4:	e054      	b.n	800b080 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	695b      	ldr	r3, [r3, #20]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d003      	beq.n	800afe6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	695b      	ldr	r3, [r3, #20]
 800afe2:	089b      	lsrs	r3, r3, #2
 800afe4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800afe6:	687b      	ldr	r3, [r7, #4]
 800afe8:	689b      	ldr	r3, [r3, #8]
 800afea:	2b00      	cmp	r3, #0
 800afec:	d00e      	beq.n	800b00c <osThreadNew+0xa8>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	68db      	ldr	r3, [r3, #12]
 800aff2:	2b5b      	cmp	r3, #91	; 0x5b
 800aff4:	d90a      	bls.n	800b00c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800affa:	2b00      	cmp	r3, #0
 800affc:	d006      	beq.n	800b00c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	695b      	ldr	r3, [r3, #20]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d002      	beq.n	800b00c <osThreadNew+0xa8>
        mem = 1;
 800b006:	2301      	movs	r3, #1
 800b008:	61bb      	str	r3, [r7, #24]
 800b00a:	e010      	b.n	800b02e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	689b      	ldr	r3, [r3, #8]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d10c      	bne.n	800b02e <osThreadNew+0xca>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	68db      	ldr	r3, [r3, #12]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d108      	bne.n	800b02e <osThreadNew+0xca>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	691b      	ldr	r3, [r3, #16]
 800b020:	2b00      	cmp	r3, #0
 800b022:	d104      	bne.n	800b02e <osThreadNew+0xca>
          mem = 0;
 800b024:	2300      	movs	r3, #0
 800b026:	61bb      	str	r3, [r7, #24]
 800b028:	e001      	b.n	800b02e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800b02a:	2300      	movs	r3, #0
 800b02c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	2b01      	cmp	r3, #1
 800b032:	d110      	bne.n	800b056 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800b038:	687a      	ldr	r2, [r7, #4]
 800b03a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800b03c:	9202      	str	r2, [sp, #8]
 800b03e:	9301      	str	r3, [sp, #4]
 800b040:	69fb      	ldr	r3, [r7, #28]
 800b042:	9300      	str	r3, [sp, #0]
 800b044:	68bb      	ldr	r3, [r7, #8]
 800b046:	6a3a      	ldr	r2, [r7, #32]
 800b048:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b04a:	68f8      	ldr	r0, [r7, #12]
 800b04c:	f000 feda 	bl	800be04 <xTaskCreateStatic>
 800b050:	4603      	mov	r3, r0
 800b052:	613b      	str	r3, [r7, #16]
 800b054:	e013      	b.n	800b07e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800b056:	69bb      	ldr	r3, [r7, #24]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d110      	bne.n	800b07e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800b05c:	6a3b      	ldr	r3, [r7, #32]
 800b05e:	b29a      	uxth	r2, r3
 800b060:	f107 0310 	add.w	r3, r7, #16
 800b064:	9301      	str	r3, [sp, #4]
 800b066:	69fb      	ldr	r3, [r7, #28]
 800b068:	9300      	str	r3, [sp, #0]
 800b06a:	68bb      	ldr	r3, [r7, #8]
 800b06c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800b06e:	68f8      	ldr	r0, [r7, #12]
 800b070:	f000 ff25 	bl	800bebe <xTaskCreate>
 800b074:	4603      	mov	r3, r0
 800b076:	2b01      	cmp	r3, #1
 800b078:	d001      	beq.n	800b07e <osThreadNew+0x11a>
            hTask = NULL;
 800b07a:	2300      	movs	r3, #0
 800b07c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800b07e:	693b      	ldr	r3, [r7, #16]
}
 800b080:	4618      	mov	r0, r3
 800b082:	3728      	adds	r7, #40	; 0x28
 800b084:	46bd      	mov	sp, r7
 800b086:	bd80      	pop	{r7, pc}

0800b088 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 800b088:	b580      	push	{r7, lr}
 800b08a:	b088      	sub	sp, #32
 800b08c:	af02      	add	r7, sp, #8
 800b08e:	6078      	str	r0, [r7, #4]
 800b090:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 800b096:	697b      	ldr	r3, [r7, #20]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d002      	beq.n	800b0a2 <osThreadFlagsSet+0x1a>
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	da03      	bge.n	800b0aa <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 800b0a2:	f06f 0303 	mvn.w	r3, #3
 800b0a6:	60fb      	str	r3, [r7, #12]
 800b0a8:	e035      	b.n	800b116 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 800b0aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b0ae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b0b0:	f3ef 8305 	mrs	r3, IPSR
 800b0b4:	613b      	str	r3, [r7, #16]
  return(result);
 800b0b6:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d01f      	beq.n	800b0fc <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 800b0bc:	2300      	movs	r3, #0
 800b0be:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 800b0c0:	f107 0308 	add.w	r3, r7, #8
 800b0c4:	9300      	str	r3, [sp, #0]
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	2201      	movs	r2, #1
 800b0ca:	6839      	ldr	r1, [r7, #0]
 800b0cc:	6978      	ldr	r0, [r7, #20]
 800b0ce:	f001 fe7b 	bl	800cdc8 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 800b0d2:	f107 030c 	add.w	r3, r7, #12
 800b0d6:	2200      	movs	r2, #0
 800b0d8:	9200      	str	r2, [sp, #0]
 800b0da:	2200      	movs	r2, #0
 800b0dc:	2100      	movs	r1, #0
 800b0de:	6978      	ldr	r0, [r7, #20]
 800b0e0:	f001 fe72 	bl	800cdc8 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d015      	beq.n	800b116 <osThreadFlagsSet+0x8e>
 800b0ea:	4b0d      	ldr	r3, [pc, #52]	; (800b120 <osThreadFlagsSet+0x98>)
 800b0ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b0f0:	601a      	str	r2, [r3, #0]
 800b0f2:	f3bf 8f4f 	dsb	sy
 800b0f6:	f3bf 8f6f 	isb	sy
 800b0fa:	e00c      	b.n	800b116 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	2201      	movs	r2, #1
 800b100:	6839      	ldr	r1, [r7, #0]
 800b102:	6978      	ldr	r0, [r7, #20]
 800b104:	f001 fda8 	bl	800cc58 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 800b108:	f107 030c 	add.w	r3, r7, #12
 800b10c:	2200      	movs	r2, #0
 800b10e:	2100      	movs	r1, #0
 800b110:	6978      	ldr	r0, [r7, #20]
 800b112:	f001 fda1 	bl	800cc58 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 800b116:	68fb      	ldr	r3, [r7, #12]
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3718      	adds	r7, #24
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}
 800b120:	e000ed04 	.word	0xe000ed04

0800b124 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 800b124:	b580      	push	{r7, lr}
 800b126:	b08c      	sub	sp, #48	; 0x30
 800b128:	af00      	add	r7, sp, #0
 800b12a:	60f8      	str	r0, [r7, #12]
 800b12c:	60b9      	str	r1, [r7, #8]
 800b12e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b130:	f3ef 8305 	mrs	r3, IPSR
 800b134:	617b      	str	r3, [r7, #20]
  return(result);
 800b136:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d003      	beq.n	800b144 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 800b13c:	f06f 0305 	mvn.w	r3, #5
 800b140:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b142:	e06b      	b.n	800b21c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	2b00      	cmp	r3, #0
 800b148:	da03      	bge.n	800b152 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 800b14a:	f06f 0303 	mvn.w	r3, #3
 800b14e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b150:	e064      	b.n	800b21c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800b152:	68bb      	ldr	r3, [r7, #8]
 800b154:	f003 0302 	and.w	r3, r3, #2
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d002      	beq.n	800b162 <osThreadFlagsWait+0x3e>
      clear = 0U;
 800b15c:	2300      	movs	r3, #0
 800b15e:	62bb      	str	r3, [r7, #40]	; 0x28
 800b160:	e001      	b.n	800b166 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    rflags = 0U;
 800b166:	2300      	movs	r3, #0
 800b168:	62fb      	str	r3, [r7, #44]	; 0x2c
    tout   = timeout;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	627b      	str	r3, [r7, #36]	; 0x24

    t0 = xTaskGetTickCount();
 800b16e:	f001 f931 	bl	800c3d4 <xTaskGetTickCount>
 800b172:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 800b174:	f107 0210 	add.w	r2, r7, #16
 800b178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b17a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b17c:	2000      	movs	r0, #0
 800b17e:	f001 fd11 	bl	800cba4 <xTaskNotifyWait>
 800b182:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 800b184:	69fb      	ldr	r3, [r7, #28]
 800b186:	2b01      	cmp	r3, #1
 800b188:	d137      	bne.n	800b1fa <osThreadFlagsWait+0xd6>
        rflags &= flags;
 800b18a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	4013      	ands	r3, r2
 800b190:	62fb      	str	r3, [r7, #44]	; 0x2c
        rflags |= nval;
 800b192:	693b      	ldr	r3, [r7, #16]
 800b194:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b196:	4313      	orrs	r3, r2
 800b198:	62fb      	str	r3, [r7, #44]	; 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	f003 0301 	and.w	r3, r3, #1
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d00c      	beq.n	800b1be <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 800b1a4:	68fa      	ldr	r2, [r7, #12]
 800b1a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1a8:	4013      	ands	r3, r2
 800b1aa:	68fa      	ldr	r2, [r7, #12]
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d032      	beq.n	800b216 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d10f      	bne.n	800b1d6 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800b1b6:	f06f 0302 	mvn.w	r3, #2
 800b1ba:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800b1bc:	e02e      	b.n	800b21c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 800b1be:	68fa      	ldr	r2, [r7, #12]
 800b1c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1c2:	4013      	ands	r3, r2
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d128      	bne.n	800b21a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2b00      	cmp	r3, #0
 800b1cc:	d103      	bne.n	800b1d6 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 800b1ce:	f06f 0302 	mvn.w	r3, #2
 800b1d2:	62fb      	str	r3, [r7, #44]	; 0x2c
              break;
 800b1d4:	e022      	b.n	800b21c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 800b1d6:	f001 f8fd 	bl	800c3d4 <xTaskGetTickCount>
 800b1da:	4602      	mov	r2, r0
 800b1dc:	6a3b      	ldr	r3, [r7, #32]
 800b1de:	1ad3      	subs	r3, r2, r3
 800b1e0:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 800b1e2:	69ba      	ldr	r2, [r7, #24]
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b1e6:	429a      	cmp	r2, r3
 800b1e8:	d902      	bls.n	800b1f0 <osThreadFlagsWait+0xcc>
          tout  = 0;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	627b      	str	r3, [r7, #36]	; 0x24
 800b1ee:	e00e      	b.n	800b20e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 800b1f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b1f2:	69bb      	ldr	r3, [r7, #24]
 800b1f4:	1ad3      	subs	r3, r2, r3
 800b1f6:	627b      	str	r3, [r7, #36]	; 0x24
 800b1f8:	e009      	b.n	800b20e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d103      	bne.n	800b208 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 800b200:	f06f 0302 	mvn.w	r3, #2
 800b204:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b206:	e002      	b.n	800b20e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 800b208:	f06f 0301 	mvn.w	r3, #1
 800b20c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800b20e:	69fb      	ldr	r3, [r7, #28]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d1af      	bne.n	800b174 <osThreadFlagsWait+0x50>
 800b214:	e002      	b.n	800b21c <osThreadFlagsWait+0xf8>
            break;
 800b216:	bf00      	nop
 800b218:	e000      	b.n	800b21c <osThreadFlagsWait+0xf8>
            break;
 800b21a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 800b21c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800b21e:	4618      	mov	r0, r3
 800b220:	3730      	adds	r7, #48	; 0x30
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}

0800b226 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800b226:	b580      	push	{r7, lr}
 800b228:	b084      	sub	sp, #16
 800b22a:	af00      	add	r7, sp, #0
 800b22c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800b22e:	f3ef 8305 	mrs	r3, IPSR
 800b232:	60bb      	str	r3, [r7, #8]
  return(result);
 800b234:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800b236:	2b00      	cmp	r3, #0
 800b238:	d003      	beq.n	800b242 <osDelay+0x1c>
    stat = osErrorISR;
 800b23a:	f06f 0305 	mvn.w	r3, #5
 800b23e:	60fb      	str	r3, [r7, #12]
 800b240:	e007      	b.n	800b252 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800b242:	2300      	movs	r3, #0
 800b244:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d002      	beq.n	800b252 <osDelay+0x2c>
      vTaskDelay(ticks);
 800b24c:	6878      	ldr	r0, [r7, #4]
 800b24e:	f000 ff7b 	bl	800c148 <vTaskDelay>
    }
  }

  return (stat);
 800b252:	68fb      	ldr	r3, [r7, #12]
}
 800b254:	4618      	mov	r0, r3
 800b256:	3710      	adds	r7, #16
 800b258:	46bd      	mov	sp, r7
 800b25a:	bd80      	pop	{r7, pc}

0800b25c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800b25c:	b480      	push	{r7}
 800b25e:	b085      	sub	sp, #20
 800b260:	af00      	add	r7, sp, #0
 800b262:	60f8      	str	r0, [r7, #12]
 800b264:	60b9      	str	r1, [r7, #8]
 800b266:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	4a07      	ldr	r2, [pc, #28]	; (800b288 <vApplicationGetIdleTaskMemory+0x2c>)
 800b26c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	4a06      	ldr	r2, [pc, #24]	; (800b28c <vApplicationGetIdleTaskMemory+0x30>)
 800b272:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2280      	movs	r2, #128	; 0x80
 800b278:	601a      	str	r2, [r3, #0]
}
 800b27a:	bf00      	nop
 800b27c:	3714      	adds	r7, #20
 800b27e:	46bd      	mov	sp, r7
 800b280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b284:	4770      	bx	lr
 800b286:	bf00      	nop
 800b288:	2000810c 	.word	0x2000810c
 800b28c:	20008168 	.word	0x20008168

0800b290 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800b290:	b480      	push	{r7}
 800b292:	b085      	sub	sp, #20
 800b294:	af00      	add	r7, sp, #0
 800b296:	60f8      	str	r0, [r7, #12]
 800b298:	60b9      	str	r1, [r7, #8]
 800b29a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	4a07      	ldr	r2, [pc, #28]	; (800b2bc <vApplicationGetTimerTaskMemory+0x2c>)
 800b2a0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	4a06      	ldr	r2, [pc, #24]	; (800b2c0 <vApplicationGetTimerTaskMemory+0x30>)
 800b2a6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b2ae:	601a      	str	r2, [r3, #0]
}
 800b2b0:	bf00      	nop
 800b2b2:	3714      	adds	r7, #20
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ba:	4770      	bx	lr
 800b2bc:	20008368 	.word	0x20008368
 800b2c0:	200083c4 	.word	0x200083c4

0800b2c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b083      	sub	sp, #12
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	f103 0208 	add.w	r2, r3, #8
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b2dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	f103 0208 	add.w	r2, r3, #8
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	f103 0208 	add.w	r2, r3, #8
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b302:	4770      	bx	lr

0800b304 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800b304:	b480      	push	{r7}
 800b306:	b083      	sub	sp, #12
 800b308:	af00      	add	r7, sp, #0
 800b30a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	2200      	movs	r2, #0
 800b310:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800b312:	bf00      	nop
 800b314:	370c      	adds	r7, #12
 800b316:	46bd      	mov	sp, r7
 800b318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b31c:	4770      	bx	lr

0800b31e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b31e:	b480      	push	{r7}
 800b320:	b085      	sub	sp, #20
 800b322:	af00      	add	r7, sp, #0
 800b324:	6078      	str	r0, [r7, #4]
 800b326:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	685b      	ldr	r3, [r3, #4]
 800b32c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	68fa      	ldr	r2, [r7, #12]
 800b332:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	689a      	ldr	r2, [r3, #8]
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b33c:	68fb      	ldr	r3, [r7, #12]
 800b33e:	689b      	ldr	r3, [r3, #8]
 800b340:	683a      	ldr	r2, [r7, #0]
 800b342:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	683a      	ldr	r2, [r7, #0]
 800b348:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	1c5a      	adds	r2, r3, #1
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	601a      	str	r2, [r3, #0]
}
 800b35a:	bf00      	nop
 800b35c:	3714      	adds	r7, #20
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800b366:	b480      	push	{r7}
 800b368:	b085      	sub	sp, #20
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	6078      	str	r0, [r7, #4]
 800b36e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b37c:	d103      	bne.n	800b386 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	60fb      	str	r3, [r7, #12]
 800b384:	e00c      	b.n	800b3a0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	3308      	adds	r3, #8
 800b38a:	60fb      	str	r3, [r7, #12]
 800b38c:	e002      	b.n	800b394 <vListInsert+0x2e>
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	685b      	ldr	r3, [r3, #4]
 800b392:	60fb      	str	r3, [r7, #12]
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	685b      	ldr	r3, [r3, #4]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	68ba      	ldr	r2, [r7, #8]
 800b39c:	429a      	cmp	r2, r3
 800b39e:	d2f6      	bcs.n	800b38e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	685a      	ldr	r2, [r3, #4]
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	683a      	ldr	r2, [r7, #0]
 800b3ae:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	68fa      	ldr	r2, [r7, #12]
 800b3b4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	683a      	ldr	r2, [r7, #0]
 800b3ba:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	1c5a      	adds	r2, r3, #1
 800b3c8:	687b      	ldr	r3, [r7, #4]
 800b3ca:	601a      	str	r2, [r3, #0]
}
 800b3cc:	bf00      	nop
 800b3ce:	3714      	adds	r7, #20
 800b3d0:	46bd      	mov	sp, r7
 800b3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d6:	4770      	bx	lr

0800b3d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b3d8:	b480      	push	{r7}
 800b3da:	b085      	sub	sp, #20
 800b3dc:	af00      	add	r7, sp, #0
 800b3de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	691b      	ldr	r3, [r3, #16]
 800b3e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	687a      	ldr	r2, [r7, #4]
 800b3ec:	6892      	ldr	r2, [r2, #8]
 800b3ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	689b      	ldr	r3, [r3, #8]
 800b3f4:	687a      	ldr	r2, [r7, #4]
 800b3f6:	6852      	ldr	r2, [r2, #4]
 800b3f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	685b      	ldr	r3, [r3, #4]
 800b3fe:	687a      	ldr	r2, [r7, #4]
 800b400:	429a      	cmp	r2, r3
 800b402:	d103      	bne.n	800b40c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	689a      	ldr	r2, [r3, #8]
 800b408:	68fb      	ldr	r3, [r7, #12]
 800b40a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	2200      	movs	r2, #0
 800b410:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	681b      	ldr	r3, [r3, #0]
 800b416:	1e5a      	subs	r2, r3, #1
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
}
 800b420:	4618      	mov	r0, r3
 800b422:	3714      	adds	r7, #20
 800b424:	46bd      	mov	sp, r7
 800b426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42a:	4770      	bx	lr

0800b42c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
 800b434:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d10a      	bne.n	800b456 <xQueueGenericReset+0x2a>
	__asm volatile
 800b440:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b444:	f383 8811 	msr	BASEPRI, r3
 800b448:	f3bf 8f6f 	isb	sy
 800b44c:	f3bf 8f4f 	dsb	sy
 800b450:	60bb      	str	r3, [r7, #8]
}
 800b452:	bf00      	nop
 800b454:	e7fe      	b.n	800b454 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800b456:	f002 fa65 	bl	800d924 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681a      	ldr	r2, [r3, #0]
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b462:	68f9      	ldr	r1, [r7, #12]
 800b464:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b466:	fb01 f303 	mul.w	r3, r1, r3
 800b46a:	441a      	add	r2, r3
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	2200      	movs	r2, #0
 800b474:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	681a      	ldr	r2, [r3, #0]
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b486:	3b01      	subs	r3, #1
 800b488:	68f9      	ldr	r1, [r7, #12]
 800b48a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800b48c:	fb01 f303 	mul.w	r3, r1, r3
 800b490:	441a      	add	r2, r3
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	22ff      	movs	r2, #255	; 0xff
 800b49a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	22ff      	movs	r2, #255	; 0xff
 800b4a2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d114      	bne.n	800b4d6 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	691b      	ldr	r3, [r3, #16]
 800b4b0:	2b00      	cmp	r3, #0
 800b4b2:	d01a      	beq.n	800b4ea <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	3310      	adds	r3, #16
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	f001 f903 	bl	800c6c4 <xTaskRemoveFromEventList>
 800b4be:	4603      	mov	r3, r0
 800b4c0:	2b00      	cmp	r3, #0
 800b4c2:	d012      	beq.n	800b4ea <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800b4c4:	4b0c      	ldr	r3, [pc, #48]	; (800b4f8 <xQueueGenericReset+0xcc>)
 800b4c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b4ca:	601a      	str	r2, [r3, #0]
 800b4cc:	f3bf 8f4f 	dsb	sy
 800b4d0:	f3bf 8f6f 	isb	sy
 800b4d4:	e009      	b.n	800b4ea <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	3310      	adds	r3, #16
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7ff fef2 	bl	800b2c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	3324      	adds	r3, #36	; 0x24
 800b4e4:	4618      	mov	r0, r3
 800b4e6:	f7ff feed 	bl	800b2c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800b4ea:	f002 fa4b 	bl	800d984 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800b4ee:	2301      	movs	r3, #1
}
 800b4f0:	4618      	mov	r0, r3
 800b4f2:	3710      	adds	r7, #16
 800b4f4:	46bd      	mov	sp, r7
 800b4f6:	bd80      	pop	{r7, pc}
 800b4f8:	e000ed04 	.word	0xe000ed04

0800b4fc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800b4fc:	b580      	push	{r7, lr}
 800b4fe:	b08e      	sub	sp, #56	; 0x38
 800b500:	af02      	add	r7, sp, #8
 800b502:	60f8      	str	r0, [r7, #12]
 800b504:	60b9      	str	r1, [r7, #8]
 800b506:	607a      	str	r2, [r7, #4]
 800b508:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d10a      	bne.n	800b526 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800b510:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b514:	f383 8811 	msr	BASEPRI, r3
 800b518:	f3bf 8f6f 	isb	sy
 800b51c:	f3bf 8f4f 	dsb	sy
 800b520:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b522:	bf00      	nop
 800b524:	e7fe      	b.n	800b524 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d10a      	bne.n	800b542 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800b52c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b530:	f383 8811 	msr	BASEPRI, r3
 800b534:	f3bf 8f6f 	isb	sy
 800b538:	f3bf 8f4f 	dsb	sy
 800b53c:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b53e:	bf00      	nop
 800b540:	e7fe      	b.n	800b540 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	2b00      	cmp	r3, #0
 800b546:	d002      	beq.n	800b54e <xQueueGenericCreateStatic+0x52>
 800b548:	68bb      	ldr	r3, [r7, #8]
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d001      	beq.n	800b552 <xQueueGenericCreateStatic+0x56>
 800b54e:	2301      	movs	r3, #1
 800b550:	e000      	b.n	800b554 <xQueueGenericCreateStatic+0x58>
 800b552:	2300      	movs	r3, #0
 800b554:	2b00      	cmp	r3, #0
 800b556:	d10a      	bne.n	800b56e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800b558:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b55c:	f383 8811 	msr	BASEPRI, r3
 800b560:	f3bf 8f6f 	isb	sy
 800b564:	f3bf 8f4f 	dsb	sy
 800b568:	623b      	str	r3, [r7, #32]
}
 800b56a:	bf00      	nop
 800b56c:	e7fe      	b.n	800b56c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2b00      	cmp	r3, #0
 800b572:	d102      	bne.n	800b57a <xQueueGenericCreateStatic+0x7e>
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d101      	bne.n	800b57e <xQueueGenericCreateStatic+0x82>
 800b57a:	2301      	movs	r3, #1
 800b57c:	e000      	b.n	800b580 <xQueueGenericCreateStatic+0x84>
 800b57e:	2300      	movs	r3, #0
 800b580:	2b00      	cmp	r3, #0
 800b582:	d10a      	bne.n	800b59a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800b584:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b588:	f383 8811 	msr	BASEPRI, r3
 800b58c:	f3bf 8f6f 	isb	sy
 800b590:	f3bf 8f4f 	dsb	sy
 800b594:	61fb      	str	r3, [r7, #28]
}
 800b596:	bf00      	nop
 800b598:	e7fe      	b.n	800b598 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800b59a:	2350      	movs	r3, #80	; 0x50
 800b59c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	2b50      	cmp	r3, #80	; 0x50
 800b5a2:	d00a      	beq.n	800b5ba <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800b5a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5a8:	f383 8811 	msr	BASEPRI, r3
 800b5ac:	f3bf 8f6f 	isb	sy
 800b5b0:	f3bf 8f4f 	dsb	sy
 800b5b4:	61bb      	str	r3, [r7, #24]
}
 800b5b6:	bf00      	nop
 800b5b8:	e7fe      	b.n	800b5b8 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800b5ba:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800b5c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d00d      	beq.n	800b5e2 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800b5c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5c8:	2201      	movs	r2, #1
 800b5ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800b5ce:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800b5d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5d4:	9300      	str	r3, [sp, #0]
 800b5d6:	4613      	mov	r3, r2
 800b5d8:	687a      	ldr	r2, [r7, #4]
 800b5da:	68b9      	ldr	r1, [r7, #8]
 800b5dc:	68f8      	ldr	r0, [r7, #12]
 800b5de:	f000 f805 	bl	800b5ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800b5e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	3730      	adds	r7, #48	; 0x30
 800b5e8:	46bd      	mov	sp, r7
 800b5ea:	bd80      	pop	{r7, pc}

0800b5ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b084      	sub	sp, #16
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	60f8      	str	r0, [r7, #12]
 800b5f4:	60b9      	str	r1, [r7, #8]
 800b5f6:	607a      	str	r2, [r7, #4]
 800b5f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800b5fa:	68bb      	ldr	r3, [r7, #8]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d103      	bne.n	800b608 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800b600:	69bb      	ldr	r3, [r7, #24]
 800b602:	69ba      	ldr	r2, [r7, #24]
 800b604:	601a      	str	r2, [r3, #0]
 800b606:	e002      	b.n	800b60e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800b608:	69bb      	ldr	r3, [r7, #24]
 800b60a:	687a      	ldr	r2, [r7, #4]
 800b60c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	68fa      	ldr	r2, [r7, #12]
 800b612:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800b614:	69bb      	ldr	r3, [r7, #24]
 800b616:	68ba      	ldr	r2, [r7, #8]
 800b618:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800b61a:	2101      	movs	r1, #1
 800b61c:	69b8      	ldr	r0, [r7, #24]
 800b61e:	f7ff ff05 	bl	800b42c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800b622:	69bb      	ldr	r3, [r7, #24]
 800b624:	78fa      	ldrb	r2, [r7, #3]
 800b626:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800b62a:	bf00      	nop
 800b62c:	3710      	adds	r7, #16
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
	...

0800b634 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800b634:	b580      	push	{r7, lr}
 800b636:	b08e      	sub	sp, #56	; 0x38
 800b638:	af00      	add	r7, sp, #0
 800b63a:	60f8      	str	r0, [r7, #12]
 800b63c:	60b9      	str	r1, [r7, #8]
 800b63e:	607a      	str	r2, [r7, #4]
 800b640:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800b642:	2300      	movs	r3, #0
 800b644:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800b64a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d10a      	bne.n	800b666 <xQueueGenericSend+0x32>
	__asm volatile
 800b650:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b654:	f383 8811 	msr	BASEPRI, r3
 800b658:	f3bf 8f6f 	isb	sy
 800b65c:	f3bf 8f4f 	dsb	sy
 800b660:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b662:	bf00      	nop
 800b664:	e7fe      	b.n	800b664 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b666:	68bb      	ldr	r3, [r7, #8]
 800b668:	2b00      	cmp	r3, #0
 800b66a:	d103      	bne.n	800b674 <xQueueGenericSend+0x40>
 800b66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b66e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b670:	2b00      	cmp	r3, #0
 800b672:	d101      	bne.n	800b678 <xQueueGenericSend+0x44>
 800b674:	2301      	movs	r3, #1
 800b676:	e000      	b.n	800b67a <xQueueGenericSend+0x46>
 800b678:	2300      	movs	r3, #0
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d10a      	bne.n	800b694 <xQueueGenericSend+0x60>
	__asm volatile
 800b67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b682:	f383 8811 	msr	BASEPRI, r3
 800b686:	f3bf 8f6f 	isb	sy
 800b68a:	f3bf 8f4f 	dsb	sy
 800b68e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b690:	bf00      	nop
 800b692:	e7fe      	b.n	800b692 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b694:	683b      	ldr	r3, [r7, #0]
 800b696:	2b02      	cmp	r3, #2
 800b698:	d103      	bne.n	800b6a2 <xQueueGenericSend+0x6e>
 800b69a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b69c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d101      	bne.n	800b6a6 <xQueueGenericSend+0x72>
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e000      	b.n	800b6a8 <xQueueGenericSend+0x74>
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d10a      	bne.n	800b6c2 <xQueueGenericSend+0x8e>
	__asm volatile
 800b6ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6b0:	f383 8811 	msr	BASEPRI, r3
 800b6b4:	f3bf 8f6f 	isb	sy
 800b6b8:	f3bf 8f4f 	dsb	sy
 800b6bc:	623b      	str	r3, [r7, #32]
}
 800b6be:	bf00      	nop
 800b6c0:	e7fe      	b.n	800b6c0 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b6c2:	f001 f9e3 	bl	800ca8c <xTaskGetSchedulerState>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d102      	bne.n	800b6d2 <xQueueGenericSend+0x9e>
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d101      	bne.n	800b6d6 <xQueueGenericSend+0xa2>
 800b6d2:	2301      	movs	r3, #1
 800b6d4:	e000      	b.n	800b6d8 <xQueueGenericSend+0xa4>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d10a      	bne.n	800b6f2 <xQueueGenericSend+0xbe>
	__asm volatile
 800b6dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b6e0:	f383 8811 	msr	BASEPRI, r3
 800b6e4:	f3bf 8f6f 	isb	sy
 800b6e8:	f3bf 8f4f 	dsb	sy
 800b6ec:	61fb      	str	r3, [r7, #28]
}
 800b6ee:	bf00      	nop
 800b6f0:	e7fe      	b.n	800b6f0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b6f2:	f002 f917 	bl	800d924 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b6f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b6fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b6fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6fe:	429a      	cmp	r2, r3
 800b700:	d302      	bcc.n	800b708 <xQueueGenericSend+0xd4>
 800b702:	683b      	ldr	r3, [r7, #0]
 800b704:	2b02      	cmp	r3, #2
 800b706:	d129      	bne.n	800b75c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b708:	683a      	ldr	r2, [r7, #0]
 800b70a:	68b9      	ldr	r1, [r7, #8]
 800b70c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b70e:	f000 fa0b 	bl	800bb28 <prvCopyDataToQueue>
 800b712:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d010      	beq.n	800b73e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b71e:	3324      	adds	r3, #36	; 0x24
 800b720:	4618      	mov	r0, r3
 800b722:	f000 ffcf 	bl	800c6c4 <xTaskRemoveFromEventList>
 800b726:	4603      	mov	r3, r0
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d013      	beq.n	800b754 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800b72c:	4b3f      	ldr	r3, [pc, #252]	; (800b82c <xQueueGenericSend+0x1f8>)
 800b72e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b732:	601a      	str	r2, [r3, #0]
 800b734:	f3bf 8f4f 	dsb	sy
 800b738:	f3bf 8f6f 	isb	sy
 800b73c:	e00a      	b.n	800b754 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800b73e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b740:	2b00      	cmp	r3, #0
 800b742:	d007      	beq.n	800b754 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800b744:	4b39      	ldr	r3, [pc, #228]	; (800b82c <xQueueGenericSend+0x1f8>)
 800b746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b74a:	601a      	str	r2, [r3, #0]
 800b74c:	f3bf 8f4f 	dsb	sy
 800b750:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800b754:	f002 f916 	bl	800d984 <vPortExitCritical>
				return pdPASS;
 800b758:	2301      	movs	r3, #1
 800b75a:	e063      	b.n	800b824 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d103      	bne.n	800b76a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800b762:	f002 f90f 	bl	800d984 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800b766:	2300      	movs	r3, #0
 800b768:	e05c      	b.n	800b824 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800b76a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d106      	bne.n	800b77e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800b770:	f107 0314 	add.w	r3, r7, #20
 800b774:	4618      	mov	r0, r3
 800b776:	f001 f82f 	bl	800c7d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800b77a:	2301      	movs	r3, #1
 800b77c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800b77e:	f002 f901 	bl	800d984 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800b782:	f000 fd7b 	bl	800c27c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800b786:	f002 f8cd 	bl	800d924 <vPortEnterCritical>
 800b78a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b78c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800b790:	b25b      	sxtb	r3, r3
 800b792:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b796:	d103      	bne.n	800b7a0 <xQueueGenericSend+0x16c>
 800b798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b79a:	2200      	movs	r2, #0
 800b79c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b7a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7a2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b7a6:	b25b      	sxtb	r3, r3
 800b7a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b7ac:	d103      	bne.n	800b7b6 <xQueueGenericSend+0x182>
 800b7ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7b0:	2200      	movs	r2, #0
 800b7b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b7b6:	f002 f8e5 	bl	800d984 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800b7ba:	1d3a      	adds	r2, r7, #4
 800b7bc:	f107 0314 	add.w	r3, r7, #20
 800b7c0:	4611      	mov	r1, r2
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f001 f81e 	bl	800c804 <xTaskCheckForTimeOut>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d124      	bne.n	800b818 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800b7ce:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b7d0:	f000 faa2 	bl	800bd18 <prvIsQueueFull>
 800b7d4:	4603      	mov	r3, r0
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d018      	beq.n	800b80c <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800b7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b7dc:	3310      	adds	r3, #16
 800b7de:	687a      	ldr	r2, [r7, #4]
 800b7e0:	4611      	mov	r1, r2
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	f000 ff1e 	bl	800c624 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800b7e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b7ea:	f000 fa2d 	bl	800bc48 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800b7ee:	f000 fd53 	bl	800c298 <xTaskResumeAll>
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	f47f af7c 	bne.w	800b6f2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800b7fa:	4b0c      	ldr	r3, [pc, #48]	; (800b82c <xQueueGenericSend+0x1f8>)
 800b7fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b800:	601a      	str	r2, [r3, #0]
 800b802:	f3bf 8f4f 	dsb	sy
 800b806:	f3bf 8f6f 	isb	sy
 800b80a:	e772      	b.n	800b6f2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800b80c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b80e:	f000 fa1b 	bl	800bc48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800b812:	f000 fd41 	bl	800c298 <xTaskResumeAll>
 800b816:	e76c      	b.n	800b6f2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800b818:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800b81a:	f000 fa15 	bl	800bc48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800b81e:	f000 fd3b 	bl	800c298 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800b822:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800b824:	4618      	mov	r0, r3
 800b826:	3738      	adds	r7, #56	; 0x38
 800b828:	46bd      	mov	sp, r7
 800b82a:	bd80      	pop	{r7, pc}
 800b82c:	e000ed04 	.word	0xe000ed04

0800b830 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800b830:	b580      	push	{r7, lr}
 800b832:	b090      	sub	sp, #64	; 0x40
 800b834:	af00      	add	r7, sp, #0
 800b836:	60f8      	str	r0, [r7, #12]
 800b838:	60b9      	str	r1, [r7, #8]
 800b83a:	607a      	str	r2, [r7, #4]
 800b83c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800b842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b844:	2b00      	cmp	r3, #0
 800b846:	d10a      	bne.n	800b85e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800b848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b84c:	f383 8811 	msr	BASEPRI, r3
 800b850:	f3bf 8f6f 	isb	sy
 800b854:	f3bf 8f4f 	dsb	sy
 800b858:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800b85a:	bf00      	nop
 800b85c:	e7fe      	b.n	800b85c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d103      	bne.n	800b86c <xQueueGenericSendFromISR+0x3c>
 800b864:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d101      	bne.n	800b870 <xQueueGenericSendFromISR+0x40>
 800b86c:	2301      	movs	r3, #1
 800b86e:	e000      	b.n	800b872 <xQueueGenericSendFromISR+0x42>
 800b870:	2300      	movs	r3, #0
 800b872:	2b00      	cmp	r3, #0
 800b874:	d10a      	bne.n	800b88c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800b876:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b87a:	f383 8811 	msr	BASEPRI, r3
 800b87e:	f3bf 8f6f 	isb	sy
 800b882:	f3bf 8f4f 	dsb	sy
 800b886:	627b      	str	r3, [r7, #36]	; 0x24
}
 800b888:	bf00      	nop
 800b88a:	e7fe      	b.n	800b88a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	2b02      	cmp	r3, #2
 800b890:	d103      	bne.n	800b89a <xQueueGenericSendFromISR+0x6a>
 800b892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b896:	2b01      	cmp	r3, #1
 800b898:	d101      	bne.n	800b89e <xQueueGenericSendFromISR+0x6e>
 800b89a:	2301      	movs	r3, #1
 800b89c:	e000      	b.n	800b8a0 <xQueueGenericSendFromISR+0x70>
 800b89e:	2300      	movs	r3, #0
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d10a      	bne.n	800b8ba <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800b8a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8a8:	f383 8811 	msr	BASEPRI, r3
 800b8ac:	f3bf 8f6f 	isb	sy
 800b8b0:	f3bf 8f4f 	dsb	sy
 800b8b4:	623b      	str	r3, [r7, #32]
}
 800b8b6:	bf00      	nop
 800b8b8:	e7fe      	b.n	800b8b8 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b8ba:	f002 f915 	bl	800dae8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b8be:	f3ef 8211 	mrs	r2, BASEPRI
 800b8c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8c6:	f383 8811 	msr	BASEPRI, r3
 800b8ca:	f3bf 8f6f 	isb	sy
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	61fa      	str	r2, [r7, #28]
 800b8d4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b8d6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b8d8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800b8da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b8de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8e2:	429a      	cmp	r2, r3
 800b8e4:	d302      	bcc.n	800b8ec <xQueueGenericSendFromISR+0xbc>
 800b8e6:	683b      	ldr	r3, [r7, #0]
 800b8e8:	2b02      	cmp	r3, #2
 800b8ea:	d12f      	bne.n	800b94c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800b8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8ee:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b8f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b8f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8fa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800b8fc:	683a      	ldr	r2, [r7, #0]
 800b8fe:	68b9      	ldr	r1, [r7, #8]
 800b900:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800b902:	f000 f911 	bl	800bb28 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800b906:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800b90a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b90e:	d112      	bne.n	800b936 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b914:	2b00      	cmp	r3, #0
 800b916:	d016      	beq.n	800b946 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b91a:	3324      	adds	r3, #36	; 0x24
 800b91c:	4618      	mov	r0, r3
 800b91e:	f000 fed1 	bl	800c6c4 <xTaskRemoveFromEventList>
 800b922:	4603      	mov	r3, r0
 800b924:	2b00      	cmp	r3, #0
 800b926:	d00e      	beq.n	800b946 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d00b      	beq.n	800b946 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	2201      	movs	r2, #1
 800b932:	601a      	str	r2, [r3, #0]
 800b934:	e007      	b.n	800b946 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b936:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800b93a:	3301      	adds	r3, #1
 800b93c:	b2db      	uxtb	r3, r3
 800b93e:	b25a      	sxtb	r2, r3
 800b940:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b942:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800b946:	2301      	movs	r3, #1
 800b948:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800b94a:	e001      	b.n	800b950 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800b94c:	2300      	movs	r3, #0
 800b94e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b950:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b952:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b954:	697b      	ldr	r3, [r7, #20]
 800b956:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800b95a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800b95c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800b95e:	4618      	mov	r0, r3
 800b960:	3740      	adds	r7, #64	; 0x40
 800b962:	46bd      	mov	sp, r7
 800b964:	bd80      	pop	{r7, pc}
	...

0800b968 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b08c      	sub	sp, #48	; 0x30
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800b974:	2300      	movs	r3, #0
 800b976:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800b97c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d10a      	bne.n	800b998 <xQueueReceive+0x30>
	__asm volatile
 800b982:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b986:	f383 8811 	msr	BASEPRI, r3
 800b98a:	f3bf 8f6f 	isb	sy
 800b98e:	f3bf 8f4f 	dsb	sy
 800b992:	623b      	str	r3, [r7, #32]
}
 800b994:	bf00      	nop
 800b996:	e7fe      	b.n	800b996 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800b998:	68bb      	ldr	r3, [r7, #8]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d103      	bne.n	800b9a6 <xQueueReceive+0x3e>
 800b99e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d101      	bne.n	800b9aa <xQueueReceive+0x42>
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	e000      	b.n	800b9ac <xQueueReceive+0x44>
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d10a      	bne.n	800b9c6 <xQueueReceive+0x5e>
	__asm volatile
 800b9b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9b4:	f383 8811 	msr	BASEPRI, r3
 800b9b8:	f3bf 8f6f 	isb	sy
 800b9bc:	f3bf 8f4f 	dsb	sy
 800b9c0:	61fb      	str	r3, [r7, #28]
}
 800b9c2:	bf00      	nop
 800b9c4:	e7fe      	b.n	800b9c4 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800b9c6:	f001 f861 	bl	800ca8c <xTaskGetSchedulerState>
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	2b00      	cmp	r3, #0
 800b9ce:	d102      	bne.n	800b9d6 <xQueueReceive+0x6e>
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d101      	bne.n	800b9da <xQueueReceive+0x72>
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	e000      	b.n	800b9dc <xQueueReceive+0x74>
 800b9da:	2300      	movs	r3, #0
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d10a      	bne.n	800b9f6 <xQueueReceive+0x8e>
	__asm volatile
 800b9e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b9e4:	f383 8811 	msr	BASEPRI, r3
 800b9e8:	f3bf 8f6f 	isb	sy
 800b9ec:	f3bf 8f4f 	dsb	sy
 800b9f0:	61bb      	str	r3, [r7, #24]
}
 800b9f2:	bf00      	nop
 800b9f4:	e7fe      	b.n	800b9f4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800b9f6:	f001 ff95 	bl	800d924 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b9fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b9fe:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800ba00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d01f      	beq.n	800ba46 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800ba06:	68b9      	ldr	r1, [r7, #8]
 800ba08:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ba0a:	f000 f8f7 	bl	800bbfc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800ba0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba10:	1e5a      	subs	r2, r3, #1
 800ba12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba14:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ba16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba18:	691b      	ldr	r3, [r3, #16]
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d00f      	beq.n	800ba3e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ba1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba20:	3310      	adds	r3, #16
 800ba22:	4618      	mov	r0, r3
 800ba24:	f000 fe4e 	bl	800c6c4 <xTaskRemoveFromEventList>
 800ba28:	4603      	mov	r3, r0
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d007      	beq.n	800ba3e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800ba2e:	4b3d      	ldr	r3, [pc, #244]	; (800bb24 <xQueueReceive+0x1bc>)
 800ba30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ba34:	601a      	str	r2, [r3, #0]
 800ba36:	f3bf 8f4f 	dsb	sy
 800ba3a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800ba3e:	f001 ffa1 	bl	800d984 <vPortExitCritical>
				return pdPASS;
 800ba42:	2301      	movs	r3, #1
 800ba44:	e069      	b.n	800bb1a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d103      	bne.n	800ba54 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ba4c:	f001 ff9a 	bl	800d984 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800ba50:	2300      	movs	r3, #0
 800ba52:	e062      	b.n	800bb1a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ba54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d106      	bne.n	800ba68 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ba5a:	f107 0310 	add.w	r3, r7, #16
 800ba5e:	4618      	mov	r0, r3
 800ba60:	f000 feba 	bl	800c7d8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ba64:	2301      	movs	r3, #1
 800ba66:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ba68:	f001 ff8c 	bl	800d984 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ba6c:	f000 fc06 	bl	800c27c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ba70:	f001 ff58 	bl	800d924 <vPortEnterCritical>
 800ba74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba76:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ba7a:	b25b      	sxtb	r3, r3
 800ba7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba80:	d103      	bne.n	800ba8a <xQueueReceive+0x122>
 800ba82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba84:	2200      	movs	r2, #0
 800ba86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ba8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba8c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ba90:	b25b      	sxtb	r3, r3
 800ba92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ba96:	d103      	bne.n	800baa0 <xQueueReceive+0x138>
 800ba98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800baa0:	f001 ff70 	bl	800d984 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800baa4:	1d3a      	adds	r2, r7, #4
 800baa6:	f107 0310 	add.w	r3, r7, #16
 800baaa:	4611      	mov	r1, r2
 800baac:	4618      	mov	r0, r3
 800baae:	f000 fea9 	bl	800c804 <xTaskCheckForTimeOut>
 800bab2:	4603      	mov	r3, r0
 800bab4:	2b00      	cmp	r3, #0
 800bab6:	d123      	bne.n	800bb00 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bab8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800baba:	f000 f917 	bl	800bcec <prvIsQueueEmpty>
 800babe:	4603      	mov	r3, r0
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d017      	beq.n	800baf4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800bac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bac6:	3324      	adds	r3, #36	; 0x24
 800bac8:	687a      	ldr	r2, [r7, #4]
 800baca:	4611      	mov	r1, r2
 800bacc:	4618      	mov	r0, r3
 800bace:	f000 fda9 	bl	800c624 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800bad2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bad4:	f000 f8b8 	bl	800bc48 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800bad8:	f000 fbde 	bl	800c298 <xTaskResumeAll>
 800badc:	4603      	mov	r3, r0
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d189      	bne.n	800b9f6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800bae2:	4b10      	ldr	r3, [pc, #64]	; (800bb24 <xQueueReceive+0x1bc>)
 800bae4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bae8:	601a      	str	r2, [r3, #0]
 800baea:	f3bf 8f4f 	dsb	sy
 800baee:	f3bf 8f6f 	isb	sy
 800baf2:	e780      	b.n	800b9f6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800baf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800baf6:	f000 f8a7 	bl	800bc48 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800bafa:	f000 fbcd 	bl	800c298 <xTaskResumeAll>
 800bafe:	e77a      	b.n	800b9f6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800bb00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb02:	f000 f8a1 	bl	800bc48 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800bb06:	f000 fbc7 	bl	800c298 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800bb0a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bb0c:	f000 f8ee 	bl	800bcec <prvIsQueueEmpty>
 800bb10:	4603      	mov	r3, r0
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	f43f af6f 	beq.w	800b9f6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800bb18:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	3730      	adds	r7, #48	; 0x30
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}
 800bb22:	bf00      	nop
 800bb24:	e000ed04 	.word	0xe000ed04

0800bb28 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b086      	sub	sp, #24
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	60f8      	str	r0, [r7, #12]
 800bb30:	60b9      	str	r1, [r7, #8]
 800bb32:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800bb34:	2300      	movs	r3, #0
 800bb36:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb3c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d10d      	bne.n	800bb62 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d14d      	bne.n	800bbea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	689b      	ldr	r3, [r3, #8]
 800bb52:	4618      	mov	r0, r3
 800bb54:	f000 ffb8 	bl	800cac8 <xTaskPriorityDisinherit>
 800bb58:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	609a      	str	r2, [r3, #8]
 800bb60:	e043      	b.n	800bbea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d119      	bne.n	800bb9c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	6858      	ldr	r0, [r3, #4]
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb70:	461a      	mov	r2, r3
 800bb72:	68b9      	ldr	r1, [r7, #8]
 800bb74:	f00d fdde 	bl	8019734 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	685a      	ldr	r2, [r3, #4]
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb80:	441a      	add	r2, r3
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bb86:	68fb      	ldr	r3, [r7, #12]
 800bb88:	685a      	ldr	r2, [r3, #4]
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	689b      	ldr	r3, [r3, #8]
 800bb8e:	429a      	cmp	r2, r3
 800bb90:	d32b      	bcc.n	800bbea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	681a      	ldr	r2, [r3, #0]
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	605a      	str	r2, [r3, #4]
 800bb9a:	e026      	b.n	800bbea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	68d8      	ldr	r0, [r3, #12]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bba4:	461a      	mov	r2, r3
 800bba6:	68b9      	ldr	r1, [r7, #8]
 800bba8:	f00d fdc4 	bl	8019734 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	68da      	ldr	r2, [r3, #12]
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbb4:	425b      	negs	r3, r3
 800bbb6:	441a      	add	r2, r3
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	68da      	ldr	r2, [r3, #12]
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d207      	bcs.n	800bbd8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	689a      	ldr	r2, [r3, #8]
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbd0:	425b      	negs	r3, r3
 800bbd2:	441a      	add	r2, r3
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	2b02      	cmp	r3, #2
 800bbdc:	d105      	bne.n	800bbea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800bbde:	693b      	ldr	r3, [r7, #16]
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	d002      	beq.n	800bbea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800bbe4:	693b      	ldr	r3, [r7, #16]
 800bbe6:	3b01      	subs	r3, #1
 800bbe8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800bbea:	693b      	ldr	r3, [r7, #16]
 800bbec:	1c5a      	adds	r2, r3, #1
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800bbf2:	697b      	ldr	r3, [r7, #20]
}
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	3718      	adds	r7, #24
 800bbf8:	46bd      	mov	sp, r7
 800bbfa:	bd80      	pop	{r7, pc}

0800bbfc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800bbfc:	b580      	push	{r7, lr}
 800bbfe:	b082      	sub	sp, #8
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d018      	beq.n	800bc40 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	68da      	ldr	r2, [r3, #12]
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc16:	441a      	add	r2, r3
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	68da      	ldr	r2, [r3, #12]
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	689b      	ldr	r3, [r3, #8]
 800bc24:	429a      	cmp	r2, r3
 800bc26:	d303      	bcc.n	800bc30 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681a      	ldr	r2, [r3, #0]
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	68d9      	ldr	r1, [r3, #12]
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc38:	461a      	mov	r2, r3
 800bc3a:	6838      	ldr	r0, [r7, #0]
 800bc3c:	f00d fd7a 	bl	8019734 <memcpy>
	}
}
 800bc40:	bf00      	nop
 800bc42:	3708      	adds	r7, #8
 800bc44:	46bd      	mov	sp, r7
 800bc46:	bd80      	pop	{r7, pc}

0800bc48 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800bc48:	b580      	push	{r7, lr}
 800bc4a:	b084      	sub	sp, #16
 800bc4c:	af00      	add	r7, sp, #0
 800bc4e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800bc50:	f001 fe68 	bl	800d924 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bc5a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bc5c:	e011      	b.n	800bc82 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d012      	beq.n	800bc8c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	3324      	adds	r3, #36	; 0x24
 800bc6a:	4618      	mov	r0, r3
 800bc6c:	f000 fd2a 	bl	800c6c4 <xTaskRemoveFromEventList>
 800bc70:	4603      	mov	r3, r0
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d001      	beq.n	800bc7a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800bc76:	f000 fe27 	bl	800c8c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800bc7a:	7bfb      	ldrb	r3, [r7, #15]
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	b2db      	uxtb	r3, r3
 800bc80:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800bc82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	dce9      	bgt.n	800bc5e <prvUnlockQueue+0x16>
 800bc8a:	e000      	b.n	800bc8e <prvUnlockQueue+0x46>
					break;
 800bc8c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	22ff      	movs	r2, #255	; 0xff
 800bc92:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800bc96:	f001 fe75 	bl	800d984 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800bc9a:	f001 fe43 	bl	800d924 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bca4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bca6:	e011      	b.n	800bccc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	691b      	ldr	r3, [r3, #16]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d012      	beq.n	800bcd6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	3310      	adds	r3, #16
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f000 fd05 	bl	800c6c4 <xTaskRemoveFromEventList>
 800bcba:	4603      	mov	r3, r0
 800bcbc:	2b00      	cmp	r3, #0
 800bcbe:	d001      	beq.n	800bcc4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800bcc0:	f000 fe02 	bl	800c8c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800bcc4:	7bbb      	ldrb	r3, [r7, #14]
 800bcc6:	3b01      	subs	r3, #1
 800bcc8:	b2db      	uxtb	r3, r3
 800bcca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800bccc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	dce9      	bgt.n	800bca8 <prvUnlockQueue+0x60>
 800bcd4:	e000      	b.n	800bcd8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800bcd6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	22ff      	movs	r2, #255	; 0xff
 800bcdc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800bce0:	f001 fe50 	bl	800d984 <vPortExitCritical>
}
 800bce4:	bf00      	nop
 800bce6:	3710      	adds	r7, #16
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}

0800bcec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b084      	sub	sp, #16
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bcf4:	f001 fe16 	bl	800d924 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d102      	bne.n	800bd06 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800bd00:	2301      	movs	r3, #1
 800bd02:	60fb      	str	r3, [r7, #12]
 800bd04:	e001      	b.n	800bd0a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800bd06:	2300      	movs	r3, #0
 800bd08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bd0a:	f001 fe3b 	bl	800d984 <vPortExitCritical>

	return xReturn;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
}
 800bd10:	4618      	mov	r0, r3
 800bd12:	3710      	adds	r7, #16
 800bd14:	46bd      	mov	sp, r7
 800bd16:	bd80      	pop	{r7, pc}

0800bd18 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800bd18:	b580      	push	{r7, lr}
 800bd1a:	b084      	sub	sp, #16
 800bd1c:	af00      	add	r7, sp, #0
 800bd1e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800bd20:	f001 fe00 	bl	800d924 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bd2c:	429a      	cmp	r2, r3
 800bd2e:	d102      	bne.n	800bd36 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800bd30:	2301      	movs	r3, #1
 800bd32:	60fb      	str	r3, [r7, #12]
 800bd34:	e001      	b.n	800bd3a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800bd36:	2300      	movs	r3, #0
 800bd38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800bd3a:	f001 fe23 	bl	800d984 <vPortExitCritical>

	return xReturn;
 800bd3e:	68fb      	ldr	r3, [r7, #12]
}
 800bd40:	4618      	mov	r0, r3
 800bd42:	3710      	adds	r7, #16
 800bd44:	46bd      	mov	sp, r7
 800bd46:	bd80      	pop	{r7, pc}

0800bd48 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800bd48:	b480      	push	{r7}
 800bd4a:	b085      	sub	sp, #20
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
 800bd50:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bd52:	2300      	movs	r3, #0
 800bd54:	60fb      	str	r3, [r7, #12]
 800bd56:	e014      	b.n	800bd82 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800bd58:	4a0f      	ldr	r2, [pc, #60]	; (800bd98 <vQueueAddToRegistry+0x50>)
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d10b      	bne.n	800bd7c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800bd64:	490c      	ldr	r1, [pc, #48]	; (800bd98 <vQueueAddToRegistry+0x50>)
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	683a      	ldr	r2, [r7, #0]
 800bd6a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800bd6e:	4a0a      	ldr	r2, [pc, #40]	; (800bd98 <vQueueAddToRegistry+0x50>)
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	00db      	lsls	r3, r3, #3
 800bd74:	4413      	add	r3, r2
 800bd76:	687a      	ldr	r2, [r7, #4]
 800bd78:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800bd7a:	e006      	b.n	800bd8a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	3301      	adds	r3, #1
 800bd80:	60fb      	str	r3, [r7, #12]
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	2b07      	cmp	r3, #7
 800bd86:	d9e7      	bls.n	800bd58 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800bd88:	bf00      	nop
 800bd8a:	bf00      	nop
 800bd8c:	3714      	adds	r7, #20
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd94:	4770      	bx	lr
 800bd96:	bf00      	nop
 800bd98:	20010e5c 	.word	0x20010e5c

0800bd9c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800bd9c:	b580      	push	{r7, lr}
 800bd9e:	b086      	sub	sp, #24
 800bda0:	af00      	add	r7, sp, #0
 800bda2:	60f8      	str	r0, [r7, #12]
 800bda4:	60b9      	str	r1, [r7, #8]
 800bda6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800bdac:	f001 fdba 	bl	800d924 <vPortEnterCritical>
 800bdb0:	697b      	ldr	r3, [r7, #20]
 800bdb2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800bdb6:	b25b      	sxtb	r3, r3
 800bdb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bdbc:	d103      	bne.n	800bdc6 <vQueueWaitForMessageRestricted+0x2a>
 800bdbe:	697b      	ldr	r3, [r7, #20]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bdc6:	697b      	ldr	r3, [r7, #20]
 800bdc8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800bdcc:	b25b      	sxtb	r3, r3
 800bdce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bdd2:	d103      	bne.n	800bddc <vQueueWaitForMessageRestricted+0x40>
 800bdd4:	697b      	ldr	r3, [r7, #20]
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bddc:	f001 fdd2 	bl	800d984 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800bde0:	697b      	ldr	r3, [r7, #20]
 800bde2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d106      	bne.n	800bdf6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800bde8:	697b      	ldr	r3, [r7, #20]
 800bdea:	3324      	adds	r3, #36	; 0x24
 800bdec:	687a      	ldr	r2, [r7, #4]
 800bdee:	68b9      	ldr	r1, [r7, #8]
 800bdf0:	4618      	mov	r0, r3
 800bdf2:	f000 fc3b 	bl	800c66c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800bdf6:	6978      	ldr	r0, [r7, #20]
 800bdf8:	f7ff ff26 	bl	800bc48 <prvUnlockQueue>
	}
 800bdfc:	bf00      	nop
 800bdfe:	3718      	adds	r7, #24
 800be00:	46bd      	mov	sp, r7
 800be02:	bd80      	pop	{r7, pc}

0800be04 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800be04:	b580      	push	{r7, lr}
 800be06:	b08e      	sub	sp, #56	; 0x38
 800be08:	af04      	add	r7, sp, #16
 800be0a:	60f8      	str	r0, [r7, #12]
 800be0c:	60b9      	str	r1, [r7, #8]
 800be0e:	607a      	str	r2, [r7, #4]
 800be10:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800be12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be14:	2b00      	cmp	r3, #0
 800be16:	d10a      	bne.n	800be2e <xTaskCreateStatic+0x2a>
	__asm volatile
 800be18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be1c:	f383 8811 	msr	BASEPRI, r3
 800be20:	f3bf 8f6f 	isb	sy
 800be24:	f3bf 8f4f 	dsb	sy
 800be28:	623b      	str	r3, [r7, #32]
}
 800be2a:	bf00      	nop
 800be2c:	e7fe      	b.n	800be2c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800be2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be30:	2b00      	cmp	r3, #0
 800be32:	d10a      	bne.n	800be4a <xTaskCreateStatic+0x46>
	__asm volatile
 800be34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be38:	f383 8811 	msr	BASEPRI, r3
 800be3c:	f3bf 8f6f 	isb	sy
 800be40:	f3bf 8f4f 	dsb	sy
 800be44:	61fb      	str	r3, [r7, #28]
}
 800be46:	bf00      	nop
 800be48:	e7fe      	b.n	800be48 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800be4a:	235c      	movs	r3, #92	; 0x5c
 800be4c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800be4e:	693b      	ldr	r3, [r7, #16]
 800be50:	2b5c      	cmp	r3, #92	; 0x5c
 800be52:	d00a      	beq.n	800be6a <xTaskCreateStatic+0x66>
	__asm volatile
 800be54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be58:	f383 8811 	msr	BASEPRI, r3
 800be5c:	f3bf 8f6f 	isb	sy
 800be60:	f3bf 8f4f 	dsb	sy
 800be64:	61bb      	str	r3, [r7, #24]
}
 800be66:	bf00      	nop
 800be68:	e7fe      	b.n	800be68 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800be6a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800be6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d01e      	beq.n	800beb0 <xTaskCreateStatic+0xac>
 800be72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be74:	2b00      	cmp	r3, #0
 800be76:	d01b      	beq.n	800beb0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800be78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800be7a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800be7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be80:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800be82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be84:	2202      	movs	r2, #2
 800be86:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800be8a:	2300      	movs	r3, #0
 800be8c:	9303      	str	r3, [sp, #12]
 800be8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be90:	9302      	str	r3, [sp, #8]
 800be92:	f107 0314 	add.w	r3, r7, #20
 800be96:	9301      	str	r3, [sp, #4]
 800be98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be9a:	9300      	str	r3, [sp, #0]
 800be9c:	683b      	ldr	r3, [r7, #0]
 800be9e:	687a      	ldr	r2, [r7, #4]
 800bea0:	68b9      	ldr	r1, [r7, #8]
 800bea2:	68f8      	ldr	r0, [r7, #12]
 800bea4:	f000 f850 	bl	800bf48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bea8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800beaa:	f000 f8dd 	bl	800c068 <prvAddNewTaskToReadyList>
 800beae:	e001      	b.n	800beb4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800beb0:	2300      	movs	r3, #0
 800beb2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800beb4:	697b      	ldr	r3, [r7, #20]
	}
 800beb6:	4618      	mov	r0, r3
 800beb8:	3728      	adds	r7, #40	; 0x28
 800beba:	46bd      	mov	sp, r7
 800bebc:	bd80      	pop	{r7, pc}

0800bebe <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800bebe:	b580      	push	{r7, lr}
 800bec0:	b08c      	sub	sp, #48	; 0x30
 800bec2:	af04      	add	r7, sp, #16
 800bec4:	60f8      	str	r0, [r7, #12]
 800bec6:	60b9      	str	r1, [r7, #8]
 800bec8:	603b      	str	r3, [r7, #0]
 800beca:	4613      	mov	r3, r2
 800becc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800bece:	88fb      	ldrh	r3, [r7, #6]
 800bed0:	009b      	lsls	r3, r3, #2
 800bed2:	4618      	mov	r0, r3
 800bed4:	f001 fe48 	bl	800db68 <pvPortMalloc>
 800bed8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800beda:	697b      	ldr	r3, [r7, #20]
 800bedc:	2b00      	cmp	r3, #0
 800bede:	d00e      	beq.n	800befe <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800bee0:	205c      	movs	r0, #92	; 0x5c
 800bee2:	f001 fe41 	bl	800db68 <pvPortMalloc>
 800bee6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800bee8:	69fb      	ldr	r3, [r7, #28]
 800beea:	2b00      	cmp	r3, #0
 800beec:	d003      	beq.n	800bef6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800beee:	69fb      	ldr	r3, [r7, #28]
 800bef0:	697a      	ldr	r2, [r7, #20]
 800bef2:	631a      	str	r2, [r3, #48]	; 0x30
 800bef4:	e005      	b.n	800bf02 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800bef6:	6978      	ldr	r0, [r7, #20]
 800bef8:	f001 ff02 	bl	800dd00 <vPortFree>
 800befc:	e001      	b.n	800bf02 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800befe:	2300      	movs	r3, #0
 800bf00:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800bf02:	69fb      	ldr	r3, [r7, #28]
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d017      	beq.n	800bf38 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800bf08:	69fb      	ldr	r3, [r7, #28]
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800bf10:	88fa      	ldrh	r2, [r7, #6]
 800bf12:	2300      	movs	r3, #0
 800bf14:	9303      	str	r3, [sp, #12]
 800bf16:	69fb      	ldr	r3, [r7, #28]
 800bf18:	9302      	str	r3, [sp, #8]
 800bf1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bf1c:	9301      	str	r3, [sp, #4]
 800bf1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf20:	9300      	str	r3, [sp, #0]
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	68b9      	ldr	r1, [r7, #8]
 800bf26:	68f8      	ldr	r0, [r7, #12]
 800bf28:	f000 f80e 	bl	800bf48 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800bf2c:	69f8      	ldr	r0, [r7, #28]
 800bf2e:	f000 f89b 	bl	800c068 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800bf32:	2301      	movs	r3, #1
 800bf34:	61bb      	str	r3, [r7, #24]
 800bf36:	e002      	b.n	800bf3e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800bf38:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bf3c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800bf3e:	69bb      	ldr	r3, [r7, #24]
	}
 800bf40:	4618      	mov	r0, r3
 800bf42:	3720      	adds	r7, #32
 800bf44:	46bd      	mov	sp, r7
 800bf46:	bd80      	pop	{r7, pc}

0800bf48 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800bf48:	b580      	push	{r7, lr}
 800bf4a:	b088      	sub	sp, #32
 800bf4c:	af00      	add	r7, sp, #0
 800bf4e:	60f8      	str	r0, [r7, #12]
 800bf50:	60b9      	str	r1, [r7, #8]
 800bf52:	607a      	str	r2, [r7, #4]
 800bf54:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800bf56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf58:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	009b      	lsls	r3, r3, #2
 800bf5e:	461a      	mov	r2, r3
 800bf60:	21a5      	movs	r1, #165	; 0xa5
 800bf62:	f00d fc0f 	bl	8019784 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800bf66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bf68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bf70:	3b01      	subs	r3, #1
 800bf72:	009b      	lsls	r3, r3, #2
 800bf74:	4413      	add	r3, r2
 800bf76:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800bf78:	69bb      	ldr	r3, [r7, #24]
 800bf7a:	f023 0307 	bic.w	r3, r3, #7
 800bf7e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800bf80:	69bb      	ldr	r3, [r7, #24]
 800bf82:	f003 0307 	and.w	r3, r3, #7
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00a      	beq.n	800bfa0 <prvInitialiseNewTask+0x58>
	__asm volatile
 800bf8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bf8e:	f383 8811 	msr	BASEPRI, r3
 800bf92:	f3bf 8f6f 	isb	sy
 800bf96:	f3bf 8f4f 	dsb	sy
 800bf9a:	617b      	str	r3, [r7, #20]
}
 800bf9c:	bf00      	nop
 800bf9e:	e7fe      	b.n	800bf9e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d01f      	beq.n	800bfe6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bfa6:	2300      	movs	r3, #0
 800bfa8:	61fb      	str	r3, [r7, #28]
 800bfaa:	e012      	b.n	800bfd2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800bfac:	68ba      	ldr	r2, [r7, #8]
 800bfae:	69fb      	ldr	r3, [r7, #28]
 800bfb0:	4413      	add	r3, r2
 800bfb2:	7819      	ldrb	r1, [r3, #0]
 800bfb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bfb6:	69fb      	ldr	r3, [r7, #28]
 800bfb8:	4413      	add	r3, r2
 800bfba:	3334      	adds	r3, #52	; 0x34
 800bfbc:	460a      	mov	r2, r1
 800bfbe:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800bfc0:	68ba      	ldr	r2, [r7, #8]
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	4413      	add	r3, r2
 800bfc6:	781b      	ldrb	r3, [r3, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d006      	beq.n	800bfda <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800bfcc:	69fb      	ldr	r3, [r7, #28]
 800bfce:	3301      	adds	r3, #1
 800bfd0:	61fb      	str	r3, [r7, #28]
 800bfd2:	69fb      	ldr	r3, [r7, #28]
 800bfd4:	2b0f      	cmp	r3, #15
 800bfd6:	d9e9      	bls.n	800bfac <prvInitialiseNewTask+0x64>
 800bfd8:	e000      	b.n	800bfdc <prvInitialiseNewTask+0x94>
			{
				break;
 800bfda:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800bfdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfde:	2200      	movs	r2, #0
 800bfe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bfe4:	e003      	b.n	800bfee <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800bfe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bfe8:	2200      	movs	r2, #0
 800bfea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800bfee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bff0:	2b37      	cmp	r3, #55	; 0x37
 800bff2:	d901      	bls.n	800bff8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800bff4:	2337      	movs	r3, #55	; 0x37
 800bff6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800bff8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bffa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bffc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800bffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c000:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800c002:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800c004:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c006:	2200      	movs	r2, #0
 800c008:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800c00a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c00c:	3304      	adds	r3, #4
 800c00e:	4618      	mov	r0, r3
 800c010:	f7ff f978 	bl	800b304 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800c014:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c016:	3318      	adds	r3, #24
 800c018:	4618      	mov	r0, r3
 800c01a:	f7ff f973 	bl	800b304 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800c01e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c020:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c022:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c024:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c026:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800c02a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c02c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800c02e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c030:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c032:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800c034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c036:	2200      	movs	r2, #0
 800c038:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800c03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c03c:	2200      	movs	r2, #0
 800c03e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800c042:	683a      	ldr	r2, [r7, #0]
 800c044:	68f9      	ldr	r1, [r7, #12]
 800c046:	69b8      	ldr	r0, [r7, #24]
 800c048:	f001 fb3c 	bl	800d6c4 <pxPortInitialiseStack>
 800c04c:	4602      	mov	r2, r0
 800c04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c050:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800c052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c054:	2b00      	cmp	r3, #0
 800c056:	d002      	beq.n	800c05e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800c058:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c05a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c05c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c05e:	bf00      	nop
 800c060:	3720      	adds	r7, #32
 800c062:	46bd      	mov	sp, r7
 800c064:	bd80      	pop	{r7, pc}
	...

0800c068 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800c068:	b580      	push	{r7, lr}
 800c06a:	b082      	sub	sp, #8
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800c070:	f001 fc58 	bl	800d924 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800c074:	4b2d      	ldr	r3, [pc, #180]	; (800c12c <prvAddNewTaskToReadyList+0xc4>)
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	3301      	adds	r3, #1
 800c07a:	4a2c      	ldr	r2, [pc, #176]	; (800c12c <prvAddNewTaskToReadyList+0xc4>)
 800c07c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800c07e:	4b2c      	ldr	r3, [pc, #176]	; (800c130 <prvAddNewTaskToReadyList+0xc8>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d109      	bne.n	800c09a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800c086:	4a2a      	ldr	r2, [pc, #168]	; (800c130 <prvAddNewTaskToReadyList+0xc8>)
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800c08c:	4b27      	ldr	r3, [pc, #156]	; (800c12c <prvAddNewTaskToReadyList+0xc4>)
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	2b01      	cmp	r3, #1
 800c092:	d110      	bne.n	800c0b6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800c094:	f000 fc3c 	bl	800c910 <prvInitialiseTaskLists>
 800c098:	e00d      	b.n	800c0b6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800c09a:	4b26      	ldr	r3, [pc, #152]	; (800c134 <prvAddNewTaskToReadyList+0xcc>)
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	d109      	bne.n	800c0b6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800c0a2:	4b23      	ldr	r3, [pc, #140]	; (800c130 <prvAddNewTaskToReadyList+0xc8>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0ac:	429a      	cmp	r2, r3
 800c0ae:	d802      	bhi.n	800c0b6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800c0b0:	4a1f      	ldr	r2, [pc, #124]	; (800c130 <prvAddNewTaskToReadyList+0xc8>)
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800c0b6:	4b20      	ldr	r3, [pc, #128]	; (800c138 <prvAddNewTaskToReadyList+0xd0>)
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	3301      	adds	r3, #1
 800c0bc:	4a1e      	ldr	r2, [pc, #120]	; (800c138 <prvAddNewTaskToReadyList+0xd0>)
 800c0be:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800c0c0:	4b1d      	ldr	r3, [pc, #116]	; (800c138 <prvAddNewTaskToReadyList+0xd0>)
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800c0c8:	687b      	ldr	r3, [r7, #4]
 800c0ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0cc:	4b1b      	ldr	r3, [pc, #108]	; (800c13c <prvAddNewTaskToReadyList+0xd4>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	429a      	cmp	r2, r3
 800c0d2:	d903      	bls.n	800c0dc <prvAddNewTaskToReadyList+0x74>
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0d8:	4a18      	ldr	r2, [pc, #96]	; (800c13c <prvAddNewTaskToReadyList+0xd4>)
 800c0da:	6013      	str	r3, [r2, #0]
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c0e0:	4613      	mov	r3, r2
 800c0e2:	009b      	lsls	r3, r3, #2
 800c0e4:	4413      	add	r3, r2
 800c0e6:	009b      	lsls	r3, r3, #2
 800c0e8:	4a15      	ldr	r2, [pc, #84]	; (800c140 <prvAddNewTaskToReadyList+0xd8>)
 800c0ea:	441a      	add	r2, r3
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	3304      	adds	r3, #4
 800c0f0:	4619      	mov	r1, r3
 800c0f2:	4610      	mov	r0, r2
 800c0f4:	f7ff f913 	bl	800b31e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800c0f8:	f001 fc44 	bl	800d984 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800c0fc:	4b0d      	ldr	r3, [pc, #52]	; (800c134 <prvAddNewTaskToReadyList+0xcc>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00e      	beq.n	800c122 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800c104:	4b0a      	ldr	r3, [pc, #40]	; (800c130 <prvAddNewTaskToReadyList+0xc8>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c10e:	429a      	cmp	r2, r3
 800c110:	d207      	bcs.n	800c122 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800c112:	4b0c      	ldr	r3, [pc, #48]	; (800c144 <prvAddNewTaskToReadyList+0xdc>)
 800c114:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c118:	601a      	str	r2, [r3, #0]
 800c11a:	f3bf 8f4f 	dsb	sy
 800c11e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c122:	bf00      	nop
 800c124:	3708      	adds	r7, #8
 800c126:	46bd      	mov	sp, r7
 800c128:	bd80      	pop	{r7, pc}
 800c12a:	bf00      	nop
 800c12c:	20008c98 	.word	0x20008c98
 800c130:	200087c4 	.word	0x200087c4
 800c134:	20008ca4 	.word	0x20008ca4
 800c138:	20008cb4 	.word	0x20008cb4
 800c13c:	20008ca0 	.word	0x20008ca0
 800c140:	200087c8 	.word	0x200087c8
 800c144:	e000ed04 	.word	0xe000ed04

0800c148 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b084      	sub	sp, #16
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800c150:	2300      	movs	r3, #0
 800c152:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2b00      	cmp	r3, #0
 800c158:	d017      	beq.n	800c18a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800c15a:	4b13      	ldr	r3, [pc, #76]	; (800c1a8 <vTaskDelay+0x60>)
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d00a      	beq.n	800c178 <vTaskDelay+0x30>
	__asm volatile
 800c162:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c166:	f383 8811 	msr	BASEPRI, r3
 800c16a:	f3bf 8f6f 	isb	sy
 800c16e:	f3bf 8f4f 	dsb	sy
 800c172:	60bb      	str	r3, [r7, #8]
}
 800c174:	bf00      	nop
 800c176:	e7fe      	b.n	800c176 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800c178:	f000 f880 	bl	800c27c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800c17c:	2100      	movs	r1, #0
 800c17e:	6878      	ldr	r0, [r7, #4]
 800c180:	f000 fefe 	bl	800cf80 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800c184:	f000 f888 	bl	800c298 <xTaskResumeAll>
 800c188:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d107      	bne.n	800c1a0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800c190:	4b06      	ldr	r3, [pc, #24]	; (800c1ac <vTaskDelay+0x64>)
 800c192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c196:	601a      	str	r2, [r3, #0]
 800c198:	f3bf 8f4f 	dsb	sy
 800c19c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800c1a0:	bf00      	nop
 800c1a2:	3710      	adds	r7, #16
 800c1a4:	46bd      	mov	sp, r7
 800c1a6:	bd80      	pop	{r7, pc}
 800c1a8:	20008cc0 	.word	0x20008cc0
 800c1ac:	e000ed04 	.word	0xe000ed04

0800c1b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b08a      	sub	sp, #40	; 0x28
 800c1b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800c1be:	463a      	mov	r2, r7
 800c1c0:	1d39      	adds	r1, r7, #4
 800c1c2:	f107 0308 	add.w	r3, r7, #8
 800c1c6:	4618      	mov	r0, r3
 800c1c8:	f7ff f848 	bl	800b25c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800c1cc:	6839      	ldr	r1, [r7, #0]
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	68ba      	ldr	r2, [r7, #8]
 800c1d2:	9202      	str	r2, [sp, #8]
 800c1d4:	9301      	str	r3, [sp, #4]
 800c1d6:	2300      	movs	r3, #0
 800c1d8:	9300      	str	r3, [sp, #0]
 800c1da:	2300      	movs	r3, #0
 800c1dc:	460a      	mov	r2, r1
 800c1de:	4921      	ldr	r1, [pc, #132]	; (800c264 <vTaskStartScheduler+0xb4>)
 800c1e0:	4821      	ldr	r0, [pc, #132]	; (800c268 <vTaskStartScheduler+0xb8>)
 800c1e2:	f7ff fe0f 	bl	800be04 <xTaskCreateStatic>
 800c1e6:	4603      	mov	r3, r0
 800c1e8:	4a20      	ldr	r2, [pc, #128]	; (800c26c <vTaskStartScheduler+0xbc>)
 800c1ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800c1ec:	4b1f      	ldr	r3, [pc, #124]	; (800c26c <vTaskStartScheduler+0xbc>)
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d002      	beq.n	800c1fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800c1f4:	2301      	movs	r3, #1
 800c1f6:	617b      	str	r3, [r7, #20]
 800c1f8:	e001      	b.n	800c1fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800c1fa:	2300      	movs	r3, #0
 800c1fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	2b01      	cmp	r3, #1
 800c202:	d102      	bne.n	800c20a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800c204:	f000 ff10 	bl	800d028 <xTimerCreateTimerTask>
 800c208:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d116      	bne.n	800c23e <vTaskStartScheduler+0x8e>
	__asm volatile
 800c210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c214:	f383 8811 	msr	BASEPRI, r3
 800c218:	f3bf 8f6f 	isb	sy
 800c21c:	f3bf 8f4f 	dsb	sy
 800c220:	613b      	str	r3, [r7, #16]
}
 800c222:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800c224:	4b12      	ldr	r3, [pc, #72]	; (800c270 <vTaskStartScheduler+0xc0>)
 800c226:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c22a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800c22c:	4b11      	ldr	r3, [pc, #68]	; (800c274 <vTaskStartScheduler+0xc4>)
 800c22e:	2201      	movs	r2, #1
 800c230:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800c232:	4b11      	ldr	r3, [pc, #68]	; (800c278 <vTaskStartScheduler+0xc8>)
 800c234:	2200      	movs	r2, #0
 800c236:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800c238:	f001 fad2 	bl	800d7e0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800c23c:	e00e      	b.n	800c25c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800c23e:	697b      	ldr	r3, [r7, #20]
 800c240:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c244:	d10a      	bne.n	800c25c <vTaskStartScheduler+0xac>
	__asm volatile
 800c246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c24a:	f383 8811 	msr	BASEPRI, r3
 800c24e:	f3bf 8f6f 	isb	sy
 800c252:	f3bf 8f4f 	dsb	sy
 800c256:	60fb      	str	r3, [r7, #12]
}
 800c258:	bf00      	nop
 800c25a:	e7fe      	b.n	800c25a <vTaskStartScheduler+0xaa>
}
 800c25c:	bf00      	nop
 800c25e:	3718      	adds	r7, #24
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}
 800c264:	0801de88 	.word	0x0801de88
 800c268:	0800c8e1 	.word	0x0800c8e1
 800c26c:	20008cbc 	.word	0x20008cbc
 800c270:	20008cb8 	.word	0x20008cb8
 800c274:	20008ca4 	.word	0x20008ca4
 800c278:	20008c9c 	.word	0x20008c9c

0800c27c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800c27c:	b480      	push	{r7}
 800c27e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800c280:	4b04      	ldr	r3, [pc, #16]	; (800c294 <vTaskSuspendAll+0x18>)
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	3301      	adds	r3, #1
 800c286:	4a03      	ldr	r2, [pc, #12]	; (800c294 <vTaskSuspendAll+0x18>)
 800c288:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800c28a:	bf00      	nop
 800c28c:	46bd      	mov	sp, r7
 800c28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c292:	4770      	bx	lr
 800c294:	20008cc0 	.word	0x20008cc0

0800c298 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b084      	sub	sp, #16
 800c29c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800c29e:	2300      	movs	r3, #0
 800c2a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800c2a2:	2300      	movs	r3, #0
 800c2a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800c2a6:	4b42      	ldr	r3, [pc, #264]	; (800c3b0 <xTaskResumeAll+0x118>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d10a      	bne.n	800c2c4 <xTaskResumeAll+0x2c>
	__asm volatile
 800c2ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2b2:	f383 8811 	msr	BASEPRI, r3
 800c2b6:	f3bf 8f6f 	isb	sy
 800c2ba:	f3bf 8f4f 	dsb	sy
 800c2be:	603b      	str	r3, [r7, #0]
}
 800c2c0:	bf00      	nop
 800c2c2:	e7fe      	b.n	800c2c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800c2c4:	f001 fb2e 	bl	800d924 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800c2c8:	4b39      	ldr	r3, [pc, #228]	; (800c3b0 <xTaskResumeAll+0x118>)
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	3b01      	subs	r3, #1
 800c2ce:	4a38      	ldr	r2, [pc, #224]	; (800c3b0 <xTaskResumeAll+0x118>)
 800c2d0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c2d2:	4b37      	ldr	r3, [pc, #220]	; (800c3b0 <xTaskResumeAll+0x118>)
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d162      	bne.n	800c3a0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800c2da:	4b36      	ldr	r3, [pc, #216]	; (800c3b4 <xTaskResumeAll+0x11c>)
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2b00      	cmp	r3, #0
 800c2e0:	d05e      	beq.n	800c3a0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c2e2:	e02f      	b.n	800c344 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c2e4:	4b34      	ldr	r3, [pc, #208]	; (800c3b8 <xTaskResumeAll+0x120>)
 800c2e6:	68db      	ldr	r3, [r3, #12]
 800c2e8:	68db      	ldr	r3, [r3, #12]
 800c2ea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	3318      	adds	r3, #24
 800c2f0:	4618      	mov	r0, r3
 800c2f2:	f7ff f871 	bl	800b3d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	3304      	adds	r3, #4
 800c2fa:	4618      	mov	r0, r3
 800c2fc:	f7ff f86c 	bl	800b3d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c304:	4b2d      	ldr	r3, [pc, #180]	; (800c3bc <xTaskResumeAll+0x124>)
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	429a      	cmp	r2, r3
 800c30a:	d903      	bls.n	800c314 <xTaskResumeAll+0x7c>
 800c30c:	68fb      	ldr	r3, [r7, #12]
 800c30e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c310:	4a2a      	ldr	r2, [pc, #168]	; (800c3bc <xTaskResumeAll+0x124>)
 800c312:	6013      	str	r3, [r2, #0]
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c318:	4613      	mov	r3, r2
 800c31a:	009b      	lsls	r3, r3, #2
 800c31c:	4413      	add	r3, r2
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	4a27      	ldr	r2, [pc, #156]	; (800c3c0 <xTaskResumeAll+0x128>)
 800c322:	441a      	add	r2, r3
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	3304      	adds	r3, #4
 800c328:	4619      	mov	r1, r3
 800c32a:	4610      	mov	r0, r2
 800c32c:	f7fe fff7 	bl	800b31e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c334:	4b23      	ldr	r3, [pc, #140]	; (800c3c4 <xTaskResumeAll+0x12c>)
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d302      	bcc.n	800c344 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800c33e:	4b22      	ldr	r3, [pc, #136]	; (800c3c8 <xTaskResumeAll+0x130>)
 800c340:	2201      	movs	r2, #1
 800c342:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800c344:	4b1c      	ldr	r3, [pc, #112]	; (800c3b8 <xTaskResumeAll+0x120>)
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d1cb      	bne.n	800c2e4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d001      	beq.n	800c356 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800c352:	f000 fb7b 	bl	800ca4c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800c356:	4b1d      	ldr	r3, [pc, #116]	; (800c3cc <xTaskResumeAll+0x134>)
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d010      	beq.n	800c384 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800c362:	f000 f847 	bl	800c3f4 <xTaskIncrementTick>
 800c366:	4603      	mov	r3, r0
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d002      	beq.n	800c372 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800c36c:	4b16      	ldr	r3, [pc, #88]	; (800c3c8 <xTaskResumeAll+0x130>)
 800c36e:	2201      	movs	r2, #1
 800c370:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800c372:	687b      	ldr	r3, [r7, #4]
 800c374:	3b01      	subs	r3, #1
 800c376:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d1f1      	bne.n	800c362 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800c37e:	4b13      	ldr	r3, [pc, #76]	; (800c3cc <xTaskResumeAll+0x134>)
 800c380:	2200      	movs	r2, #0
 800c382:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800c384:	4b10      	ldr	r3, [pc, #64]	; (800c3c8 <xTaskResumeAll+0x130>)
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d009      	beq.n	800c3a0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800c38c:	2301      	movs	r3, #1
 800c38e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800c390:	4b0f      	ldr	r3, [pc, #60]	; (800c3d0 <xTaskResumeAll+0x138>)
 800c392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c396:	601a      	str	r2, [r3, #0]
 800c398:	f3bf 8f4f 	dsb	sy
 800c39c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c3a0:	f001 faf0 	bl	800d984 <vPortExitCritical>

	return xAlreadyYielded;
 800c3a4:	68bb      	ldr	r3, [r7, #8]
}
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	3710      	adds	r7, #16
 800c3aa:	46bd      	mov	sp, r7
 800c3ac:	bd80      	pop	{r7, pc}
 800c3ae:	bf00      	nop
 800c3b0:	20008cc0 	.word	0x20008cc0
 800c3b4:	20008c98 	.word	0x20008c98
 800c3b8:	20008c58 	.word	0x20008c58
 800c3bc:	20008ca0 	.word	0x20008ca0
 800c3c0:	200087c8 	.word	0x200087c8
 800c3c4:	200087c4 	.word	0x200087c4
 800c3c8:	20008cac 	.word	0x20008cac
 800c3cc:	20008ca8 	.word	0x20008ca8
 800c3d0:	e000ed04 	.word	0xe000ed04

0800c3d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800c3d4:	b480      	push	{r7}
 800c3d6:	b083      	sub	sp, #12
 800c3d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800c3da:	4b05      	ldr	r3, [pc, #20]	; (800c3f0 <xTaskGetTickCount+0x1c>)
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800c3e0:	687b      	ldr	r3, [r7, #4]
}
 800c3e2:	4618      	mov	r0, r3
 800c3e4:	370c      	adds	r7, #12
 800c3e6:	46bd      	mov	sp, r7
 800c3e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ec:	4770      	bx	lr
 800c3ee:	bf00      	nop
 800c3f0:	20008c9c 	.word	0x20008c9c

0800c3f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b086      	sub	sp, #24
 800c3f8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c3fe:	4b4f      	ldr	r3, [pc, #316]	; (800c53c <xTaskIncrementTick+0x148>)
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	2b00      	cmp	r3, #0
 800c404:	f040 808f 	bne.w	800c526 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800c408:	4b4d      	ldr	r3, [pc, #308]	; (800c540 <xTaskIncrementTick+0x14c>)
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	3301      	adds	r3, #1
 800c40e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800c410:	4a4b      	ldr	r2, [pc, #300]	; (800c540 <xTaskIncrementTick+0x14c>)
 800c412:	693b      	ldr	r3, [r7, #16]
 800c414:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800c416:	693b      	ldr	r3, [r7, #16]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d120      	bne.n	800c45e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800c41c:	4b49      	ldr	r3, [pc, #292]	; (800c544 <xTaskIncrementTick+0x150>)
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	681b      	ldr	r3, [r3, #0]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00a      	beq.n	800c43c <xTaskIncrementTick+0x48>
	__asm volatile
 800c426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c42a:	f383 8811 	msr	BASEPRI, r3
 800c42e:	f3bf 8f6f 	isb	sy
 800c432:	f3bf 8f4f 	dsb	sy
 800c436:	603b      	str	r3, [r7, #0]
}
 800c438:	bf00      	nop
 800c43a:	e7fe      	b.n	800c43a <xTaskIncrementTick+0x46>
 800c43c:	4b41      	ldr	r3, [pc, #260]	; (800c544 <xTaskIncrementTick+0x150>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	60fb      	str	r3, [r7, #12]
 800c442:	4b41      	ldr	r3, [pc, #260]	; (800c548 <xTaskIncrementTick+0x154>)
 800c444:	681b      	ldr	r3, [r3, #0]
 800c446:	4a3f      	ldr	r2, [pc, #252]	; (800c544 <xTaskIncrementTick+0x150>)
 800c448:	6013      	str	r3, [r2, #0]
 800c44a:	4a3f      	ldr	r2, [pc, #252]	; (800c548 <xTaskIncrementTick+0x154>)
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	6013      	str	r3, [r2, #0]
 800c450:	4b3e      	ldr	r3, [pc, #248]	; (800c54c <xTaskIncrementTick+0x158>)
 800c452:	681b      	ldr	r3, [r3, #0]
 800c454:	3301      	adds	r3, #1
 800c456:	4a3d      	ldr	r2, [pc, #244]	; (800c54c <xTaskIncrementTick+0x158>)
 800c458:	6013      	str	r3, [r2, #0]
 800c45a:	f000 faf7 	bl	800ca4c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800c45e:	4b3c      	ldr	r3, [pc, #240]	; (800c550 <xTaskIncrementTick+0x15c>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	693a      	ldr	r2, [r7, #16]
 800c464:	429a      	cmp	r2, r3
 800c466:	d349      	bcc.n	800c4fc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c468:	4b36      	ldr	r3, [pc, #216]	; (800c544 <xTaskIncrementTick+0x150>)
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d104      	bne.n	800c47c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c472:	4b37      	ldr	r3, [pc, #220]	; (800c550 <xTaskIncrementTick+0x15c>)
 800c474:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c478:	601a      	str	r2, [r3, #0]
					break;
 800c47a:	e03f      	b.n	800c4fc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c47c:	4b31      	ldr	r3, [pc, #196]	; (800c544 <xTaskIncrementTick+0x150>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	68db      	ldr	r3, [r3, #12]
 800c482:	68db      	ldr	r3, [r3, #12]
 800c484:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800c486:	68bb      	ldr	r3, [r7, #8]
 800c488:	685b      	ldr	r3, [r3, #4]
 800c48a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800c48c:	693a      	ldr	r2, [r7, #16]
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	429a      	cmp	r2, r3
 800c492:	d203      	bcs.n	800c49c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800c494:	4a2e      	ldr	r2, [pc, #184]	; (800c550 <xTaskIncrementTick+0x15c>)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800c49a:	e02f      	b.n	800c4fc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	3304      	adds	r3, #4
 800c4a0:	4618      	mov	r0, r3
 800c4a2:	f7fe ff99 	bl	800b3d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d004      	beq.n	800c4b8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800c4ae:	68bb      	ldr	r3, [r7, #8]
 800c4b0:	3318      	adds	r3, #24
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	f7fe ff90 	bl	800b3d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800c4b8:	68bb      	ldr	r3, [r7, #8]
 800c4ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4bc:	4b25      	ldr	r3, [pc, #148]	; (800c554 <xTaskIncrementTick+0x160>)
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	429a      	cmp	r2, r3
 800c4c2:	d903      	bls.n	800c4cc <xTaskIncrementTick+0xd8>
 800c4c4:	68bb      	ldr	r3, [r7, #8]
 800c4c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4c8:	4a22      	ldr	r2, [pc, #136]	; (800c554 <xTaskIncrementTick+0x160>)
 800c4ca:	6013      	str	r3, [r2, #0]
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4d0:	4613      	mov	r3, r2
 800c4d2:	009b      	lsls	r3, r3, #2
 800c4d4:	4413      	add	r3, r2
 800c4d6:	009b      	lsls	r3, r3, #2
 800c4d8:	4a1f      	ldr	r2, [pc, #124]	; (800c558 <xTaskIncrementTick+0x164>)
 800c4da:	441a      	add	r2, r3
 800c4dc:	68bb      	ldr	r3, [r7, #8]
 800c4de:	3304      	adds	r3, #4
 800c4e0:	4619      	mov	r1, r3
 800c4e2:	4610      	mov	r0, r2
 800c4e4:	f7fe ff1b 	bl	800b31e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c4ec:	4b1b      	ldr	r3, [pc, #108]	; (800c55c <xTaskIncrementTick+0x168>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4f2:	429a      	cmp	r2, r3
 800c4f4:	d3b8      	bcc.n	800c468 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800c4fa:	e7b5      	b.n	800c468 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800c4fc:	4b17      	ldr	r3, [pc, #92]	; (800c55c <xTaskIncrementTick+0x168>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c502:	4915      	ldr	r1, [pc, #84]	; (800c558 <xTaskIncrementTick+0x164>)
 800c504:	4613      	mov	r3, r2
 800c506:	009b      	lsls	r3, r3, #2
 800c508:	4413      	add	r3, r2
 800c50a:	009b      	lsls	r3, r3, #2
 800c50c:	440b      	add	r3, r1
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	2b01      	cmp	r3, #1
 800c512:	d901      	bls.n	800c518 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800c514:	2301      	movs	r3, #1
 800c516:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800c518:	4b11      	ldr	r3, [pc, #68]	; (800c560 <xTaskIncrementTick+0x16c>)
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d007      	beq.n	800c530 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800c520:	2301      	movs	r3, #1
 800c522:	617b      	str	r3, [r7, #20]
 800c524:	e004      	b.n	800c530 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800c526:	4b0f      	ldr	r3, [pc, #60]	; (800c564 <xTaskIncrementTick+0x170>)
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	3301      	adds	r3, #1
 800c52c:	4a0d      	ldr	r2, [pc, #52]	; (800c564 <xTaskIncrementTick+0x170>)
 800c52e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800c530:	697b      	ldr	r3, [r7, #20]
}
 800c532:	4618      	mov	r0, r3
 800c534:	3718      	adds	r7, #24
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}
 800c53a:	bf00      	nop
 800c53c:	20008cc0 	.word	0x20008cc0
 800c540:	20008c9c 	.word	0x20008c9c
 800c544:	20008c50 	.word	0x20008c50
 800c548:	20008c54 	.word	0x20008c54
 800c54c:	20008cb0 	.word	0x20008cb0
 800c550:	20008cb8 	.word	0x20008cb8
 800c554:	20008ca0 	.word	0x20008ca0
 800c558:	200087c8 	.word	0x200087c8
 800c55c:	200087c4 	.word	0x200087c4
 800c560:	20008cac 	.word	0x20008cac
 800c564:	20008ca8 	.word	0x20008ca8

0800c568 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800c568:	b480      	push	{r7}
 800c56a:	b085      	sub	sp, #20
 800c56c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800c56e:	4b28      	ldr	r3, [pc, #160]	; (800c610 <vTaskSwitchContext+0xa8>)
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d003      	beq.n	800c57e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800c576:	4b27      	ldr	r3, [pc, #156]	; (800c614 <vTaskSwitchContext+0xac>)
 800c578:	2201      	movs	r2, #1
 800c57a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800c57c:	e041      	b.n	800c602 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800c57e:	4b25      	ldr	r3, [pc, #148]	; (800c614 <vTaskSwitchContext+0xac>)
 800c580:	2200      	movs	r2, #0
 800c582:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c584:	4b24      	ldr	r3, [pc, #144]	; (800c618 <vTaskSwitchContext+0xb0>)
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	60fb      	str	r3, [r7, #12]
 800c58a:	e010      	b.n	800c5ae <vTaskSwitchContext+0x46>
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d10a      	bne.n	800c5a8 <vTaskSwitchContext+0x40>
	__asm volatile
 800c592:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c596:	f383 8811 	msr	BASEPRI, r3
 800c59a:	f3bf 8f6f 	isb	sy
 800c59e:	f3bf 8f4f 	dsb	sy
 800c5a2:	607b      	str	r3, [r7, #4]
}
 800c5a4:	bf00      	nop
 800c5a6:	e7fe      	b.n	800c5a6 <vTaskSwitchContext+0x3e>
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	60fb      	str	r3, [r7, #12]
 800c5ae:	491b      	ldr	r1, [pc, #108]	; (800c61c <vTaskSwitchContext+0xb4>)
 800c5b0:	68fa      	ldr	r2, [r7, #12]
 800c5b2:	4613      	mov	r3, r2
 800c5b4:	009b      	lsls	r3, r3, #2
 800c5b6:	4413      	add	r3, r2
 800c5b8:	009b      	lsls	r3, r3, #2
 800c5ba:	440b      	add	r3, r1
 800c5bc:	681b      	ldr	r3, [r3, #0]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	d0e4      	beq.n	800c58c <vTaskSwitchContext+0x24>
 800c5c2:	68fa      	ldr	r2, [r7, #12]
 800c5c4:	4613      	mov	r3, r2
 800c5c6:	009b      	lsls	r3, r3, #2
 800c5c8:	4413      	add	r3, r2
 800c5ca:	009b      	lsls	r3, r3, #2
 800c5cc:	4a13      	ldr	r2, [pc, #76]	; (800c61c <vTaskSwitchContext+0xb4>)
 800c5ce:	4413      	add	r3, r2
 800c5d0:	60bb      	str	r3, [r7, #8]
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	685b      	ldr	r3, [r3, #4]
 800c5d6:	685a      	ldr	r2, [r3, #4]
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	605a      	str	r2, [r3, #4]
 800c5dc:	68bb      	ldr	r3, [r7, #8]
 800c5de:	685a      	ldr	r2, [r3, #4]
 800c5e0:	68bb      	ldr	r3, [r7, #8]
 800c5e2:	3308      	adds	r3, #8
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d104      	bne.n	800c5f2 <vTaskSwitchContext+0x8a>
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	685b      	ldr	r3, [r3, #4]
 800c5ec:	685a      	ldr	r2, [r3, #4]
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	605a      	str	r2, [r3, #4]
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	685b      	ldr	r3, [r3, #4]
 800c5f6:	68db      	ldr	r3, [r3, #12]
 800c5f8:	4a09      	ldr	r2, [pc, #36]	; (800c620 <vTaskSwitchContext+0xb8>)
 800c5fa:	6013      	str	r3, [r2, #0]
 800c5fc:	4a06      	ldr	r2, [pc, #24]	; (800c618 <vTaskSwitchContext+0xb0>)
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	6013      	str	r3, [r2, #0]
}
 800c602:	bf00      	nop
 800c604:	3714      	adds	r7, #20
 800c606:	46bd      	mov	sp, r7
 800c608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60c:	4770      	bx	lr
 800c60e:	bf00      	nop
 800c610:	20008cc0 	.word	0x20008cc0
 800c614:	20008cac 	.word	0x20008cac
 800c618:	20008ca0 	.word	0x20008ca0
 800c61c:	200087c8 	.word	0x200087c8
 800c620:	200087c4 	.word	0x200087c4

0800c624 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b084      	sub	sp, #16
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
 800c62c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800c62e:	687b      	ldr	r3, [r7, #4]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d10a      	bne.n	800c64a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800c634:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c638:	f383 8811 	msr	BASEPRI, r3
 800c63c:	f3bf 8f6f 	isb	sy
 800c640:	f3bf 8f4f 	dsb	sy
 800c644:	60fb      	str	r3, [r7, #12]
}
 800c646:	bf00      	nop
 800c648:	e7fe      	b.n	800c648 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c64a:	4b07      	ldr	r3, [pc, #28]	; (800c668 <vTaskPlaceOnEventList+0x44>)
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	3318      	adds	r3, #24
 800c650:	4619      	mov	r1, r3
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f7fe fe87 	bl	800b366 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800c658:	2101      	movs	r1, #1
 800c65a:	6838      	ldr	r0, [r7, #0]
 800c65c:	f000 fc90 	bl	800cf80 <prvAddCurrentTaskToDelayedList>
}
 800c660:	bf00      	nop
 800c662:	3710      	adds	r7, #16
 800c664:	46bd      	mov	sp, r7
 800c666:	bd80      	pop	{r7, pc}
 800c668:	200087c4 	.word	0x200087c4

0800c66c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800c66c:	b580      	push	{r7, lr}
 800c66e:	b086      	sub	sp, #24
 800c670:	af00      	add	r7, sp, #0
 800c672:	60f8      	str	r0, [r7, #12]
 800c674:	60b9      	str	r1, [r7, #8]
 800c676:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	2b00      	cmp	r3, #0
 800c67c:	d10a      	bne.n	800c694 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800c67e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c682:	f383 8811 	msr	BASEPRI, r3
 800c686:	f3bf 8f6f 	isb	sy
 800c68a:	f3bf 8f4f 	dsb	sy
 800c68e:	617b      	str	r3, [r7, #20]
}
 800c690:	bf00      	nop
 800c692:	e7fe      	b.n	800c692 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800c694:	4b0a      	ldr	r3, [pc, #40]	; (800c6c0 <vTaskPlaceOnEventListRestricted+0x54>)
 800c696:	681b      	ldr	r3, [r3, #0]
 800c698:	3318      	adds	r3, #24
 800c69a:	4619      	mov	r1, r3
 800c69c:	68f8      	ldr	r0, [r7, #12]
 800c69e:	f7fe fe3e 	bl	800b31e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d002      	beq.n	800c6ae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800c6a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c6ac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800c6ae:	6879      	ldr	r1, [r7, #4]
 800c6b0:	68b8      	ldr	r0, [r7, #8]
 800c6b2:	f000 fc65 	bl	800cf80 <prvAddCurrentTaskToDelayedList>
	}
 800c6b6:	bf00      	nop
 800c6b8:	3718      	adds	r7, #24
 800c6ba:	46bd      	mov	sp, r7
 800c6bc:	bd80      	pop	{r7, pc}
 800c6be:	bf00      	nop
 800c6c0:	200087c4 	.word	0x200087c4

0800c6c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800c6c4:	b580      	push	{r7, lr}
 800c6c6:	b086      	sub	sp, #24
 800c6c8:	af00      	add	r7, sp, #0
 800c6ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	68db      	ldr	r3, [r3, #12]
 800c6d0:	68db      	ldr	r3, [r3, #12]
 800c6d2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800c6d4:	693b      	ldr	r3, [r7, #16]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d10a      	bne.n	800c6f0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800c6da:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c6de:	f383 8811 	msr	BASEPRI, r3
 800c6e2:	f3bf 8f6f 	isb	sy
 800c6e6:	f3bf 8f4f 	dsb	sy
 800c6ea:	60fb      	str	r3, [r7, #12]
}
 800c6ec:	bf00      	nop
 800c6ee:	e7fe      	b.n	800c6ee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	3318      	adds	r3, #24
 800c6f4:	4618      	mov	r0, r3
 800c6f6:	f7fe fe6f 	bl	800b3d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800c6fa:	4b1e      	ldr	r3, [pc, #120]	; (800c774 <xTaskRemoveFromEventList+0xb0>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d11d      	bne.n	800c73e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800c702:	693b      	ldr	r3, [r7, #16]
 800c704:	3304      	adds	r3, #4
 800c706:	4618      	mov	r0, r3
 800c708:	f7fe fe66 	bl	800b3d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800c70c:	693b      	ldr	r3, [r7, #16]
 800c70e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c710:	4b19      	ldr	r3, [pc, #100]	; (800c778 <xTaskRemoveFromEventList+0xb4>)
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	429a      	cmp	r2, r3
 800c716:	d903      	bls.n	800c720 <xTaskRemoveFromEventList+0x5c>
 800c718:	693b      	ldr	r3, [r7, #16]
 800c71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c71c:	4a16      	ldr	r2, [pc, #88]	; (800c778 <xTaskRemoveFromEventList+0xb4>)
 800c71e:	6013      	str	r3, [r2, #0]
 800c720:	693b      	ldr	r3, [r7, #16]
 800c722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c724:	4613      	mov	r3, r2
 800c726:	009b      	lsls	r3, r3, #2
 800c728:	4413      	add	r3, r2
 800c72a:	009b      	lsls	r3, r3, #2
 800c72c:	4a13      	ldr	r2, [pc, #76]	; (800c77c <xTaskRemoveFromEventList+0xb8>)
 800c72e:	441a      	add	r2, r3
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	3304      	adds	r3, #4
 800c734:	4619      	mov	r1, r3
 800c736:	4610      	mov	r0, r2
 800c738:	f7fe fdf1 	bl	800b31e <vListInsertEnd>
 800c73c:	e005      	b.n	800c74a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800c73e:	693b      	ldr	r3, [r7, #16]
 800c740:	3318      	adds	r3, #24
 800c742:	4619      	mov	r1, r3
 800c744:	480e      	ldr	r0, [pc, #56]	; (800c780 <xTaskRemoveFromEventList+0xbc>)
 800c746:	f7fe fdea 	bl	800b31e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c74a:	693b      	ldr	r3, [r7, #16]
 800c74c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c74e:	4b0d      	ldr	r3, [pc, #52]	; (800c784 <xTaskRemoveFromEventList+0xc0>)
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c754:	429a      	cmp	r2, r3
 800c756:	d905      	bls.n	800c764 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800c758:	2301      	movs	r3, #1
 800c75a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800c75c:	4b0a      	ldr	r3, [pc, #40]	; (800c788 <xTaskRemoveFromEventList+0xc4>)
 800c75e:	2201      	movs	r2, #1
 800c760:	601a      	str	r2, [r3, #0]
 800c762:	e001      	b.n	800c768 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800c764:	2300      	movs	r3, #0
 800c766:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800c768:	697b      	ldr	r3, [r7, #20]
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	3718      	adds	r7, #24
 800c76e:	46bd      	mov	sp, r7
 800c770:	bd80      	pop	{r7, pc}
 800c772:	bf00      	nop
 800c774:	20008cc0 	.word	0x20008cc0
 800c778:	20008ca0 	.word	0x20008ca0
 800c77c:	200087c8 	.word	0x200087c8
 800c780:	20008c58 	.word	0x20008c58
 800c784:	200087c4 	.word	0x200087c4
 800c788:	20008cac 	.word	0x20008cac

0800c78c <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b084      	sub	sp, #16
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	2b00      	cmp	r3, #0
 800c798:	d10a      	bne.n	800c7b0 <vTaskSetTimeOutState+0x24>
	__asm volatile
 800c79a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c79e:	f383 8811 	msr	BASEPRI, r3
 800c7a2:	f3bf 8f6f 	isb	sy
 800c7a6:	f3bf 8f4f 	dsb	sy
 800c7aa:	60fb      	str	r3, [r7, #12]
}
 800c7ac:	bf00      	nop
 800c7ae:	e7fe      	b.n	800c7ae <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800c7b0:	f001 f8b8 	bl	800d924 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c7b4:	4b06      	ldr	r3, [pc, #24]	; (800c7d0 <vTaskSetTimeOutState+0x44>)
 800c7b6:	681a      	ldr	r2, [r3, #0]
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800c7bc:	4b05      	ldr	r3, [pc, #20]	; (800c7d4 <vTaskSetTimeOutState+0x48>)
 800c7be:	681a      	ldr	r2, [r3, #0]
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800c7c4:	f001 f8de 	bl	800d984 <vPortExitCritical>
}
 800c7c8:	bf00      	nop
 800c7ca:	3710      	adds	r7, #16
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	20008cb0 	.word	0x20008cb0
 800c7d4:	20008c9c 	.word	0x20008c9c

0800c7d8 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b083      	sub	sp, #12
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800c7e0:	4b06      	ldr	r3, [pc, #24]	; (800c7fc <vTaskInternalSetTimeOutState+0x24>)
 800c7e2:	681a      	ldr	r2, [r3, #0]
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800c7e8:	4b05      	ldr	r3, [pc, #20]	; (800c800 <vTaskInternalSetTimeOutState+0x28>)
 800c7ea:	681a      	ldr	r2, [r3, #0]
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	605a      	str	r2, [r3, #4]
}
 800c7f0:	bf00      	nop
 800c7f2:	370c      	adds	r7, #12
 800c7f4:	46bd      	mov	sp, r7
 800c7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fa:	4770      	bx	lr
 800c7fc:	20008cb0 	.word	0x20008cb0
 800c800:	20008c9c 	.word	0x20008c9c

0800c804 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b088      	sub	sp, #32
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
 800c80c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800c80e:	687b      	ldr	r3, [r7, #4]
 800c810:	2b00      	cmp	r3, #0
 800c812:	d10a      	bne.n	800c82a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800c814:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c818:	f383 8811 	msr	BASEPRI, r3
 800c81c:	f3bf 8f6f 	isb	sy
 800c820:	f3bf 8f4f 	dsb	sy
 800c824:	613b      	str	r3, [r7, #16]
}
 800c826:	bf00      	nop
 800c828:	e7fe      	b.n	800c828 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800c82a:	683b      	ldr	r3, [r7, #0]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d10a      	bne.n	800c846 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800c830:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c834:	f383 8811 	msr	BASEPRI, r3
 800c838:	f3bf 8f6f 	isb	sy
 800c83c:	f3bf 8f4f 	dsb	sy
 800c840:	60fb      	str	r3, [r7, #12]
}
 800c842:	bf00      	nop
 800c844:	e7fe      	b.n	800c844 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800c846:	f001 f86d 	bl	800d924 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800c84a:	4b1d      	ldr	r3, [pc, #116]	; (800c8c0 <xTaskCheckForTimeOut+0xbc>)
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	685b      	ldr	r3, [r3, #4]
 800c854:	69ba      	ldr	r2, [r7, #24]
 800c856:	1ad3      	subs	r3, r2, r3
 800c858:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c862:	d102      	bne.n	800c86a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800c864:	2300      	movs	r3, #0
 800c866:	61fb      	str	r3, [r7, #28]
 800c868:	e023      	b.n	800c8b2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681a      	ldr	r2, [r3, #0]
 800c86e:	4b15      	ldr	r3, [pc, #84]	; (800c8c4 <xTaskCheckForTimeOut+0xc0>)
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	429a      	cmp	r2, r3
 800c874:	d007      	beq.n	800c886 <xTaskCheckForTimeOut+0x82>
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	685b      	ldr	r3, [r3, #4]
 800c87a:	69ba      	ldr	r2, [r7, #24]
 800c87c:	429a      	cmp	r2, r3
 800c87e:	d302      	bcc.n	800c886 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800c880:	2301      	movs	r3, #1
 800c882:	61fb      	str	r3, [r7, #28]
 800c884:	e015      	b.n	800c8b2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800c886:	683b      	ldr	r3, [r7, #0]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	697a      	ldr	r2, [r7, #20]
 800c88c:	429a      	cmp	r2, r3
 800c88e:	d20b      	bcs.n	800c8a8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	681a      	ldr	r2, [r3, #0]
 800c894:	697b      	ldr	r3, [r7, #20]
 800c896:	1ad2      	subs	r2, r2, r3
 800c898:	683b      	ldr	r3, [r7, #0]
 800c89a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f7ff ff9b 	bl	800c7d8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800c8a2:	2300      	movs	r3, #0
 800c8a4:	61fb      	str	r3, [r7, #28]
 800c8a6:	e004      	b.n	800c8b2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	2200      	movs	r2, #0
 800c8ac:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800c8ae:	2301      	movs	r3, #1
 800c8b0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800c8b2:	f001 f867 	bl	800d984 <vPortExitCritical>

	return xReturn;
 800c8b6:	69fb      	ldr	r3, [r7, #28]
}
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	3720      	adds	r7, #32
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}
 800c8c0:	20008c9c 	.word	0x20008c9c
 800c8c4:	20008cb0 	.word	0x20008cb0

0800c8c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800c8c8:	b480      	push	{r7}
 800c8ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800c8cc:	4b03      	ldr	r3, [pc, #12]	; (800c8dc <vTaskMissedYield+0x14>)
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	601a      	str	r2, [r3, #0]
}
 800c8d2:	bf00      	nop
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8da:	4770      	bx	lr
 800c8dc:	20008cac 	.word	0x20008cac

0800c8e0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b082      	sub	sp, #8
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800c8e8:	f000 f852 	bl	800c990 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800c8ec:	4b06      	ldr	r3, [pc, #24]	; (800c908 <prvIdleTask+0x28>)
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	2b01      	cmp	r3, #1
 800c8f2:	d9f9      	bls.n	800c8e8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800c8f4:	4b05      	ldr	r3, [pc, #20]	; (800c90c <prvIdleTask+0x2c>)
 800c8f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c8fa:	601a      	str	r2, [r3, #0]
 800c8fc:	f3bf 8f4f 	dsb	sy
 800c900:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800c904:	e7f0      	b.n	800c8e8 <prvIdleTask+0x8>
 800c906:	bf00      	nop
 800c908:	200087c8 	.word	0x200087c8
 800c90c:	e000ed04 	.word	0xe000ed04

0800c910 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b082      	sub	sp, #8
 800c914:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c916:	2300      	movs	r3, #0
 800c918:	607b      	str	r3, [r7, #4]
 800c91a:	e00c      	b.n	800c936 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800c91c:	687a      	ldr	r2, [r7, #4]
 800c91e:	4613      	mov	r3, r2
 800c920:	009b      	lsls	r3, r3, #2
 800c922:	4413      	add	r3, r2
 800c924:	009b      	lsls	r3, r3, #2
 800c926:	4a12      	ldr	r2, [pc, #72]	; (800c970 <prvInitialiseTaskLists+0x60>)
 800c928:	4413      	add	r3, r2
 800c92a:	4618      	mov	r0, r3
 800c92c:	f7fe fcca 	bl	800b2c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	3301      	adds	r3, #1
 800c934:	607b      	str	r3, [r7, #4]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	2b37      	cmp	r3, #55	; 0x37
 800c93a:	d9ef      	bls.n	800c91c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800c93c:	480d      	ldr	r0, [pc, #52]	; (800c974 <prvInitialiseTaskLists+0x64>)
 800c93e:	f7fe fcc1 	bl	800b2c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800c942:	480d      	ldr	r0, [pc, #52]	; (800c978 <prvInitialiseTaskLists+0x68>)
 800c944:	f7fe fcbe 	bl	800b2c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800c948:	480c      	ldr	r0, [pc, #48]	; (800c97c <prvInitialiseTaskLists+0x6c>)
 800c94a:	f7fe fcbb 	bl	800b2c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800c94e:	480c      	ldr	r0, [pc, #48]	; (800c980 <prvInitialiseTaskLists+0x70>)
 800c950:	f7fe fcb8 	bl	800b2c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800c954:	480b      	ldr	r0, [pc, #44]	; (800c984 <prvInitialiseTaskLists+0x74>)
 800c956:	f7fe fcb5 	bl	800b2c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800c95a:	4b0b      	ldr	r3, [pc, #44]	; (800c988 <prvInitialiseTaskLists+0x78>)
 800c95c:	4a05      	ldr	r2, [pc, #20]	; (800c974 <prvInitialiseTaskLists+0x64>)
 800c95e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800c960:	4b0a      	ldr	r3, [pc, #40]	; (800c98c <prvInitialiseTaskLists+0x7c>)
 800c962:	4a05      	ldr	r2, [pc, #20]	; (800c978 <prvInitialiseTaskLists+0x68>)
 800c964:	601a      	str	r2, [r3, #0]
}
 800c966:	bf00      	nop
 800c968:	3708      	adds	r7, #8
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}
 800c96e:	bf00      	nop
 800c970:	200087c8 	.word	0x200087c8
 800c974:	20008c28 	.word	0x20008c28
 800c978:	20008c3c 	.word	0x20008c3c
 800c97c:	20008c58 	.word	0x20008c58
 800c980:	20008c6c 	.word	0x20008c6c
 800c984:	20008c84 	.word	0x20008c84
 800c988:	20008c50 	.word	0x20008c50
 800c98c:	20008c54 	.word	0x20008c54

0800c990 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b082      	sub	sp, #8
 800c994:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c996:	e019      	b.n	800c9cc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800c998:	f000 ffc4 	bl	800d924 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c99c:	4b10      	ldr	r3, [pc, #64]	; (800c9e0 <prvCheckTasksWaitingTermination+0x50>)
 800c99e:	68db      	ldr	r3, [r3, #12]
 800c9a0:	68db      	ldr	r3, [r3, #12]
 800c9a2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	3304      	adds	r3, #4
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f7fe fd15 	bl	800b3d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800c9ae:	4b0d      	ldr	r3, [pc, #52]	; (800c9e4 <prvCheckTasksWaitingTermination+0x54>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	3b01      	subs	r3, #1
 800c9b4:	4a0b      	ldr	r2, [pc, #44]	; (800c9e4 <prvCheckTasksWaitingTermination+0x54>)
 800c9b6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800c9b8:	4b0b      	ldr	r3, [pc, #44]	; (800c9e8 <prvCheckTasksWaitingTermination+0x58>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	3b01      	subs	r3, #1
 800c9be:	4a0a      	ldr	r2, [pc, #40]	; (800c9e8 <prvCheckTasksWaitingTermination+0x58>)
 800c9c0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800c9c2:	f000 ffdf 	bl	800d984 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800c9c6:	6878      	ldr	r0, [r7, #4]
 800c9c8:	f000 f810 	bl	800c9ec <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800c9cc:	4b06      	ldr	r3, [pc, #24]	; (800c9e8 <prvCheckTasksWaitingTermination+0x58>)
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	2b00      	cmp	r3, #0
 800c9d2:	d1e1      	bne.n	800c998 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800c9d4:	bf00      	nop
 800c9d6:	bf00      	nop
 800c9d8:	3708      	adds	r7, #8
 800c9da:	46bd      	mov	sp, r7
 800c9dc:	bd80      	pop	{r7, pc}
 800c9de:	bf00      	nop
 800c9e0:	20008c6c 	.word	0x20008c6c
 800c9e4:	20008c98 	.word	0x20008c98
 800c9e8:	20008c80 	.word	0x20008c80

0800c9ec <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b084      	sub	sp, #16
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	d108      	bne.n	800ca10 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ca02:	4618      	mov	r0, r3
 800ca04:	f001 f97c 	bl	800dd00 <vPortFree>
				vPortFree( pxTCB );
 800ca08:	6878      	ldr	r0, [r7, #4]
 800ca0a:	f001 f979 	bl	800dd00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ca0e:	e018      	b.n	800ca42 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ca16:	2b01      	cmp	r3, #1
 800ca18:	d103      	bne.n	800ca22 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800ca1a:	6878      	ldr	r0, [r7, #4]
 800ca1c:	f001 f970 	bl	800dd00 <vPortFree>
	}
 800ca20:	e00f      	b.n	800ca42 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800ca28:	2b02      	cmp	r3, #2
 800ca2a:	d00a      	beq.n	800ca42 <prvDeleteTCB+0x56>
	__asm volatile
 800ca2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ca30:	f383 8811 	msr	BASEPRI, r3
 800ca34:	f3bf 8f6f 	isb	sy
 800ca38:	f3bf 8f4f 	dsb	sy
 800ca3c:	60fb      	str	r3, [r7, #12]
}
 800ca3e:	bf00      	nop
 800ca40:	e7fe      	b.n	800ca40 <prvDeleteTCB+0x54>
	}
 800ca42:	bf00      	nop
 800ca44:	3710      	adds	r7, #16
 800ca46:	46bd      	mov	sp, r7
 800ca48:	bd80      	pop	{r7, pc}
	...

0800ca4c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b083      	sub	sp, #12
 800ca50:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ca52:	4b0c      	ldr	r3, [pc, #48]	; (800ca84 <prvResetNextTaskUnblockTime+0x38>)
 800ca54:	681b      	ldr	r3, [r3, #0]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	2b00      	cmp	r3, #0
 800ca5a:	d104      	bne.n	800ca66 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ca5c:	4b0a      	ldr	r3, [pc, #40]	; (800ca88 <prvResetNextTaskUnblockTime+0x3c>)
 800ca5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca62:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ca64:	e008      	b.n	800ca78 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ca66:	4b07      	ldr	r3, [pc, #28]	; (800ca84 <prvResetNextTaskUnblockTime+0x38>)
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	68db      	ldr	r3, [r3, #12]
 800ca6c:	68db      	ldr	r3, [r3, #12]
 800ca6e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	685b      	ldr	r3, [r3, #4]
 800ca74:	4a04      	ldr	r2, [pc, #16]	; (800ca88 <prvResetNextTaskUnblockTime+0x3c>)
 800ca76:	6013      	str	r3, [r2, #0]
}
 800ca78:	bf00      	nop
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr
 800ca84:	20008c50 	.word	0x20008c50
 800ca88:	20008cb8 	.word	0x20008cb8

0800ca8c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800ca8c:	b480      	push	{r7}
 800ca8e:	b083      	sub	sp, #12
 800ca90:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800ca92:	4b0b      	ldr	r3, [pc, #44]	; (800cac0 <xTaskGetSchedulerState+0x34>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	2b00      	cmp	r3, #0
 800ca98:	d102      	bne.n	800caa0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800ca9a:	2301      	movs	r3, #1
 800ca9c:	607b      	str	r3, [r7, #4]
 800ca9e:	e008      	b.n	800cab2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800caa0:	4b08      	ldr	r3, [pc, #32]	; (800cac4 <xTaskGetSchedulerState+0x38>)
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d102      	bne.n	800caae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800caa8:	2302      	movs	r3, #2
 800caaa:	607b      	str	r3, [r7, #4]
 800caac:	e001      	b.n	800cab2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800caae:	2300      	movs	r3, #0
 800cab0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800cab2:	687b      	ldr	r3, [r7, #4]
	}
 800cab4:	4618      	mov	r0, r3
 800cab6:	370c      	adds	r7, #12
 800cab8:	46bd      	mov	sp, r7
 800caba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabe:	4770      	bx	lr
 800cac0:	20008ca4 	.word	0x20008ca4
 800cac4:	20008cc0 	.word	0x20008cc0

0800cac8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800cac8:	b580      	push	{r7, lr}
 800caca:	b086      	sub	sp, #24
 800cacc:	af00      	add	r7, sp, #0
 800cace:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800cad4:	2300      	movs	r3, #0
 800cad6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d056      	beq.n	800cb8c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800cade:	4b2e      	ldr	r3, [pc, #184]	; (800cb98 <xTaskPriorityDisinherit+0xd0>)
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	693a      	ldr	r2, [r7, #16]
 800cae4:	429a      	cmp	r2, r3
 800cae6:	d00a      	beq.n	800cafe <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800cae8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800caec:	f383 8811 	msr	BASEPRI, r3
 800caf0:	f3bf 8f6f 	isb	sy
 800caf4:	f3bf 8f4f 	dsb	sy
 800caf8:	60fb      	str	r3, [r7, #12]
}
 800cafa:	bf00      	nop
 800cafc:	e7fe      	b.n	800cafc <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800cafe:	693b      	ldr	r3, [r7, #16]
 800cb00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d10a      	bne.n	800cb1c <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800cb06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cb0a:	f383 8811 	msr	BASEPRI, r3
 800cb0e:	f3bf 8f6f 	isb	sy
 800cb12:	f3bf 8f4f 	dsb	sy
 800cb16:	60bb      	str	r3, [r7, #8]
}
 800cb18:	bf00      	nop
 800cb1a:	e7fe      	b.n	800cb1a <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800cb1c:	693b      	ldr	r3, [r7, #16]
 800cb1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb20:	1e5a      	subs	r2, r3, #1
 800cb22:	693b      	ldr	r3, [r7, #16]
 800cb24:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800cb26:	693b      	ldr	r3, [r7, #16]
 800cb28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb2a:	693b      	ldr	r3, [r7, #16]
 800cb2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cb2e:	429a      	cmp	r2, r3
 800cb30:	d02c      	beq.n	800cb8c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d128      	bne.n	800cb8c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cb3a:	693b      	ldr	r3, [r7, #16]
 800cb3c:	3304      	adds	r3, #4
 800cb3e:	4618      	mov	r0, r3
 800cb40:	f7fe fc4a 	bl	800b3d8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cb4c:	693b      	ldr	r3, [r7, #16]
 800cb4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb50:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800cb54:	693b      	ldr	r3, [r7, #16]
 800cb56:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800cb58:	693b      	ldr	r3, [r7, #16]
 800cb5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb5c:	4b0f      	ldr	r3, [pc, #60]	; (800cb9c <xTaskPriorityDisinherit+0xd4>)
 800cb5e:	681b      	ldr	r3, [r3, #0]
 800cb60:	429a      	cmp	r2, r3
 800cb62:	d903      	bls.n	800cb6c <xTaskPriorityDisinherit+0xa4>
 800cb64:	693b      	ldr	r3, [r7, #16]
 800cb66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb68:	4a0c      	ldr	r2, [pc, #48]	; (800cb9c <xTaskPriorityDisinherit+0xd4>)
 800cb6a:	6013      	str	r3, [r2, #0]
 800cb6c:	693b      	ldr	r3, [r7, #16]
 800cb6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cb70:	4613      	mov	r3, r2
 800cb72:	009b      	lsls	r3, r3, #2
 800cb74:	4413      	add	r3, r2
 800cb76:	009b      	lsls	r3, r3, #2
 800cb78:	4a09      	ldr	r2, [pc, #36]	; (800cba0 <xTaskPriorityDisinherit+0xd8>)
 800cb7a:	441a      	add	r2, r3
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	3304      	adds	r3, #4
 800cb80:	4619      	mov	r1, r3
 800cb82:	4610      	mov	r0, r2
 800cb84:	f7fe fbcb 	bl	800b31e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800cb88:	2301      	movs	r3, #1
 800cb8a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800cb8c:	697b      	ldr	r3, [r7, #20]
	}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3718      	adds	r7, #24
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	200087c4 	.word	0x200087c4
 800cb9c:	20008ca0 	.word	0x20008ca0
 800cba0:	200087c8 	.word	0x200087c8

0800cba4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800cba4:	b580      	push	{r7, lr}
 800cba6:	b086      	sub	sp, #24
 800cba8:	af00      	add	r7, sp, #0
 800cbaa:	60f8      	str	r0, [r7, #12]
 800cbac:	60b9      	str	r1, [r7, #8]
 800cbae:	607a      	str	r2, [r7, #4]
 800cbb0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800cbb2:	f000 feb7 	bl	800d924 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800cbb6:	4b26      	ldr	r3, [pc, #152]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cbbe:	b2db      	uxtb	r3, r3
 800cbc0:	2b02      	cmp	r3, #2
 800cbc2:	d01a      	beq.n	800cbfa <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800cbc4:	4b22      	ldr	r3, [pc, #136]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cbca:	68fa      	ldr	r2, [r7, #12]
 800cbcc:	43d2      	mvns	r2, r2
 800cbce:	400a      	ands	r2, r1
 800cbd0:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800cbd2:	4b1f      	ldr	r3, [pc, #124]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	2201      	movs	r2, #1
 800cbd8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d00b      	beq.n	800cbfa <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800cbe2:	2101      	movs	r1, #1
 800cbe4:	6838      	ldr	r0, [r7, #0]
 800cbe6:	f000 f9cb 	bl	800cf80 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800cbea:	4b1a      	ldr	r3, [pc, #104]	; (800cc54 <xTaskNotifyWait+0xb0>)
 800cbec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cbf0:	601a      	str	r2, [r3, #0]
 800cbf2:	f3bf 8f4f 	dsb	sy
 800cbf6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800cbfa:	f000 fec3 	bl	800d984 <vPortExitCritical>

		taskENTER_CRITICAL();
 800cbfe:	f000 fe91 	bl	800d924 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d004      	beq.n	800cc12 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800cc08:	4b11      	ldr	r3, [pc, #68]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800cc12:	4b0f      	ldr	r3, [pc, #60]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cc1a:	b2db      	uxtb	r3, r3
 800cc1c:	2b02      	cmp	r3, #2
 800cc1e:	d002      	beq.n	800cc26 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800cc20:	2300      	movs	r3, #0
 800cc22:	617b      	str	r3, [r7, #20]
 800cc24:	e008      	b.n	800cc38 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800cc26:	4b0a      	ldr	r3, [pc, #40]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800cc2c:	68ba      	ldr	r2, [r7, #8]
 800cc2e:	43d2      	mvns	r2, r2
 800cc30:	400a      	ands	r2, r1
 800cc32:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
 800cc34:	2301      	movs	r3, #1
 800cc36:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800cc38:	4b05      	ldr	r3, [pc, #20]	; (800cc50 <xTaskNotifyWait+0xac>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2200      	movs	r2, #0
 800cc3e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
 800cc42:	f000 fe9f 	bl	800d984 <vPortExitCritical>

		return xReturn;
 800cc46:	697b      	ldr	r3, [r7, #20]
	}
 800cc48:	4618      	mov	r0, r3
 800cc4a:	3718      	adds	r7, #24
 800cc4c:	46bd      	mov	sp, r7
 800cc4e:	bd80      	pop	{r7, pc}
 800cc50:	200087c4 	.word	0x200087c4
 800cc54:	e000ed04 	.word	0xe000ed04

0800cc58 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800cc58:	b580      	push	{r7, lr}
 800cc5a:	b08a      	sub	sp, #40	; 0x28
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	60f8      	str	r0, [r7, #12]
 800cc60:	60b9      	str	r1, [r7, #8]
 800cc62:	603b      	str	r3, [r7, #0]
 800cc64:	4613      	mov	r3, r2
 800cc66:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800cc68:	2301      	movs	r3, #1
 800cc6a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d10a      	bne.n	800cc88 <xTaskGenericNotify+0x30>
	__asm volatile
 800cc72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cc76:	f383 8811 	msr	BASEPRI, r3
 800cc7a:	f3bf 8f6f 	isb	sy
 800cc7e:	f3bf 8f4f 	dsb	sy
 800cc82:	61bb      	str	r3, [r7, #24]
}
 800cc84:	bf00      	nop
 800cc86:	e7fe      	b.n	800cc86 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800cc8c:	f000 fe4a 	bl	800d924 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d003      	beq.n	800cc9e <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800cc96:	6a3b      	ldr	r3, [r7, #32]
 800cc98:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800cc9e:	6a3b      	ldr	r3, [r7, #32]
 800cca0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800cca4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800cca6:	6a3b      	ldr	r3, [r7, #32]
 800cca8:	2202      	movs	r2, #2
 800ccaa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800ccae:	79fb      	ldrb	r3, [r7, #7]
 800ccb0:	2b04      	cmp	r3, #4
 800ccb2:	d828      	bhi.n	800cd06 <xTaskGenericNotify+0xae>
 800ccb4:	a201      	add	r2, pc, #4	; (adr r2, 800ccbc <xTaskGenericNotify+0x64>)
 800ccb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccba:	bf00      	nop
 800ccbc:	0800cd27 	.word	0x0800cd27
 800ccc0:	0800ccd1 	.word	0x0800ccd1
 800ccc4:	0800ccdf 	.word	0x0800ccdf
 800ccc8:	0800cceb 	.word	0x0800cceb
 800cccc:	0800ccf3 	.word	0x0800ccf3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800ccd0:	6a3b      	ldr	r3, [r7, #32]
 800ccd2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ccd4:	68bb      	ldr	r3, [r7, #8]
 800ccd6:	431a      	orrs	r2, r3
 800ccd8:	6a3b      	ldr	r3, [r7, #32]
 800ccda:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800ccdc:	e026      	b.n	800cd2c <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800ccde:	6a3b      	ldr	r3, [r7, #32]
 800cce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cce2:	1c5a      	adds	r2, r3, #1
 800cce4:	6a3b      	ldr	r3, [r7, #32]
 800cce6:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800cce8:	e020      	b.n	800cd2c <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800ccea:	6a3b      	ldr	r3, [r7, #32]
 800ccec:	68ba      	ldr	r2, [r7, #8]
 800ccee:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800ccf0:	e01c      	b.n	800cd2c <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800ccf2:	7ffb      	ldrb	r3, [r7, #31]
 800ccf4:	2b02      	cmp	r3, #2
 800ccf6:	d003      	beq.n	800cd00 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800ccf8:	6a3b      	ldr	r3, [r7, #32]
 800ccfa:	68ba      	ldr	r2, [r7, #8]
 800ccfc:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800ccfe:	e015      	b.n	800cd2c <xTaskGenericNotify+0xd4>
						xReturn = pdFAIL;
 800cd00:	2300      	movs	r3, #0
 800cd02:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800cd04:	e012      	b.n	800cd2c <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800cd06:	6a3b      	ldr	r3, [r7, #32]
 800cd08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cd0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd0e:	d00c      	beq.n	800cd2a <xTaskGenericNotify+0xd2>
	__asm volatile
 800cd10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd14:	f383 8811 	msr	BASEPRI, r3
 800cd18:	f3bf 8f6f 	isb	sy
 800cd1c:	f3bf 8f4f 	dsb	sy
 800cd20:	617b      	str	r3, [r7, #20]
}
 800cd22:	bf00      	nop
 800cd24:	e7fe      	b.n	800cd24 <xTaskGenericNotify+0xcc>
					break;
 800cd26:	bf00      	nop
 800cd28:	e000      	b.n	800cd2c <xTaskGenericNotify+0xd4>

					break;
 800cd2a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800cd2c:	7ffb      	ldrb	r3, [r7, #31]
 800cd2e:	2b01      	cmp	r3, #1
 800cd30:	d13a      	bne.n	800cda8 <xTaskGenericNotify+0x150>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cd32:	6a3b      	ldr	r3, [r7, #32]
 800cd34:	3304      	adds	r3, #4
 800cd36:	4618      	mov	r0, r3
 800cd38:	f7fe fb4e 	bl	800b3d8 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800cd3c:	6a3b      	ldr	r3, [r7, #32]
 800cd3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd40:	4b1d      	ldr	r3, [pc, #116]	; (800cdb8 <xTaskGenericNotify+0x160>)
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	429a      	cmp	r2, r3
 800cd46:	d903      	bls.n	800cd50 <xTaskGenericNotify+0xf8>
 800cd48:	6a3b      	ldr	r3, [r7, #32]
 800cd4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd4c:	4a1a      	ldr	r2, [pc, #104]	; (800cdb8 <xTaskGenericNotify+0x160>)
 800cd4e:	6013      	str	r3, [r2, #0]
 800cd50:	6a3b      	ldr	r3, [r7, #32]
 800cd52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd54:	4613      	mov	r3, r2
 800cd56:	009b      	lsls	r3, r3, #2
 800cd58:	4413      	add	r3, r2
 800cd5a:	009b      	lsls	r3, r3, #2
 800cd5c:	4a17      	ldr	r2, [pc, #92]	; (800cdbc <xTaskGenericNotify+0x164>)
 800cd5e:	441a      	add	r2, r3
 800cd60:	6a3b      	ldr	r3, [r7, #32]
 800cd62:	3304      	adds	r3, #4
 800cd64:	4619      	mov	r1, r3
 800cd66:	4610      	mov	r0, r2
 800cd68:	f7fe fad9 	bl	800b31e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800cd6c:	6a3b      	ldr	r3, [r7, #32]
 800cd6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d00a      	beq.n	800cd8a <xTaskGenericNotify+0x132>
	__asm volatile
 800cd74:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd78:	f383 8811 	msr	BASEPRI, r3
 800cd7c:	f3bf 8f6f 	isb	sy
 800cd80:	f3bf 8f4f 	dsb	sy
 800cd84:	613b      	str	r3, [r7, #16]
}
 800cd86:	bf00      	nop
 800cd88:	e7fe      	b.n	800cd88 <xTaskGenericNotify+0x130>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cd8a:	6a3b      	ldr	r3, [r7, #32]
 800cd8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cd8e:	4b0c      	ldr	r3, [pc, #48]	; (800cdc0 <xTaskGenericNotify+0x168>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd94:	429a      	cmp	r2, r3
 800cd96:	d907      	bls.n	800cda8 <xTaskGenericNotify+0x150>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800cd98:	4b0a      	ldr	r3, [pc, #40]	; (800cdc4 <xTaskGenericNotify+0x16c>)
 800cd9a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800cd9e:	601a      	str	r2, [r3, #0]
 800cda0:	f3bf 8f4f 	dsb	sy
 800cda4:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800cda8:	f000 fdec 	bl	800d984 <vPortExitCritical>

		return xReturn;
 800cdac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800cdae:	4618      	mov	r0, r3
 800cdb0:	3728      	adds	r7, #40	; 0x28
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	bd80      	pop	{r7, pc}
 800cdb6:	bf00      	nop
 800cdb8:	20008ca0 	.word	0x20008ca0
 800cdbc:	200087c8 	.word	0x200087c8
 800cdc0:	200087c4 	.word	0x200087c4
 800cdc4:	e000ed04 	.word	0xe000ed04

0800cdc8 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b08e      	sub	sp, #56	; 0x38
 800cdcc:	af00      	add	r7, sp, #0
 800cdce:	60f8      	str	r0, [r7, #12]
 800cdd0:	60b9      	str	r1, [r7, #8]
 800cdd2:	603b      	str	r3, [r7, #0]
 800cdd4:	4613      	mov	r3, r2
 800cdd6:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800cdd8:	2301      	movs	r3, #1
 800cdda:	637b      	str	r3, [r7, #52]	; 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d10a      	bne.n	800cdf8 <xTaskGenericNotifyFromISR+0x30>
	__asm volatile
 800cde2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cde6:	f383 8811 	msr	BASEPRI, r3
 800cdea:	f3bf 8f6f 	isb	sy
 800cdee:	f3bf 8f4f 	dsb	sy
 800cdf2:	627b      	str	r3, [r7, #36]	; 0x24
}
 800cdf4:	bf00      	nop
 800cdf6:	e7fe      	b.n	800cdf6 <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800cdf8:	f000 fe76 	bl	800dae8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	633b      	str	r3, [r7, #48]	; 0x30
	__asm volatile
 800ce00:	f3ef 8211 	mrs	r2, BASEPRI
 800ce04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce08:	f383 8811 	msr	BASEPRI, r3
 800ce0c:	f3bf 8f6f 	isb	sy
 800ce10:	f3bf 8f4f 	dsb	sy
 800ce14:	623a      	str	r2, [r7, #32]
 800ce16:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800ce18:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800ce1a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800ce1c:	683b      	ldr	r3, [r7, #0]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d003      	beq.n	800ce2a <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800ce22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce24:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800ce2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce2c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800ce30:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800ce34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce36:	2202      	movs	r2, #2
 800ce38:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
 800ce3c:	79fb      	ldrb	r3, [r7, #7]
 800ce3e:	2b04      	cmp	r3, #4
 800ce40:	d828      	bhi.n	800ce94 <xTaskGenericNotifyFromISR+0xcc>
 800ce42:	a201      	add	r2, pc, #4	; (adr r2, 800ce48 <xTaskGenericNotifyFromISR+0x80>)
 800ce44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce48:	0800ceb5 	.word	0x0800ceb5
 800ce4c:	0800ce5d 	.word	0x0800ce5d
 800ce50:	0800ce6b 	.word	0x0800ce6b
 800ce54:	0800ce77 	.word	0x0800ce77
 800ce58:	0800ce7f 	.word	0x0800ce7f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800ce5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce5e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ce60:	68bb      	ldr	r3, [r7, #8]
 800ce62:	431a      	orrs	r2, r3
 800ce64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce66:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800ce68:	e027      	b.n	800ceba <xTaskGenericNotifyFromISR+0xf2>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800ce6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce6e:	1c5a      	adds	r2, r3, #1
 800ce70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce72:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800ce74:	e021      	b.n	800ceba <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800ce76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce78:	68ba      	ldr	r2, [r7, #8]
 800ce7a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
 800ce7c:	e01d      	b.n	800ceba <xTaskGenericNotifyFromISR+0xf2>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800ce7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800ce82:	2b02      	cmp	r3, #2
 800ce84:	d003      	beq.n	800ce8e <xTaskGenericNotifyFromISR+0xc6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800ce86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce88:	68ba      	ldr	r2, [r7, #8]
 800ce8a:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800ce8c:	e015      	b.n	800ceba <xTaskGenericNotifyFromISR+0xf2>
						xReturn = pdFAIL;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	637b      	str	r3, [r7, #52]	; 0x34
					break;
 800ce92:	e012      	b.n	800ceba <xTaskGenericNotifyFromISR+0xf2>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800ce94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ce96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ce9c:	d00c      	beq.n	800ceb8 <xTaskGenericNotifyFromISR+0xf0>
	__asm volatile
 800ce9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cea2:	f383 8811 	msr	BASEPRI, r3
 800cea6:	f3bf 8f6f 	isb	sy
 800ceaa:	f3bf 8f4f 	dsb	sy
 800ceae:	61bb      	str	r3, [r7, #24]
}
 800ceb0:	bf00      	nop
 800ceb2:	e7fe      	b.n	800ceb2 <xTaskGenericNotifyFromISR+0xea>
					break;
 800ceb4:	bf00      	nop
 800ceb6:	e000      	b.n	800ceba <xTaskGenericNotifyFromISR+0xf2>
					break;
 800ceb8:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800ceba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800cebe:	2b01      	cmp	r3, #1
 800cec0:	d146      	bne.n	800cf50 <xTaskGenericNotifyFromISR+0x188>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800cec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d00a      	beq.n	800cee0 <xTaskGenericNotifyFromISR+0x118>
	__asm volatile
 800ceca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cece:	f383 8811 	msr	BASEPRI, r3
 800ced2:	f3bf 8f6f 	isb	sy
 800ced6:	f3bf 8f4f 	dsb	sy
 800ceda:	617b      	str	r3, [r7, #20]
}
 800cedc:	bf00      	nop
 800cede:	e7fe      	b.n	800cede <xTaskGenericNotifyFromISR+0x116>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800cee0:	4b21      	ldr	r3, [pc, #132]	; (800cf68 <xTaskGenericNotifyFromISR+0x1a0>)
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d11d      	bne.n	800cf24 <xTaskGenericNotifyFromISR+0x15c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800cee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceea:	3304      	adds	r3, #4
 800ceec:	4618      	mov	r0, r3
 800ceee:	f7fe fa73 	bl	800b3d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800cef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cef4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cef6:	4b1d      	ldr	r3, [pc, #116]	; (800cf6c <xTaskGenericNotifyFromISR+0x1a4>)
 800cef8:	681b      	ldr	r3, [r3, #0]
 800cefa:	429a      	cmp	r2, r3
 800cefc:	d903      	bls.n	800cf06 <xTaskGenericNotifyFromISR+0x13e>
 800cefe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf02:	4a1a      	ldr	r2, [pc, #104]	; (800cf6c <xTaskGenericNotifyFromISR+0x1a4>)
 800cf04:	6013      	str	r3, [r2, #0]
 800cf06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf0a:	4613      	mov	r3, r2
 800cf0c:	009b      	lsls	r3, r3, #2
 800cf0e:	4413      	add	r3, r2
 800cf10:	009b      	lsls	r3, r3, #2
 800cf12:	4a17      	ldr	r2, [pc, #92]	; (800cf70 <xTaskGenericNotifyFromISR+0x1a8>)
 800cf14:	441a      	add	r2, r3
 800cf16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf18:	3304      	adds	r3, #4
 800cf1a:	4619      	mov	r1, r3
 800cf1c:	4610      	mov	r0, r2
 800cf1e:	f7fe f9fe 	bl	800b31e <vListInsertEnd>
 800cf22:	e005      	b.n	800cf30 <xTaskGenericNotifyFromISR+0x168>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800cf24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf26:	3318      	adds	r3, #24
 800cf28:	4619      	mov	r1, r3
 800cf2a:	4812      	ldr	r0, [pc, #72]	; (800cf74 <xTaskGenericNotifyFromISR+0x1ac>)
 800cf2c:	f7fe f9f7 	bl	800b31e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800cf30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf34:	4b10      	ldr	r3, [pc, #64]	; (800cf78 <xTaskGenericNotifyFromISR+0x1b0>)
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf3a:	429a      	cmp	r2, r3
 800cf3c:	d908      	bls.n	800cf50 <xTaskGenericNotifyFromISR+0x188>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800cf3e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d002      	beq.n	800cf4a <xTaskGenericNotifyFromISR+0x182>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800cf44:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cf46:	2201      	movs	r2, #1
 800cf48:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800cf4a:	4b0c      	ldr	r3, [pc, #48]	; (800cf7c <xTaskGenericNotifyFromISR+0x1b4>)
 800cf4c:	2201      	movs	r2, #1
 800cf4e:	601a      	str	r2, [r3, #0]
 800cf50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf52:	613b      	str	r3, [r7, #16]
	__asm volatile
 800cf54:	693b      	ldr	r3, [r7, #16]
 800cf56:	f383 8811 	msr	BASEPRI, r3
}
 800cf5a:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800cf5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	}
 800cf5e:	4618      	mov	r0, r3
 800cf60:	3738      	adds	r7, #56	; 0x38
 800cf62:	46bd      	mov	sp, r7
 800cf64:	bd80      	pop	{r7, pc}
 800cf66:	bf00      	nop
 800cf68:	20008cc0 	.word	0x20008cc0
 800cf6c:	20008ca0 	.word	0x20008ca0
 800cf70:	200087c8 	.word	0x200087c8
 800cf74:	20008c58 	.word	0x20008c58
 800cf78:	200087c4 	.word	0x200087c4
 800cf7c:	20008cac 	.word	0x20008cac

0800cf80 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800cf80:	b580      	push	{r7, lr}
 800cf82:	b084      	sub	sp, #16
 800cf84:	af00      	add	r7, sp, #0
 800cf86:	6078      	str	r0, [r7, #4]
 800cf88:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800cf8a:	4b21      	ldr	r3, [pc, #132]	; (800d010 <prvAddCurrentTaskToDelayedList+0x90>)
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800cf90:	4b20      	ldr	r3, [pc, #128]	; (800d014 <prvAddCurrentTaskToDelayedList+0x94>)
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	3304      	adds	r3, #4
 800cf96:	4618      	mov	r0, r3
 800cf98:	f7fe fa1e 	bl	800b3d8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cfa2:	d10a      	bne.n	800cfba <prvAddCurrentTaskToDelayedList+0x3a>
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d007      	beq.n	800cfba <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cfaa:	4b1a      	ldr	r3, [pc, #104]	; (800d014 <prvAddCurrentTaskToDelayedList+0x94>)
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	3304      	adds	r3, #4
 800cfb0:	4619      	mov	r1, r3
 800cfb2:	4819      	ldr	r0, [pc, #100]	; (800d018 <prvAddCurrentTaskToDelayedList+0x98>)
 800cfb4:	f7fe f9b3 	bl	800b31e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800cfb8:	e026      	b.n	800d008 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800cfba:	68fa      	ldr	r2, [r7, #12]
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	4413      	add	r3, r2
 800cfc0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800cfc2:	4b14      	ldr	r3, [pc, #80]	; (800d014 <prvAddCurrentTaskToDelayedList+0x94>)
 800cfc4:	681b      	ldr	r3, [r3, #0]
 800cfc6:	68ba      	ldr	r2, [r7, #8]
 800cfc8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800cfca:	68ba      	ldr	r2, [r7, #8]
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	429a      	cmp	r2, r3
 800cfd0:	d209      	bcs.n	800cfe6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cfd2:	4b12      	ldr	r3, [pc, #72]	; (800d01c <prvAddCurrentTaskToDelayedList+0x9c>)
 800cfd4:	681a      	ldr	r2, [r3, #0]
 800cfd6:	4b0f      	ldr	r3, [pc, #60]	; (800d014 <prvAddCurrentTaskToDelayedList+0x94>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	3304      	adds	r3, #4
 800cfdc:	4619      	mov	r1, r3
 800cfde:	4610      	mov	r0, r2
 800cfe0:	f7fe f9c1 	bl	800b366 <vListInsert>
}
 800cfe4:	e010      	b.n	800d008 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800cfe6:	4b0e      	ldr	r3, [pc, #56]	; (800d020 <prvAddCurrentTaskToDelayedList+0xa0>)
 800cfe8:	681a      	ldr	r2, [r3, #0]
 800cfea:	4b0a      	ldr	r3, [pc, #40]	; (800d014 <prvAddCurrentTaskToDelayedList+0x94>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	3304      	adds	r3, #4
 800cff0:	4619      	mov	r1, r3
 800cff2:	4610      	mov	r0, r2
 800cff4:	f7fe f9b7 	bl	800b366 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800cff8:	4b0a      	ldr	r3, [pc, #40]	; (800d024 <prvAddCurrentTaskToDelayedList+0xa4>)
 800cffa:	681b      	ldr	r3, [r3, #0]
 800cffc:	68ba      	ldr	r2, [r7, #8]
 800cffe:	429a      	cmp	r2, r3
 800d000:	d202      	bcs.n	800d008 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800d002:	4a08      	ldr	r2, [pc, #32]	; (800d024 <prvAddCurrentTaskToDelayedList+0xa4>)
 800d004:	68bb      	ldr	r3, [r7, #8]
 800d006:	6013      	str	r3, [r2, #0]
}
 800d008:	bf00      	nop
 800d00a:	3710      	adds	r7, #16
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}
 800d010:	20008c9c 	.word	0x20008c9c
 800d014:	200087c4 	.word	0x200087c4
 800d018:	20008c84 	.word	0x20008c84
 800d01c:	20008c54 	.word	0x20008c54
 800d020:	20008c50 	.word	0x20008c50
 800d024:	20008cb8 	.word	0x20008cb8

0800d028 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800d028:	b580      	push	{r7, lr}
 800d02a:	b08a      	sub	sp, #40	; 0x28
 800d02c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800d02e:	2300      	movs	r3, #0
 800d030:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800d032:	f000 fb07 	bl	800d644 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800d036:	4b1c      	ldr	r3, [pc, #112]	; (800d0a8 <xTimerCreateTimerTask+0x80>)
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d021      	beq.n	800d082 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800d03e:	2300      	movs	r3, #0
 800d040:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800d042:	2300      	movs	r3, #0
 800d044:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800d046:	1d3a      	adds	r2, r7, #4
 800d048:	f107 0108 	add.w	r1, r7, #8
 800d04c:	f107 030c 	add.w	r3, r7, #12
 800d050:	4618      	mov	r0, r3
 800d052:	f7fe f91d 	bl	800b290 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800d056:	6879      	ldr	r1, [r7, #4]
 800d058:	68bb      	ldr	r3, [r7, #8]
 800d05a:	68fa      	ldr	r2, [r7, #12]
 800d05c:	9202      	str	r2, [sp, #8]
 800d05e:	9301      	str	r3, [sp, #4]
 800d060:	2302      	movs	r3, #2
 800d062:	9300      	str	r3, [sp, #0]
 800d064:	2300      	movs	r3, #0
 800d066:	460a      	mov	r2, r1
 800d068:	4910      	ldr	r1, [pc, #64]	; (800d0ac <xTimerCreateTimerTask+0x84>)
 800d06a:	4811      	ldr	r0, [pc, #68]	; (800d0b0 <xTimerCreateTimerTask+0x88>)
 800d06c:	f7fe feca 	bl	800be04 <xTaskCreateStatic>
 800d070:	4603      	mov	r3, r0
 800d072:	4a10      	ldr	r2, [pc, #64]	; (800d0b4 <xTimerCreateTimerTask+0x8c>)
 800d074:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800d076:	4b0f      	ldr	r3, [pc, #60]	; (800d0b4 <xTimerCreateTimerTask+0x8c>)
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d001      	beq.n	800d082 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800d07e:	2301      	movs	r3, #1
 800d080:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800d082:	697b      	ldr	r3, [r7, #20]
 800d084:	2b00      	cmp	r3, #0
 800d086:	d10a      	bne.n	800d09e <xTimerCreateTimerTask+0x76>
	__asm volatile
 800d088:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d08c:	f383 8811 	msr	BASEPRI, r3
 800d090:	f3bf 8f6f 	isb	sy
 800d094:	f3bf 8f4f 	dsb	sy
 800d098:	613b      	str	r3, [r7, #16]
}
 800d09a:	bf00      	nop
 800d09c:	e7fe      	b.n	800d09c <xTimerCreateTimerTask+0x74>
	return xReturn;
 800d09e:	697b      	ldr	r3, [r7, #20]
}
 800d0a0:	4618      	mov	r0, r3
 800d0a2:	3718      	adds	r7, #24
 800d0a4:	46bd      	mov	sp, r7
 800d0a6:	bd80      	pop	{r7, pc}
 800d0a8:	20008cf4 	.word	0x20008cf4
 800d0ac:	0801de90 	.word	0x0801de90
 800d0b0:	0800d1ed 	.word	0x0800d1ed
 800d0b4:	20008cf8 	.word	0x20008cf8

0800d0b8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800d0b8:	b580      	push	{r7, lr}
 800d0ba:	b08a      	sub	sp, #40	; 0x28
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	60f8      	str	r0, [r7, #12]
 800d0c0:	60b9      	str	r1, [r7, #8]
 800d0c2:	607a      	str	r2, [r7, #4]
 800d0c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800d0ca:	68fb      	ldr	r3, [r7, #12]
 800d0cc:	2b00      	cmp	r3, #0
 800d0ce:	d10a      	bne.n	800d0e6 <xTimerGenericCommand+0x2e>
	__asm volatile
 800d0d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0d4:	f383 8811 	msr	BASEPRI, r3
 800d0d8:	f3bf 8f6f 	isb	sy
 800d0dc:	f3bf 8f4f 	dsb	sy
 800d0e0:	623b      	str	r3, [r7, #32]
}
 800d0e2:	bf00      	nop
 800d0e4:	e7fe      	b.n	800d0e4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800d0e6:	4b1a      	ldr	r3, [pc, #104]	; (800d150 <xTimerGenericCommand+0x98>)
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d02a      	beq.n	800d144 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800d0ee:	68bb      	ldr	r3, [r7, #8]
 800d0f0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800d0fa:	68bb      	ldr	r3, [r7, #8]
 800d0fc:	2b05      	cmp	r3, #5
 800d0fe:	dc18      	bgt.n	800d132 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800d100:	f7ff fcc4 	bl	800ca8c <xTaskGetSchedulerState>
 800d104:	4603      	mov	r3, r0
 800d106:	2b02      	cmp	r3, #2
 800d108:	d109      	bne.n	800d11e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800d10a:	4b11      	ldr	r3, [pc, #68]	; (800d150 <xTimerGenericCommand+0x98>)
 800d10c:	6818      	ldr	r0, [r3, #0]
 800d10e:	f107 0110 	add.w	r1, r7, #16
 800d112:	2300      	movs	r3, #0
 800d114:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d116:	f7fe fa8d 	bl	800b634 <xQueueGenericSend>
 800d11a:	6278      	str	r0, [r7, #36]	; 0x24
 800d11c:	e012      	b.n	800d144 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800d11e:	4b0c      	ldr	r3, [pc, #48]	; (800d150 <xTimerGenericCommand+0x98>)
 800d120:	6818      	ldr	r0, [r3, #0]
 800d122:	f107 0110 	add.w	r1, r7, #16
 800d126:	2300      	movs	r3, #0
 800d128:	2200      	movs	r2, #0
 800d12a:	f7fe fa83 	bl	800b634 <xQueueGenericSend>
 800d12e:	6278      	str	r0, [r7, #36]	; 0x24
 800d130:	e008      	b.n	800d144 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800d132:	4b07      	ldr	r3, [pc, #28]	; (800d150 <xTimerGenericCommand+0x98>)
 800d134:	6818      	ldr	r0, [r3, #0]
 800d136:	f107 0110 	add.w	r1, r7, #16
 800d13a:	2300      	movs	r3, #0
 800d13c:	683a      	ldr	r2, [r7, #0]
 800d13e:	f7fe fb77 	bl	800b830 <xQueueGenericSendFromISR>
 800d142:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800d144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d146:	4618      	mov	r0, r3
 800d148:	3728      	adds	r7, #40	; 0x28
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	20008cf4 	.word	0x20008cf4

0800d154 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800d154:	b580      	push	{r7, lr}
 800d156:	b088      	sub	sp, #32
 800d158:	af02      	add	r7, sp, #8
 800d15a:	6078      	str	r0, [r7, #4]
 800d15c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d15e:	4b22      	ldr	r3, [pc, #136]	; (800d1e8 <prvProcessExpiredTimer+0x94>)
 800d160:	681b      	ldr	r3, [r3, #0]
 800d162:	68db      	ldr	r3, [r3, #12]
 800d164:	68db      	ldr	r3, [r3, #12]
 800d166:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	3304      	adds	r3, #4
 800d16c:	4618      	mov	r0, r3
 800d16e:	f7fe f933 	bl	800b3d8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d172:	697b      	ldr	r3, [r7, #20]
 800d174:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d178:	f003 0304 	and.w	r3, r3, #4
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d022      	beq.n	800d1c6 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800d180:	697b      	ldr	r3, [r7, #20]
 800d182:	699a      	ldr	r2, [r3, #24]
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	18d1      	adds	r1, r2, r3
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	683a      	ldr	r2, [r7, #0]
 800d18c:	6978      	ldr	r0, [r7, #20]
 800d18e:	f000 f8d1 	bl	800d334 <prvInsertTimerInActiveList>
 800d192:	4603      	mov	r3, r0
 800d194:	2b00      	cmp	r3, #0
 800d196:	d01f      	beq.n	800d1d8 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d198:	2300      	movs	r3, #0
 800d19a:	9300      	str	r3, [sp, #0]
 800d19c:	2300      	movs	r3, #0
 800d19e:	687a      	ldr	r2, [r7, #4]
 800d1a0:	2100      	movs	r1, #0
 800d1a2:	6978      	ldr	r0, [r7, #20]
 800d1a4:	f7ff ff88 	bl	800d0b8 <xTimerGenericCommand>
 800d1a8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d113      	bne.n	800d1d8 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	60fb      	str	r3, [r7, #12]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d1c6:	697b      	ldr	r3, [r7, #20]
 800d1c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d1cc:	f023 0301 	bic.w	r3, r3, #1
 800d1d0:	b2da      	uxtb	r2, r3
 800d1d2:	697b      	ldr	r3, [r7, #20]
 800d1d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d1d8:	697b      	ldr	r3, [r7, #20]
 800d1da:	6a1b      	ldr	r3, [r3, #32]
 800d1dc:	6978      	ldr	r0, [r7, #20]
 800d1de:	4798      	blx	r3
}
 800d1e0:	bf00      	nop
 800d1e2:	3718      	adds	r7, #24
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}
 800d1e8:	20008cec 	.word	0x20008cec

0800d1ec <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800d1ec:	b580      	push	{r7, lr}
 800d1ee:	b084      	sub	sp, #16
 800d1f0:	af00      	add	r7, sp, #0
 800d1f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d1f4:	f107 0308 	add.w	r3, r7, #8
 800d1f8:	4618      	mov	r0, r3
 800d1fa:	f000 f857 	bl	800d2ac <prvGetNextExpireTime>
 800d1fe:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800d200:	68bb      	ldr	r3, [r7, #8]
 800d202:	4619      	mov	r1, r3
 800d204:	68f8      	ldr	r0, [r7, #12]
 800d206:	f000 f803 	bl	800d210 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800d20a:	f000 f8d5 	bl	800d3b8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800d20e:	e7f1      	b.n	800d1f4 <prvTimerTask+0x8>

0800d210 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b084      	sub	sp, #16
 800d214:	af00      	add	r7, sp, #0
 800d216:	6078      	str	r0, [r7, #4]
 800d218:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800d21a:	f7ff f82f 	bl	800c27c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d21e:	f107 0308 	add.w	r3, r7, #8
 800d222:	4618      	mov	r0, r3
 800d224:	f000 f866 	bl	800d2f4 <prvSampleTimeNow>
 800d228:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d130      	bne.n	800d292 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d10a      	bne.n	800d24c <prvProcessTimerOrBlockTask+0x3c>
 800d236:	687a      	ldr	r2, [r7, #4]
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	429a      	cmp	r2, r3
 800d23c:	d806      	bhi.n	800d24c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800d23e:	f7ff f82b 	bl	800c298 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800d242:	68f9      	ldr	r1, [r7, #12]
 800d244:	6878      	ldr	r0, [r7, #4]
 800d246:	f7ff ff85 	bl	800d154 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800d24a:	e024      	b.n	800d296 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800d24c:	683b      	ldr	r3, [r7, #0]
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d008      	beq.n	800d264 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800d252:	4b13      	ldr	r3, [pc, #76]	; (800d2a0 <prvProcessTimerOrBlockTask+0x90>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	d101      	bne.n	800d260 <prvProcessTimerOrBlockTask+0x50>
 800d25c:	2301      	movs	r3, #1
 800d25e:	e000      	b.n	800d262 <prvProcessTimerOrBlockTask+0x52>
 800d260:	2300      	movs	r3, #0
 800d262:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800d264:	4b0f      	ldr	r3, [pc, #60]	; (800d2a4 <prvProcessTimerOrBlockTask+0x94>)
 800d266:	6818      	ldr	r0, [r3, #0]
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	1ad3      	subs	r3, r2, r3
 800d26e:	683a      	ldr	r2, [r7, #0]
 800d270:	4619      	mov	r1, r3
 800d272:	f7fe fd93 	bl	800bd9c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800d276:	f7ff f80f 	bl	800c298 <xTaskResumeAll>
 800d27a:	4603      	mov	r3, r0
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d10a      	bne.n	800d296 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800d280:	4b09      	ldr	r3, [pc, #36]	; (800d2a8 <prvProcessTimerOrBlockTask+0x98>)
 800d282:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d286:	601a      	str	r2, [r3, #0]
 800d288:	f3bf 8f4f 	dsb	sy
 800d28c:	f3bf 8f6f 	isb	sy
}
 800d290:	e001      	b.n	800d296 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800d292:	f7ff f801 	bl	800c298 <xTaskResumeAll>
}
 800d296:	bf00      	nop
 800d298:	3710      	adds	r7, #16
 800d29a:	46bd      	mov	sp, r7
 800d29c:	bd80      	pop	{r7, pc}
 800d29e:	bf00      	nop
 800d2a0:	20008cf0 	.word	0x20008cf0
 800d2a4:	20008cf4 	.word	0x20008cf4
 800d2a8:	e000ed04 	.word	0xe000ed04

0800d2ac <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800d2ac:	b480      	push	{r7}
 800d2ae:	b085      	sub	sp, #20
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800d2b4:	4b0e      	ldr	r3, [pc, #56]	; (800d2f0 <prvGetNextExpireTime+0x44>)
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d101      	bne.n	800d2c2 <prvGetNextExpireTime+0x16>
 800d2be:	2201      	movs	r2, #1
 800d2c0:	e000      	b.n	800d2c4 <prvGetNextExpireTime+0x18>
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d105      	bne.n	800d2dc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d2d0:	4b07      	ldr	r3, [pc, #28]	; (800d2f0 <prvGetNextExpireTime+0x44>)
 800d2d2:	681b      	ldr	r3, [r3, #0]
 800d2d4:	68db      	ldr	r3, [r3, #12]
 800d2d6:	681b      	ldr	r3, [r3, #0]
 800d2d8:	60fb      	str	r3, [r7, #12]
 800d2da:	e001      	b.n	800d2e0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800d2dc:	2300      	movs	r3, #0
 800d2de:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800d2e0:	68fb      	ldr	r3, [r7, #12]
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3714      	adds	r7, #20
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2ec:	4770      	bx	lr
 800d2ee:	bf00      	nop
 800d2f0:	20008cec 	.word	0x20008cec

0800d2f4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800d2f4:	b580      	push	{r7, lr}
 800d2f6:	b084      	sub	sp, #16
 800d2f8:	af00      	add	r7, sp, #0
 800d2fa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800d2fc:	f7ff f86a 	bl	800c3d4 <xTaskGetTickCount>
 800d300:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800d302:	4b0b      	ldr	r3, [pc, #44]	; (800d330 <prvSampleTimeNow+0x3c>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	68fa      	ldr	r2, [r7, #12]
 800d308:	429a      	cmp	r2, r3
 800d30a:	d205      	bcs.n	800d318 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800d30c:	f000 f936 	bl	800d57c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2201      	movs	r2, #1
 800d314:	601a      	str	r2, [r3, #0]
 800d316:	e002      	b.n	800d31e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	2200      	movs	r2, #0
 800d31c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800d31e:	4a04      	ldr	r2, [pc, #16]	; (800d330 <prvSampleTimeNow+0x3c>)
 800d320:	68fb      	ldr	r3, [r7, #12]
 800d322:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800d324:	68fb      	ldr	r3, [r7, #12]
}
 800d326:	4618      	mov	r0, r3
 800d328:	3710      	adds	r7, #16
 800d32a:	46bd      	mov	sp, r7
 800d32c:	bd80      	pop	{r7, pc}
 800d32e:	bf00      	nop
 800d330:	20008cfc 	.word	0x20008cfc

0800d334 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800d334:	b580      	push	{r7, lr}
 800d336:	b086      	sub	sp, #24
 800d338:	af00      	add	r7, sp, #0
 800d33a:	60f8      	str	r0, [r7, #12]
 800d33c:	60b9      	str	r1, [r7, #8]
 800d33e:	607a      	str	r2, [r7, #4]
 800d340:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800d342:	2300      	movs	r3, #0
 800d344:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	68ba      	ldr	r2, [r7, #8]
 800d34a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	68fa      	ldr	r2, [r7, #12]
 800d350:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800d352:	68ba      	ldr	r2, [r7, #8]
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	429a      	cmp	r2, r3
 800d358:	d812      	bhi.n	800d380 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d35a:	687a      	ldr	r2, [r7, #4]
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	1ad2      	subs	r2, r2, r3
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	699b      	ldr	r3, [r3, #24]
 800d364:	429a      	cmp	r2, r3
 800d366:	d302      	bcc.n	800d36e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800d368:	2301      	movs	r3, #1
 800d36a:	617b      	str	r3, [r7, #20]
 800d36c:	e01b      	b.n	800d3a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800d36e:	4b10      	ldr	r3, [pc, #64]	; (800d3b0 <prvInsertTimerInActiveList+0x7c>)
 800d370:	681a      	ldr	r2, [r3, #0]
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	3304      	adds	r3, #4
 800d376:	4619      	mov	r1, r3
 800d378:	4610      	mov	r0, r2
 800d37a:	f7fd fff4 	bl	800b366 <vListInsert>
 800d37e:	e012      	b.n	800d3a6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800d380:	687a      	ldr	r2, [r7, #4]
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	429a      	cmp	r2, r3
 800d386:	d206      	bcs.n	800d396 <prvInsertTimerInActiveList+0x62>
 800d388:	68ba      	ldr	r2, [r7, #8]
 800d38a:	683b      	ldr	r3, [r7, #0]
 800d38c:	429a      	cmp	r2, r3
 800d38e:	d302      	bcc.n	800d396 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800d390:	2301      	movs	r3, #1
 800d392:	617b      	str	r3, [r7, #20]
 800d394:	e007      	b.n	800d3a6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d396:	4b07      	ldr	r3, [pc, #28]	; (800d3b4 <prvInsertTimerInActiveList+0x80>)
 800d398:	681a      	ldr	r2, [r3, #0]
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	3304      	adds	r3, #4
 800d39e:	4619      	mov	r1, r3
 800d3a0:	4610      	mov	r0, r2
 800d3a2:	f7fd ffe0 	bl	800b366 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800d3a6:	697b      	ldr	r3, [r7, #20]
}
 800d3a8:	4618      	mov	r0, r3
 800d3aa:	3718      	adds	r7, #24
 800d3ac:	46bd      	mov	sp, r7
 800d3ae:	bd80      	pop	{r7, pc}
 800d3b0:	20008cf0 	.word	0x20008cf0
 800d3b4:	20008cec 	.word	0x20008cec

0800d3b8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b08e      	sub	sp, #56	; 0x38
 800d3bc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d3be:	e0ca      	b.n	800d556 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	da18      	bge.n	800d3f8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800d3c6:	1d3b      	adds	r3, r7, #4
 800d3c8:	3304      	adds	r3, #4
 800d3ca:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800d3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d10a      	bne.n	800d3e8 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800d3d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d6:	f383 8811 	msr	BASEPRI, r3
 800d3da:	f3bf 8f6f 	isb	sy
 800d3de:	f3bf 8f4f 	dsb	sy
 800d3e2:	61fb      	str	r3, [r7, #28]
}
 800d3e4:	bf00      	nop
 800d3e6:	e7fe      	b.n	800d3e6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800d3e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3ea:	681b      	ldr	r3, [r3, #0]
 800d3ec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d3ee:	6850      	ldr	r0, [r2, #4]
 800d3f0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d3f2:	6892      	ldr	r2, [r2, #8]
 800d3f4:	4611      	mov	r1, r2
 800d3f6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	f2c0 80aa 	blt.w	800d554 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800d404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d406:	695b      	ldr	r3, [r3, #20]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d004      	beq.n	800d416 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d40c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d40e:	3304      	adds	r3, #4
 800d410:	4618      	mov	r0, r3
 800d412:	f7fd ffe1 	bl	800b3d8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800d416:	463b      	mov	r3, r7
 800d418:	4618      	mov	r0, r3
 800d41a:	f7ff ff6b 	bl	800d2f4 <prvSampleTimeNow>
 800d41e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	2b09      	cmp	r3, #9
 800d424:	f200 8097 	bhi.w	800d556 <prvProcessReceivedCommands+0x19e>
 800d428:	a201      	add	r2, pc, #4	; (adr r2, 800d430 <prvProcessReceivedCommands+0x78>)
 800d42a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d42e:	bf00      	nop
 800d430:	0800d459 	.word	0x0800d459
 800d434:	0800d459 	.word	0x0800d459
 800d438:	0800d459 	.word	0x0800d459
 800d43c:	0800d4cd 	.word	0x0800d4cd
 800d440:	0800d4e1 	.word	0x0800d4e1
 800d444:	0800d52b 	.word	0x0800d52b
 800d448:	0800d459 	.word	0x0800d459
 800d44c:	0800d459 	.word	0x0800d459
 800d450:	0800d4cd 	.word	0x0800d4cd
 800d454:	0800d4e1 	.word	0x0800d4e1
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d45a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d45e:	f043 0301 	orr.w	r3, r3, #1
 800d462:	b2da      	uxtb	r2, r3
 800d464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d466:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800d46a:	68ba      	ldr	r2, [r7, #8]
 800d46c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d46e:	699b      	ldr	r3, [r3, #24]
 800d470:	18d1      	adds	r1, r2, r3
 800d472:	68bb      	ldr	r3, [r7, #8]
 800d474:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d476:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d478:	f7ff ff5c 	bl	800d334 <prvInsertTimerInActiveList>
 800d47c:	4603      	mov	r3, r0
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d069      	beq.n	800d556 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d482:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d484:	6a1b      	ldr	r3, [r3, #32]
 800d486:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d488:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d48a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d48c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d490:	f003 0304 	and.w	r3, r3, #4
 800d494:	2b00      	cmp	r3, #0
 800d496:	d05e      	beq.n	800d556 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800d498:	68ba      	ldr	r2, [r7, #8]
 800d49a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d49c:	699b      	ldr	r3, [r3, #24]
 800d49e:	441a      	add	r2, r3
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	9300      	str	r3, [sp, #0]
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	2100      	movs	r1, #0
 800d4a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d4aa:	f7ff fe05 	bl	800d0b8 <xTimerGenericCommand>
 800d4ae:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800d4b0:	6a3b      	ldr	r3, [r7, #32]
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d14f      	bne.n	800d556 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800d4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4ba:	f383 8811 	msr	BASEPRI, r3
 800d4be:	f3bf 8f6f 	isb	sy
 800d4c2:	f3bf 8f4f 	dsb	sy
 800d4c6:	61bb      	str	r3, [r7, #24]
}
 800d4c8:	bf00      	nop
 800d4ca:	e7fe      	b.n	800d4ca <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4d2:	f023 0301 	bic.w	r3, r3, #1
 800d4d6:	b2da      	uxtb	r2, r3
 800d4d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4da:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800d4de:	e03a      	b.n	800d556 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800d4e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d4e6:	f043 0301 	orr.w	r3, r3, #1
 800d4ea:	b2da      	uxtb	r2, r3
 800d4ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4ee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800d4f2:	68ba      	ldr	r2, [r7, #8]
 800d4f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4f6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800d4f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d4fa:	699b      	ldr	r3, [r3, #24]
 800d4fc:	2b00      	cmp	r3, #0
 800d4fe:	d10a      	bne.n	800d516 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800d500:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d504:	f383 8811 	msr	BASEPRI, r3
 800d508:	f3bf 8f6f 	isb	sy
 800d50c:	f3bf 8f4f 	dsb	sy
 800d510:	617b      	str	r3, [r7, #20]
}
 800d512:	bf00      	nop
 800d514:	e7fe      	b.n	800d514 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800d516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d518:	699a      	ldr	r2, [r3, #24]
 800d51a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d51c:	18d1      	adds	r1, r2, r3
 800d51e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d520:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d522:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d524:	f7ff ff06 	bl	800d334 <prvInsertTimerInActiveList>
					break;
 800d528:	e015      	b.n	800d556 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800d52a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d52c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d530:	f003 0302 	and.w	r3, r3, #2
 800d534:	2b00      	cmp	r3, #0
 800d536:	d103      	bne.n	800d540 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800d538:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d53a:	f000 fbe1 	bl	800dd00 <vPortFree>
 800d53e:	e00a      	b.n	800d556 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800d540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d542:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d546:	f023 0301 	bic.w	r3, r3, #1
 800d54a:	b2da      	uxtb	r2, r3
 800d54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d54e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800d552:	e000      	b.n	800d556 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800d554:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800d556:	4b08      	ldr	r3, [pc, #32]	; (800d578 <prvProcessReceivedCommands+0x1c0>)
 800d558:	681b      	ldr	r3, [r3, #0]
 800d55a:	1d39      	adds	r1, r7, #4
 800d55c:	2200      	movs	r2, #0
 800d55e:	4618      	mov	r0, r3
 800d560:	f7fe fa02 	bl	800b968 <xQueueReceive>
 800d564:	4603      	mov	r3, r0
 800d566:	2b00      	cmp	r3, #0
 800d568:	f47f af2a 	bne.w	800d3c0 <prvProcessReceivedCommands+0x8>
	}
}
 800d56c:	bf00      	nop
 800d56e:	bf00      	nop
 800d570:	3730      	adds	r7, #48	; 0x30
 800d572:	46bd      	mov	sp, r7
 800d574:	bd80      	pop	{r7, pc}
 800d576:	bf00      	nop
 800d578:	20008cf4 	.word	0x20008cf4

0800d57c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b088      	sub	sp, #32
 800d580:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d582:	e048      	b.n	800d616 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800d584:	4b2d      	ldr	r3, [pc, #180]	; (800d63c <prvSwitchTimerLists+0xc0>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	68db      	ldr	r3, [r3, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800d58e:	4b2b      	ldr	r3, [pc, #172]	; (800d63c <prvSwitchTimerLists+0xc0>)
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	68db      	ldr	r3, [r3, #12]
 800d594:	68db      	ldr	r3, [r3, #12]
 800d596:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	3304      	adds	r3, #4
 800d59c:	4618      	mov	r0, r3
 800d59e:	f7fd ff1b 	bl	800b3d8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	6a1b      	ldr	r3, [r3, #32]
 800d5a6:	68f8      	ldr	r0, [r7, #12]
 800d5a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800d5b0:	f003 0304 	and.w	r3, r3, #4
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d02e      	beq.n	800d616 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	699b      	ldr	r3, [r3, #24]
 800d5bc:	693a      	ldr	r2, [r7, #16]
 800d5be:	4413      	add	r3, r2
 800d5c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800d5c2:	68ba      	ldr	r2, [r7, #8]
 800d5c4:	693b      	ldr	r3, [r7, #16]
 800d5c6:	429a      	cmp	r2, r3
 800d5c8:	d90e      	bls.n	800d5e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	68ba      	ldr	r2, [r7, #8]
 800d5ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	68fa      	ldr	r2, [r7, #12]
 800d5d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800d5d6:	4b19      	ldr	r3, [pc, #100]	; (800d63c <prvSwitchTimerLists+0xc0>)
 800d5d8:	681a      	ldr	r2, [r3, #0]
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	3304      	adds	r3, #4
 800d5de:	4619      	mov	r1, r3
 800d5e0:	4610      	mov	r0, r2
 800d5e2:	f7fd fec0 	bl	800b366 <vListInsert>
 800d5e6:	e016      	b.n	800d616 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	9300      	str	r3, [sp, #0]
 800d5ec:	2300      	movs	r3, #0
 800d5ee:	693a      	ldr	r2, [r7, #16]
 800d5f0:	2100      	movs	r1, #0
 800d5f2:	68f8      	ldr	r0, [r7, #12]
 800d5f4:	f7ff fd60 	bl	800d0b8 <xTimerGenericCommand>
 800d5f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d10a      	bne.n	800d616 <prvSwitchTimerLists+0x9a>
	__asm volatile
 800d600:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d604:	f383 8811 	msr	BASEPRI, r3
 800d608:	f3bf 8f6f 	isb	sy
 800d60c:	f3bf 8f4f 	dsb	sy
 800d610:	603b      	str	r3, [r7, #0]
}
 800d612:	bf00      	nop
 800d614:	e7fe      	b.n	800d614 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800d616:	4b09      	ldr	r3, [pc, #36]	; (800d63c <prvSwitchTimerLists+0xc0>)
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d1b1      	bne.n	800d584 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800d620:	4b06      	ldr	r3, [pc, #24]	; (800d63c <prvSwitchTimerLists+0xc0>)
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800d626:	4b06      	ldr	r3, [pc, #24]	; (800d640 <prvSwitchTimerLists+0xc4>)
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	4a04      	ldr	r2, [pc, #16]	; (800d63c <prvSwitchTimerLists+0xc0>)
 800d62c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800d62e:	4a04      	ldr	r2, [pc, #16]	; (800d640 <prvSwitchTimerLists+0xc4>)
 800d630:	697b      	ldr	r3, [r7, #20]
 800d632:	6013      	str	r3, [r2, #0]
}
 800d634:	bf00      	nop
 800d636:	3718      	adds	r7, #24
 800d638:	46bd      	mov	sp, r7
 800d63a:	bd80      	pop	{r7, pc}
 800d63c:	20008cec 	.word	0x20008cec
 800d640:	20008cf0 	.word	0x20008cf0

0800d644 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b082      	sub	sp, #8
 800d648:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800d64a:	f000 f96b 	bl	800d924 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800d64e:	4b15      	ldr	r3, [pc, #84]	; (800d6a4 <prvCheckForValidListAndQueue+0x60>)
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d120      	bne.n	800d698 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800d656:	4814      	ldr	r0, [pc, #80]	; (800d6a8 <prvCheckForValidListAndQueue+0x64>)
 800d658:	f7fd fe34 	bl	800b2c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800d65c:	4813      	ldr	r0, [pc, #76]	; (800d6ac <prvCheckForValidListAndQueue+0x68>)
 800d65e:	f7fd fe31 	bl	800b2c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800d662:	4b13      	ldr	r3, [pc, #76]	; (800d6b0 <prvCheckForValidListAndQueue+0x6c>)
 800d664:	4a10      	ldr	r2, [pc, #64]	; (800d6a8 <prvCheckForValidListAndQueue+0x64>)
 800d666:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800d668:	4b12      	ldr	r3, [pc, #72]	; (800d6b4 <prvCheckForValidListAndQueue+0x70>)
 800d66a:	4a10      	ldr	r2, [pc, #64]	; (800d6ac <prvCheckForValidListAndQueue+0x68>)
 800d66c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800d66e:	2300      	movs	r3, #0
 800d670:	9300      	str	r3, [sp, #0]
 800d672:	4b11      	ldr	r3, [pc, #68]	; (800d6b8 <prvCheckForValidListAndQueue+0x74>)
 800d674:	4a11      	ldr	r2, [pc, #68]	; (800d6bc <prvCheckForValidListAndQueue+0x78>)
 800d676:	2110      	movs	r1, #16
 800d678:	200a      	movs	r0, #10
 800d67a:	f7fd ff3f 	bl	800b4fc <xQueueGenericCreateStatic>
 800d67e:	4603      	mov	r3, r0
 800d680:	4a08      	ldr	r2, [pc, #32]	; (800d6a4 <prvCheckForValidListAndQueue+0x60>)
 800d682:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800d684:	4b07      	ldr	r3, [pc, #28]	; (800d6a4 <prvCheckForValidListAndQueue+0x60>)
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d005      	beq.n	800d698 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800d68c:	4b05      	ldr	r3, [pc, #20]	; (800d6a4 <prvCheckForValidListAndQueue+0x60>)
 800d68e:	681b      	ldr	r3, [r3, #0]
 800d690:	490b      	ldr	r1, [pc, #44]	; (800d6c0 <prvCheckForValidListAndQueue+0x7c>)
 800d692:	4618      	mov	r0, r3
 800d694:	f7fe fb58 	bl	800bd48 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800d698:	f000 f974 	bl	800d984 <vPortExitCritical>
}
 800d69c:	bf00      	nop
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	20008cf4 	.word	0x20008cf4
 800d6a8:	20008cc4 	.word	0x20008cc4
 800d6ac:	20008cd8 	.word	0x20008cd8
 800d6b0:	20008cec 	.word	0x20008cec
 800d6b4:	20008cf0 	.word	0x20008cf0
 800d6b8:	20008da0 	.word	0x20008da0
 800d6bc:	20008d00 	.word	0x20008d00
 800d6c0:	0801de98 	.word	0x0801de98

0800d6c4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800d6c4:	b480      	push	{r7}
 800d6c6:	b085      	sub	sp, #20
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	60f8      	str	r0, [r7, #12]
 800d6cc:	60b9      	str	r1, [r7, #8]
 800d6ce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800d6d0:	68fb      	ldr	r3, [r7, #12]
 800d6d2:	3b04      	subs	r3, #4
 800d6d4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800d6d6:	68fb      	ldr	r3, [r7, #12]
 800d6d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800d6dc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	3b04      	subs	r3, #4
 800d6e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	f023 0201 	bic.w	r2, r3, #1
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800d6ee:	68fb      	ldr	r3, [r7, #12]
 800d6f0:	3b04      	subs	r3, #4
 800d6f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800d6f4:	4a0c      	ldr	r2, [pc, #48]	; (800d728 <pxPortInitialiseStack+0x64>)
 800d6f6:	68fb      	ldr	r3, [r7, #12]
 800d6f8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	3b14      	subs	r3, #20
 800d6fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800d700:	687a      	ldr	r2, [r7, #4]
 800d702:	68fb      	ldr	r3, [r7, #12]
 800d704:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	3b04      	subs	r3, #4
 800d70a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	f06f 0202 	mvn.w	r2, #2
 800d712:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	3b20      	subs	r3, #32
 800d718:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800d71a:	68fb      	ldr	r3, [r7, #12]
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3714      	adds	r7, #20
 800d720:	46bd      	mov	sp, r7
 800d722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d726:	4770      	bx	lr
 800d728:	0800d72d 	.word	0x0800d72d

0800d72c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800d72c:	b480      	push	{r7}
 800d72e:	b085      	sub	sp, #20
 800d730:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800d732:	2300      	movs	r3, #0
 800d734:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800d736:	4b12      	ldr	r3, [pc, #72]	; (800d780 <prvTaskExitError+0x54>)
 800d738:	681b      	ldr	r3, [r3, #0]
 800d73a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d73e:	d00a      	beq.n	800d756 <prvTaskExitError+0x2a>
	__asm volatile
 800d740:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d744:	f383 8811 	msr	BASEPRI, r3
 800d748:	f3bf 8f6f 	isb	sy
 800d74c:	f3bf 8f4f 	dsb	sy
 800d750:	60fb      	str	r3, [r7, #12]
}
 800d752:	bf00      	nop
 800d754:	e7fe      	b.n	800d754 <prvTaskExitError+0x28>
	__asm volatile
 800d756:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d75a:	f383 8811 	msr	BASEPRI, r3
 800d75e:	f3bf 8f6f 	isb	sy
 800d762:	f3bf 8f4f 	dsb	sy
 800d766:	60bb      	str	r3, [r7, #8]
}
 800d768:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800d76a:	bf00      	nop
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d0fc      	beq.n	800d76c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800d772:	bf00      	nop
 800d774:	bf00      	nop
 800d776:	3714      	adds	r7, #20
 800d778:	46bd      	mov	sp, r7
 800d77a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77e:	4770      	bx	lr
 800d780:	20000014 	.word	0x20000014
	...

0800d790 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800d790:	4b07      	ldr	r3, [pc, #28]	; (800d7b0 <pxCurrentTCBConst2>)
 800d792:	6819      	ldr	r1, [r3, #0]
 800d794:	6808      	ldr	r0, [r1, #0]
 800d796:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d79a:	f380 8809 	msr	PSP, r0
 800d79e:	f3bf 8f6f 	isb	sy
 800d7a2:	f04f 0000 	mov.w	r0, #0
 800d7a6:	f380 8811 	msr	BASEPRI, r0
 800d7aa:	4770      	bx	lr
 800d7ac:	f3af 8000 	nop.w

0800d7b0 <pxCurrentTCBConst2>:
 800d7b0:	200087c4 	.word	0x200087c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800d7b4:	bf00      	nop
 800d7b6:	bf00      	nop

0800d7b8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800d7b8:	4808      	ldr	r0, [pc, #32]	; (800d7dc <prvPortStartFirstTask+0x24>)
 800d7ba:	6800      	ldr	r0, [r0, #0]
 800d7bc:	6800      	ldr	r0, [r0, #0]
 800d7be:	f380 8808 	msr	MSP, r0
 800d7c2:	f04f 0000 	mov.w	r0, #0
 800d7c6:	f380 8814 	msr	CONTROL, r0
 800d7ca:	b662      	cpsie	i
 800d7cc:	b661      	cpsie	f
 800d7ce:	f3bf 8f4f 	dsb	sy
 800d7d2:	f3bf 8f6f 	isb	sy
 800d7d6:	df00      	svc	0
 800d7d8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800d7da:	bf00      	nop
 800d7dc:	e000ed08 	.word	0xe000ed08

0800d7e0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800d7e0:	b580      	push	{r7, lr}
 800d7e2:	b086      	sub	sp, #24
 800d7e4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800d7e6:	4b46      	ldr	r3, [pc, #280]	; (800d900 <xPortStartScheduler+0x120>)
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	4a46      	ldr	r2, [pc, #280]	; (800d904 <xPortStartScheduler+0x124>)
 800d7ec:	4293      	cmp	r3, r2
 800d7ee:	d10a      	bne.n	800d806 <xPortStartScheduler+0x26>
	__asm volatile
 800d7f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7f4:	f383 8811 	msr	BASEPRI, r3
 800d7f8:	f3bf 8f6f 	isb	sy
 800d7fc:	f3bf 8f4f 	dsb	sy
 800d800:	613b      	str	r3, [r7, #16]
}
 800d802:	bf00      	nop
 800d804:	e7fe      	b.n	800d804 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800d806:	4b3e      	ldr	r3, [pc, #248]	; (800d900 <xPortStartScheduler+0x120>)
 800d808:	681b      	ldr	r3, [r3, #0]
 800d80a:	4a3f      	ldr	r2, [pc, #252]	; (800d908 <xPortStartScheduler+0x128>)
 800d80c:	4293      	cmp	r3, r2
 800d80e:	d10a      	bne.n	800d826 <xPortStartScheduler+0x46>
	__asm volatile
 800d810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d814:	f383 8811 	msr	BASEPRI, r3
 800d818:	f3bf 8f6f 	isb	sy
 800d81c:	f3bf 8f4f 	dsb	sy
 800d820:	60fb      	str	r3, [r7, #12]
}
 800d822:	bf00      	nop
 800d824:	e7fe      	b.n	800d824 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800d826:	4b39      	ldr	r3, [pc, #228]	; (800d90c <xPortStartScheduler+0x12c>)
 800d828:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800d82a:	697b      	ldr	r3, [r7, #20]
 800d82c:	781b      	ldrb	r3, [r3, #0]
 800d82e:	b2db      	uxtb	r3, r3
 800d830:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800d832:	697b      	ldr	r3, [r7, #20]
 800d834:	22ff      	movs	r2, #255	; 0xff
 800d836:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800d838:	697b      	ldr	r3, [r7, #20]
 800d83a:	781b      	ldrb	r3, [r3, #0]
 800d83c:	b2db      	uxtb	r3, r3
 800d83e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800d840:	78fb      	ldrb	r3, [r7, #3]
 800d842:	b2db      	uxtb	r3, r3
 800d844:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800d848:	b2da      	uxtb	r2, r3
 800d84a:	4b31      	ldr	r3, [pc, #196]	; (800d910 <xPortStartScheduler+0x130>)
 800d84c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800d84e:	4b31      	ldr	r3, [pc, #196]	; (800d914 <xPortStartScheduler+0x134>)
 800d850:	2207      	movs	r2, #7
 800d852:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d854:	e009      	b.n	800d86a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800d856:	4b2f      	ldr	r3, [pc, #188]	; (800d914 <xPortStartScheduler+0x134>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	3b01      	subs	r3, #1
 800d85c:	4a2d      	ldr	r2, [pc, #180]	; (800d914 <xPortStartScheduler+0x134>)
 800d85e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800d860:	78fb      	ldrb	r3, [r7, #3]
 800d862:	b2db      	uxtb	r3, r3
 800d864:	005b      	lsls	r3, r3, #1
 800d866:	b2db      	uxtb	r3, r3
 800d868:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800d86a:	78fb      	ldrb	r3, [r7, #3]
 800d86c:	b2db      	uxtb	r3, r3
 800d86e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d872:	2b80      	cmp	r3, #128	; 0x80
 800d874:	d0ef      	beq.n	800d856 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800d876:	4b27      	ldr	r3, [pc, #156]	; (800d914 <xPortStartScheduler+0x134>)
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	f1c3 0307 	rsb	r3, r3, #7
 800d87e:	2b04      	cmp	r3, #4
 800d880:	d00a      	beq.n	800d898 <xPortStartScheduler+0xb8>
	__asm volatile
 800d882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d886:	f383 8811 	msr	BASEPRI, r3
 800d88a:	f3bf 8f6f 	isb	sy
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	60bb      	str	r3, [r7, #8]
}
 800d894:	bf00      	nop
 800d896:	e7fe      	b.n	800d896 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800d898:	4b1e      	ldr	r3, [pc, #120]	; (800d914 <xPortStartScheduler+0x134>)
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	021b      	lsls	r3, r3, #8
 800d89e:	4a1d      	ldr	r2, [pc, #116]	; (800d914 <xPortStartScheduler+0x134>)
 800d8a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800d8a2:	4b1c      	ldr	r3, [pc, #112]	; (800d914 <xPortStartScheduler+0x134>)
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d8aa:	4a1a      	ldr	r2, [pc, #104]	; (800d914 <xPortStartScheduler+0x134>)
 800d8ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	b2da      	uxtb	r2, r3
 800d8b2:	697b      	ldr	r3, [r7, #20]
 800d8b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800d8b6:	4b18      	ldr	r3, [pc, #96]	; (800d918 <xPortStartScheduler+0x138>)
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	4a17      	ldr	r2, [pc, #92]	; (800d918 <xPortStartScheduler+0x138>)
 800d8bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800d8c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800d8c2:	4b15      	ldr	r3, [pc, #84]	; (800d918 <xPortStartScheduler+0x138>)
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	4a14      	ldr	r2, [pc, #80]	; (800d918 <xPortStartScheduler+0x138>)
 800d8c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800d8cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800d8ce:	f000 f8dd 	bl	800da8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800d8d2:	4b12      	ldr	r3, [pc, #72]	; (800d91c <xPortStartScheduler+0x13c>)
 800d8d4:	2200      	movs	r2, #0
 800d8d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800d8d8:	f000 f8fc 	bl	800dad4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800d8dc:	4b10      	ldr	r3, [pc, #64]	; (800d920 <xPortStartScheduler+0x140>)
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	4a0f      	ldr	r2, [pc, #60]	; (800d920 <xPortStartScheduler+0x140>)
 800d8e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800d8e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800d8e8:	f7ff ff66 	bl	800d7b8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800d8ec:	f7fe fe3c 	bl	800c568 <vTaskSwitchContext>
	prvTaskExitError();
 800d8f0:	f7ff ff1c 	bl	800d72c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800d8f4:	2300      	movs	r3, #0
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3718      	adds	r7, #24
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
 800d8fe:	bf00      	nop
 800d900:	e000ed00 	.word	0xe000ed00
 800d904:	410fc271 	.word	0x410fc271
 800d908:	410fc270 	.word	0x410fc270
 800d90c:	e000e400 	.word	0xe000e400
 800d910:	20008df0 	.word	0x20008df0
 800d914:	20008df4 	.word	0x20008df4
 800d918:	e000ed20 	.word	0xe000ed20
 800d91c:	20000014 	.word	0x20000014
 800d920:	e000ef34 	.word	0xe000ef34

0800d924 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800d924:	b480      	push	{r7}
 800d926:	b083      	sub	sp, #12
 800d928:	af00      	add	r7, sp, #0
	__asm volatile
 800d92a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d92e:	f383 8811 	msr	BASEPRI, r3
 800d932:	f3bf 8f6f 	isb	sy
 800d936:	f3bf 8f4f 	dsb	sy
 800d93a:	607b      	str	r3, [r7, #4]
}
 800d93c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800d93e:	4b0f      	ldr	r3, [pc, #60]	; (800d97c <vPortEnterCritical+0x58>)
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	3301      	adds	r3, #1
 800d944:	4a0d      	ldr	r2, [pc, #52]	; (800d97c <vPortEnterCritical+0x58>)
 800d946:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800d948:	4b0c      	ldr	r3, [pc, #48]	; (800d97c <vPortEnterCritical+0x58>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	2b01      	cmp	r3, #1
 800d94e:	d10f      	bne.n	800d970 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800d950:	4b0b      	ldr	r3, [pc, #44]	; (800d980 <vPortEnterCritical+0x5c>)
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	b2db      	uxtb	r3, r3
 800d956:	2b00      	cmp	r3, #0
 800d958:	d00a      	beq.n	800d970 <vPortEnterCritical+0x4c>
	__asm volatile
 800d95a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d95e:	f383 8811 	msr	BASEPRI, r3
 800d962:	f3bf 8f6f 	isb	sy
 800d966:	f3bf 8f4f 	dsb	sy
 800d96a:	603b      	str	r3, [r7, #0]
}
 800d96c:	bf00      	nop
 800d96e:	e7fe      	b.n	800d96e <vPortEnterCritical+0x4a>
	}
}
 800d970:	bf00      	nop
 800d972:	370c      	adds	r7, #12
 800d974:	46bd      	mov	sp, r7
 800d976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97a:	4770      	bx	lr
 800d97c:	20000014 	.word	0x20000014
 800d980:	e000ed04 	.word	0xe000ed04

0800d984 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800d984:	b480      	push	{r7}
 800d986:	b083      	sub	sp, #12
 800d988:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800d98a:	4b12      	ldr	r3, [pc, #72]	; (800d9d4 <vPortExitCritical+0x50>)
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d10a      	bne.n	800d9a8 <vPortExitCritical+0x24>
	__asm volatile
 800d992:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d996:	f383 8811 	msr	BASEPRI, r3
 800d99a:	f3bf 8f6f 	isb	sy
 800d99e:	f3bf 8f4f 	dsb	sy
 800d9a2:	607b      	str	r3, [r7, #4]
}
 800d9a4:	bf00      	nop
 800d9a6:	e7fe      	b.n	800d9a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800d9a8:	4b0a      	ldr	r3, [pc, #40]	; (800d9d4 <vPortExitCritical+0x50>)
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	3b01      	subs	r3, #1
 800d9ae:	4a09      	ldr	r2, [pc, #36]	; (800d9d4 <vPortExitCritical+0x50>)
 800d9b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800d9b2:	4b08      	ldr	r3, [pc, #32]	; (800d9d4 <vPortExitCritical+0x50>)
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d105      	bne.n	800d9c6 <vPortExitCritical+0x42>
 800d9ba:	2300      	movs	r3, #0
 800d9bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	f383 8811 	msr	BASEPRI, r3
}
 800d9c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800d9c6:	bf00      	nop
 800d9c8:	370c      	adds	r7, #12
 800d9ca:	46bd      	mov	sp, r7
 800d9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9d0:	4770      	bx	lr
 800d9d2:	bf00      	nop
 800d9d4:	20000014 	.word	0x20000014
	...

0800d9e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800d9e0:	f3ef 8009 	mrs	r0, PSP
 800d9e4:	f3bf 8f6f 	isb	sy
 800d9e8:	4b15      	ldr	r3, [pc, #84]	; (800da40 <pxCurrentTCBConst>)
 800d9ea:	681a      	ldr	r2, [r3, #0]
 800d9ec:	f01e 0f10 	tst.w	lr, #16
 800d9f0:	bf08      	it	eq
 800d9f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800d9f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d9fa:	6010      	str	r0, [r2, #0]
 800d9fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800da00:	f04f 0050 	mov.w	r0, #80	; 0x50
 800da04:	f380 8811 	msr	BASEPRI, r0
 800da08:	f3bf 8f4f 	dsb	sy
 800da0c:	f3bf 8f6f 	isb	sy
 800da10:	f7fe fdaa 	bl	800c568 <vTaskSwitchContext>
 800da14:	f04f 0000 	mov.w	r0, #0
 800da18:	f380 8811 	msr	BASEPRI, r0
 800da1c:	bc09      	pop	{r0, r3}
 800da1e:	6819      	ldr	r1, [r3, #0]
 800da20:	6808      	ldr	r0, [r1, #0]
 800da22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da26:	f01e 0f10 	tst.w	lr, #16
 800da2a:	bf08      	it	eq
 800da2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800da30:	f380 8809 	msr	PSP, r0
 800da34:	f3bf 8f6f 	isb	sy
 800da38:	4770      	bx	lr
 800da3a:	bf00      	nop
 800da3c:	f3af 8000 	nop.w

0800da40 <pxCurrentTCBConst>:
 800da40:	200087c4 	.word	0x200087c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800da44:	bf00      	nop
 800da46:	bf00      	nop

0800da48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800da48:	b580      	push	{r7, lr}
 800da4a:	b082      	sub	sp, #8
 800da4c:	af00      	add	r7, sp, #0
	__asm volatile
 800da4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da52:	f383 8811 	msr	BASEPRI, r3
 800da56:	f3bf 8f6f 	isb	sy
 800da5a:	f3bf 8f4f 	dsb	sy
 800da5e:	607b      	str	r3, [r7, #4]
}
 800da60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800da62:	f7fe fcc7 	bl	800c3f4 <xTaskIncrementTick>
 800da66:	4603      	mov	r3, r0
 800da68:	2b00      	cmp	r3, #0
 800da6a:	d003      	beq.n	800da74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800da6c:	4b06      	ldr	r3, [pc, #24]	; (800da88 <xPortSysTickHandler+0x40>)
 800da6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800da72:	601a      	str	r2, [r3, #0]
 800da74:	2300      	movs	r3, #0
 800da76:	603b      	str	r3, [r7, #0]
	__asm volatile
 800da78:	683b      	ldr	r3, [r7, #0]
 800da7a:	f383 8811 	msr	BASEPRI, r3
}
 800da7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800da80:	bf00      	nop
 800da82:	3708      	adds	r7, #8
 800da84:	46bd      	mov	sp, r7
 800da86:	bd80      	pop	{r7, pc}
 800da88:	e000ed04 	.word	0xe000ed04

0800da8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800da8c:	b480      	push	{r7}
 800da8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800da90:	4b0b      	ldr	r3, [pc, #44]	; (800dac0 <vPortSetupTimerInterrupt+0x34>)
 800da92:	2200      	movs	r2, #0
 800da94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800da96:	4b0b      	ldr	r3, [pc, #44]	; (800dac4 <vPortSetupTimerInterrupt+0x38>)
 800da98:	2200      	movs	r2, #0
 800da9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800da9c:	4b0a      	ldr	r3, [pc, #40]	; (800dac8 <vPortSetupTimerInterrupt+0x3c>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	4a0a      	ldr	r2, [pc, #40]	; (800dacc <vPortSetupTimerInterrupt+0x40>)
 800daa2:	fba2 2303 	umull	r2, r3, r2, r3
 800daa6:	099b      	lsrs	r3, r3, #6
 800daa8:	4a09      	ldr	r2, [pc, #36]	; (800dad0 <vPortSetupTimerInterrupt+0x44>)
 800daaa:	3b01      	subs	r3, #1
 800daac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800daae:	4b04      	ldr	r3, [pc, #16]	; (800dac0 <vPortSetupTimerInterrupt+0x34>)
 800dab0:	2207      	movs	r2, #7
 800dab2:	601a      	str	r2, [r3, #0]
}
 800dab4:	bf00      	nop
 800dab6:	46bd      	mov	sp, r7
 800dab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dabc:	4770      	bx	lr
 800dabe:	bf00      	nop
 800dac0:	e000e010 	.word	0xe000e010
 800dac4:	e000e018 	.word	0xe000e018
 800dac8:	20000008 	.word	0x20000008
 800dacc:	10624dd3 	.word	0x10624dd3
 800dad0:	e000e014 	.word	0xe000e014

0800dad4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800dad4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800dae4 <vPortEnableVFP+0x10>
 800dad8:	6801      	ldr	r1, [r0, #0]
 800dada:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800dade:	6001      	str	r1, [r0, #0]
 800dae0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800dae2:	bf00      	nop
 800dae4:	e000ed88 	.word	0xe000ed88

0800dae8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800dae8:	b480      	push	{r7}
 800daea:	b085      	sub	sp, #20
 800daec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800daee:	f3ef 8305 	mrs	r3, IPSR
 800daf2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	2b0f      	cmp	r3, #15
 800daf8:	d914      	bls.n	800db24 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800dafa:	4a17      	ldr	r2, [pc, #92]	; (800db58 <vPortValidateInterruptPriority+0x70>)
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	4413      	add	r3, r2
 800db00:	781b      	ldrb	r3, [r3, #0]
 800db02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800db04:	4b15      	ldr	r3, [pc, #84]	; (800db5c <vPortValidateInterruptPriority+0x74>)
 800db06:	781b      	ldrb	r3, [r3, #0]
 800db08:	7afa      	ldrb	r2, [r7, #11]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	d20a      	bcs.n	800db24 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800db0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db12:	f383 8811 	msr	BASEPRI, r3
 800db16:	f3bf 8f6f 	isb	sy
 800db1a:	f3bf 8f4f 	dsb	sy
 800db1e:	607b      	str	r3, [r7, #4]
}
 800db20:	bf00      	nop
 800db22:	e7fe      	b.n	800db22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800db24:	4b0e      	ldr	r3, [pc, #56]	; (800db60 <vPortValidateInterruptPriority+0x78>)
 800db26:	681b      	ldr	r3, [r3, #0]
 800db28:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800db2c:	4b0d      	ldr	r3, [pc, #52]	; (800db64 <vPortValidateInterruptPriority+0x7c>)
 800db2e:	681b      	ldr	r3, [r3, #0]
 800db30:	429a      	cmp	r2, r3
 800db32:	d90a      	bls.n	800db4a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800db34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800db38:	f383 8811 	msr	BASEPRI, r3
 800db3c:	f3bf 8f6f 	isb	sy
 800db40:	f3bf 8f4f 	dsb	sy
 800db44:	603b      	str	r3, [r7, #0]
}
 800db46:	bf00      	nop
 800db48:	e7fe      	b.n	800db48 <vPortValidateInterruptPriority+0x60>
	}
 800db4a:	bf00      	nop
 800db4c:	3714      	adds	r7, #20
 800db4e:	46bd      	mov	sp, r7
 800db50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db54:	4770      	bx	lr
 800db56:	bf00      	nop
 800db58:	e000e3f0 	.word	0xe000e3f0
 800db5c:	20008df0 	.word	0x20008df0
 800db60:	e000ed0c 	.word	0xe000ed0c
 800db64:	20008df4 	.word	0x20008df4

0800db68 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800db68:	b580      	push	{r7, lr}
 800db6a:	b08a      	sub	sp, #40	; 0x28
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800db70:	2300      	movs	r3, #0
 800db72:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800db74:	f7fe fb82 	bl	800c27c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800db78:	4b5b      	ldr	r3, [pc, #364]	; (800dce8 <pvPortMalloc+0x180>)
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d101      	bne.n	800db84 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800db80:	f000 f920 	bl	800ddc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800db84:	4b59      	ldr	r3, [pc, #356]	; (800dcec <pvPortMalloc+0x184>)
 800db86:	681a      	ldr	r2, [r3, #0]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	4013      	ands	r3, r2
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	f040 8093 	bne.w	800dcb8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	2b00      	cmp	r3, #0
 800db96:	d01d      	beq.n	800dbd4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800db98:	2208      	movs	r2, #8
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	4413      	add	r3, r2
 800db9e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	f003 0307 	and.w	r3, r3, #7
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d014      	beq.n	800dbd4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f023 0307 	bic.w	r3, r3, #7
 800dbb0:	3308      	adds	r3, #8
 800dbb2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dbb4:	687b      	ldr	r3, [r7, #4]
 800dbb6:	f003 0307 	and.w	r3, r3, #7
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d00a      	beq.n	800dbd4 <pvPortMalloc+0x6c>
	__asm volatile
 800dbbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dbc2:	f383 8811 	msr	BASEPRI, r3
 800dbc6:	f3bf 8f6f 	isb	sy
 800dbca:	f3bf 8f4f 	dsb	sy
 800dbce:	617b      	str	r3, [r7, #20]
}
 800dbd0:	bf00      	nop
 800dbd2:	e7fe      	b.n	800dbd2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d06e      	beq.n	800dcb8 <pvPortMalloc+0x150>
 800dbda:	4b45      	ldr	r3, [pc, #276]	; (800dcf0 <pvPortMalloc+0x188>)
 800dbdc:	681b      	ldr	r3, [r3, #0]
 800dbde:	687a      	ldr	r2, [r7, #4]
 800dbe0:	429a      	cmp	r2, r3
 800dbe2:	d869      	bhi.n	800dcb8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800dbe4:	4b43      	ldr	r3, [pc, #268]	; (800dcf4 <pvPortMalloc+0x18c>)
 800dbe6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800dbe8:	4b42      	ldr	r3, [pc, #264]	; (800dcf4 <pvPortMalloc+0x18c>)
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbee:	e004      	b.n	800dbfa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800dbf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbf2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800dbf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800dbfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbfc:	685b      	ldr	r3, [r3, #4]
 800dbfe:	687a      	ldr	r2, [r7, #4]
 800dc00:	429a      	cmp	r2, r3
 800dc02:	d903      	bls.n	800dc0c <pvPortMalloc+0xa4>
 800dc04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc06:	681b      	ldr	r3, [r3, #0]
 800dc08:	2b00      	cmp	r3, #0
 800dc0a:	d1f1      	bne.n	800dbf0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800dc0c:	4b36      	ldr	r3, [pc, #216]	; (800dce8 <pvPortMalloc+0x180>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc12:	429a      	cmp	r2, r3
 800dc14:	d050      	beq.n	800dcb8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800dc16:	6a3b      	ldr	r3, [r7, #32]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	2208      	movs	r2, #8
 800dc1c:	4413      	add	r3, r2
 800dc1e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800dc20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	6a3b      	ldr	r3, [r7, #32]
 800dc26:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800dc28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc2a:	685a      	ldr	r2, [r3, #4]
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	1ad2      	subs	r2, r2, r3
 800dc30:	2308      	movs	r3, #8
 800dc32:	005b      	lsls	r3, r3, #1
 800dc34:	429a      	cmp	r2, r3
 800dc36:	d91f      	bls.n	800dc78 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800dc38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	4413      	add	r3, r2
 800dc3e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800dc40:	69bb      	ldr	r3, [r7, #24]
 800dc42:	f003 0307 	and.w	r3, r3, #7
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d00a      	beq.n	800dc60 <pvPortMalloc+0xf8>
	__asm volatile
 800dc4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc4e:	f383 8811 	msr	BASEPRI, r3
 800dc52:	f3bf 8f6f 	isb	sy
 800dc56:	f3bf 8f4f 	dsb	sy
 800dc5a:	613b      	str	r3, [r7, #16]
}
 800dc5c:	bf00      	nop
 800dc5e:	e7fe      	b.n	800dc5e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800dc60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc62:	685a      	ldr	r2, [r3, #4]
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	1ad2      	subs	r2, r2, r3
 800dc68:	69bb      	ldr	r3, [r7, #24]
 800dc6a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800dc6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc6e:	687a      	ldr	r2, [r7, #4]
 800dc70:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800dc72:	69b8      	ldr	r0, [r7, #24]
 800dc74:	f000 f908 	bl	800de88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800dc78:	4b1d      	ldr	r3, [pc, #116]	; (800dcf0 <pvPortMalloc+0x188>)
 800dc7a:	681a      	ldr	r2, [r3, #0]
 800dc7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc7e:	685b      	ldr	r3, [r3, #4]
 800dc80:	1ad3      	subs	r3, r2, r3
 800dc82:	4a1b      	ldr	r2, [pc, #108]	; (800dcf0 <pvPortMalloc+0x188>)
 800dc84:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800dc86:	4b1a      	ldr	r3, [pc, #104]	; (800dcf0 <pvPortMalloc+0x188>)
 800dc88:	681a      	ldr	r2, [r3, #0]
 800dc8a:	4b1b      	ldr	r3, [pc, #108]	; (800dcf8 <pvPortMalloc+0x190>)
 800dc8c:	681b      	ldr	r3, [r3, #0]
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	d203      	bcs.n	800dc9a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800dc92:	4b17      	ldr	r3, [pc, #92]	; (800dcf0 <pvPortMalloc+0x188>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	4a18      	ldr	r2, [pc, #96]	; (800dcf8 <pvPortMalloc+0x190>)
 800dc98:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800dc9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc9c:	685a      	ldr	r2, [r3, #4]
 800dc9e:	4b13      	ldr	r3, [pc, #76]	; (800dcec <pvPortMalloc+0x184>)
 800dca0:	681b      	ldr	r3, [r3, #0]
 800dca2:	431a      	orrs	r2, r3
 800dca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dca6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800dca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dcaa:	2200      	movs	r2, #0
 800dcac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800dcae:	4b13      	ldr	r3, [pc, #76]	; (800dcfc <pvPortMalloc+0x194>)
 800dcb0:	681b      	ldr	r3, [r3, #0]
 800dcb2:	3301      	adds	r3, #1
 800dcb4:	4a11      	ldr	r2, [pc, #68]	; (800dcfc <pvPortMalloc+0x194>)
 800dcb6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800dcb8:	f7fe faee 	bl	800c298 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800dcbc:	69fb      	ldr	r3, [r7, #28]
 800dcbe:	f003 0307 	and.w	r3, r3, #7
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d00a      	beq.n	800dcdc <pvPortMalloc+0x174>
	__asm volatile
 800dcc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcca:	f383 8811 	msr	BASEPRI, r3
 800dcce:	f3bf 8f6f 	isb	sy
 800dcd2:	f3bf 8f4f 	dsb	sy
 800dcd6:	60fb      	str	r3, [r7, #12]
}
 800dcd8:	bf00      	nop
 800dcda:	e7fe      	b.n	800dcda <pvPortMalloc+0x172>
	return pvReturn;
 800dcdc:	69fb      	ldr	r3, [r7, #28]
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3728      	adds	r7, #40	; 0x28
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
 800dce6:	bf00      	nop
 800dce8:	20010330 	.word	0x20010330
 800dcec:	20010344 	.word	0x20010344
 800dcf0:	20010334 	.word	0x20010334
 800dcf4:	20010328 	.word	0x20010328
 800dcf8:	20010338 	.word	0x20010338
 800dcfc:	2001033c 	.word	0x2001033c

0800dd00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800dd00:	b580      	push	{r7, lr}
 800dd02:	b086      	sub	sp, #24
 800dd04:	af00      	add	r7, sp, #0
 800dd06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800dd08:	687b      	ldr	r3, [r7, #4]
 800dd0a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800dd0c:	687b      	ldr	r3, [r7, #4]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d04d      	beq.n	800ddae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800dd12:	2308      	movs	r3, #8
 800dd14:	425b      	negs	r3, r3
 800dd16:	697a      	ldr	r2, [r7, #20]
 800dd18:	4413      	add	r3, r2
 800dd1a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800dd1c:	697b      	ldr	r3, [r7, #20]
 800dd1e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800dd20:	693b      	ldr	r3, [r7, #16]
 800dd22:	685a      	ldr	r2, [r3, #4]
 800dd24:	4b24      	ldr	r3, [pc, #144]	; (800ddb8 <vPortFree+0xb8>)
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	4013      	ands	r3, r2
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d10a      	bne.n	800dd44 <vPortFree+0x44>
	__asm volatile
 800dd2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd32:	f383 8811 	msr	BASEPRI, r3
 800dd36:	f3bf 8f6f 	isb	sy
 800dd3a:	f3bf 8f4f 	dsb	sy
 800dd3e:	60fb      	str	r3, [r7, #12]
}
 800dd40:	bf00      	nop
 800dd42:	e7fe      	b.n	800dd42 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800dd44:	693b      	ldr	r3, [r7, #16]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d00a      	beq.n	800dd62 <vPortFree+0x62>
	__asm volatile
 800dd4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd50:	f383 8811 	msr	BASEPRI, r3
 800dd54:	f3bf 8f6f 	isb	sy
 800dd58:	f3bf 8f4f 	dsb	sy
 800dd5c:	60bb      	str	r3, [r7, #8]
}
 800dd5e:	bf00      	nop
 800dd60:	e7fe      	b.n	800dd60 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800dd62:	693b      	ldr	r3, [r7, #16]
 800dd64:	685a      	ldr	r2, [r3, #4]
 800dd66:	4b14      	ldr	r3, [pc, #80]	; (800ddb8 <vPortFree+0xb8>)
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	4013      	ands	r3, r2
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d01e      	beq.n	800ddae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d11a      	bne.n	800ddae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800dd78:	693b      	ldr	r3, [r7, #16]
 800dd7a:	685a      	ldr	r2, [r3, #4]
 800dd7c:	4b0e      	ldr	r3, [pc, #56]	; (800ddb8 <vPortFree+0xb8>)
 800dd7e:	681b      	ldr	r3, [r3, #0]
 800dd80:	43db      	mvns	r3, r3
 800dd82:	401a      	ands	r2, r3
 800dd84:	693b      	ldr	r3, [r7, #16]
 800dd86:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800dd88:	f7fe fa78 	bl	800c27c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	685a      	ldr	r2, [r3, #4]
 800dd90:	4b0a      	ldr	r3, [pc, #40]	; (800ddbc <vPortFree+0xbc>)
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	4413      	add	r3, r2
 800dd96:	4a09      	ldr	r2, [pc, #36]	; (800ddbc <vPortFree+0xbc>)
 800dd98:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800dd9a:	6938      	ldr	r0, [r7, #16]
 800dd9c:	f000 f874 	bl	800de88 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800dda0:	4b07      	ldr	r3, [pc, #28]	; (800ddc0 <vPortFree+0xc0>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	3301      	adds	r3, #1
 800dda6:	4a06      	ldr	r2, [pc, #24]	; (800ddc0 <vPortFree+0xc0>)
 800dda8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800ddaa:	f7fe fa75 	bl	800c298 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800ddae:	bf00      	nop
 800ddb0:	3718      	adds	r7, #24
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bd80      	pop	{r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	20010344 	.word	0x20010344
 800ddbc:	20010334 	.word	0x20010334
 800ddc0:	20010340 	.word	0x20010340

0800ddc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800ddc4:	b480      	push	{r7}
 800ddc6:	b085      	sub	sp, #20
 800ddc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800ddca:	f247 5330 	movw	r3, #30000	; 0x7530
 800ddce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ddd0:	4b27      	ldr	r3, [pc, #156]	; (800de70 <prvHeapInit+0xac>)
 800ddd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	f003 0307 	and.w	r3, r3, #7
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d00c      	beq.n	800ddf8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ddde:	68fb      	ldr	r3, [r7, #12]
 800dde0:	3307      	adds	r3, #7
 800dde2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800dde4:	68fb      	ldr	r3, [r7, #12]
 800dde6:	f023 0307 	bic.w	r3, r3, #7
 800ddea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800ddec:	68ba      	ldr	r2, [r7, #8]
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	1ad3      	subs	r3, r2, r3
 800ddf2:	4a1f      	ldr	r2, [pc, #124]	; (800de70 <prvHeapInit+0xac>)
 800ddf4:	4413      	add	r3, r2
 800ddf6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ddfc:	4a1d      	ldr	r2, [pc, #116]	; (800de74 <prvHeapInit+0xb0>)
 800ddfe:	687b      	ldr	r3, [r7, #4]
 800de00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800de02:	4b1c      	ldr	r3, [pc, #112]	; (800de74 <prvHeapInit+0xb0>)
 800de04:	2200      	movs	r2, #0
 800de06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	68ba      	ldr	r2, [r7, #8]
 800de0c:	4413      	add	r3, r2
 800de0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800de10:	2208      	movs	r2, #8
 800de12:	68fb      	ldr	r3, [r7, #12]
 800de14:	1a9b      	subs	r3, r3, r2
 800de16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	f023 0307 	bic.w	r3, r3, #7
 800de1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	4a15      	ldr	r2, [pc, #84]	; (800de78 <prvHeapInit+0xb4>)
 800de24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800de26:	4b14      	ldr	r3, [pc, #80]	; (800de78 <prvHeapInit+0xb4>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	2200      	movs	r2, #0
 800de2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800de2e:	4b12      	ldr	r3, [pc, #72]	; (800de78 <prvHeapInit+0xb4>)
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	2200      	movs	r2, #0
 800de34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800de3a:	683b      	ldr	r3, [r7, #0]
 800de3c:	68fa      	ldr	r2, [r7, #12]
 800de3e:	1ad2      	subs	r2, r2, r3
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800de44:	4b0c      	ldr	r3, [pc, #48]	; (800de78 <prvHeapInit+0xb4>)
 800de46:	681a      	ldr	r2, [r3, #0]
 800de48:	683b      	ldr	r3, [r7, #0]
 800de4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	685b      	ldr	r3, [r3, #4]
 800de50:	4a0a      	ldr	r2, [pc, #40]	; (800de7c <prvHeapInit+0xb8>)
 800de52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800de54:	683b      	ldr	r3, [r7, #0]
 800de56:	685b      	ldr	r3, [r3, #4]
 800de58:	4a09      	ldr	r2, [pc, #36]	; (800de80 <prvHeapInit+0xbc>)
 800de5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800de5c:	4b09      	ldr	r3, [pc, #36]	; (800de84 <prvHeapInit+0xc0>)
 800de5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800de62:	601a      	str	r2, [r3, #0]
}
 800de64:	bf00      	nop
 800de66:	3714      	adds	r7, #20
 800de68:	46bd      	mov	sp, r7
 800de6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6e:	4770      	bx	lr
 800de70:	20008df8 	.word	0x20008df8
 800de74:	20010328 	.word	0x20010328
 800de78:	20010330 	.word	0x20010330
 800de7c:	20010338 	.word	0x20010338
 800de80:	20010334 	.word	0x20010334
 800de84:	20010344 	.word	0x20010344

0800de88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800de88:	b480      	push	{r7}
 800de8a:	b085      	sub	sp, #20
 800de8c:	af00      	add	r7, sp, #0
 800de8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800de90:	4b28      	ldr	r3, [pc, #160]	; (800df34 <prvInsertBlockIntoFreeList+0xac>)
 800de92:	60fb      	str	r3, [r7, #12]
 800de94:	e002      	b.n	800de9c <prvInsertBlockIntoFreeList+0x14>
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	681b      	ldr	r3, [r3, #0]
 800de9a:	60fb      	str	r3, [r7, #12]
 800de9c:	68fb      	ldr	r3, [r7, #12]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	687a      	ldr	r2, [r7, #4]
 800dea2:	429a      	cmp	r2, r3
 800dea4:	d8f7      	bhi.n	800de96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800dea6:	68fb      	ldr	r3, [r7, #12]
 800dea8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	68ba      	ldr	r2, [r7, #8]
 800deb0:	4413      	add	r3, r2
 800deb2:	687a      	ldr	r2, [r7, #4]
 800deb4:	429a      	cmp	r2, r3
 800deb6:	d108      	bne.n	800deca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	685a      	ldr	r2, [r3, #4]
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	685b      	ldr	r3, [r3, #4]
 800dec0:	441a      	add	r2, r3
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	685b      	ldr	r3, [r3, #4]
 800ded2:	68ba      	ldr	r2, [r7, #8]
 800ded4:	441a      	add	r2, r3
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	429a      	cmp	r2, r3
 800dedc:	d118      	bne.n	800df10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	681a      	ldr	r2, [r3, #0]
 800dee2:	4b15      	ldr	r3, [pc, #84]	; (800df38 <prvInsertBlockIntoFreeList+0xb0>)
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	429a      	cmp	r2, r3
 800dee8:	d00d      	beq.n	800df06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	685a      	ldr	r2, [r3, #4]
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	685b      	ldr	r3, [r3, #4]
 800def4:	441a      	add	r2, r3
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800defa:	68fb      	ldr	r3, [r7, #12]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	681a      	ldr	r2, [r3, #0]
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	601a      	str	r2, [r3, #0]
 800df04:	e008      	b.n	800df18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800df06:	4b0c      	ldr	r3, [pc, #48]	; (800df38 <prvInsertBlockIntoFreeList+0xb0>)
 800df08:	681a      	ldr	r2, [r3, #0]
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	601a      	str	r2, [r3, #0]
 800df0e:	e003      	b.n	800df18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800df10:	68fb      	ldr	r3, [r7, #12]
 800df12:	681a      	ldr	r2, [r3, #0]
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800df18:	68fa      	ldr	r2, [r7, #12]
 800df1a:	687b      	ldr	r3, [r7, #4]
 800df1c:	429a      	cmp	r2, r3
 800df1e:	d002      	beq.n	800df26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	687a      	ldr	r2, [r7, #4]
 800df24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df26:	bf00      	nop
 800df28:	3714      	adds	r7, #20
 800df2a:	46bd      	mov	sp, r7
 800df2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df30:	4770      	bx	lr
 800df32:	bf00      	nop
 800df34:	20010328 	.word	0x20010328
 800df38:	20010330 	.word	0x20010330

0800df3c <rcl_get_zero_initialized_init_options>:
 800df3c:	2000      	movs	r0, #0
 800df3e:	4770      	bx	lr

0800df40 <rcl_init_options_init>:
 800df40:	b084      	sub	sp, #16
 800df42:	b5f0      	push	{r4, r5, r6, r7, lr}
 800df44:	b091      	sub	sp, #68	; 0x44
 800df46:	af17      	add	r7, sp, #92	; 0x5c
 800df48:	e887 000e 	stmia.w	r7, {r1, r2, r3}
 800df4c:	2800      	cmp	r0, #0
 800df4e:	d044      	beq.n	800dfda <rcl_init_options_init+0x9a>
 800df50:	6803      	ldr	r3, [r0, #0]
 800df52:	4606      	mov	r6, r0
 800df54:	b133      	cbz	r3, 800df64 <rcl_init_options_init+0x24>
 800df56:	2464      	movs	r4, #100	; 0x64
 800df58:	4620      	mov	r0, r4
 800df5a:	b011      	add	sp, #68	; 0x44
 800df5c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800df60:	b004      	add	sp, #16
 800df62:	4770      	bx	lr
 800df64:	4638      	mov	r0, r7
 800df66:	f001 f8f7 	bl	800f158 <rcutils_allocator_is_valid>
 800df6a:	2800      	cmp	r0, #0
 800df6c:	d035      	beq.n	800dfda <rcl_init_options_init+0x9a>
 800df6e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df70:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800df72:	2050      	movs	r0, #80	; 0x50
 800df74:	4798      	blx	r3
 800df76:	4604      	mov	r4, r0
 800df78:	6030      	str	r0, [r6, #0]
 800df7a:	2800      	cmp	r0, #0
 800df7c:	d02f      	beq.n	800dfde <rcl_init_options_init+0x9e>
 800df7e:	46bc      	mov	ip, r7
 800df80:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800df84:	4625      	mov	r5, r4
 800df86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800df88:	f8dc 3000 	ldr.w	r3, [ip]
 800df8c:	602b      	str	r3, [r5, #0]
 800df8e:	a802      	add	r0, sp, #8
 800df90:	ad02      	add	r5, sp, #8
 800df92:	f001 fb71 	bl	800f678 <rmw_get_zero_initialized_init_options>
 800df96:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df98:	3418      	adds	r4, #24
 800df9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800df9c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800df9e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dfa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dfa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dfa4:	e895 0003 	ldmia.w	r5, {r0, r1}
 800dfa8:	6833      	ldr	r3, [r6, #0]
 800dfaa:	e884 0003 	stmia.w	r4, {r0, r1}
 800dfae:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 800dfb2:	e88d 0003 	stmia.w	sp, {r0, r1}
 800dfb6:	f103 0018 	add.w	r0, r3, #24
 800dfba:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 800dfbe:	f001 fc23 	bl	800f808 <rmw_init_options_init>
 800dfc2:	4604      	mov	r4, r0
 800dfc4:	2800      	cmp	r0, #0
 800dfc6:	d0c7      	beq.n	800df58 <rcl_init_options_init+0x18>
 800dfc8:	6830      	ldr	r0, [r6, #0]
 800dfca:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800dfcc:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800dfce:	4798      	blx	r3
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	f007 f9b9 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 800dfd6:	4604      	mov	r4, r0
 800dfd8:	e7be      	b.n	800df58 <rcl_init_options_init+0x18>
 800dfda:	240b      	movs	r4, #11
 800dfdc:	e7bc      	b.n	800df58 <rcl_init_options_init+0x18>
 800dfde:	240a      	movs	r4, #10
 800dfe0:	e7ba      	b.n	800df58 <rcl_init_options_init+0x18>
 800dfe2:	bf00      	nop

0800dfe4 <rcl_init_options_fini>:
 800dfe4:	b570      	push	{r4, r5, r6, lr}
 800dfe6:	b086      	sub	sp, #24
 800dfe8:	b1c0      	cbz	r0, 800e01c <rcl_init_options_fini+0x38>
 800dfea:	6804      	ldr	r4, [r0, #0]
 800dfec:	4606      	mov	r6, r0
 800dfee:	b1ac      	cbz	r4, 800e01c <rcl_init_options_fini+0x38>
 800dff0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800dff2:	ad01      	add	r5, sp, #4
 800dff4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800dff6:	6823      	ldr	r3, [r4, #0]
 800dff8:	602b      	str	r3, [r5, #0]
 800dffa:	a801      	add	r0, sp, #4
 800dffc:	f001 f8ac 	bl	800f158 <rcutils_allocator_is_valid>
 800e000:	b160      	cbz	r0, 800e01c <rcl_init_options_fini+0x38>
 800e002:	6830      	ldr	r0, [r6, #0]
 800e004:	3018      	adds	r0, #24
 800e006:	f001 fc9b 	bl	800f940 <rmw_init_options_fini>
 800e00a:	4604      	mov	r4, r0
 800e00c:	b950      	cbnz	r0, 800e024 <rcl_init_options_fini+0x40>
 800e00e:	6830      	ldr	r0, [r6, #0]
 800e010:	9b02      	ldr	r3, [sp, #8]
 800e012:	9905      	ldr	r1, [sp, #20]
 800e014:	4798      	blx	r3
 800e016:	4620      	mov	r0, r4
 800e018:	b006      	add	sp, #24
 800e01a:	bd70      	pop	{r4, r5, r6, pc}
 800e01c:	240b      	movs	r4, #11
 800e01e:	4620      	mov	r0, r4
 800e020:	b006      	add	sp, #24
 800e022:	bd70      	pop	{r4, r5, r6, pc}
 800e024:	f007 f990 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 800e028:	4604      	mov	r4, r0
 800e02a:	e7f8      	b.n	800e01e <rcl_init_options_fini+0x3a>

0800e02c <rcl_init_options_copy>:
 800e02c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e030:	f5ad 6d88 	sub.w	sp, sp, #1088	; 0x440
 800e034:	2800      	cmp	r0, #0
 800e036:	d067      	beq.n	800e108 <rcl_init_options_copy+0xdc>
 800e038:	6806      	ldr	r6, [r0, #0]
 800e03a:	4605      	mov	r5, r0
 800e03c:	2e00      	cmp	r6, #0
 800e03e:	d063      	beq.n	800e108 <rcl_init_options_copy+0xdc>
 800e040:	460c      	mov	r4, r1
 800e042:	2900      	cmp	r1, #0
 800e044:	d060      	beq.n	800e108 <rcl_init_options_copy+0xdc>
 800e046:	680b      	ldr	r3, [r1, #0]
 800e048:	b12b      	cbz	r3, 800e056 <rcl_init_options_copy+0x2a>
 800e04a:	2664      	movs	r6, #100	; 0x64
 800e04c:	4630      	mov	r0, r6
 800e04e:	f50d 6d88 	add.w	sp, sp, #1088	; 0x440
 800e052:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e056:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e058:	f10d 0840 	add.w	r8, sp, #64	; 0x40
 800e05c:	4647      	mov	r7, r8
 800e05e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e060:	4640      	mov	r0, r8
 800e062:	6833      	ldr	r3, [r6, #0]
 800e064:	603b      	str	r3, [r7, #0]
 800e066:	f001 f877 	bl	800f158 <rcutils_allocator_is_valid>
 800e06a:	2800      	cmp	r0, #0
 800e06c:	d04c      	beq.n	800e108 <rcl_init_options_copy+0xdc>
 800e06e:	f8d8 3000 	ldr.w	r3, [r8]
 800e072:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e076:	2050      	movs	r0, #80	; 0x50
 800e078:	4798      	blx	r3
 800e07a:	4606      	mov	r6, r0
 800e07c:	6020      	str	r0, [r4, #0]
 800e07e:	2800      	cmp	r0, #0
 800e080:	d07c      	beq.n	800e17c <rcl_init_options_copy+0x150>
 800e082:	46c4      	mov	ip, r8
 800e084:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800e088:	4637      	mov	r7, r6
 800e08a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e08c:	f8dc 3000 	ldr.w	r3, [ip]
 800e090:	603b      	str	r3, [r7, #0]
 800e092:	a802      	add	r0, sp, #8
 800e094:	af02      	add	r7, sp, #8
 800e096:	f001 faef 	bl	800f678 <rmw_get_zero_initialized_init_options>
 800e09a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e09c:	3618      	adds	r6, #24
 800e09e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0a0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e0a2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0a4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e0a6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0a8:	e897 0003 	ldmia.w	r7, {r0, r1}
 800e0ac:	e886 0003 	stmia.w	r6, {r0, r1}
 800e0b0:	ab13      	add	r3, sp, #76	; 0x4c
 800e0b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e0b6:	6823      	ldr	r3, [r4, #0]
 800e0b8:	e88d 0003 	stmia.w	sp, {r0, r1}
 800e0bc:	f103 0018 	add.w	r0, r3, #24
 800e0c0:	e898 000e 	ldmia.w	r8, {r1, r2, r3}
 800e0c4:	f001 fba0 	bl	800f808 <rmw_init_options_init>
 800e0c8:	4606      	mov	r6, r0
 800e0ca:	bb18      	cbnz	r0, 800e114 <rcl_init_options_copy+0xe8>
 800e0cc:	682f      	ldr	r7, [r5, #0]
 800e0ce:	f8d4 c000 	ldr.w	ip, [r4]
 800e0d2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800e0d4:	4666      	mov	r6, ip
 800e0d6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e0d8:	683b      	ldr	r3, [r7, #0]
 800e0da:	6033      	str	r3, [r6, #0]
 800e0dc:	f10c 0018 	add.w	r0, ip, #24
 800e0e0:	f001 fc2e 	bl	800f940 <rmw_init_options_fini>
 800e0e4:	4607      	mov	r7, r0
 800e0e6:	b310      	cbz	r0, 800e12e <rcl_init_options_copy+0x102>
 800e0e8:	4640      	mov	r0, r8
 800e0ea:	f001 f8ff 	bl	800f2ec <rcutils_get_error_string>
 800e0ee:	f001 f925 	bl	800f33c <rcutils_reset_error>
 800e0f2:	4620      	mov	r0, r4
 800e0f4:	f7ff ff76 	bl	800dfe4 <rcl_init_options_fini>
 800e0f8:	4606      	mov	r6, r0
 800e0fa:	2800      	cmp	r0, #0
 800e0fc:	d1a6      	bne.n	800e04c <rcl_init_options_copy+0x20>
 800e0fe:	4638      	mov	r0, r7
 800e100:	f007 f922 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 800e104:	4606      	mov	r6, r0
 800e106:	e7a1      	b.n	800e04c <rcl_init_options_copy+0x20>
 800e108:	260b      	movs	r6, #11
 800e10a:	4630      	mov	r0, r6
 800e10c:	f50d 6d88 	add.w	sp, sp, #1088	; 0x440
 800e110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e114:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800e118:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800e11c:	6820      	ldr	r0, [r4, #0]
 800e11e:	4798      	blx	r3
 800e120:	4630      	mov	r0, r6
 800e122:	f007 f911 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 800e126:	4606      	mov	r6, r0
 800e128:	2800      	cmp	r0, #0
 800e12a:	d0cf      	beq.n	800e0cc <rcl_init_options_copy+0xa0>
 800e12c:	e78e      	b.n	800e04c <rcl_init_options_copy+0x20>
 800e12e:	a802      	add	r0, sp, #8
 800e130:	ae02      	add	r6, sp, #8
 800e132:	6827      	ldr	r7, [r4, #0]
 800e134:	f001 faa0 	bl	800f678 <rmw_get_zero_initialized_init_options>
 800e138:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e13a:	3718      	adds	r7, #24
 800e13c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e13e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e140:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e142:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800e144:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 800e146:	e896 0003 	ldmia.w	r6, {r0, r1}
 800e14a:	682a      	ldr	r2, [r5, #0]
 800e14c:	6823      	ldr	r3, [r4, #0]
 800e14e:	e887 0003 	stmia.w	r7, {r0, r1}
 800e152:	f102 0018 	add.w	r0, r2, #24
 800e156:	f103 0118 	add.w	r1, r3, #24
 800e15a:	f001 fbad 	bl	800f8b8 <rmw_init_options_copy>
 800e15e:	4606      	mov	r6, r0
 800e160:	2800      	cmp	r0, #0
 800e162:	f43f af73 	beq.w	800e04c <rcl_init_options_copy+0x20>
 800e166:	4640      	mov	r0, r8
 800e168:	f001 f8c0 	bl	800f2ec <rcutils_get_error_string>
 800e16c:	f001 f8e6 	bl	800f33c <rcutils_reset_error>
 800e170:	4620      	mov	r0, r4
 800e172:	f7ff ff37 	bl	800dfe4 <rcl_init_options_fini>
 800e176:	b118      	cbz	r0, 800e180 <rcl_init_options_copy+0x154>
 800e178:	4606      	mov	r6, r0
 800e17a:	e767      	b.n	800e04c <rcl_init_options_copy+0x20>
 800e17c:	260a      	movs	r6, #10
 800e17e:	e765      	b.n	800e04c <rcl_init_options_copy+0x20>
 800e180:	4630      	mov	r0, r6
 800e182:	f007 f8e1 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 800e186:	4606      	mov	r6, r0
 800e188:	e760      	b.n	800e04c <rcl_init_options_copy+0x20>
 800e18a:	bf00      	nop

0800e18c <rcl_node_get_default_options>:
 800e18c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e18e:	b087      	sub	sp, #28
 800e190:	4607      	mov	r7, r0
 800e192:	466d      	mov	r5, sp
 800e194:	4668      	mov	r0, sp
 800e196:	f000 ffd1 	bl	800f13c <rcutils_get_default_allocator>
 800e19a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e19c:	4c08      	ldr	r4, [pc, #32]	; (800e1c0 <rcl_node_get_default_options+0x34>)
 800e19e:	f8d5 c000 	ldr.w	ip, [r5]
 800e1a2:	1d26      	adds	r6, r4, #4
 800e1a4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800e1a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e1a8:	463d      	mov	r5, r7
 800e1aa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e1ac:	f8c6 c000 	str.w	ip, [r6]
 800e1b0:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800e1b4:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800e1b8:	4638      	mov	r0, r7
 800e1ba:	b007      	add	sp, #28
 800e1bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e1be:	bf00      	nop
 800e1c0:	20000018 	.word	0x20000018

0800e1c4 <rcl_node_options_copy>:
 800e1c4:	b1c8      	cbz	r0, 800e1fa <rcl_node_options_copy+0x36>
 800e1c6:	b4f0      	push	{r4, r5, r6, r7}
 800e1c8:	460f      	mov	r7, r1
 800e1ca:	b199      	cbz	r1, 800e1f4 <rcl_node_options_copy+0x30>
 800e1cc:	4288      	cmp	r0, r1
 800e1ce:	4606      	mov	r6, r0
 800e1d0:	d010      	beq.n	800e1f4 <rcl_node_options_copy+0x30>
 800e1d2:	4605      	mov	r5, r0
 800e1d4:	460c      	mov	r4, r1
 800e1d6:	f855 3b04 	ldr.w	r3, [r5], #4
 800e1da:	f844 3b04 	str.w	r3, [r4], #4
 800e1de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e1e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e1e2:	7e32      	ldrb	r2, [r6, #24]
 800e1e4:	6829      	ldr	r1, [r5, #0]
 800e1e6:	7e73      	ldrb	r3, [r6, #25]
 800e1e8:	6021      	str	r1, [r4, #0]
 800e1ea:	2000      	movs	r0, #0
 800e1ec:	763a      	strb	r2, [r7, #24]
 800e1ee:	767b      	strb	r3, [r7, #25]
 800e1f0:	bcf0      	pop	{r4, r5, r6, r7}
 800e1f2:	4770      	bx	lr
 800e1f4:	200b      	movs	r0, #11
 800e1f6:	bcf0      	pop	{r4, r5, r6, r7}
 800e1f8:	4770      	bx	lr
 800e1fa:	200b      	movs	r0, #11
 800e1fc:	4770      	bx	lr
 800e1fe:	bf00      	nop

0800e200 <rcl_get_zero_initialized_publisher>:
 800e200:	4b01      	ldr	r3, [pc, #4]	; (800e208 <rcl_get_zero_initialized_publisher+0x8>)
 800e202:	6818      	ldr	r0, [r3, #0]
 800e204:	4770      	bx	lr
 800e206:	bf00      	nop
 800e208:	0801ec28 	.word	0x0801ec28

0800e20c <rcl_publisher_init>:
 800e20c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e210:	b091      	sub	sp, #68	; 0x44
 800e212:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800e214:	b3d7      	cbz	r7, 800e28c <rcl_publisher_init+0x80>
 800e216:	f107 0950 	add.w	r9, r7, #80	; 0x50
 800e21a:	4604      	mov	r4, r0
 800e21c:	4648      	mov	r0, r9
 800e21e:	4688      	mov	r8, r1
 800e220:	4616      	mov	r6, r2
 800e222:	461d      	mov	r5, r3
 800e224:	f000 ff98 	bl	800f158 <rcutils_allocator_is_valid>
 800e228:	b380      	cbz	r0, 800e28c <rcl_publisher_init+0x80>
 800e22a:	b37c      	cbz	r4, 800e28c <rcl_publisher_init+0x80>
 800e22c:	f8d4 a000 	ldr.w	sl, [r4]
 800e230:	f1ba 0f00 	cmp.w	sl, #0
 800e234:	d004      	beq.n	800e240 <rcl_publisher_init+0x34>
 800e236:	2564      	movs	r5, #100	; 0x64
 800e238:	4628      	mov	r0, r5
 800e23a:	b011      	add	sp, #68	; 0x44
 800e23c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e240:	4640      	mov	r0, r8
 800e242:	f007 fd41 	bl	8015cc8 <rcl_node_is_valid>
 800e246:	b330      	cbz	r0, 800e296 <rcl_publisher_init+0x8a>
 800e248:	b306      	cbz	r6, 800e28c <rcl_publisher_init+0x80>
 800e24a:	b1fd      	cbz	r5, 800e28c <rcl_publisher_init+0x80>
 800e24c:	46ce      	mov	lr, r9
 800e24e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e252:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
 800e256:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e25a:	f8de 3000 	ldr.w	r3, [lr]
 800e25e:	f8cc 3000 	str.w	r3, [ip]
 800e262:	f001 f889 	bl	800f378 <rcutils_get_zero_initialized_string_map>
 800e266:	ab10      	add	r3, sp, #64	; 0x40
 800e268:	4684      	mov	ip, r0
 800e26a:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800e26e:	f8cd c020 	str.w	ip, [sp, #32]
 800e272:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e276:	e9dd 230b 	ldrd	r2, r3, [sp, #44]	; 0x2c
 800e27a:	4651      	mov	r1, sl
 800e27c:	a808      	add	r0, sp, #32
 800e27e:	f001 f8f5 	bl	800f46c <rcutils_string_map_init>
 800e282:	b150      	cbz	r0, 800e29a <rcl_publisher_init+0x8e>
 800e284:	280a      	cmp	r0, #10
 800e286:	d013      	beq.n	800e2b0 <rcl_publisher_init+0xa4>
 800e288:	2501      	movs	r5, #1
 800e28a:	e7d5      	b.n	800e238 <rcl_publisher_init+0x2c>
 800e28c:	250b      	movs	r5, #11
 800e28e:	4628      	mov	r0, r5
 800e290:	b011      	add	sp, #68	; 0x44
 800e292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e296:	25c8      	movs	r5, #200	; 0xc8
 800e298:	e7ce      	b.n	800e238 <rcl_publisher_init+0x2c>
 800e29a:	a808      	add	r0, sp, #32
 800e29c:	f007 fa5c 	bl	8015758 <rcl_get_default_topic_name_substitutions>
 800e2a0:	4682      	mov	sl, r0
 800e2a2:	b138      	cbz	r0, 800e2b4 <rcl_publisher_init+0xa8>
 800e2a4:	a808      	add	r0, sp, #32
 800e2a6:	f001 f921 	bl	800f4ec <rcutils_string_map_fini>
 800e2aa:	f1ba 0f0a 	cmp.w	sl, #10
 800e2ae:	d1eb      	bne.n	800e288 <rcl_publisher_init+0x7c>
 800e2b0:	250a      	movs	r5, #10
 800e2b2:	e7c1      	b.n	800e238 <rcl_publisher_init+0x2c>
 800e2b4:	4640      	mov	r0, r8
 800e2b6:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e2ba:	f007 fd0f 	bl	8015cdc <rcl_node_get_name>
 800e2be:	4682      	mov	sl, r0
 800e2c0:	4640      	mov	r0, r8
 800e2c2:	f007 fd13 	bl	8015cec <rcl_node_get_namespace>
 800e2c6:	4686      	mov	lr, r0
 800e2c8:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800e2cc:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
 800e2d0:	46ec      	mov	ip, sp
 800e2d2:	f8cd b014 	str.w	fp, [sp, #20]
 800e2d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e2da:	f8d9 3000 	ldr.w	r3, [r9]
 800e2de:	f8cc 3000 	str.w	r3, [ip]
 800e2e2:	4628      	mov	r0, r5
 800e2e4:	4651      	mov	r1, sl
 800e2e6:	4672      	mov	r2, lr
 800e2e8:	ab08      	add	r3, sp, #32
 800e2ea:	f007 f8cf 	bl	801548c <rcl_expand_topic_name>
 800e2ee:	4605      	mov	r5, r0
 800e2f0:	a808      	add	r0, sp, #32
 800e2f2:	f001 f8fb 	bl	800f4ec <rcutils_string_map_fini>
 800e2f6:	b920      	cbnz	r0, 800e302 <rcl_publisher_init+0xf6>
 800e2f8:	b15d      	cbz	r5, 800e312 <rcl_publisher_init+0x106>
 800e2fa:	2d67      	cmp	r5, #103	; 0x67
 800e2fc:	d002      	beq.n	800e304 <rcl_publisher_init+0xf8>
 800e2fe:	2d69      	cmp	r5, #105	; 0x69
 800e300:	d05f      	beq.n	800e3c2 <rcl_publisher_init+0x1b6>
 800e302:	2501      	movs	r5, #1
 800e304:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e306:	2800      	cmp	r0, #0
 800e308:	d096      	beq.n	800e238 <rcl_publisher_init+0x2c>
 800e30a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e30c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e30e:	4798      	blx	r3
 800e310:	e792      	b.n	800e238 <rcl_publisher_init+0x2c>
 800e312:	4640      	mov	r0, r8
 800e314:	f007 fcf2 	bl	8015cfc <rcl_node_get_options>
 800e318:	2800      	cmp	r0, #0
 800e31a:	d0f2      	beq.n	800e302 <rcl_publisher_init+0xf6>
 800e31c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e31e:	f7f1 ff61 	bl	80001e4 <strlen>
 800e322:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e324:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e326:	3001      	adds	r0, #1
 800e328:	4798      	blx	r3
 800e32a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e32c:	9107      	str	r1, [sp, #28]
 800e32e:	4681      	mov	r9, r0
 800e330:	4608      	mov	r0, r1
 800e332:	f7f1 ff57 	bl	80001e4 <strlen>
 800e336:	9907      	ldr	r1, [sp, #28]
 800e338:	1c42      	adds	r2, r0, #1
 800e33a:	4648      	mov	r0, r9
 800e33c:	f00b f9fa 	bl	8019734 <memcpy>
 800e340:	462a      	mov	r2, r5
 800e342:	4648      	mov	r0, r9
 800e344:	a90a      	add	r1, sp, #40	; 0x28
 800e346:	f001 f9c3 	bl	800f6d0 <rmw_validate_full_topic_name>
 800e34a:	2800      	cmp	r0, #0
 800e34c:	d137      	bne.n	800e3be <rcl_publisher_init+0x1b2>
 800e34e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e350:	2b00      	cmp	r3, #0
 800e352:	d138      	bne.n	800e3c6 <rcl_publisher_init+0x1ba>
 800e354:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e356:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e358:	20c0      	movs	r0, #192	; 0xc0
 800e35a:	4798      	blx	r3
 800e35c:	6020      	str	r0, [r4, #0]
 800e35e:	b3a0      	cbz	r0, 800e3ca <rcl_publisher_init+0x1be>
 800e360:	4640      	mov	r0, r8
 800e362:	f007 fcd3 	bl	8015d0c <rcl_node_get_rmw_handle>
 800e366:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e36a:	9300      	str	r3, [sp, #0]
 800e36c:	4631      	mov	r1, r6
 800e36e:	463b      	mov	r3, r7
 800e370:	464a      	mov	r2, r9
 800e372:	6825      	ldr	r5, [r4, #0]
 800e374:	f001 fdea 	bl	800ff4c <rmw_create_publisher>
 800e378:	6821      	ldr	r1, [r4, #0]
 800e37a:	f8c5 00bc 	str.w	r0, [r5, #188]	; 0xbc
 800e37e:	f8d1 00bc 	ldr.w	r0, [r1, #188]	; 0xbc
 800e382:	b388      	cbz	r0, 800e3e8 <rcl_publisher_init+0x1dc>
 800e384:	3168      	adds	r1, #104	; 0x68
 800e386:	f001 fec7 	bl	8010118 <rmw_publisher_get_actual_qos>
 800e38a:	6823      	ldr	r3, [r4, #0]
 800e38c:	4605      	mov	r5, r0
 800e38e:	b9f0      	cbnz	r0, 800e3ce <rcl_publisher_init+0x1c2>
 800e390:	f897 2048 	ldrb.w	r2, [r7, #72]	; 0x48
 800e394:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 800e398:	4618      	mov	r0, r3
 800e39a:	2268      	movs	r2, #104	; 0x68
 800e39c:	4639      	mov	r1, r7
 800e39e:	f00b f9c9 	bl	8019734 <memcpy>
 800e3a2:	f8d8 2000 	ldr.w	r2, [r8]
 800e3a6:	f8c0 20b8 	str.w	r2, [r0, #184]	; 0xb8
 800e3aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e3ac:	b110      	cbz	r0, 800e3b4 <rcl_publisher_init+0x1a8>
 800e3ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3b0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e3b2:	4798      	blx	r3
 800e3b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3b6:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e3b8:	4648      	mov	r0, r9
 800e3ba:	4798      	blx	r3
 800e3bc:	e73c      	b.n	800e238 <rcl_publisher_init+0x2c>
 800e3be:	2501      	movs	r5, #1
 800e3c0:	e7f3      	b.n	800e3aa <rcl_publisher_init+0x19e>
 800e3c2:	2567      	movs	r5, #103	; 0x67
 800e3c4:	e79e      	b.n	800e304 <rcl_publisher_init+0xf8>
 800e3c6:	2567      	movs	r5, #103	; 0x67
 800e3c8:	e7ef      	b.n	800e3aa <rcl_publisher_init+0x19e>
 800e3ca:	250a      	movs	r5, #10
 800e3cc:	e7ed      	b.n	800e3aa <rcl_publisher_init+0x19e>
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d0f5      	beq.n	800e3be <rcl_publisher_init+0x1b2>
 800e3d2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e3d6:	b13b      	cbz	r3, 800e3e8 <rcl_publisher_init+0x1dc>
 800e3d8:	4640      	mov	r0, r8
 800e3da:	f007 fc97 	bl	8015d0c <rcl_node_get_rmw_handle>
 800e3de:	6823      	ldr	r3, [r4, #0]
 800e3e0:	f8d3 10bc 	ldr.w	r1, [r3, #188]	; 0xbc
 800e3e4:	f001 fe9a 	bl	801011c <rmw_destroy_publisher>
 800e3e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e3ea:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e3ec:	6820      	ldr	r0, [r4, #0]
 800e3ee:	4798      	blx	r3
 800e3f0:	2300      	movs	r3, #0
 800e3f2:	6023      	str	r3, [r4, #0]
 800e3f4:	2501      	movs	r5, #1
 800e3f6:	e7d8      	b.n	800e3aa <rcl_publisher_init+0x19e>

0800e3f8 <rcl_publisher_get_default_options>:
 800e3f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e3fa:	4f0e      	ldr	r7, [pc, #56]	; (800e434 <rcl_publisher_get_default_options+0x3c>)
 800e3fc:	490e      	ldr	r1, [pc, #56]	; (800e438 <rcl_publisher_get_default_options+0x40>)
 800e3fe:	b087      	sub	sp, #28
 800e400:	4606      	mov	r6, r0
 800e402:	2250      	movs	r2, #80	; 0x50
 800e404:	4638      	mov	r0, r7
 800e406:	f00b f995 	bl	8019734 <memcpy>
 800e40a:	466c      	mov	r4, sp
 800e40c:	4668      	mov	r0, sp
 800e40e:	f000 fe95 	bl	800f13c <rcutils_get_default_allocator>
 800e412:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e414:	f107 0550 	add.w	r5, r7, #80	; 0x50
 800e418:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e41a:	6823      	ldr	r3, [r4, #0]
 800e41c:	602b      	str	r3, [r5, #0]
 800e41e:	f001 f93b 	bl	800f698 <rmw_get_default_publisher_options>
 800e422:	4639      	mov	r1, r7
 800e424:	6678      	str	r0, [r7, #100]	; 0x64
 800e426:	2268      	movs	r2, #104	; 0x68
 800e428:	4630      	mov	r0, r6
 800e42a:	f00b f983 	bl	8019734 <memcpy>
 800e42e:	4630      	mov	r0, r6
 800e430:	b007      	add	sp, #28
 800e432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e434:	20010348 	.word	0x20010348
 800e438:	0801ec30 	.word	0x0801ec30

0800e43c <rcl_publish>:
 800e43c:	b1f8      	cbz	r0, 800e47e <rcl_publish+0x42>
 800e43e:	6803      	ldr	r3, [r0, #0]
 800e440:	b570      	push	{r4, r5, r6, lr}
 800e442:	4604      	mov	r4, r0
 800e444:	b1b3      	cbz	r3, 800e474 <rcl_publish+0x38>
 800e446:	4616      	mov	r6, r2
 800e448:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 800e44c:	b192      	cbz	r2, 800e474 <rcl_publish+0x38>
 800e44e:	f8d3 00b8 	ldr.w	r0, [r3, #184]	; 0xb8
 800e452:	460d      	mov	r5, r1
 800e454:	f006 ff9c 	bl	8015390 <rcl_context_is_valid>
 800e458:	b160      	cbz	r0, 800e474 <rcl_publish+0x38>
 800e45a:	6823      	ldr	r3, [r4, #0]
 800e45c:	f8d3 00bc 	ldr.w	r0, [r3, #188]	; 0xbc
 800e460:	b140      	cbz	r0, 800e474 <rcl_publish+0x38>
 800e462:	b155      	cbz	r5, 800e47a <rcl_publish+0x3e>
 800e464:	4632      	mov	r2, r6
 800e466:	4629      	mov	r1, r5
 800e468:	f001 fd10 	bl	800fe8c <rmw_publish>
 800e46c:	3800      	subs	r0, #0
 800e46e:	bf18      	it	ne
 800e470:	2001      	movne	r0, #1
 800e472:	bd70      	pop	{r4, r5, r6, pc}
 800e474:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800e478:	bd70      	pop	{r4, r5, r6, pc}
 800e47a:	200b      	movs	r0, #11
 800e47c:	bd70      	pop	{r4, r5, r6, pc}
 800e47e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800e482:	4770      	bx	lr

0800e484 <rcl_get_zero_initialized_subscription>:
 800e484:	4b01      	ldr	r3, [pc, #4]	; (800e48c <rcl_get_zero_initialized_subscription+0x8>)
 800e486:	6818      	ldr	r0, [r3, #0]
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop
 800e48c:	0801ec80 	.word	0x0801ec80

0800e490 <rcl_subscription_init>:
 800e490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e494:	b091      	sub	sp, #68	; 0x44
 800e496:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800e498:	b1d7      	cbz	r7, 800e4d0 <rcl_subscription_init+0x40>
 800e49a:	f107 0950 	add.w	r9, r7, #80	; 0x50
 800e49e:	4604      	mov	r4, r0
 800e4a0:	4648      	mov	r0, r9
 800e4a2:	4688      	mov	r8, r1
 800e4a4:	4616      	mov	r6, r2
 800e4a6:	461d      	mov	r5, r3
 800e4a8:	f000 fe56 	bl	800f158 <rcutils_allocator_is_valid>
 800e4ac:	b180      	cbz	r0, 800e4d0 <rcl_subscription_init+0x40>
 800e4ae:	b17c      	cbz	r4, 800e4d0 <rcl_subscription_init+0x40>
 800e4b0:	4640      	mov	r0, r8
 800e4b2:	f007 fc09 	bl	8015cc8 <rcl_node_is_valid>
 800e4b6:	b380      	cbz	r0, 800e51a <rcl_subscription_init+0x8a>
 800e4b8:	b156      	cbz	r6, 800e4d0 <rcl_subscription_init+0x40>
 800e4ba:	b14d      	cbz	r5, 800e4d0 <rcl_subscription_init+0x40>
 800e4bc:	f8d4 a000 	ldr.w	sl, [r4]
 800e4c0:	f1ba 0f00 	cmp.w	sl, #0
 800e4c4:	d009      	beq.n	800e4da <rcl_subscription_init+0x4a>
 800e4c6:	2564      	movs	r5, #100	; 0x64
 800e4c8:	4628      	mov	r0, r5
 800e4ca:	b011      	add	sp, #68	; 0x44
 800e4cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4d0:	250b      	movs	r5, #11
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	b011      	add	sp, #68	; 0x44
 800e4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4da:	46ce      	mov	lr, r9
 800e4dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800e4e0:	f10d 0c2c 	add.w	ip, sp, #44	; 0x2c
 800e4e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e4e8:	f8de 3000 	ldr.w	r3, [lr]
 800e4ec:	f8cc 3000 	str.w	r3, [ip]
 800e4f0:	f000 ff42 	bl	800f378 <rcutils_get_zero_initialized_string_map>
 800e4f4:	ab10      	add	r3, sp, #64	; 0x40
 800e4f6:	4684      	mov	ip, r0
 800e4f8:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 800e4fc:	f8cd c020 	str.w	ip, [sp, #32]
 800e500:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800e504:	e9dd 230b 	ldrd	r2, r3, [sp, #44]	; 0x2c
 800e508:	4651      	mov	r1, sl
 800e50a:	a808      	add	r0, sp, #32
 800e50c:	f000 ffae 	bl	800f46c <rcutils_string_map_init>
 800e510:	b140      	cbz	r0, 800e524 <rcl_subscription_init+0x94>
 800e512:	280a      	cmp	r0, #10
 800e514:	d011      	beq.n	800e53a <rcl_subscription_init+0xaa>
 800e516:	2501      	movs	r5, #1
 800e518:	e7db      	b.n	800e4d2 <rcl_subscription_init+0x42>
 800e51a:	25c8      	movs	r5, #200	; 0xc8
 800e51c:	4628      	mov	r0, r5
 800e51e:	b011      	add	sp, #68	; 0x44
 800e520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e524:	a808      	add	r0, sp, #32
 800e526:	f007 f917 	bl	8015758 <rcl_get_default_topic_name_substitutions>
 800e52a:	4682      	mov	sl, r0
 800e52c:	b138      	cbz	r0, 800e53e <rcl_subscription_init+0xae>
 800e52e:	a808      	add	r0, sp, #32
 800e530:	f000 ffdc 	bl	800f4ec <rcutils_string_map_fini>
 800e534:	f1ba 0f0a 	cmp.w	sl, #10
 800e538:	d1ed      	bne.n	800e516 <rcl_subscription_init+0x86>
 800e53a:	250a      	movs	r5, #10
 800e53c:	e7c9      	b.n	800e4d2 <rcl_subscription_init+0x42>
 800e53e:	4640      	mov	r0, r8
 800e540:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800e544:	f007 fbca 	bl	8015cdc <rcl_node_get_name>
 800e548:	4682      	mov	sl, r0
 800e54a:	4640      	mov	r0, r8
 800e54c:	f007 fbce 	bl	8015cec <rcl_node_get_namespace>
 800e550:	4686      	mov	lr, r0
 800e552:	e8b9 000f 	ldmia.w	r9!, {r0, r1, r2, r3}
 800e556:	f10d 0b24 	add.w	fp, sp, #36	; 0x24
 800e55a:	46ec      	mov	ip, sp
 800e55c:	f8cd b014 	str.w	fp, [sp, #20]
 800e560:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800e564:	f8d9 3000 	ldr.w	r3, [r9]
 800e568:	f8cc 3000 	str.w	r3, [ip]
 800e56c:	4628      	mov	r0, r5
 800e56e:	4651      	mov	r1, sl
 800e570:	4672      	mov	r2, lr
 800e572:	ab08      	add	r3, sp, #32
 800e574:	f006 ff8a 	bl	801548c <rcl_expand_topic_name>
 800e578:	4605      	mov	r5, r0
 800e57a:	a808      	add	r0, sp, #32
 800e57c:	f000 ffb6 	bl	800f4ec <rcutils_string_map_fini>
 800e580:	b920      	cbnz	r0, 800e58c <rcl_subscription_init+0xfc>
 800e582:	b15d      	cbz	r5, 800e59c <rcl_subscription_init+0x10c>
 800e584:	2d67      	cmp	r5, #103	; 0x67
 800e586:	d002      	beq.n	800e58e <rcl_subscription_init+0xfe>
 800e588:	2d69      	cmp	r5, #105	; 0x69
 800e58a:	d05a      	beq.n	800e642 <rcl_subscription_init+0x1b2>
 800e58c:	2501      	movs	r5, #1
 800e58e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e590:	2800      	cmp	r0, #0
 800e592:	d09e      	beq.n	800e4d2 <rcl_subscription_init+0x42>
 800e594:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e596:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e598:	4798      	blx	r3
 800e59a:	e79a      	b.n	800e4d2 <rcl_subscription_init+0x42>
 800e59c:	4640      	mov	r0, r8
 800e59e:	f007 fbad 	bl	8015cfc <rcl_node_get_options>
 800e5a2:	2800      	cmp	r0, #0
 800e5a4:	d0f2      	beq.n	800e58c <rcl_subscription_init+0xfc>
 800e5a6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e5a8:	f7f1 fe1c 	bl	80001e4 <strlen>
 800e5ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5ae:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e5b0:	3001      	adds	r0, #1
 800e5b2:	4798      	blx	r3
 800e5b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e5b6:	9107      	str	r1, [sp, #28]
 800e5b8:	4681      	mov	r9, r0
 800e5ba:	4608      	mov	r0, r1
 800e5bc:	f7f1 fe12 	bl	80001e4 <strlen>
 800e5c0:	9907      	ldr	r1, [sp, #28]
 800e5c2:	1c42      	adds	r2, r0, #1
 800e5c4:	4648      	mov	r0, r9
 800e5c6:	f00b f8b5 	bl	8019734 <memcpy>
 800e5ca:	462a      	mov	r2, r5
 800e5cc:	4648      	mov	r0, r9
 800e5ce:	a90a      	add	r1, sp, #40	; 0x28
 800e5d0:	f001 f87e 	bl	800f6d0 <rmw_validate_full_topic_name>
 800e5d4:	2800      	cmp	r0, #0
 800e5d6:	d132      	bne.n	800e63e <rcl_subscription_init+0x1ae>
 800e5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d133      	bne.n	800e646 <rcl_subscription_init+0x1b6>
 800e5de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e5e0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e5e2:	20c8      	movs	r0, #200	; 0xc8
 800e5e4:	4798      	blx	r3
 800e5e6:	6020      	str	r0, [r4, #0]
 800e5e8:	b378      	cbz	r0, 800e64a <rcl_subscription_init+0x1ba>
 800e5ea:	4640      	mov	r0, r8
 800e5ec:	f007 fb8e 	bl	8015d0c <rcl_node_get_rmw_handle>
 800e5f0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e5f4:	9300      	str	r3, [sp, #0]
 800e5f6:	4631      	mov	r1, r6
 800e5f8:	463b      	mov	r3, r7
 800e5fa:	464a      	mov	r2, r9
 800e5fc:	6825      	ldr	r5, [r4, #0]
 800e5fe:	f001 fe0f 	bl	8010220 <rmw_create_subscription>
 800e602:	6821      	ldr	r1, [r4, #0]
 800e604:	f8c5 00c0 	str.w	r0, [r5, #192]	; 0xc0
 800e608:	f8d1 00c0 	ldr.w	r0, [r1, #192]	; 0xc0
 800e60c:	b368      	cbz	r0, 800e66a <rcl_subscription_init+0x1da>
 800e60e:	3170      	adds	r1, #112	; 0x70
 800e610:	f001 fef2 	bl	80103f8 <rmw_subscription_get_actual_qos>
 800e614:	4605      	mov	r5, r0
 800e616:	b9d0      	cbnz	r0, 800e64e <rcl_subscription_init+0x1be>
 800e618:	6820      	ldr	r0, [r4, #0]
 800e61a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800e61e:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 800e622:	2270      	movs	r2, #112	; 0x70
 800e624:	4639      	mov	r1, r7
 800e626:	f00b f885 	bl	8019734 <memcpy>
 800e62a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e62c:	b110      	cbz	r0, 800e634 <rcl_subscription_init+0x1a4>
 800e62e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e630:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e632:	4798      	blx	r3
 800e634:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e636:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e638:	4648      	mov	r0, r9
 800e63a:	4798      	blx	r3
 800e63c:	e749      	b.n	800e4d2 <rcl_subscription_init+0x42>
 800e63e:	2501      	movs	r5, #1
 800e640:	e7f3      	b.n	800e62a <rcl_subscription_init+0x19a>
 800e642:	2567      	movs	r5, #103	; 0x67
 800e644:	e7a3      	b.n	800e58e <rcl_subscription_init+0xfe>
 800e646:	2567      	movs	r5, #103	; 0x67
 800e648:	e7ef      	b.n	800e62a <rcl_subscription_init+0x19a>
 800e64a:	250a      	movs	r5, #10
 800e64c:	e7ed      	b.n	800e62a <rcl_subscription_init+0x19a>
 800e64e:	6823      	ldr	r3, [r4, #0]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d0f4      	beq.n	800e63e <rcl_subscription_init+0x1ae>
 800e654:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e658:	b13b      	cbz	r3, 800e66a <rcl_subscription_init+0x1da>
 800e65a:	4640      	mov	r0, r8
 800e65c:	f007 fb56 	bl	8015d0c <rcl_node_get_rmw_handle>
 800e660:	6823      	ldr	r3, [r4, #0]
 800e662:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 800e666:	f001 fec9 	bl	80103fc <rmw_destroy_subscription>
 800e66a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e66c:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800e66e:	6820      	ldr	r0, [r4, #0]
 800e670:	4798      	blx	r3
 800e672:	2300      	movs	r3, #0
 800e674:	6023      	str	r3, [r4, #0]
 800e676:	2501      	movs	r5, #1
 800e678:	e7d7      	b.n	800e62a <rcl_subscription_init+0x19a>
 800e67a:	bf00      	nop

0800e67c <rcl_subscription_get_default_options>:
 800e67c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e680:	4f12      	ldr	r7, [pc, #72]	; (800e6cc <rcl_subscription_get_default_options+0x50>)
 800e682:	4913      	ldr	r1, [pc, #76]	; (800e6d0 <rcl_subscription_get_default_options+0x54>)
 800e684:	b088      	sub	sp, #32
 800e686:	4606      	mov	r6, r0
 800e688:	2250      	movs	r2, #80	; 0x50
 800e68a:	4638      	mov	r0, r7
 800e68c:	f00b f852 	bl	8019734 <memcpy>
 800e690:	ac02      	add	r4, sp, #8
 800e692:	a802      	add	r0, sp, #8
 800e694:	f000 fd52 	bl	800f13c <rcutils_get_default_allocator>
 800e698:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e69a:	f107 0550 	add.w	r5, r7, #80	; 0x50
 800e69e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e6a0:	46e8      	mov	r8, sp
 800e6a2:	6823      	ldr	r3, [r4, #0]
 800e6a4:	602b      	str	r3, [r5, #0]
 800e6a6:	4640      	mov	r0, r8
 800e6a8:	f000 fffc 	bl	800f6a4 <rmw_get_default_subscription_options>
 800e6ac:	e898 0003 	ldmia.w	r8, {r0, r1}
 800e6b0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800e6b4:	e883 0003 	stmia.w	r3, {r0, r1}
 800e6b8:	2270      	movs	r2, #112	; 0x70
 800e6ba:	4639      	mov	r1, r7
 800e6bc:	4630      	mov	r0, r6
 800e6be:	f00b f839 	bl	8019734 <memcpy>
 800e6c2:	4630      	mov	r0, r6
 800e6c4:	b008      	add	sp, #32
 800e6c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e6ca:	bf00      	nop
 800e6cc:	200103b0 	.word	0x200103b0
 800e6d0:	0801ec88 	.word	0x0801ec88

0800e6d4 <rcl_take>:
 800e6d4:	2800      	cmp	r0, #0
 800e6d6:	d03f      	beq.n	800e758 <rcl_take+0x84>
 800e6d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e6dc:	4617      	mov	r7, r2
 800e6de:	6802      	ldr	r2, [r0, #0]
 800e6e0:	b09d      	sub	sp, #116	; 0x74
 800e6e2:	4606      	mov	r6, r0
 800e6e4:	b382      	cbz	r2, 800e748 <rcl_take+0x74>
 800e6e6:	4699      	mov	r9, r3
 800e6e8:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 800e6ec:	b363      	cbz	r3, 800e748 <rcl_take+0x74>
 800e6ee:	4688      	mov	r8, r1
 800e6f0:	b381      	cbz	r1, 800e754 <rcl_take+0x80>
 800e6f2:	2f00      	cmp	r7, #0
 800e6f4:	d034      	beq.n	800e760 <rcl_take+0x8c>
 800e6f6:	a802      	add	r0, sp, #8
 800e6f8:	ac02      	add	r4, sp, #8
 800e6fa:	f000 ffd7 	bl	800f6ac <rmw_get_zero_initialized_message_info>
 800e6fe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e700:	463d      	mov	r5, r7
 800e702:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e704:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800e706:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800e708:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800e70c:	6834      	ldr	r4, [r6, #0]
 800e70e:	f8d4 60c0 	ldr.w	r6, [r4, #192]	; 0xc0
 800e712:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800e716:	2400      	movs	r4, #0
 800e718:	463b      	mov	r3, r7
 800e71a:	4630      	mov	r0, r6
 800e71c:	f8cd 9000 	str.w	r9, [sp]
 800e720:	4641      	mov	r1, r8
 800e722:	f10d 023f 	add.w	r2, sp, #63	; 0x3f
 800e726:	f88d 403f 	strb.w	r4, [sp, #63]	; 0x3f
 800e72a:	f001 feb5 	bl	8010498 <rmw_take_with_info>
 800e72e:	4603      	mov	r3, r0
 800e730:	b9c0      	cbnz	r0, 800e764 <rcl_take+0x90>
 800e732:	f89d 103f 	ldrb.w	r1, [sp, #63]	; 0x3f
 800e736:	f240 1291 	movw	r2, #401	; 0x191
 800e73a:	2900      	cmp	r1, #0
 800e73c:	bf08      	it	eq
 800e73e:	4613      	moveq	r3, r2
 800e740:	4618      	mov	r0, r3
 800e742:	b01d      	add	sp, #116	; 0x74
 800e744:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e748:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800e74c:	4618      	mov	r0, r3
 800e74e:	b01d      	add	sp, #116	; 0x74
 800e750:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e754:	230b      	movs	r3, #11
 800e756:	e7f3      	b.n	800e740 <rcl_take+0x6c>
 800e758:	f44f 73c8 	mov.w	r3, #400	; 0x190
 800e75c:	4618      	mov	r0, r3
 800e75e:	4770      	bx	lr
 800e760:	af10      	add	r7, sp, #64	; 0x40
 800e762:	e7c8      	b.n	800e6f6 <rcl_take+0x22>
 800e764:	f006 fdf0 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 800e768:	4603      	mov	r3, r0
 800e76a:	e7e9      	b.n	800e740 <rcl_take+0x6c>

0800e76c <rcl_subscription_get_rmw_handle>:
 800e76c:	b118      	cbz	r0, 800e776 <rcl_subscription_get_rmw_handle+0xa>
 800e76e:	6800      	ldr	r0, [r0, #0]
 800e770:	b108      	cbz	r0, 800e776 <rcl_subscription_get_rmw_handle+0xa>
 800e772:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 800e776:	4770      	bx	lr

0800e778 <_rclc_check_for_new_data>:
 800e778:	2800      	cmp	r0, #0
 800e77a:	d042      	beq.n	800e802 <_rclc_check_for_new_data+0x8a>
 800e77c:	b510      	push	{r4, lr}
 800e77e:	7803      	ldrb	r3, [r0, #0]
 800e780:	b084      	sub	sp, #16
 800e782:	4604      	mov	r4, r0
 800e784:	2b08      	cmp	r3, #8
 800e786:	d847      	bhi.n	800e818 <_rclc_check_for_new_data+0xa0>
 800e788:	e8df f003 	tbb	[pc, r3]
 800e78c:	17251010 	.word	0x17251010
 800e790:	05050517 	.word	0x05050517
 800e794:	1e          	.byte	0x1e
 800e795:	00          	.byte	0x00
 800e796:	6a0b      	ldr	r3, [r1, #32]
 800e798:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e79a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e79e:	b118      	cbz	r0, 800e7a8 <_rclc_check_for_new_data+0x30>
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800e7a6:	2000      	movs	r0, #0
 800e7a8:	b004      	add	sp, #16
 800e7aa:	bd10      	pop	{r4, pc}
 800e7ac:	680b      	ldr	r3, [r1, #0]
 800e7ae:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e7b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e7b4:	2800      	cmp	r0, #0
 800e7b6:	d1f3      	bne.n	800e7a0 <_rclc_check_for_new_data+0x28>
 800e7b8:	e7f6      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e7ba:	698b      	ldr	r3, [r1, #24]
 800e7bc:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e7be:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e7c2:	2800      	cmp	r0, #0
 800e7c4:	d1ec      	bne.n	800e7a0 <_rclc_check_for_new_data+0x28>
 800e7c6:	e7ef      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e7c8:	688b      	ldr	r3, [r1, #8]
 800e7ca:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e7cc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e7d0:	2800      	cmp	r0, #0
 800e7d2:	d1e5      	bne.n	800e7a0 <_rclc_check_for_new_data+0x28>
 800e7d4:	e7e8      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e7d6:	690b      	ldr	r3, [r1, #16]
 800e7d8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e7da:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800e7de:	2800      	cmp	r0, #0
 800e7e0:	d0e2      	beq.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	6860      	ldr	r0, [r4, #4]
 800e7e6:	f88d 300f 	strb.w	r3, [sp, #15]
 800e7ea:	f10d 010f 	add.w	r1, sp, #15
 800e7ee:	f007 ff2d 	bl	801664c <rcl_timer_is_ready>
 800e7f2:	b960      	cbnz	r0, 800e80e <_rclc_check_for_new_data+0x96>
 800e7f4:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800e7f8:	b12b      	cbz	r3, 800e806 <_rclc_check_for_new_data+0x8e>
 800e7fa:	2301      	movs	r3, #1
 800e7fc:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800e800:	e7d2      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e802:	200b      	movs	r0, #11
 800e804:	4770      	bx	lr
 800e806:	f000 fd99 	bl	800f33c <rcutils_reset_error>
 800e80a:	2001      	movs	r0, #1
 800e80c:	e7cc      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e80e:	9001      	str	r0, [sp, #4]
 800e810:	f000 fd94 	bl	800f33c <rcutils_reset_error>
 800e814:	9801      	ldr	r0, [sp, #4]
 800e816:	e7c7      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>
 800e818:	2001      	movs	r0, #1
 800e81a:	e7c5      	b.n	800e7a8 <_rclc_check_for_new_data+0x30>

0800e81c <_rclc_take_new_data>:
 800e81c:	2800      	cmp	r0, #0
 800e81e:	d049      	beq.n	800e8b4 <_rclc_take_new_data+0x98>
 800e820:	b510      	push	{r4, lr}
 800e822:	7803      	ldrb	r3, [r0, #0]
 800e824:	b08e      	sub	sp, #56	; 0x38
 800e826:	4604      	mov	r4, r0
 800e828:	2b08      	cmp	r3, #8
 800e82a:	d84a      	bhi.n	800e8c2 <_rclc_take_new_data+0xa6>
 800e82c:	e8df f003 	tbb	[pc, r3]
 800e830:	2b121515 	.word	0x2b121515
 800e834:	0505052b 	.word	0x0505052b
 800e838:	12          	.byte	0x12
 800e839:	00          	.byte	0x00
 800e83a:	6a0b      	ldr	r3, [r1, #32]
 800e83c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e83e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e842:	b13b      	cbz	r3, 800e854 <_rclc_take_new_data+0x38>
 800e844:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e848:	f104 0110 	add.w	r1, r4, #16
 800e84c:	f007 fb5e 	bl	8015f0c <rcl_take_request>
 800e850:	2800      	cmp	r0, #0
 800e852:	d131      	bne.n	800e8b8 <_rclc_take_new_data+0x9c>
 800e854:	2000      	movs	r0, #0
 800e856:	b00e      	add	sp, #56	; 0x38
 800e858:	bd10      	pop	{r4, pc}
 800e85a:	680b      	ldr	r3, [r1, #0]
 800e85c:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e85e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d0f6      	beq.n	800e854 <_rclc_take_new_data+0x38>
 800e866:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 800e86a:	2300      	movs	r3, #0
 800e86c:	aa02      	add	r2, sp, #8
 800e86e:	f7ff ff31 	bl	800e6d4 <rcl_take>
 800e872:	2800      	cmp	r0, #0
 800e874:	d0ef      	beq.n	800e856 <_rclc_take_new_data+0x3a>
 800e876:	f240 1391 	movw	r3, #401	; 0x191
 800e87a:	4298      	cmp	r0, r3
 800e87c:	d115      	bne.n	800e8aa <_rclc_take_new_data+0x8e>
 800e87e:	2300      	movs	r3, #0
 800e880:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 800e884:	e7e7      	b.n	800e856 <_rclc_take_new_data+0x3a>
 800e886:	698b      	ldr	r3, [r1, #24]
 800e888:	6b42      	ldr	r2, [r0, #52]	; 0x34
 800e88a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e88e:	2b00      	cmp	r3, #0
 800e890:	d0e0      	beq.n	800e854 <_rclc_take_new_data+0x38>
 800e892:	e9d0 0201 	ldrd	r0, r2, [r0, #4]
 800e896:	f104 0110 	add.w	r1, r4, #16
 800e89a:	f006 fd19 	bl	80152d0 <rcl_take_response>
 800e89e:	2800      	cmp	r0, #0
 800e8a0:	d0d8      	beq.n	800e854 <_rclc_take_new_data+0x38>
 800e8a2:	f240 13f5 	movw	r3, #501	; 0x1f5
 800e8a6:	4298      	cmp	r0, r3
 800e8a8:	d0d5      	beq.n	800e856 <_rclc_take_new_data+0x3a>
 800e8aa:	9001      	str	r0, [sp, #4]
 800e8ac:	f000 fd46 	bl	800f33c <rcutils_reset_error>
 800e8b0:	9801      	ldr	r0, [sp, #4]
 800e8b2:	e7d0      	b.n	800e856 <_rclc_take_new_data+0x3a>
 800e8b4:	200b      	movs	r0, #11
 800e8b6:	4770      	bx	lr
 800e8b8:	f240 2359 	movw	r3, #601	; 0x259
 800e8bc:	4298      	cmp	r0, r3
 800e8be:	d0de      	beq.n	800e87e <_rclc_take_new_data+0x62>
 800e8c0:	e7f3      	b.n	800e8aa <_rclc_take_new_data+0x8e>
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	e7c7      	b.n	800e856 <_rclc_take_new_data+0x3a>
 800e8c6:	bf00      	nop

0800e8c8 <_rclc_execute>:
 800e8c8:	2800      	cmp	r0, #0
 800e8ca:	d058      	beq.n	800e97e <_rclc_execute+0xb6>
 800e8cc:	b510      	push	{r4, lr}
 800e8ce:	7843      	ldrb	r3, [r0, #1]
 800e8d0:	b082      	sub	sp, #8
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	b14b      	cbz	r3, 800e8ea <_rclc_execute+0x22>
 800e8d6:	2b01      	cmp	r3, #1
 800e8d8:	d017      	beq.n	800e90a <_rclc_execute+0x42>
 800e8da:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800e8de:	b18b      	cbz	r3, 800e904 <_rclc_execute+0x3c>
 800e8e0:	2000      	movs	r0, #0
 800e8e2:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39
 800e8e6:	b002      	add	sp, #8
 800e8e8:	bd10      	pop	{r4, pc}
 800e8ea:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800e8ee:	b14b      	cbz	r3, 800e904 <_rclc_execute+0x3c>
 800e8f0:	7803      	ldrb	r3, [r0, #0]
 800e8f2:	2b08      	cmp	r3, #8
 800e8f4:	d860      	bhi.n	800e9b8 <_rclc_execute+0xf0>
 800e8f6:	e8df f003 	tbb	[pc, r3]
 800e8fa:	5128      	.short	0x5128
 800e8fc:	122c2832 	.word	0x122c2832
 800e900:	1212      	.short	0x1212
 800e902:	38          	.byte	0x38
 800e903:	00          	.byte	0x00
 800e904:	2000      	movs	r0, #0
 800e906:	b002      	add	sp, #8
 800e908:	bd10      	pop	{r4, pc}
 800e90a:	7803      	ldrb	r3, [r0, #0]
 800e90c:	2b08      	cmp	r3, #8
 800e90e:	d853      	bhi.n	800e9b8 <_rclc_execute+0xf0>
 800e910:	e8df f003 	tbb	[pc, r3]
 800e914:	1b252e37 	.word	0x1b252e37
 800e918:	0505051f 	.word	0x0505051f
 800e91c:	2b          	.byte	0x2b
 800e91d:	00          	.byte	0x00
 800e91e:	2b06      	cmp	r3, #6
 800e920:	d041      	beq.n	800e9a6 <_rclc_execute+0xde>
 800e922:	2b07      	cmp	r3, #7
 800e924:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e926:	d133      	bne.n	800e990 <_rclc_execute+0xc8>
 800e928:	e9d4 120a 	ldrd	r1, r2, [r4, #40]	; 0x28
 800e92c:	68a0      	ldr	r0, [r4, #8]
 800e92e:	4798      	blx	r3
 800e930:	f104 0110 	add.w	r1, r4, #16
 800e934:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800e936:	6860      	ldr	r0, [r4, #4]
 800e938:	f007 fb20 	bl	8015f7c <rcl_send_response>
 800e93c:	2800      	cmp	r0, #0
 800e93e:	d0cc      	beq.n	800e8da <_rclc_execute+0x12>
 800e940:	9001      	str	r0, [sp, #4]
 800e942:	f000 fcfb 	bl	800f33c <rcutils_reset_error>
 800e946:	9801      	ldr	r0, [sp, #4]
 800e948:	e7cd      	b.n	800e8e6 <_rclc_execute+0x1e>
 800e94a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e94c:	68a0      	ldr	r0, [r4, #8]
 800e94e:	4798      	blx	r3
 800e950:	e7c3      	b.n	800e8da <_rclc_execute+0x12>
 800e952:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e954:	68a0      	ldr	r0, [r4, #8]
 800e956:	f104 0110 	add.w	r1, r4, #16
 800e95a:	4798      	blx	r3
 800e95c:	e7bd      	b.n	800e8da <_rclc_execute+0x12>
 800e95e:	6860      	ldr	r0, [r4, #4]
 800e960:	f007 fde0 	bl	8016524 <rcl_timer_call>
 800e964:	2800      	cmp	r0, #0
 800e966:	d0b8      	beq.n	800e8da <_rclc_execute+0x12>
 800e968:	e7ea      	b.n	800e940 <_rclc_execute+0x78>
 800e96a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e96c:	4798      	blx	r3
 800e96e:	e7b4      	b.n	800e8da <_rclc_execute+0x12>
 800e970:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800e974:	b990      	cbnz	r0, 800e99c <_rclc_execute+0xd4>
 800e976:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800e97a:	4798      	blx	r3
 800e97c:	e7ad      	b.n	800e8da <_rclc_execute+0x12>
 800e97e:	200b      	movs	r0, #11
 800e980:	4770      	bx	lr
 800e982:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 800e986:	2800      	cmp	r0, #0
 800e988:	d1df      	bne.n	800e94a <_rclc_execute+0x82>
 800e98a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e98c:	4798      	blx	r3
 800e98e:	e7a4      	b.n	800e8da <_rclc_execute+0x12>
 800e990:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 800e992:	68a0      	ldr	r0, [r4, #8]
 800e994:	4798      	blx	r3
 800e996:	f104 0110 	add.w	r1, r4, #16
 800e99a:	e7cb      	b.n	800e934 <_rclc_execute+0x6c>
 800e99c:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 800e9a0:	68a0      	ldr	r0, [r4, #8]
 800e9a2:	4798      	blx	r3
 800e9a4:	e799      	b.n	800e8da <_rclc_execute+0x12>
 800e9a6:	f104 0110 	add.w	r1, r4, #16
 800e9aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800e9ac:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800e9ae:	68a0      	ldr	r0, [r4, #8]
 800e9b0:	9101      	str	r1, [sp, #4]
 800e9b2:	4798      	blx	r3
 800e9b4:	9901      	ldr	r1, [sp, #4]
 800e9b6:	e7bd      	b.n	800e934 <_rclc_execute+0x6c>
 800e9b8:	2001      	movs	r0, #1
 800e9ba:	e794      	b.n	800e8e6 <_rclc_execute+0x1e>

0800e9bc <rclc_executor_trigger_any>:
 800e9bc:	b170      	cbz	r0, 800e9dc <rclc_executor_trigger_any+0x20>
 800e9be:	b179      	cbz	r1, 800e9e0 <rclc_executor_trigger_any+0x24>
 800e9c0:	4603      	mov	r3, r0
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	e005      	b.n	800e9d2 <rclc_executor_trigger_any+0x16>
 800e9c6:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 800e9ca:	3340      	adds	r3, #64	; 0x40
 800e9cc:	b930      	cbnz	r0, 800e9dc <rclc_executor_trigger_any+0x20>
 800e9ce:	4291      	cmp	r1, r2
 800e9d0:	d005      	beq.n	800e9de <rclc_executor_trigger_any+0x22>
 800e9d2:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 800e9d6:	3201      	adds	r2, #1
 800e9d8:	2800      	cmp	r0, #0
 800e9da:	d1f4      	bne.n	800e9c6 <rclc_executor_trigger_any+0xa>
 800e9dc:	4770      	bx	lr
 800e9de:	4770      	bx	lr
 800e9e0:	4608      	mov	r0, r1
 800e9e2:	e7fb      	b.n	800e9dc <rclc_executor_trigger_any+0x20>
 800e9e4:	0000      	movs	r0, r0
	...

0800e9e8 <rclc_executor_init>:
 800e9e8:	2800      	cmp	r0, #0
 800e9ea:	d063      	beq.n	800eab4 <rclc_executor_init+0xcc>
 800e9ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e9f0:	460f      	mov	r7, r1
 800e9f2:	b0ae      	sub	sp, #184	; 0xb8
 800e9f4:	2900      	cmp	r1, #0
 800e9f6:	d055      	beq.n	800eaa4 <rclc_executor_init+0xbc>
 800e9f8:	4605      	mov	r5, r0
 800e9fa:	4618      	mov	r0, r3
 800e9fc:	4616      	mov	r6, r2
 800e9fe:	4698      	mov	r8, r3
 800ea00:	f000 fbaa 	bl	800f158 <rcutils_allocator_is_valid>
 800ea04:	2800      	cmp	r0, #0
 800ea06:	d04d      	beq.n	800eaa4 <rclc_executor_init+0xbc>
 800ea08:	2e00      	cmp	r6, #0
 800ea0a:	d04b      	beq.n	800eaa4 <rclc_executor_init+0xbc>
 800ea0c:	492e      	ldr	r1, [pc, #184]	; (800eac8 <rclc_executor_init+0xe0>)
 800ea0e:	2280      	movs	r2, #128	; 0x80
 800ea10:	a80e      	add	r0, sp, #56	; 0x38
 800ea12:	f00a fe8f 	bl	8019734 <memcpy>
 800ea16:	2400      	movs	r4, #0
 800ea18:	a90e      	add	r1, sp, #56	; 0x38
 800ea1a:	2280      	movs	r2, #128	; 0x80
 800ea1c:	4628      	mov	r0, r5
 800ea1e:	f00a fe89 	bl	8019734 <memcpy>
 800ea22:	602f      	str	r7, [r5, #0]
 800ea24:	4668      	mov	r0, sp
 800ea26:	e9c5 6402 	strd	r6, r4, [r5, #8]
 800ea2a:	466f      	mov	r7, sp
 800ea2c:	f007 ffd4 	bl	80169d8 <rcl_get_zero_initialized_wait_set>
 800ea30:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ea32:	f105 0c14 	add.w	ip, r5, #20
 800ea36:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ea3a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ea3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ea40:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ea42:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800ea46:	a31e      	add	r3, pc, #120	; (adr r3, 800eac0 <rclc_executor_init+0xd8>)
 800ea48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea4c:	6839      	ldr	r1, [r7, #0]
 800ea4e:	f8cc 1000 	str.w	r1, [ip]
 800ea52:	f8d8 7000 	ldr.w	r7, [r8]
 800ea56:	f8d8 1010 	ldr.w	r1, [r8, #16]
 800ea5a:	f8c5 8010 	str.w	r8, [r5, #16]
 800ea5e:	e9c5 2318 	strd	r2, r3, [r5, #96]	; 0x60
 800ea62:	01b0      	lsls	r0, r6, #6
 800ea64:	47b8      	blx	r7
 800ea66:	6068      	str	r0, [r5, #4]
 800ea68:	b908      	cbnz	r0, 800ea6e <rclc_executor_init+0x86>
 800ea6a:	e025      	b.n	800eab8 <rclc_executor_init+0xd0>
 800ea6c:	6868      	ldr	r0, [r5, #4]
 800ea6e:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 800ea72:	4631      	mov	r1, r6
 800ea74:	3401      	adds	r4, #1
 800ea76:	f000 fa15 	bl	800eea4 <rclc_executor_handle_init>
 800ea7a:	42a6      	cmp	r6, r4
 800ea7c:	d1f6      	bne.n	800ea6c <rclc_executor_init+0x84>
 800ea7e:	f105 0048 	add.w	r0, r5, #72	; 0x48
 800ea82:	f000 fa03 	bl	800ee8c <rclc_executor_handle_counters_zero_init>
 800ea86:	686b      	ldr	r3, [r5, #4]
 800ea88:	4a10      	ldr	r2, [pc, #64]	; (800eacc <rclc_executor_init+0xe4>)
 800ea8a:	672a      	str	r2, [r5, #112]	; 0x70
 800ea8c:	2000      	movs	r0, #0
 800ea8e:	6768      	str	r0, [r5, #116]	; 0x74
 800ea90:	b163      	cbz	r3, 800eaac <rclc_executor_init+0xc4>
 800ea92:	692b      	ldr	r3, [r5, #16]
 800ea94:	b153      	cbz	r3, 800eaac <rclc_executor_init+0xc4>
 800ea96:	68ab      	ldr	r3, [r5, #8]
 800ea98:	b143      	cbz	r3, 800eaac <rclc_executor_init+0xc4>
 800ea9a:	f885 0078 	strb.w	r0, [r5, #120]	; 0x78
 800ea9e:	b02e      	add	sp, #184	; 0xb8
 800eaa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaa4:	200b      	movs	r0, #11
 800eaa6:	b02e      	add	sp, #184	; 0xb8
 800eaa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaac:	4618      	mov	r0, r3
 800eaae:	b02e      	add	sp, #184	; 0xb8
 800eab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eab4:	200b      	movs	r0, #11
 800eab6:	4770      	bx	lr
 800eab8:	200a      	movs	r0, #10
 800eaba:	e7f4      	b.n	800eaa6 <rclc_executor_init+0xbe>
 800eabc:	f3af 8000 	nop.w
 800eac0:	3b9aca00 	.word	0x3b9aca00
 800eac4:	00000000 	.word	0x00000000
 800eac8:	0801ecd8 	.word	0x0801ecd8
 800eacc:	0800e9bd 	.word	0x0800e9bd

0800ead0 <rclc_executor_add_subscription>:
 800ead0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ead4:	f89d 7018 	ldrb.w	r7, [sp, #24]
 800ead8:	b358      	cbz	r0, 800eb32 <rclc_executor_add_subscription+0x62>
 800eada:	b351      	cbz	r1, 800eb32 <rclc_executor_add_subscription+0x62>
 800eadc:	b34a      	cbz	r2, 800eb32 <rclc_executor_add_subscription+0x62>
 800eade:	b343      	cbz	r3, 800eb32 <rclc_executor_add_subscription+0x62>
 800eae0:	4604      	mov	r4, r0
 800eae2:	e9d0 0502 	ldrd	r0, r5, [r0, #8]
 800eae6:	4285      	cmp	r5, r0
 800eae8:	d302      	bcc.n	800eaf0 <rclc_executor_add_subscription+0x20>
 800eaea:	2001      	movs	r0, #1
 800eaec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eaf0:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800eaf4:	ea4f 1885 	mov.w	r8, r5, lsl #6
 800eaf8:	eb0e 1685 	add.w	r6, lr, r5, lsl #6
 800eafc:	f04f 0c00 	mov.w	ip, #0
 800eb00:	f80e c008 	strb.w	ip, [lr, r8]
 800eb04:	2001      	movs	r0, #1
 800eb06:	3501      	adds	r5, #1
 800eb08:	f104 0814 	add.w	r8, r4, #20
 800eb0c:	f886 0038 	strb.w	r0, [r6, #56]	; 0x38
 800eb10:	e9c6 1201 	strd	r1, r2, [r6, #4]
 800eb14:	6333      	str	r3, [r6, #48]	; 0x30
 800eb16:	7077      	strb	r7, [r6, #1]
 800eb18:	f8c6 c02c 	str.w	ip, [r6, #44]	; 0x2c
 800eb1c:	4640      	mov	r0, r8
 800eb1e:	60e5      	str	r5, [r4, #12]
 800eb20:	f007 ff6c 	bl	80169fc <rcl_wait_set_is_valid>
 800eb24:	b940      	cbnz	r0, 800eb38 <rclc_executor_add_subscription+0x68>
 800eb26:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800eb28:	3301      	adds	r3, #1
 800eb2a:	64a3      	str	r3, [r4, #72]	; 0x48
 800eb2c:	2000      	movs	r0, #0
 800eb2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb32:	200b      	movs	r0, #11
 800eb34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb38:	4640      	mov	r0, r8
 800eb3a:	f007 ff65 	bl	8016a08 <rcl_wait_set_fini>
 800eb3e:	2800      	cmp	r0, #0
 800eb40:	d0f1      	beq.n	800eb26 <rclc_executor_add_subscription+0x56>
 800eb42:	e7d3      	b.n	800eaec <rclc_executor_add_subscription+0x1c>

0800eb44 <rclc_executor_add_timer>:
 800eb44:	b308      	cbz	r0, 800eb8a <rclc_executor_add_timer+0x46>
 800eb46:	b301      	cbz	r1, 800eb8a <rclc_executor_add_timer+0x46>
 800eb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eb4a:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800eb4e:	4293      	cmp	r3, r2
 800eb50:	4604      	mov	r4, r0
 800eb52:	d301      	bcc.n	800eb58 <rclc_executor_add_timer+0x14>
 800eb54:	2001      	movs	r0, #1
 800eb56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb58:	6840      	ldr	r0, [r0, #4]
 800eb5a:	019d      	lsls	r5, r3, #6
 800eb5c:	eb00 1283 	add.w	r2, r0, r3, lsl #6
 800eb60:	2702      	movs	r7, #2
 800eb62:	6051      	str	r1, [r2, #4]
 800eb64:	3301      	adds	r3, #1
 800eb66:	5347      	strh	r7, [r0, r5]
 800eb68:	2601      	movs	r6, #1
 800eb6a:	2100      	movs	r1, #0
 800eb6c:	f104 0514 	add.w	r5, r4, #20
 800eb70:	f882 6038 	strb.w	r6, [r2, #56]	; 0x38
 800eb74:	62d1      	str	r1, [r2, #44]	; 0x2c
 800eb76:	4628      	mov	r0, r5
 800eb78:	60e3      	str	r3, [r4, #12]
 800eb7a:	f007 ff3f 	bl	80169fc <rcl_wait_set_is_valid>
 800eb7e:	b930      	cbnz	r0, 800eb8e <rclc_executor_add_timer+0x4a>
 800eb80:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800eb82:	3301      	adds	r3, #1
 800eb84:	64e3      	str	r3, [r4, #76]	; 0x4c
 800eb86:	2000      	movs	r0, #0
 800eb88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb8a:	200b      	movs	r0, #11
 800eb8c:	4770      	bx	lr
 800eb8e:	4628      	mov	r0, r5
 800eb90:	f007 ff3a 	bl	8016a08 <rcl_wait_set_fini>
 800eb94:	2800      	cmp	r0, #0
 800eb96:	d0f3      	beq.n	800eb80 <rclc_executor_add_timer+0x3c>
 800eb98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eb9a:	bf00      	nop

0800eb9c <rclc_executor_prepare>:
 800eb9c:	2800      	cmp	r0, #0
 800eb9e:	d03d      	beq.n	800ec1c <rclc_executor_prepare+0x80>
 800eba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eba4:	f100 0814 	add.w	r8, r0, #20
 800eba8:	b09a      	sub	sp, #104	; 0x68
 800ebaa:	4604      	mov	r4, r0
 800ebac:	4640      	mov	r0, r8
 800ebae:	f007 ff25 	bl	80169fc <rcl_wait_set_is_valid>
 800ebb2:	b118      	cbz	r0, 800ebbc <rclc_executor_prepare+0x20>
 800ebb4:	2000      	movs	r0, #0
 800ebb6:	b01a      	add	sp, #104	; 0x68
 800ebb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ebbc:	4640      	mov	r0, r8
 800ebbe:	f007 ff23 	bl	8016a08 <rcl_wait_set_fini>
 800ebc2:	2800      	cmp	r0, #0
 800ebc4:	d127      	bne.n	800ec16 <rclc_executor_prepare+0x7a>
 800ebc6:	a80c      	add	r0, sp, #48	; 0x30
 800ebc8:	ad0c      	add	r5, sp, #48	; 0x30
 800ebca:	f007 ff05 	bl	80169d8 <rcl_get_zero_initialized_wait_set>
 800ebce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ebd0:	4646      	mov	r6, r8
 800ebd2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ebd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ebd6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ebd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ebda:	6927      	ldr	r7, [r4, #16]
 800ebdc:	682d      	ldr	r5, [r5, #0]
 800ebde:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800ebe0:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800ebe2:	6035      	str	r5, [r6, #0]
 800ebe4:	ad04      	add	r5, sp, #16
 800ebe6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ebe8:	e9d4 3214 	ldrd	r3, r2, [r4, #80]	; 0x50
 800ebec:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800ebee:	6826      	ldr	r6, [r4, #0]
 800ebf0:	6838      	ldr	r0, [r7, #0]
 800ebf2:	6028      	str	r0, [r5, #0]
 800ebf4:	e9cd 1602 	strd	r1, r6, [sp, #8]
 800ebf8:	e9cd 3200 	strd	r3, r2, [sp]
 800ebfc:	4640      	mov	r0, r8
 800ebfe:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800ec00:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800ec02:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800ec04:	f008 fa1e 	bl	8017044 <rcl_wait_set_init>
 800ec08:	2800      	cmp	r0, #0
 800ec0a:	d0d4      	beq.n	800ebb6 <rclc_executor_prepare+0x1a>
 800ec0c:	900b      	str	r0, [sp, #44]	; 0x2c
 800ec0e:	f000 fb95 	bl	800f33c <rcutils_reset_error>
 800ec12:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ec14:	e7cf      	b.n	800ebb6 <rclc_executor_prepare+0x1a>
 800ec16:	f000 fb91 	bl	800f33c <rcutils_reset_error>
 800ec1a:	e7d4      	b.n	800ebc6 <rclc_executor_prepare+0x2a>
 800ec1c:	200b      	movs	r0, #11
 800ec1e:	4770      	bx	lr

0800ec20 <rclc_executor_spin_some.part.0>:
 800ec20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec24:	f100 0814 	add.w	r8, r0, #20
 800ec28:	b083      	sub	sp, #12
 800ec2a:	4692      	mov	sl, r2
 800ec2c:	4699      	mov	r9, r3
 800ec2e:	4605      	mov	r5, r0
 800ec30:	f7ff ffb4 	bl	800eb9c <rclc_executor_prepare>
 800ec34:	4640      	mov	r0, r8
 800ec36:	f007 ffb3 	bl	8016ba0 <rcl_wait_set_clear>
 800ec3a:	4607      	mov	r7, r0
 800ec3c:	2800      	cmp	r0, #0
 800ec3e:	f040 80ad 	bne.w	800ed9c <rclc_executor_spin_some.part.0+0x17c>
 800ec42:	68ab      	ldr	r3, [r5, #8]
 800ec44:	4604      	mov	r4, r0
 800ec46:	b1eb      	cbz	r3, 800ec84 <rclc_executor_spin_some.part.0+0x64>
 800ec48:	686e      	ldr	r6, [r5, #4]
 800ec4a:	eb06 1184 	add.w	r1, r6, r4, lsl #6
 800ec4e:	01a2      	lsls	r2, r4, #6
 800ec50:	f891 3038 	ldrb.w	r3, [r1, #56]	; 0x38
 800ec54:	b1b3      	cbz	r3, 800ec84 <rclc_executor_spin_some.part.0+0x64>
 800ec56:	5cb3      	ldrb	r3, [r6, r2]
 800ec58:	2b08      	cmp	r3, #8
 800ec5a:	f200 8098 	bhi.w	800ed8e <rclc_executor_spin_some.part.0+0x16e>
 800ec5e:	e8df f003 	tbb	[pc, r3]
 800ec62:	7a7a      	.short	0x7a7a
 800ec64:	056c6c83 	.word	0x056c6c83
 800ec68:	0505      	.short	0x0505
 800ec6a:	8c          	.byte	0x8c
 800ec6b:	00          	.byte	0x00
 800ec6c:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ec70:	4640      	mov	r0, r8
 800ec72:	6849      	ldr	r1, [r1, #4]
 800ec74:	f008 fafc 	bl	8017270 <rcl_wait_set_add_service>
 800ec78:	2800      	cmp	r0, #0
 800ec7a:	d166      	bne.n	800ed4a <rclc_executor_spin_some.part.0+0x12a>
 800ec7c:	68ab      	ldr	r3, [r5, #8]
 800ec7e:	3401      	adds	r4, #1
 800ec80:	429c      	cmp	r4, r3
 800ec82:	d3e1      	bcc.n	800ec48 <rclc_executor_spin_some.part.0+0x28>
 800ec84:	464b      	mov	r3, r9
 800ec86:	4652      	mov	r2, sl
 800ec88:	4640      	mov	r0, r8
 800ec8a:	f008 fb1d 	bl	80172c8 <rcl_wait>
 800ec8e:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	f000 8088 	beq.w	800eda8 <rclc_executor_spin_some.part.0+0x188>
 800ec98:	2b01      	cmp	r3, #1
 800ec9a:	d178      	bne.n	800ed8e <rclc_executor_spin_some.part.0+0x16e>
 800ec9c:	68ab      	ldr	r3, [r5, #8]
 800ec9e:	2b00      	cmp	r3, #0
 800eca0:	f000 80cd 	beq.w	800ee3e <rclc_executor_spin_some.part.0+0x21e>
 800eca4:	2400      	movs	r4, #0
 800eca6:	4626      	mov	r6, r4
 800eca8:	f240 1991 	movw	r9, #401	; 0x191
 800ecac:	e009      	b.n	800ecc2 <rclc_executor_spin_some.part.0+0xa2>
 800ecae:	f7ff fd63 	bl	800e778 <_rclc_check_for_new_data>
 800ecb2:	4604      	mov	r4, r0
 800ecb4:	b108      	cbz	r0, 800ecba <rclc_executor_spin_some.part.0+0x9a>
 800ecb6:	4548      	cmp	r0, r9
 800ecb8:	d13d      	bne.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ecba:	68ab      	ldr	r3, [r5, #8]
 800ecbc:	429e      	cmp	r6, r3
 800ecbe:	f080 80c3 	bcs.w	800ee48 <rclc_executor_spin_some.part.0+0x228>
 800ecc2:	686a      	ldr	r2, [r5, #4]
 800ecc4:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800ecc8:	4641      	mov	r1, r8
 800ecca:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 800ecce:	3601      	adds	r6, #1
 800ecd0:	f1bc 0f00 	cmp.w	ip, #0
 800ecd4:	d1eb      	bne.n	800ecae <rclc_executor_spin_some.part.0+0x8e>
 800ecd6:	4619      	mov	r1, r3
 800ecd8:	4610      	mov	r0, r2
 800ecda:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	; 0x70
 800ecde:	4798      	blx	r3
 800ece0:	b348      	cbz	r0, 800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ece2:	68ab      	ldr	r3, [r5, #8]
 800ece4:	b33b      	cbz	r3, 800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ece6:	2600      	movs	r6, #0
 800ece8:	f240 1991 	movw	r9, #401	; 0x191
 800ecec:	e008      	b.n	800ed00 <rclc_executor_spin_some.part.0+0xe0>
 800ecee:	f7ff fd95 	bl	800e81c <_rclc_take_new_data>
 800ecf2:	4604      	mov	r4, r0
 800ecf4:	b108      	cbz	r0, 800ecfa <rclc_executor_spin_some.part.0+0xda>
 800ecf6:	4548      	cmp	r0, r9
 800ecf8:	d11d      	bne.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ecfa:	68ab      	ldr	r3, [r5, #8]
 800ecfc:	429e      	cmp	r6, r3
 800ecfe:	d208      	bcs.n	800ed12 <rclc_executor_spin_some.part.0+0xf2>
 800ed00:	6868      	ldr	r0, [r5, #4]
 800ed02:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 800ed06:	4641      	mov	r1, r8
 800ed08:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 800ed0c:	3601      	adds	r6, #1
 800ed0e:	2a00      	cmp	r2, #0
 800ed10:	d1ed      	bne.n	800ecee <rclc_executor_spin_some.part.0+0xce>
 800ed12:	2600      	movs	r6, #0
 800ed14:	b93b      	cbnz	r3, 800ed26 <rclc_executor_spin_some.part.0+0x106>
 800ed16:	e00e      	b.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ed18:	f7ff fdd6 	bl	800e8c8 <_rclc_execute>
 800ed1c:	4604      	mov	r4, r0
 800ed1e:	b950      	cbnz	r0, 800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ed20:	68ab      	ldr	r3, [r5, #8]
 800ed22:	429e      	cmp	r6, r3
 800ed24:	d236      	bcs.n	800ed94 <rclc_executor_spin_some.part.0+0x174>
 800ed26:	6868      	ldr	r0, [r5, #4]
 800ed28:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 800ed2c:	3601      	adds	r6, #1
 800ed2e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d1f0      	bne.n	800ed18 <rclc_executor_spin_some.part.0+0xf8>
 800ed36:	4627      	mov	r7, r4
 800ed38:	e02c      	b.n	800ed94 <rclc_executor_spin_some.part.0+0x174>
 800ed3a:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ed3e:	4640      	mov	r0, r8
 800ed40:	6849      	ldr	r1, [r1, #4]
 800ed42:	f008 fa69 	bl	8017218 <rcl_wait_set_add_client>
 800ed46:	2800      	cmp	r0, #0
 800ed48:	d098      	beq.n	800ec7c <rclc_executor_spin_some.part.0+0x5c>
 800ed4a:	9001      	str	r0, [sp, #4]
 800ed4c:	f000 faf6 	bl	800f33c <rcutils_reset_error>
 800ed50:	9801      	ldr	r0, [sp, #4]
 800ed52:	4607      	mov	r7, r0
 800ed54:	e01e      	b.n	800ed94 <rclc_executor_spin_some.part.0+0x174>
 800ed56:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ed5a:	4640      	mov	r0, r8
 800ed5c:	6849      	ldr	r1, [r1, #4]
 800ed5e:	f007 fef3 	bl	8016b48 <rcl_wait_set_add_subscription>
 800ed62:	2800      	cmp	r0, #0
 800ed64:	d08a      	beq.n	800ec7c <rclc_executor_spin_some.part.0+0x5c>
 800ed66:	e7f0      	b.n	800ed4a <rclc_executor_spin_some.part.0+0x12a>
 800ed68:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ed6c:	4640      	mov	r0, r8
 800ed6e:	6849      	ldr	r1, [r1, #4]
 800ed70:	f008 fa22 	bl	80171b8 <rcl_wait_set_add_timer>
 800ed74:	2800      	cmp	r0, #0
 800ed76:	d081      	beq.n	800ec7c <rclc_executor_spin_some.part.0+0x5c>
 800ed78:	e7e7      	b.n	800ed4a <rclc_executor_spin_some.part.0+0x12a>
 800ed7a:	f101 0234 	add.w	r2, r1, #52	; 0x34
 800ed7e:	4640      	mov	r0, r8
 800ed80:	6849      	ldr	r1, [r1, #4]
 800ed82:	f008 f9ed 	bl	8017160 <rcl_wait_set_add_guard_condition>
 800ed86:	2800      	cmp	r0, #0
 800ed88:	f43f af78 	beq.w	800ec7c <rclc_executor_spin_some.part.0+0x5c>
 800ed8c:	e7dd      	b.n	800ed4a <rclc_executor_spin_some.part.0+0x12a>
 800ed8e:	f000 fad5 	bl	800f33c <rcutils_reset_error>
 800ed92:	2701      	movs	r7, #1
 800ed94:	4638      	mov	r0, r7
 800ed96:	b003      	add	sp, #12
 800ed98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed9c:	f000 face 	bl	800f33c <rcutils_reset_error>
 800eda0:	4638      	mov	r0, r7
 800eda2:	b003      	add	sp, #12
 800eda4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eda8:	68ab      	ldr	r3, [r5, #8]
 800edaa:	2b00      	cmp	r3, #0
 800edac:	d04e      	beq.n	800ee4c <rclc_executor_spin_some.part.0+0x22c>
 800edae:	2400      	movs	r4, #0
 800edb0:	4626      	mov	r6, r4
 800edb2:	f240 1991 	movw	r9, #401	; 0x191
 800edb6:	e008      	b.n	800edca <rclc_executor_spin_some.part.0+0x1aa>
 800edb8:	f7ff fcde 	bl	800e778 <_rclc_check_for_new_data>
 800edbc:	4604      	mov	r4, r0
 800edbe:	b108      	cbz	r0, 800edc4 <rclc_executor_spin_some.part.0+0x1a4>
 800edc0:	4548      	cmp	r0, r9
 800edc2:	d1b8      	bne.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800edc4:	68ab      	ldr	r3, [r5, #8]
 800edc6:	429e      	cmp	r6, r3
 800edc8:	d23c      	bcs.n	800ee44 <rclc_executor_spin_some.part.0+0x224>
 800edca:	686a      	ldr	r2, [r5, #4]
 800edcc:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 800edd0:	4641      	mov	r1, r8
 800edd2:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 800edd6:	3601      	adds	r6, #1
 800edd8:	f1bc 0f00 	cmp.w	ip, #0
 800eddc:	d1ec      	bne.n	800edb8 <rclc_executor_spin_some.part.0+0x198>
 800edde:	4619      	mov	r1, r3
 800ede0:	4610      	mov	r0, r2
 800ede2:	e9d5 321c 	ldrd	r3, r2, [r5, #112]	; 0x70
 800ede6:	4798      	blx	r3
 800ede8:	2800      	cmp	r0, #0
 800edea:	d0a4      	beq.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800edec:	68ab      	ldr	r3, [r5, #8]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d0a1      	beq.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800edf2:	f04f 0a00 	mov.w	sl, #0
 800edf6:	f240 1691 	movw	r6, #401	; 0x191
 800edfa:	f240 2959 	movw	r9, #601	; 0x259
 800edfe:	e010      	b.n	800ee22 <rclc_executor_spin_some.part.0+0x202>
 800ee00:	f7ff fd0c 	bl	800e81c <_rclc_take_new_data>
 800ee04:	b118      	cbz	r0, 800ee0e <rclc_executor_spin_some.part.0+0x1ee>
 800ee06:	42b0      	cmp	r0, r6
 800ee08:	d001      	beq.n	800ee0e <rclc_executor_spin_some.part.0+0x1ee>
 800ee0a:	4548      	cmp	r0, r9
 800ee0c:	d121      	bne.n	800ee52 <rclc_executor_spin_some.part.0+0x232>
 800ee0e:	6868      	ldr	r0, [r5, #4]
 800ee10:	4458      	add	r0, fp
 800ee12:	f7ff fd59 	bl	800e8c8 <_rclc_execute>
 800ee16:	4604      	mov	r4, r0
 800ee18:	2800      	cmp	r0, #0
 800ee1a:	d18c      	bne.n	800ed36 <rclc_executor_spin_some.part.0+0x116>
 800ee1c:	68ab      	ldr	r3, [r5, #8]
 800ee1e:	459a      	cmp	sl, r3
 800ee20:	d2b8      	bcs.n	800ed94 <rclc_executor_spin_some.part.0+0x174>
 800ee22:	6868      	ldr	r0, [r5, #4]
 800ee24:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 800ee28:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 800ee2c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 800ee30:	4641      	mov	r1, r8
 800ee32:	f10a 0a01 	add.w	sl, sl, #1
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d1e2      	bne.n	800ee00 <rclc_executor_spin_some.part.0+0x1e0>
 800ee3a:	4627      	mov	r7, r4
 800ee3c:	e7aa      	b.n	800ed94 <rclc_executor_spin_some.part.0+0x174>
 800ee3e:	686a      	ldr	r2, [r5, #4]
 800ee40:	461c      	mov	r4, r3
 800ee42:	e748      	b.n	800ecd6 <rclc_executor_spin_some.part.0+0xb6>
 800ee44:	686a      	ldr	r2, [r5, #4]
 800ee46:	e7ca      	b.n	800edde <rclc_executor_spin_some.part.0+0x1be>
 800ee48:	686a      	ldr	r2, [r5, #4]
 800ee4a:	e744      	b.n	800ecd6 <rclc_executor_spin_some.part.0+0xb6>
 800ee4c:	686a      	ldr	r2, [r5, #4]
 800ee4e:	461c      	mov	r4, r3
 800ee50:	e7c5      	b.n	800edde <rclc_executor_spin_some.part.0+0x1be>
 800ee52:	4607      	mov	r7, r0
 800ee54:	e79e      	b.n	800ed94 <rclc_executor_spin_some.part.0+0x174>
 800ee56:	bf00      	nop

0800ee58 <rclc_executor_spin>:
 800ee58:	b1a8      	cbz	r0, 800ee86 <rclc_executor_spin+0x2e>
 800ee5a:	b5d0      	push	{r4, r6, r7, lr}
 800ee5c:	4604      	mov	r4, r0
 800ee5e:	6820      	ldr	r0, [r4, #0]
 800ee60:	e9d4 6718 	ldrd	r6, r7, [r4, #96]	; 0x60
 800ee64:	f006 fa94 	bl	8015390 <rcl_context_is_valid>
 800ee68:	4601      	mov	r1, r0
 800ee6a:	4632      	mov	r2, r6
 800ee6c:	463b      	mov	r3, r7
 800ee6e:	4620      	mov	r0, r4
 800ee70:	b129      	cbz	r1, 800ee7e <rclc_executor_spin+0x26>
 800ee72:	f7ff fed5 	bl	800ec20 <rclc_executor_spin_some.part.0>
 800ee76:	f030 0302 	bics.w	r3, r0, #2
 800ee7a:	d0f0      	beq.n	800ee5e <rclc_executor_spin+0x6>
 800ee7c:	bdd0      	pop	{r4, r6, r7, pc}
 800ee7e:	f000 fa5d 	bl	800f33c <rcutils_reset_error>
 800ee82:	2001      	movs	r0, #1
 800ee84:	bdd0      	pop	{r4, r6, r7, pc}
 800ee86:	200b      	movs	r0, #11
 800ee88:	4770      	bx	lr
 800ee8a:	bf00      	nop

0800ee8c <rclc_executor_handle_counters_zero_init>:
 800ee8c:	b140      	cbz	r0, 800eea0 <rclc_executor_handle_counters_zero_init+0x14>
 800ee8e:	2300      	movs	r3, #0
 800ee90:	6003      	str	r3, [r0, #0]
 800ee92:	6043      	str	r3, [r0, #4]
 800ee94:	6083      	str	r3, [r0, #8]
 800ee96:	60c3      	str	r3, [r0, #12]
 800ee98:	6103      	str	r3, [r0, #16]
 800ee9a:	6143      	str	r3, [r0, #20]
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	4770      	bx	lr
 800eea0:	200b      	movs	r0, #11
 800eea2:	4770      	bx	lr

0800eea4 <rclc_executor_handle_init>:
 800eea4:	b178      	cbz	r0, 800eec6 <rclc_executor_handle_init+0x22>
 800eea6:	b430      	push	{r4, r5}
 800eea8:	4603      	mov	r3, r0
 800eeaa:	2209      	movs	r2, #9
 800eeac:	2000      	movs	r0, #0
 800eeae:	2400      	movs	r4, #0
 800eeb0:	2500      	movs	r5, #0
 800eeb2:	801a      	strh	r2, [r3, #0]
 800eeb4:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
 800eeb8:	bc30      	pop	{r4, r5}
 800eeba:	e9c3 0001 	strd	r0, r0, [r3, #4]
 800eebe:	6359      	str	r1, [r3, #52]	; 0x34
 800eec0:	6318      	str	r0, [r3, #48]	; 0x30
 800eec2:	8718      	strh	r0, [r3, #56]	; 0x38
 800eec4:	4770      	bx	lr
 800eec6:	200b      	movs	r0, #11
 800eec8:	4770      	bx	lr
 800eeca:	bf00      	nop

0800eecc <rclc_support_init_with_options>:
 800eecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eed0:	b084      	sub	sp, #16
 800eed2:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
 800eed6:	b390      	cbz	r0, 800ef3e <rclc_support_init_with_options+0x72>
 800eed8:	461c      	mov	r4, r3
 800eeda:	b383      	cbz	r3, 800ef3e <rclc_support_init_with_options+0x72>
 800eedc:	f1b8 0f00 	cmp.w	r8, #0
 800eee0:	d02d      	beq.n	800ef3e <rclc_support_init_with_options+0x72>
 800eee2:	4605      	mov	r5, r0
 800eee4:	460e      	mov	r6, r1
 800eee6:	4617      	mov	r7, r2
 800eee8:	f7ff f828 	bl	800df3c <rcl_get_zero_initialized_init_options>
 800eeec:	4629      	mov	r1, r5
 800eeee:	6028      	str	r0, [r5, #0]
 800eef0:	4620      	mov	r0, r4
 800eef2:	f7ff f89b 	bl	800e02c <rcl_init_options_copy>
 800eef6:	4604      	mov	r4, r0
 800eef8:	b9d8      	cbnz	r0, 800ef32 <rclc_support_init_with_options+0x66>
 800eefa:	466c      	mov	r4, sp
 800eefc:	4620      	mov	r0, r4
 800eefe:	f006 fa37 	bl	8015370 <rcl_get_zero_initialized_context>
 800ef02:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800ef06:	f105 0408 	add.w	r4, r5, #8
 800ef0a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800ef0e:	4623      	mov	r3, r4
 800ef10:	4639      	mov	r1, r7
 800ef12:	4630      	mov	r0, r6
 800ef14:	462a      	mov	r2, r5
 800ef16:	f006 fc25 	bl	8015764 <rcl_init>
 800ef1a:	4604      	mov	r4, r0
 800ef1c:	b948      	cbnz	r0, 800ef32 <rclc_support_init_with_options+0x66>
 800ef1e:	f8c5 8018 	str.w	r8, [r5, #24]
 800ef22:	4642      	mov	r2, r8
 800ef24:	f105 011c 	add.w	r1, r5, #28
 800ef28:	2003      	movs	r0, #3
 800ef2a:	f007 f855 	bl	8015fd8 <rcl_clock_init>
 800ef2e:	4604      	mov	r4, r0
 800ef30:	b108      	cbz	r0, 800ef36 <rclc_support_init_with_options+0x6a>
 800ef32:	f000 fa03 	bl	800f33c <rcutils_reset_error>
 800ef36:	4620      	mov	r0, r4
 800ef38:	b004      	add	sp, #16
 800ef3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef3e:	240b      	movs	r4, #11
 800ef40:	4620      	mov	r0, r4
 800ef42:	b004      	add	sp, #16
 800ef44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ef48 <rclc_node_init_with_options>:
 800ef48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef4c:	b087      	sub	sp, #28
 800ef4e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800ef50:	b1e0      	cbz	r0, 800ef8c <rclc_node_init_with_options+0x44>
 800ef52:	460d      	mov	r5, r1
 800ef54:	b1d1      	cbz	r1, 800ef8c <rclc_node_init_with_options+0x44>
 800ef56:	4616      	mov	r6, r2
 800ef58:	b1c2      	cbz	r2, 800ef8c <rclc_node_init_with_options+0x44>
 800ef5a:	4698      	mov	r8, r3
 800ef5c:	b1b3      	cbz	r3, 800ef8c <rclc_node_init_with_options+0x44>
 800ef5e:	b1af      	cbz	r7, 800ef8c <rclc_node_init_with_options+0x44>
 800ef60:	f10d 0910 	add.w	r9, sp, #16
 800ef64:	4604      	mov	r4, r0
 800ef66:	4648      	mov	r0, r9
 800ef68:	f006 fd34 	bl	80159d4 <rcl_get_zero_initialized_node>
 800ef6c:	e899 0003 	ldmia.w	r9, {r0, r1}
 800ef70:	f108 0308 	add.w	r3, r8, #8
 800ef74:	9700      	str	r7, [sp, #0]
 800ef76:	4632      	mov	r2, r6
 800ef78:	e884 0003 	stmia.w	r4, {r0, r1}
 800ef7c:	4629      	mov	r1, r5
 800ef7e:	4620      	mov	r0, r4
 800ef80:	f006 fd32 	bl	80159e8 <rcl_node_init>
 800ef84:	b930      	cbnz	r0, 800ef94 <rclc_node_init_with_options+0x4c>
 800ef86:	b007      	add	sp, #28
 800ef88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef8c:	200b      	movs	r0, #11
 800ef8e:	b007      	add	sp, #28
 800ef90:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ef94:	9003      	str	r0, [sp, #12]
 800ef96:	f000 f9d1 	bl	800f33c <rcutils_reset_error>
 800ef9a:	9803      	ldr	r0, [sp, #12]
 800ef9c:	b007      	add	sp, #28
 800ef9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efa2:	bf00      	nop

0800efa4 <rclc_publisher_init_default>:
 800efa4:	b368      	cbz	r0, 800f002 <rclc_publisher_init_default+0x5e>
 800efa6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efaa:	460d      	mov	r5, r1
 800efac:	b09e      	sub	sp, #120	; 0x78
 800efae:	b321      	cbz	r1, 800effa <rclc_publisher_init_default+0x56>
 800efb0:	4616      	mov	r6, r2
 800efb2:	b312      	cbz	r2, 800effa <rclc_publisher_init_default+0x56>
 800efb4:	461f      	mov	r7, r3
 800efb6:	b303      	cbz	r3, 800effa <rclc_publisher_init_default+0x56>
 800efb8:	4604      	mov	r4, r0
 800efba:	f7ff f921 	bl	800e200 <rcl_get_zero_initialized_publisher>
 800efbe:	f10d 0810 	add.w	r8, sp, #16
 800efc2:	6020      	str	r0, [r4, #0]
 800efc4:	4640      	mov	r0, r8
 800efc6:	f7ff fa17 	bl	800e3f8 <rcl_publisher_get_default_options>
 800efca:	490f      	ldr	r1, [pc, #60]	; (800f008 <rclc_publisher_init_default+0x64>)
 800efcc:	2250      	movs	r2, #80	; 0x50
 800efce:	4640      	mov	r0, r8
 800efd0:	f00a fbb0 	bl	8019734 <memcpy>
 800efd4:	f8cd 8000 	str.w	r8, [sp]
 800efd8:	463b      	mov	r3, r7
 800efda:	4632      	mov	r2, r6
 800efdc:	4629      	mov	r1, r5
 800efde:	4620      	mov	r0, r4
 800efe0:	f7ff f914 	bl	800e20c <rcl_publisher_init>
 800efe4:	b910      	cbnz	r0, 800efec <rclc_publisher_init_default+0x48>
 800efe6:	b01e      	add	sp, #120	; 0x78
 800efe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800efec:	9003      	str	r0, [sp, #12]
 800efee:	f000 f9a5 	bl	800f33c <rcutils_reset_error>
 800eff2:	9803      	ldr	r0, [sp, #12]
 800eff4:	b01e      	add	sp, #120	; 0x78
 800eff6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800effa:	200b      	movs	r0, #11
 800effc:	b01e      	add	sp, #120	; 0x78
 800effe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f002:	200b      	movs	r0, #11
 800f004:	4770      	bx	lr
 800f006:	bf00      	nop
 800f008:	0801ed58 	.word	0x0801ed58

0800f00c <rclc_subscription_init_best_effort>:
 800f00c:	b368      	cbz	r0, 800f06a <rclc_subscription_init_best_effort+0x5e>
 800f00e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f012:	460d      	mov	r5, r1
 800f014:	b0a0      	sub	sp, #128	; 0x80
 800f016:	b321      	cbz	r1, 800f062 <rclc_subscription_init_best_effort+0x56>
 800f018:	4616      	mov	r6, r2
 800f01a:	b312      	cbz	r2, 800f062 <rclc_subscription_init_best_effort+0x56>
 800f01c:	461f      	mov	r7, r3
 800f01e:	b303      	cbz	r3, 800f062 <rclc_subscription_init_best_effort+0x56>
 800f020:	4604      	mov	r4, r0
 800f022:	f7ff fa2f 	bl	800e484 <rcl_get_zero_initialized_subscription>
 800f026:	f10d 0810 	add.w	r8, sp, #16
 800f02a:	6020      	str	r0, [r4, #0]
 800f02c:	4640      	mov	r0, r8
 800f02e:	f7ff fb25 	bl	800e67c <rcl_subscription_get_default_options>
 800f032:	490f      	ldr	r1, [pc, #60]	; (800f070 <rclc_subscription_init_best_effort+0x64>)
 800f034:	2250      	movs	r2, #80	; 0x50
 800f036:	4640      	mov	r0, r8
 800f038:	f00a fb7c 	bl	8019734 <memcpy>
 800f03c:	f8cd 8000 	str.w	r8, [sp]
 800f040:	463b      	mov	r3, r7
 800f042:	4632      	mov	r2, r6
 800f044:	4629      	mov	r1, r5
 800f046:	4620      	mov	r0, r4
 800f048:	f7ff fa22 	bl	800e490 <rcl_subscription_init>
 800f04c:	b910      	cbnz	r0, 800f054 <rclc_subscription_init_best_effort+0x48>
 800f04e:	b020      	add	sp, #128	; 0x80
 800f050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f054:	9003      	str	r0, [sp, #12]
 800f056:	f000 f971 	bl	800f33c <rcutils_reset_error>
 800f05a:	9803      	ldr	r0, [sp, #12]
 800f05c:	b020      	add	sp, #128	; 0x80
 800f05e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f062:	200b      	movs	r0, #11
 800f064:	b020      	add	sp, #128	; 0x80
 800f066:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f06a:	200b      	movs	r0, #11
 800f06c:	4770      	bx	lr
 800f06e:	bf00      	nop
 800f070:	0801eda8 	.word	0x0801eda8

0800f074 <rclc_timer_init_default>:
 800f074:	b350      	cbz	r0, 800f0cc <rclc_timer_init_default+0x58>
 800f076:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f07a:	460c      	mov	r4, r1
 800f07c:	b08b      	sub	sp, #44	; 0x2c
 800f07e:	b309      	cbz	r1, 800f0c4 <rclc_timer_init_default+0x50>
 800f080:	4691      	mov	r9, r2
 800f082:	4698      	mov	r8, r3
 800f084:	4607      	mov	r7, r0
 800f086:	f007 f993 	bl	80163b0 <rcl_get_zero_initialized_timer>
 800f08a:	69a6      	ldr	r6, [r4, #24]
 800f08c:	6038      	str	r0, [r7, #0]
 800f08e:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f090:	ad03      	add	r5, sp, #12
 800f092:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f094:	6833      	ldr	r3, [r6, #0]
 800f096:	602b      	str	r3, [r5, #0]
 800f098:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800f09a:	9302      	str	r3, [sp, #8]
 800f09c:	e9cd 9800 	strd	r9, r8, [sp]
 800f0a0:	4638      	mov	r0, r7
 800f0a2:	f104 0208 	add.w	r2, r4, #8
 800f0a6:	f104 011c 	add.w	r1, r4, #28
 800f0aa:	f007 f987 	bl	80163bc <rcl_timer_init>
 800f0ae:	b910      	cbnz	r0, 800f0b6 <rclc_timer_init_default+0x42>
 800f0b0:	b00b      	add	sp, #44	; 0x2c
 800f0b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f0b6:	9009      	str	r0, [sp, #36]	; 0x24
 800f0b8:	f000 f940 	bl	800f33c <rcutils_reset_error>
 800f0bc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0be:	b00b      	add	sp, #44	; 0x2c
 800f0c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f0c4:	200b      	movs	r0, #11
 800f0c6:	b00b      	add	sp, #44	; 0x2c
 800f0c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f0cc:	200b      	movs	r0, #11
 800f0ce:	4770      	bx	lr

0800f0d0 <__default_zero_allocate>:
 800f0d0:	f00a ba36 	b.w	8019540 <calloc>

0800f0d4 <__default_reallocate>:
 800f0d4:	f00a beae 	b.w	8019e34 <realloc>

0800f0d8 <__default_deallocate>:
 800f0d8:	f00a bb24 	b.w	8019724 <free>

0800f0dc <__default_allocate>:
 800f0dc:	f00a bb1a 	b.w	8019714 <malloc>

0800f0e0 <rcutils_get_zero_initialized_allocator>:
 800f0e0:	b470      	push	{r4, r5, r6}
 800f0e2:	4d05      	ldr	r5, [pc, #20]	; (800f0f8 <rcutils_get_zero_initialized_allocator+0x18>)
 800f0e4:	4606      	mov	r6, r0
 800f0e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f0e8:	4634      	mov	r4, r6
 800f0ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f0ec:	682b      	ldr	r3, [r5, #0]
 800f0ee:	6023      	str	r3, [r4, #0]
 800f0f0:	4630      	mov	r0, r6
 800f0f2:	bc70      	pop	{r4, r5, r6}
 800f0f4:	4770      	bx	lr
 800f0f6:	bf00      	nop
 800f0f8:	0801edf8 	.word	0x0801edf8

0800f0fc <rcutils_set_default_allocator>:
 800f0fc:	b1a0      	cbz	r0, 800f128 <rcutils_set_default_allocator+0x2c>
 800f0fe:	6801      	ldr	r1, [r0, #0]
 800f100:	b199      	cbz	r1, 800f12a <rcutils_set_default_allocator+0x2e>
 800f102:	b430      	push	{r4, r5}
 800f104:	6844      	ldr	r4, [r0, #4]
 800f106:	b194      	cbz	r4, 800f12e <rcutils_set_default_allocator+0x32>
 800f108:	68c5      	ldr	r5, [r0, #12]
 800f10a:	b15d      	cbz	r5, 800f124 <rcutils_set_default_allocator+0x28>
 800f10c:	6883      	ldr	r3, [r0, #8]
 800f10e:	b18b      	cbz	r3, 800f134 <rcutils_set_default_allocator+0x38>
 800f110:	4a09      	ldr	r2, [pc, #36]	; (800f138 <rcutils_set_default_allocator+0x3c>)
 800f112:	e9c2 1400 	strd	r1, r4, [r2]
 800f116:	e9c2 3502 	strd	r3, r5, [r2, #8]
 800f11a:	2000      	movs	r0, #0
 800f11c:	6110      	str	r0, [r2, #16]
 800f11e:	2001      	movs	r0, #1
 800f120:	bc30      	pop	{r4, r5}
 800f122:	4770      	bx	lr
 800f124:	4628      	mov	r0, r5
 800f126:	e7fb      	b.n	800f120 <rcutils_set_default_allocator+0x24>
 800f128:	4770      	bx	lr
 800f12a:	4608      	mov	r0, r1
 800f12c:	4770      	bx	lr
 800f12e:	4620      	mov	r0, r4
 800f130:	bc30      	pop	{r4, r5}
 800f132:	4770      	bx	lr
 800f134:	4618      	mov	r0, r3
 800f136:	e7f3      	b.n	800f120 <rcutils_set_default_allocator+0x24>
 800f138:	20000034 	.word	0x20000034

0800f13c <rcutils_get_default_allocator>:
 800f13c:	b470      	push	{r4, r5, r6}
 800f13e:	4d05      	ldr	r5, [pc, #20]	; (800f154 <rcutils_get_default_allocator+0x18>)
 800f140:	4606      	mov	r6, r0
 800f142:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f144:	4634      	mov	r4, r6
 800f146:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f148:	682b      	ldr	r3, [r5, #0]
 800f14a:	6023      	str	r3, [r4, #0]
 800f14c:	4630      	mov	r0, r6
 800f14e:	bc70      	pop	{r4, r5, r6}
 800f150:	4770      	bx	lr
 800f152:	bf00      	nop
 800f154:	20000034 	.word	0x20000034

0800f158 <rcutils_allocator_is_valid>:
 800f158:	b158      	cbz	r0, 800f172 <rcutils_allocator_is_valid+0x1a>
 800f15a:	6803      	ldr	r3, [r0, #0]
 800f15c:	b143      	cbz	r3, 800f170 <rcutils_allocator_is_valid+0x18>
 800f15e:	6843      	ldr	r3, [r0, #4]
 800f160:	b133      	cbz	r3, 800f170 <rcutils_allocator_is_valid+0x18>
 800f162:	68c3      	ldr	r3, [r0, #12]
 800f164:	b123      	cbz	r3, 800f170 <rcutils_allocator_is_valid+0x18>
 800f166:	6880      	ldr	r0, [r0, #8]
 800f168:	3800      	subs	r0, #0
 800f16a:	bf18      	it	ne
 800f16c:	2001      	movne	r0, #1
 800f16e:	4770      	bx	lr
 800f170:	4618      	mov	r0, r3
 800f172:	4770      	bx	lr

0800f174 <__rcutils_format_error_string>:
 800f174:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f178:	460e      	mov	r6, r1
 800f17a:	b086      	sub	sp, #24
 800f17c:	4607      	mov	r7, r0
 800f17e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800f182:	4630      	mov	r0, r6
 800f184:	f00a ff60 	bl	801a048 <strnlen>
 800f188:	f240 38ff 	movw	r8, #1023	; 0x3ff
 800f18c:	4540      	cmp	r0, r8
 800f18e:	bf28      	it	cs
 800f190:	4640      	movcs	r0, r8
 800f192:	4605      	mov	r5, r0
 800f194:	f5c5 6480 	rsb	r4, r5, #1024	; 0x400
 800f198:	462a      	mov	r2, r5
 800f19a:	4631      	mov	r1, r6
 800f19c:	4638      	mov	r0, r7
 800f19e:	f00a fad7 	bl	8019750 <memmove>
 800f1a2:	2c05      	cmp	r4, #5
 800f1a4:	46a1      	mov	r9, r4
 800f1a6:	bf28      	it	cs
 800f1a8:	f04f 0905 	movcs.w	r9, #5
 800f1ac:	454c      	cmp	r4, r9
 800f1ae:	f04f 0300 	mov.w	r3, #0
 800f1b2:	bf98      	it	ls
 800f1b4:	eba8 0905 	subls.w	r9, r8, r5
 800f1b8:	557b      	strb	r3, [r7, r5]
 800f1ba:	442f      	add	r7, r5
 800f1bc:	4949      	ldr	r1, [pc, #292]	; (800f2e4 <__rcutils_format_error_string+0x170>)
 800f1be:	eba4 0409 	sub.w	r4, r4, r9
 800f1c2:	464a      	mov	r2, r9
 800f1c4:	4638      	mov	r0, r7
 800f1c6:	f04f 0800 	mov.w	r8, #0
 800f1ca:	f506 7540 	add.w	r5, r6, #768	; 0x300
 800f1ce:	f00a fab1 	bl	8019734 <memcpy>
 800f1d2:	f807 8009 	strb.w	r8, [r7, r9]
 800f1d6:	4621      	mov	r1, r4
 800f1d8:	4628      	mov	r0, r5
 800f1da:	f00a ff35 	bl	801a048 <strnlen>
 800f1de:	4284      	cmp	r4, r0
 800f1e0:	4682      	mov	sl, r0
 800f1e2:	444f      	add	r7, r9
 800f1e4:	d96b      	bls.n	800f2be <__rcutils_format_error_string+0x14a>
 800f1e6:	1a24      	subs	r4, r4, r0
 800f1e8:	2c01      	cmp	r4, #1
 800f1ea:	4629      	mov	r1, r5
 800f1ec:	4602      	mov	r2, r0
 800f1ee:	4625      	mov	r5, r4
 800f1f0:	4638      	mov	r0, r7
 800f1f2:	bf28      	it	cs
 800f1f4:	2501      	movcs	r5, #1
 800f1f6:	f00a faab 	bl	8019750 <memmove>
 800f1fa:	42ac      	cmp	r4, r5
 800f1fc:	f807 800a 	strb.w	r8, [r7, sl]
 800f200:	eb07 030a 	add.w	r3, r7, sl
 800f204:	bf88      	it	hi
 800f206:	1b64      	subhi	r4, r4, r5
 800f208:	d963      	bls.n	800f2d2 <__rcutils_format_error_string+0x15e>
 800f20a:	4618      	mov	r0, r3
 800f20c:	4936      	ldr	r1, [pc, #216]	; (800f2e8 <__rcutils_format_error_string+0x174>)
 800f20e:	462a      	mov	r2, r5
 800f210:	f00a fa90 	bl	8019734 <memcpy>
 800f214:	f04f 0800 	mov.w	r8, #0
 800f218:	f800 8005 	strb.w	r8, [r0, r5]
 800f21c:	e9d6 67fa 	ldrd	r6, r7, [r6, #1000]	; 0x3e8
 800f220:	ea56 0307 	orrs.w	r3, r6, r7
 800f224:	eb00 0a05 	add.w	sl, r0, r5
 800f228:	d056      	beq.n	800f2d8 <__rcutils_format_error_string+0x164>
 800f22a:	46e9      	mov	r9, sp
 800f22c:	464d      	mov	r5, r9
 800f22e:	4630      	mov	r0, r6
 800f230:	4639      	mov	r1, r7
 800f232:	220a      	movs	r2, #10
 800f234:	2300      	movs	r3, #0
 800f236:	f7f1 fd87 	bl	8000d48 <__aeabi_uldivmod>
 800f23a:	3230      	adds	r2, #48	; 0x30
 800f23c:	f805 2b01 	strb.w	r2, [r5], #1
 800f240:	2300      	movs	r3, #0
 800f242:	220a      	movs	r2, #10
 800f244:	4630      	mov	r0, r6
 800f246:	4639      	mov	r1, r7
 800f248:	f7f1 fd7e 	bl	8000d48 <__aeabi_uldivmod>
 800f24c:	463b      	mov	r3, r7
 800f24e:	4632      	mov	r2, r6
 800f250:	2b00      	cmp	r3, #0
 800f252:	bf08      	it	eq
 800f254:	2a0a      	cmpeq	r2, #10
 800f256:	f108 0801 	add.w	r8, r8, #1
 800f25a:	4606      	mov	r6, r0
 800f25c:	460f      	mov	r7, r1
 800f25e:	d2e6      	bcs.n	800f22e <__rcutils_format_error_string+0xba>
 800f260:	ab06      	add	r3, sp, #24
 800f262:	4498      	add	r8, r3
 800f264:	2300      	movs	r3, #0
 800f266:	2115      	movs	r1, #21
 800f268:	f808 3c18 	strb.w	r3, [r8, #-24]
 800f26c:	4648      	mov	r0, r9
 800f26e:	f00a feeb 	bl	801a048 <strnlen>
 800f272:	2801      	cmp	r0, #1
 800f274:	d90f      	bls.n	800f296 <__rcutils_format_error_string+0x122>
 800f276:	1e43      	subs	r3, r0, #1
 800f278:	f10d 32ff 	add.w	r2, sp, #4294967295	; 0xffffffff
 800f27c:	4410      	add	r0, r2
 800f27e:	444b      	add	r3, r9
 800f280:	464a      	mov	r2, r9
 800f282:	7811      	ldrb	r1, [r2, #0]
 800f284:	781d      	ldrb	r5, [r3, #0]
 800f286:	f802 5b01 	strb.w	r5, [r2], #1
 800f28a:	f803 1901 	strb.w	r1, [r3], #-1
 800f28e:	1a81      	subs	r1, r0, r2
 800f290:	1ac5      	subs	r5, r0, r3
 800f292:	428d      	cmp	r5, r1
 800f294:	d3f5      	bcc.n	800f282 <__rcutils_format_error_string+0x10e>
 800f296:	4621      	mov	r1, r4
 800f298:	4648      	mov	r0, r9
 800f29a:	f00a fed5 	bl	801a048 <strnlen>
 800f29e:	42a0      	cmp	r0, r4
 800f2a0:	4605      	mov	r5, r0
 800f2a2:	bf28      	it	cs
 800f2a4:	f104 35ff 	addcs.w	r5, r4, #4294967295	; 0xffffffff
 800f2a8:	4649      	mov	r1, r9
 800f2aa:	462a      	mov	r2, r5
 800f2ac:	4650      	mov	r0, sl
 800f2ae:	f00a fa41 	bl	8019734 <memcpy>
 800f2b2:	2300      	movs	r3, #0
 800f2b4:	f80a 3005 	strb.w	r3, [sl, r5]
 800f2b8:	b006      	add	sp, #24
 800f2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f2be:	3c01      	subs	r4, #1
 800f2c0:	4622      	mov	r2, r4
 800f2c2:	4629      	mov	r1, r5
 800f2c4:	4638      	mov	r0, r7
 800f2c6:	f00a fa43 	bl	8019750 <memmove>
 800f2ca:	f807 8004 	strb.w	r8, [r7, r4]
 800f2ce:	193b      	adds	r3, r7, r4
 800f2d0:	2401      	movs	r4, #1
 800f2d2:	1e65      	subs	r5, r4, #1
 800f2d4:	2401      	movs	r4, #1
 800f2d6:	e798      	b.n	800f20a <__rcutils_format_error_string+0x96>
 800f2d8:	2330      	movs	r3, #48	; 0x30
 800f2da:	f8ad 3000 	strh.w	r3, [sp]
 800f2de:	46e9      	mov	r9, sp
 800f2e0:	e7d9      	b.n	800f296 <__rcutils_format_error_string+0x122>
 800f2e2:	bf00      	nop
 800f2e4:	0801ee0c 	.word	0x0801ee0c
 800f2e8:	0801ee14 	.word	0x0801ee14

0800f2ec <rcutils_get_error_string>:
 800f2ec:	b538      	push	{r3, r4, r5, lr}
 800f2ee:	4b0e      	ldr	r3, [pc, #56]	; (800f328 <rcutils_get_error_string+0x3c>)
 800f2f0:	781b      	ldrb	r3, [r3, #0]
 800f2f2:	4604      	mov	r4, r0
 800f2f4:	b18b      	cbz	r3, 800f31a <rcutils_get_error_string+0x2e>
 800f2f6:	4d0d      	ldr	r5, [pc, #52]	; (800f32c <rcutils_get_error_string+0x40>)
 800f2f8:	782b      	ldrb	r3, [r5, #0]
 800f2fa:	b13b      	cbz	r3, 800f30c <rcutils_get_error_string+0x20>
 800f2fc:	490c      	ldr	r1, [pc, #48]	; (800f330 <rcutils_get_error_string+0x44>)
 800f2fe:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f302:	4620      	mov	r0, r4
 800f304:	f00a fa16 	bl	8019734 <memcpy>
 800f308:	4620      	mov	r0, r4
 800f30a:	bd38      	pop	{r3, r4, r5, pc}
 800f30c:	4909      	ldr	r1, [pc, #36]	; (800f334 <rcutils_get_error_string+0x48>)
 800f30e:	4808      	ldr	r0, [pc, #32]	; (800f330 <rcutils_get_error_string+0x44>)
 800f310:	f7ff ff30 	bl	800f174 <__rcutils_format_error_string>
 800f314:	2301      	movs	r3, #1
 800f316:	702b      	strb	r3, [r5, #0]
 800f318:	e7f0      	b.n	800f2fc <rcutils_get_error_string+0x10>
 800f31a:	4907      	ldr	r1, [pc, #28]	; (800f338 <rcutils_get_error_string+0x4c>)
 800f31c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f320:	f00a fa08 	bl	8019734 <memcpy>
 800f324:	4620      	mov	r0, r4
 800f326:	bd38      	pop	{r3, r4, r5, pc}
 800f328:	20010420 	.word	0x20010420
 800f32c:	20010421 	.word	0x20010421
 800f330:	20010ea0 	.word	0x20010ea0
 800f334:	200112a0 	.word	0x200112a0
 800f338:	0801e6a0 	.word	0x0801e6a0

0800f33c <rcutils_reset_error>:
 800f33c:	b510      	push	{r4, lr}
 800f33e:	f44f 727c 	mov.w	r2, #1008	; 0x3f0
 800f342:	2100      	movs	r1, #0
 800f344:	4807      	ldr	r0, [pc, #28]	; (800f364 <rcutils_reset_error+0x28>)
 800f346:	f00a fa1d 	bl	8019784 <memset>
 800f34a:	4b07      	ldr	r3, [pc, #28]	; (800f368 <rcutils_reset_error+0x2c>)
 800f34c:	4907      	ldr	r1, [pc, #28]	; (800f36c <rcutils_reset_error+0x30>)
 800f34e:	4808      	ldr	r0, [pc, #32]	; (800f370 <rcutils_reset_error+0x34>)
 800f350:	2400      	movs	r4, #0
 800f352:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f356:	701c      	strb	r4, [r3, #0]
 800f358:	f00a f9ec 	bl	8019734 <memcpy>
 800f35c:	4b05      	ldr	r3, [pc, #20]	; (800f374 <rcutils_reset_error+0x38>)
 800f35e:	701c      	strb	r4, [r3, #0]
 800f360:	bd10      	pop	{r4, pc}
 800f362:	bf00      	nop
 800f364:	200112a0 	.word	0x200112a0
 800f368:	20010421 	.word	0x20010421
 800f36c:	0801dea0 	.word	0x0801dea0
 800f370:	20010ea0 	.word	0x20010ea0
 800f374:	20010420 	.word	0x20010420

0800f378 <rcutils_get_zero_initialized_string_map>:
 800f378:	4b01      	ldr	r3, [pc, #4]	; (800f380 <rcutils_get_zero_initialized_string_map+0x8>)
 800f37a:	2000      	movs	r0, #0
 800f37c:	6018      	str	r0, [r3, #0]
 800f37e:	4770      	bx	lr
 800f380:	20010424 	.word	0x20010424

0800f384 <rcutils_string_map_reserve>:
 800f384:	2800      	cmp	r0, #0
 800f386:	d061      	beq.n	800f44c <rcutils_string_map_reserve+0xc8>
 800f388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f38c:	6805      	ldr	r5, [r0, #0]
 800f38e:	b083      	sub	sp, #12
 800f390:	460c      	mov	r4, r1
 800f392:	4606      	mov	r6, r0
 800f394:	b12d      	cbz	r5, 800f3a2 <rcutils_string_map_reserve+0x1e>
 800f396:	68eb      	ldr	r3, [r5, #12]
 800f398:	42a3      	cmp	r3, r4
 800f39a:	d906      	bls.n	800f3aa <rcutils_string_map_reserve+0x26>
 800f39c:	461c      	mov	r4, r3
 800f39e:	2d00      	cmp	r5, #0
 800f3a0:	d1f9      	bne.n	800f396 <rcutils_string_map_reserve+0x12>
 800f3a2:	201f      	movs	r0, #31
 800f3a4:	b003      	add	sp, #12
 800f3a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f3aa:	68ab      	ldr	r3, [r5, #8]
 800f3ac:	42a3      	cmp	r3, r4
 800f3ae:	d049      	beq.n	800f444 <rcutils_string_map_reserve+0xc0>
 800f3b0:	6a2f      	ldr	r7, [r5, #32]
 800f3b2:	2c00      	cmp	r4, #0
 800f3b4:	d035      	beq.n	800f422 <rcutils_string_map_reserve+0x9e>
 800f3b6:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800f3ba:	d245      	bcs.n	800f448 <rcutils_string_map_reserve+0xc4>
 800f3bc:	ea4f 0884 	mov.w	r8, r4, lsl #2
 800f3c0:	f8d5 9018 	ldr.w	r9, [r5, #24]
 800f3c4:	6828      	ldr	r0, [r5, #0]
 800f3c6:	4641      	mov	r1, r8
 800f3c8:	463a      	mov	r2, r7
 800f3ca:	47c8      	blx	r9
 800f3cc:	2800      	cmp	r0, #0
 800f3ce:	d03b      	beq.n	800f448 <rcutils_string_map_reserve+0xc4>
 800f3d0:	6833      	ldr	r3, [r6, #0]
 800f3d2:	463a      	mov	r2, r7
 800f3d4:	6018      	str	r0, [r3, #0]
 800f3d6:	4641      	mov	r1, r8
 800f3d8:	6858      	ldr	r0, [r3, #4]
 800f3da:	47c8      	blx	r9
 800f3dc:	2800      	cmp	r0, #0
 800f3de:	d033      	beq.n	800f448 <rcutils_string_map_reserve+0xc4>
 800f3e0:	6835      	ldr	r5, [r6, #0]
 800f3e2:	68ab      	ldr	r3, [r5, #8]
 800f3e4:	6068      	str	r0, [r5, #4]
 800f3e6:	42a3      	cmp	r3, r4
 800f3e8:	d227      	bcs.n	800f43a <rcutils_string_map_reserve+0xb6>
 800f3ea:	682a      	ldr	r2, [r5, #0]
 800f3ec:	eb00 0108 	add.w	r1, r0, r8
 800f3f0:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 800f3f4:	428f      	cmp	r7, r1
 800f3f6:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800f3fa:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 800f3fe:	d203      	bcs.n	800f408 <rcutils_string_map_reserve+0x84>
 800f400:	eb02 0108 	add.w	r1, r2, r8
 800f404:	428e      	cmp	r6, r1
 800f406:	d323      	bcc.n	800f450 <rcutils_string_map_reserve+0xcc>
 800f408:	1ae3      	subs	r3, r4, r3
 800f40a:	009a      	lsls	r2, r3, #2
 800f40c:	4638      	mov	r0, r7
 800f40e:	2100      	movs	r1, #0
 800f410:	9201      	str	r2, [sp, #4]
 800f412:	f00a f9b7 	bl	8019784 <memset>
 800f416:	9a01      	ldr	r2, [sp, #4]
 800f418:	4630      	mov	r0, r6
 800f41a:	2100      	movs	r1, #0
 800f41c:	f00a f9b2 	bl	8019784 <memset>
 800f420:	e00b      	b.n	800f43a <rcutils_string_map_reserve+0xb6>
 800f422:	f8d5 8014 	ldr.w	r8, [r5, #20]
 800f426:	6828      	ldr	r0, [r5, #0]
 800f428:	4639      	mov	r1, r7
 800f42a:	47c0      	blx	r8
 800f42c:	6833      	ldr	r3, [r6, #0]
 800f42e:	4639      	mov	r1, r7
 800f430:	6858      	ldr	r0, [r3, #4]
 800f432:	601c      	str	r4, [r3, #0]
 800f434:	47c0      	blx	r8
 800f436:	6835      	ldr	r5, [r6, #0]
 800f438:	606c      	str	r4, [r5, #4]
 800f43a:	2000      	movs	r0, #0
 800f43c:	60ac      	str	r4, [r5, #8]
 800f43e:	b003      	add	sp, #12
 800f440:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f444:	2000      	movs	r0, #0
 800f446:	e7ad      	b.n	800f3a4 <rcutils_string_map_reserve+0x20>
 800f448:	200a      	movs	r0, #10
 800f44a:	e7ab      	b.n	800f3a4 <rcutils_string_map_reserve+0x20>
 800f44c:	200b      	movs	r0, #11
 800f44e:	4770      	bx	lr
 800f450:	1f13      	subs	r3, r2, #4
 800f452:	f1ac 0c04 	sub.w	ip, ip, #4
 800f456:	4498      	add	r8, r3
 800f458:	4460      	add	r0, ip
 800f45a:	4462      	add	r2, ip
 800f45c:	2300      	movs	r3, #0
 800f45e:	f842 3f04 	str.w	r3, [r2, #4]!
 800f462:	4542      	cmp	r2, r8
 800f464:	f840 3f04 	str.w	r3, [r0, #4]!
 800f468:	d1f9      	bne.n	800f45e <rcutils_string_map_reserve+0xda>
 800f46a:	e7e6      	b.n	800f43a <rcutils_string_map_reserve+0xb6>

0800f46c <rcutils_string_map_init>:
 800f46c:	b082      	sub	sp, #8
 800f46e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f470:	460e      	mov	r6, r1
 800f472:	a906      	add	r1, sp, #24
 800f474:	e881 000c 	stmia.w	r1, {r2, r3}
 800f478:	b380      	cbz	r0, 800f4dc <rcutils_string_map_init+0x70>
 800f47a:	6807      	ldr	r7, [r0, #0]
 800f47c:	4604      	mov	r4, r0
 800f47e:	b12f      	cbz	r7, 800f48c <rcutils_string_map_init+0x20>
 800f480:	251e      	movs	r5, #30
 800f482:	4628      	mov	r0, r5
 800f484:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f488:	b002      	add	sp, #8
 800f48a:	4770      	bx	lr
 800f48c:	a806      	add	r0, sp, #24
 800f48e:	f7ff fe63 	bl	800f158 <rcutils_allocator_is_valid>
 800f492:	b318      	cbz	r0, 800f4dc <rcutils_string_map_init+0x70>
 800f494:	9b06      	ldr	r3, [sp, #24]
 800f496:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f498:	2024      	movs	r0, #36	; 0x24
 800f49a:	4798      	blx	r3
 800f49c:	4605      	mov	r5, r0
 800f49e:	6020      	str	r0, [r4, #0]
 800f4a0:	b310      	cbz	r0, 800f4e8 <rcutils_string_map_init+0x7c>
 800f4a2:	f10d 0e18 	add.w	lr, sp, #24
 800f4a6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800f4aa:	f105 0c10 	add.w	ip, r5, #16
 800f4ae:	e9c5 7700 	strd	r7, r7, [r5]
 800f4b2:	e9c5 7702 	strd	r7, r7, [r5, #8]
 800f4b6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800f4ba:	f8de 3000 	ldr.w	r3, [lr]
 800f4be:	f8cc 3000 	str.w	r3, [ip]
 800f4c2:	4631      	mov	r1, r6
 800f4c4:	4620      	mov	r0, r4
 800f4c6:	f7ff ff5d 	bl	800f384 <rcutils_string_map_reserve>
 800f4ca:	4605      	mov	r5, r0
 800f4cc:	2800      	cmp	r0, #0
 800f4ce:	d0d8      	beq.n	800f482 <rcutils_string_map_init+0x16>
 800f4d0:	9b07      	ldr	r3, [sp, #28]
 800f4d2:	990a      	ldr	r1, [sp, #40]	; 0x28
 800f4d4:	6820      	ldr	r0, [r4, #0]
 800f4d6:	4798      	blx	r3
 800f4d8:	6027      	str	r7, [r4, #0]
 800f4da:	e7d2      	b.n	800f482 <rcutils_string_map_init+0x16>
 800f4dc:	250b      	movs	r5, #11
 800f4de:	4628      	mov	r0, r5
 800f4e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f4e4:	b002      	add	sp, #8
 800f4e6:	4770      	bx	lr
 800f4e8:	250a      	movs	r5, #10
 800f4ea:	e7ca      	b.n	800f482 <rcutils_string_map_init+0x16>

0800f4ec <rcutils_string_map_fini>:
 800f4ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4f0:	b082      	sub	sp, #8
 800f4f2:	2800      	cmp	r0, #0
 800f4f4:	d039      	beq.n	800f56a <rcutils_string_map_fini+0x7e>
 800f4f6:	6804      	ldr	r4, [r0, #0]
 800f4f8:	4606      	mov	r6, r0
 800f4fa:	2c00      	cmp	r4, #0
 800f4fc:	d031      	beq.n	800f562 <rcutils_string_map_fini+0x76>
 800f4fe:	68a3      	ldr	r3, [r4, #8]
 800f500:	b323      	cbz	r3, 800f54c <rcutils_string_map_fini+0x60>
 800f502:	2500      	movs	r5, #0
 800f504:	6822      	ldr	r2, [r4, #0]
 800f506:	46a8      	mov	r8, r5
 800f508:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800f50c:	b1d8      	cbz	r0, 800f546 <rcutils_string_map_fini+0x5a>
 800f50e:	6a21      	ldr	r1, [r4, #32]
 800f510:	6967      	ldr	r7, [r4, #20]
 800f512:	9101      	str	r1, [sp, #4]
 800f514:	47b8      	blx	r7
 800f516:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f51a:	f842 8025 	str.w	r8, [r2, r5, lsl #2]
 800f51e:	9901      	ldr	r1, [sp, #4]
 800f520:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f524:	47b8      	blx	r7
 800f526:	68e3      	ldr	r3, [r4, #12]
 800f528:	6862      	ldr	r2, [r4, #4]
 800f52a:	3b01      	subs	r3, #1
 800f52c:	f842 8025 	str.w	r8, [r2, r5, lsl #2]
 800f530:	60e3      	str	r3, [r4, #12]
 800f532:	6834      	ldr	r4, [r6, #0]
 800f534:	68a3      	ldr	r3, [r4, #8]
 800f536:	3501      	adds	r5, #1
 800f538:	429d      	cmp	r5, r3
 800f53a:	d207      	bcs.n	800f54c <rcutils_string_map_fini+0x60>
 800f53c:	6822      	ldr	r2, [r4, #0]
 800f53e:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 800f542:	2800      	cmp	r0, #0
 800f544:	d1e3      	bne.n	800f50e <rcutils_string_map_fini+0x22>
 800f546:	3501      	adds	r5, #1
 800f548:	429d      	cmp	r5, r3
 800f54a:	d3dd      	bcc.n	800f508 <rcutils_string_map_fini+0x1c>
 800f54c:	2100      	movs	r1, #0
 800f54e:	4630      	mov	r0, r6
 800f550:	f7ff ff18 	bl	800f384 <rcutils_string_map_reserve>
 800f554:	4604      	mov	r4, r0
 800f556:	b920      	cbnz	r0, 800f562 <rcutils_string_map_fini+0x76>
 800f558:	6830      	ldr	r0, [r6, #0]
 800f55a:	6943      	ldr	r3, [r0, #20]
 800f55c:	6a01      	ldr	r1, [r0, #32]
 800f55e:	4798      	blx	r3
 800f560:	6034      	str	r4, [r6, #0]
 800f562:	4620      	mov	r0, r4
 800f564:	b002      	add	sp, #8
 800f566:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f56a:	240b      	movs	r4, #11
 800f56c:	4620      	mov	r0, r4
 800f56e:	b002      	add	sp, #8
 800f570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800f574 <rcutils_string_map_getn>:
 800f574:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f578:	b082      	sub	sp, #8
 800f57a:	b308      	cbz	r0, 800f5c0 <rcutils_string_map_getn+0x4c>
 800f57c:	6804      	ldr	r4, [r0, #0]
 800f57e:	b304      	cbz	r4, 800f5c2 <rcutils_string_map_getn+0x4e>
 800f580:	460d      	mov	r5, r1
 800f582:	b1e9      	cbz	r1, 800f5c0 <rcutils_string_map_getn+0x4c>
 800f584:	f8d4 9008 	ldr.w	r9, [r4, #8]
 800f588:	6827      	ldr	r7, [r4, #0]
 800f58a:	f1b9 0f00 	cmp.w	r9, #0
 800f58e:	d017      	beq.n	800f5c0 <rcutils_string_map_getn+0x4c>
 800f590:	4690      	mov	r8, r2
 800f592:	3f04      	subs	r7, #4
 800f594:	2600      	movs	r6, #0
 800f596:	f857 1f04 	ldr.w	r1, [r7, #4]!
 800f59a:	9101      	str	r1, [sp, #4]
 800f59c:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800f5a0:	4608      	mov	r0, r1
 800f5a2:	3601      	adds	r6, #1
 800f5a4:	b151      	cbz	r1, 800f5bc <rcutils_string_map_getn+0x48>
 800f5a6:	f7f0 fe1d 	bl	80001e4 <strlen>
 800f5aa:	4540      	cmp	r0, r8
 800f5ac:	4602      	mov	r2, r0
 800f5ae:	9901      	ldr	r1, [sp, #4]
 800f5b0:	bf38      	it	cc
 800f5b2:	4642      	movcc	r2, r8
 800f5b4:	4628      	mov	r0, r5
 800f5b6:	f00a fd35 	bl	801a024 <strncmp>
 800f5ba:	b130      	cbz	r0, 800f5ca <rcutils_string_map_getn+0x56>
 800f5bc:	45b1      	cmp	r9, r6
 800f5be:	d1ea      	bne.n	800f596 <rcutils_string_map_getn+0x22>
 800f5c0:	2400      	movs	r4, #0
 800f5c2:	4620      	mov	r0, r4
 800f5c4:	b002      	add	sp, #8
 800f5c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f5ca:	6863      	ldr	r3, [r4, #4]
 800f5cc:	f853 400a 	ldr.w	r4, [r3, sl]
 800f5d0:	4620      	mov	r0, r4
 800f5d2:	b002      	add	sp, #8
 800f5d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f5d8 <rcutils_system_time_now>:
 800f5d8:	b310      	cbz	r0, 800f620 <rcutils_system_time_now+0x48>
 800f5da:	b570      	push	{r4, r5, r6, lr}
 800f5dc:	b084      	sub	sp, #16
 800f5de:	4669      	mov	r1, sp
 800f5e0:	4604      	mov	r4, r0
 800f5e2:	2001      	movs	r0, #1
 800f5e4:	f7f3 fa8c 	bl	8002b00 <clock_gettime>
 800f5e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f5ec:	2800      	cmp	r0, #0
 800f5ee:	f171 0300 	sbcs.w	r3, r1, #0
 800f5f2:	db12      	blt.n	800f61a <rcutils_system_time_now+0x42>
 800f5f4:	9d02      	ldr	r5, [sp, #8]
 800f5f6:	2d00      	cmp	r5, #0
 800f5f8:	db0c      	blt.n	800f614 <rcutils_system_time_now+0x3c>
 800f5fa:	4e0a      	ldr	r6, [pc, #40]	; (800f624 <rcutils_system_time_now+0x4c>)
 800f5fc:	fba0 2306 	umull	r2, r3, r0, r6
 800f600:	1952      	adds	r2, r2, r5
 800f602:	fb06 3301 	mla	r3, r6, r1, r3
 800f606:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 800f60a:	2000      	movs	r0, #0
 800f60c:	e9c4 2300 	strd	r2, r3, [r4]
 800f610:	b004      	add	sp, #16
 800f612:	bd70      	pop	{r4, r5, r6, pc}
 800f614:	ea50 0301 	orrs.w	r3, r0, r1
 800f618:	d1ef      	bne.n	800f5fa <rcutils_system_time_now+0x22>
 800f61a:	2002      	movs	r0, #2
 800f61c:	b004      	add	sp, #16
 800f61e:	bd70      	pop	{r4, r5, r6, pc}
 800f620:	200b      	movs	r0, #11
 800f622:	4770      	bx	lr
 800f624:	3b9aca00 	.word	0x3b9aca00

0800f628 <rcutils_steady_time_now>:
 800f628:	b310      	cbz	r0, 800f670 <rcutils_steady_time_now+0x48>
 800f62a:	b570      	push	{r4, r5, r6, lr}
 800f62c:	b084      	sub	sp, #16
 800f62e:	4669      	mov	r1, sp
 800f630:	4604      	mov	r4, r0
 800f632:	2000      	movs	r0, #0
 800f634:	f7f3 fa64 	bl	8002b00 <clock_gettime>
 800f638:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f63c:	2800      	cmp	r0, #0
 800f63e:	f171 0300 	sbcs.w	r3, r1, #0
 800f642:	db12      	blt.n	800f66a <rcutils_steady_time_now+0x42>
 800f644:	9d02      	ldr	r5, [sp, #8]
 800f646:	2d00      	cmp	r5, #0
 800f648:	db0c      	blt.n	800f664 <rcutils_steady_time_now+0x3c>
 800f64a:	4e0a      	ldr	r6, [pc, #40]	; (800f674 <rcutils_steady_time_now+0x4c>)
 800f64c:	fba0 2306 	umull	r2, r3, r0, r6
 800f650:	1952      	adds	r2, r2, r5
 800f652:	fb06 3301 	mla	r3, r6, r1, r3
 800f656:	eb43 73e5 	adc.w	r3, r3, r5, asr #31
 800f65a:	2000      	movs	r0, #0
 800f65c:	e9c4 2300 	strd	r2, r3, [r4]
 800f660:	b004      	add	sp, #16
 800f662:	bd70      	pop	{r4, r5, r6, pc}
 800f664:	ea50 0301 	orrs.w	r3, r0, r1
 800f668:	d1ef      	bne.n	800f64a <rcutils_steady_time_now+0x22>
 800f66a:	2002      	movs	r0, #2
 800f66c:	b004      	add	sp, #16
 800f66e:	bd70      	pop	{r4, r5, r6, pc}
 800f670:	200b      	movs	r0, #11
 800f672:	4770      	bx	lr
 800f674:	3b9aca00 	.word	0x3b9aca00

0800f678 <rmw_get_zero_initialized_init_options>:
 800f678:	b510      	push	{r4, lr}
 800f67a:	2238      	movs	r2, #56	; 0x38
 800f67c:	4604      	mov	r4, r0
 800f67e:	2100      	movs	r1, #0
 800f680:	f00a f880 	bl	8019784 <memset>
 800f684:	f104 0010 	add.w	r0, r4, #16
 800f688:	f000 f808 	bl	800f69c <rmw_get_default_security_options>
 800f68c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f690:	60e3      	str	r3, [r4, #12]
 800f692:	4620      	mov	r0, r4
 800f694:	bd10      	pop	{r4, pc}
 800f696:	bf00      	nop

0800f698 <rmw_get_default_publisher_options>:
 800f698:	2000      	movs	r0, #0
 800f69a:	4770      	bx	lr

0800f69c <rmw_get_default_security_options>:
 800f69c:	2200      	movs	r2, #0
 800f69e:	7002      	strb	r2, [r0, #0]
 800f6a0:	6042      	str	r2, [r0, #4]
 800f6a2:	4770      	bx	lr

0800f6a4 <rmw_get_default_subscription_options>:
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	6002      	str	r2, [r0, #0]
 800f6a8:	7102      	strb	r2, [r0, #4]
 800f6aa:	4770      	bx	lr

0800f6ac <rmw_get_zero_initialized_message_info>:
 800f6ac:	b470      	push	{r4, r5, r6}
 800f6ae:	4d07      	ldr	r5, [pc, #28]	; (800f6cc <rmw_get_zero_initialized_message_info+0x20>)
 800f6b0:	4606      	mov	r6, r0
 800f6b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f6b4:	4634      	mov	r4, r6
 800f6b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f6b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f6ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f6bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f6c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800f6c4:	4630      	mov	r0, r6
 800f6c6:	bc70      	pop	{r4, r5, r6}
 800f6c8:	4770      	bx	lr
 800f6ca:	bf00      	nop
 800f6cc:	0801eaa0 	.word	0x0801eaa0

0800f6d0 <rmw_validate_full_topic_name>:
 800f6d0:	2800      	cmp	r0, #0
 800f6d2:	d062      	beq.n	800f79a <rmw_validate_full_topic_name+0xca>
 800f6d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6d8:	460d      	mov	r5, r1
 800f6da:	2900      	cmp	r1, #0
 800f6dc:	d05f      	beq.n	800f79e <rmw_validate_full_topic_name+0xce>
 800f6de:	4616      	mov	r6, r2
 800f6e0:	4604      	mov	r4, r0
 800f6e2:	f7f0 fd7f 	bl	80001e4 <strlen>
 800f6e6:	b148      	cbz	r0, 800f6fc <rmw_validate_full_topic_name+0x2c>
 800f6e8:	7823      	ldrb	r3, [r4, #0]
 800f6ea:	2b2f      	cmp	r3, #47	; 0x2f
 800f6ec:	d00d      	beq.n	800f70a <rmw_validate_full_topic_name+0x3a>
 800f6ee:	2302      	movs	r3, #2
 800f6f0:	602b      	str	r3, [r5, #0]
 800f6f2:	b13e      	cbz	r6, 800f704 <rmw_validate_full_topic_name+0x34>
 800f6f4:	2000      	movs	r0, #0
 800f6f6:	6030      	str	r0, [r6, #0]
 800f6f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6fc:	2301      	movs	r3, #1
 800f6fe:	602b      	str	r3, [r5, #0]
 800f700:	2e00      	cmp	r6, #0
 800f702:	d1f7      	bne.n	800f6f4 <rmw_validate_full_topic_name+0x24>
 800f704:	2000      	movs	r0, #0
 800f706:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f70a:	1e47      	subs	r7, r0, #1
 800f70c:	5de3      	ldrb	r3, [r4, r7]
 800f70e:	2b2f      	cmp	r3, #47	; 0x2f
 800f710:	d047      	beq.n	800f7a2 <rmw_validate_full_topic_name+0xd2>
 800f712:	1e63      	subs	r3, r4, #1
 800f714:	eb03 0900 	add.w	r9, r3, r0
 800f718:	f1c4 0e01 	rsb	lr, r4, #1
 800f71c:	eb0e 0803 	add.w	r8, lr, r3
 800f720:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800f724:	f021 0220 	bic.w	r2, r1, #32
 800f728:	3a41      	subs	r2, #65	; 0x41
 800f72a:	2a19      	cmp	r2, #25
 800f72c:	f1a1 0c2f 	sub.w	ip, r1, #47	; 0x2f
 800f730:	d90c      	bls.n	800f74c <rmw_validate_full_topic_name+0x7c>
 800f732:	295f      	cmp	r1, #95	; 0x5f
 800f734:	d00a      	beq.n	800f74c <rmw_validate_full_topic_name+0x7c>
 800f736:	f1bc 0f0a 	cmp.w	ip, #10
 800f73a:	d907      	bls.n	800f74c <rmw_validate_full_topic_name+0x7c>
 800f73c:	2304      	movs	r3, #4
 800f73e:	602b      	str	r3, [r5, #0]
 800f740:	2e00      	cmp	r6, #0
 800f742:	d0df      	beq.n	800f704 <rmw_validate_full_topic_name+0x34>
 800f744:	f8c6 8000 	str.w	r8, [r6]
 800f748:	2000      	movs	r0, #0
 800f74a:	e7d5      	b.n	800f6f8 <rmw_validate_full_topic_name+0x28>
 800f74c:	454b      	cmp	r3, r9
 800f74e:	d1e5      	bne.n	800f71c <rmw_validate_full_topic_name+0x4c>
 800f750:	f8df e084 	ldr.w	lr, [pc, #132]	; 800f7d8 <rmw_validate_full_topic_name+0x108>
 800f754:	2300      	movs	r3, #0
 800f756:	f107 0801 	add.w	r8, r7, #1
 800f75a:	e005      	b.n	800f768 <rmw_validate_full_topic_name+0x98>
 800f75c:	4611      	mov	r1, r2
 800f75e:	4288      	cmp	r0, r1
 800f760:	4613      	mov	r3, r2
 800f762:	f104 0401 	add.w	r4, r4, #1
 800f766:	d925      	bls.n	800f7b4 <rmw_validate_full_topic_name+0xe4>
 800f768:	429f      	cmp	r7, r3
 800f76a:	f103 0201 	add.w	r2, r3, #1
 800f76e:	d01e      	beq.n	800f7ae <rmw_validate_full_topic_name+0xde>
 800f770:	7821      	ldrb	r1, [r4, #0]
 800f772:	292f      	cmp	r1, #47	; 0x2f
 800f774:	d1f2      	bne.n	800f75c <rmw_validate_full_topic_name+0x8c>
 800f776:	f894 c001 	ldrb.w	ip, [r4, #1]
 800f77a:	1c5a      	adds	r2, r3, #1
 800f77c:	f1bc 0f2f 	cmp.w	ip, #47	; 0x2f
 800f780:	4611      	mov	r1, r2
 800f782:	d024      	beq.n	800f7ce <rmw_validate_full_topic_name+0xfe>
 800f784:	f81c 300e 	ldrb.w	r3, [ip, lr]
 800f788:	075b      	lsls	r3, r3, #29
 800f78a:	d5e8      	bpl.n	800f75e <rmw_validate_full_topic_name+0x8e>
 800f78c:	2306      	movs	r3, #6
 800f78e:	602b      	str	r3, [r5, #0]
 800f790:	2e00      	cmp	r6, #0
 800f792:	d0b7      	beq.n	800f704 <rmw_validate_full_topic_name+0x34>
 800f794:	6032      	str	r2, [r6, #0]
 800f796:	2000      	movs	r0, #0
 800f798:	e7ae      	b.n	800f6f8 <rmw_validate_full_topic_name+0x28>
 800f79a:	200b      	movs	r0, #11
 800f79c:	4770      	bx	lr
 800f79e:	200b      	movs	r0, #11
 800f7a0:	e7aa      	b.n	800f6f8 <rmw_validate_full_topic_name+0x28>
 800f7a2:	2303      	movs	r3, #3
 800f7a4:	602b      	str	r3, [r5, #0]
 800f7a6:	2e00      	cmp	r6, #0
 800f7a8:	d0ac      	beq.n	800f704 <rmw_validate_full_topic_name+0x34>
 800f7aa:	6037      	str	r7, [r6, #0]
 800f7ac:	e7aa      	b.n	800f704 <rmw_validate_full_topic_name+0x34>
 800f7ae:	4641      	mov	r1, r8
 800f7b0:	1c7a      	adds	r2, r7, #1
 800f7b2:	e7d4      	b.n	800f75e <rmw_validate_full_topic_name+0x8e>
 800f7b4:	28f7      	cmp	r0, #247	; 0xf7
 800f7b6:	d802      	bhi.n	800f7be <rmw_validate_full_topic_name+0xee>
 800f7b8:	2000      	movs	r0, #0
 800f7ba:	6028      	str	r0, [r5, #0]
 800f7bc:	e79c      	b.n	800f6f8 <rmw_validate_full_topic_name+0x28>
 800f7be:	2307      	movs	r3, #7
 800f7c0:	602b      	str	r3, [r5, #0]
 800f7c2:	2e00      	cmp	r6, #0
 800f7c4:	d09e      	beq.n	800f704 <rmw_validate_full_topic_name+0x34>
 800f7c6:	23f6      	movs	r3, #246	; 0xf6
 800f7c8:	6033      	str	r3, [r6, #0]
 800f7ca:	2000      	movs	r0, #0
 800f7cc:	e794      	b.n	800f6f8 <rmw_validate_full_topic_name+0x28>
 800f7ce:	2305      	movs	r3, #5
 800f7d0:	602b      	str	r3, [r5, #0]
 800f7d2:	2e00      	cmp	r6, #0
 800f7d4:	d1de      	bne.n	800f794 <rmw_validate_full_topic_name+0xc4>
 800f7d6:	e795      	b.n	800f704 <rmw_validate_full_topic_name+0x34>
 800f7d8:	0801f651 	.word	0x0801f651

0800f7dc <rmw_uros_set_custom_transport>:
 800f7dc:	b470      	push	{r4, r5, r6}
 800f7de:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 800f7e2:	b162      	cbz	r2, 800f7fe <rmw_uros_set_custom_transport+0x22>
 800f7e4:	b15b      	cbz	r3, 800f7fe <rmw_uros_set_custom_transport+0x22>
 800f7e6:	b155      	cbz	r5, 800f7fe <rmw_uros_set_custom_transport+0x22>
 800f7e8:	b14e      	cbz	r6, 800f7fe <rmw_uros_set_custom_transport+0x22>
 800f7ea:	4c06      	ldr	r4, [pc, #24]	; (800f804 <rmw_uros_set_custom_transport+0x28>)
 800f7ec:	7020      	strb	r0, [r4, #0]
 800f7ee:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800f7f2:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800f7f6:	6166      	str	r6, [r4, #20]
 800f7f8:	2000      	movs	r0, #0
 800f7fa:	bc70      	pop	{r4, r5, r6}
 800f7fc:	4770      	bx	lr
 800f7fe:	200b      	movs	r0, #11
 800f800:	bc70      	pop	{r4, r5, r6}
 800f802:	4770      	bx	lr
 800f804:	20011690 	.word	0x20011690

0800f808 <rmw_init_options_init>:
 800f808:	b084      	sub	sp, #16
 800f80a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f80e:	ad09      	add	r5, sp, #36	; 0x24
 800f810:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 800f814:	b130      	cbz	r0, 800f824 <rmw_init_options_init+0x1c>
 800f816:	4604      	mov	r4, r0
 800f818:	4628      	mov	r0, r5
 800f81a:	f7ff fc9d 	bl	800f158 <rcutils_allocator_is_valid>
 800f81e:	b108      	cbz	r0, 800f824 <rmw_init_options_init+0x1c>
 800f820:	68a3      	ldr	r3, [r4, #8]
 800f822:	b123      	cbz	r3, 800f82e <rmw_init_options_init+0x26>
 800f824:	200b      	movs	r0, #11
 800f826:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f82a:	b004      	add	sp, #16
 800f82c:	4770      	bx	lr
 800f82e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f830:	4f1c      	ldr	r7, [pc, #112]	; (800f8a4 <rmw_init_options_init+0x9c>)
 800f832:	682e      	ldr	r6, [r5, #0]
 800f834:	683d      	ldr	r5, [r7, #0]
 800f836:	60a5      	str	r5, [r4, #8]
 800f838:	f04f 0800 	mov.w	r8, #0
 800f83c:	f04f 0900 	mov.w	r9, #0
 800f840:	f104 0520 	add.w	r5, r4, #32
 800f844:	e9c4 8900 	strd	r8, r9, [r4]
 800f848:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800f84a:	4b17      	ldr	r3, [pc, #92]	; (800f8a8 <rmw_init_options_init+0xa0>)
 800f84c:	4817      	ldr	r0, [pc, #92]	; (800f8ac <rmw_init_options_init+0xa4>)
 800f84e:	602e      	str	r6, [r5, #0]
 800f850:	4917      	ldr	r1, [pc, #92]	; (800f8b0 <rmw_init_options_init+0xa8>)
 800f852:	61e3      	str	r3, [r4, #28]
 800f854:	2203      	movs	r2, #3
 800f856:	f000 ff63 	bl	8010720 <rmw_uxrce_init_init_options_impl_memory>
 800f85a:	4814      	ldr	r0, [pc, #80]	; (800f8ac <rmw_init_options_init+0xa4>)
 800f85c:	f008 faba 	bl	8017dd4 <get_memory>
 800f860:	b1e8      	cbz	r0, 800f89e <rmw_init_options_init+0x96>
 800f862:	4a14      	ldr	r2, [pc, #80]	; (800f8b4 <rmw_init_options_init+0xac>)
 800f864:	68c3      	ldr	r3, [r0, #12]
 800f866:	6851      	ldr	r1, [r2, #4]
 800f868:	7810      	ldrb	r0, [r2, #0]
 800f86a:	6363      	str	r3, [r4, #52]	; 0x34
 800f86c:	7418      	strb	r0, [r3, #16]
 800f86e:	6159      	str	r1, [r3, #20]
 800f870:	e9d2 5002 	ldrd	r5, r0, [r2, #8]
 800f874:	e9d2 1204 	ldrd	r1, r2, [r2, #16]
 800f878:	e9c3 5006 	strd	r5, r0, [r3, #24]
 800f87c:	e9c3 1208 	strd	r1, r2, [r3, #32]
 800f880:	f004 fdd4 	bl	801442c <uxr_nanos>
 800f884:	f00a fa68 	bl	8019d58 <srand>
 800f888:	f00a fa94 	bl	8019db4 <rand>
 800f88c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800f88e:	6298      	str	r0, [r3, #40]	; 0x28
 800f890:	2800      	cmp	r0, #0
 800f892:	d0f9      	beq.n	800f888 <rmw_init_options_init+0x80>
 800f894:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f898:	2000      	movs	r0, #0
 800f89a:	b004      	add	sp, #16
 800f89c:	4770      	bx	lr
 800f89e:	2001      	movs	r0, #1
 800f8a0:	e7c1      	b.n	800f826 <rmw_init_options_init+0x1e>
 800f8a2:	bf00      	nop
 800f8a4:	0801f5d8 	.word	0x0801f5d8
 800f8a8:	0801ee18 	.word	0x0801ee18
 800f8ac:	200149ac 	.word	0x200149ac
 800f8b0:	20014600 	.word	0x20014600
 800f8b4:	20011690 	.word	0x20011690

0800f8b8 <rmw_init_options_copy>:
 800f8b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f8ba:	b158      	cbz	r0, 800f8d4 <rmw_init_options_copy+0x1c>
 800f8bc:	460e      	mov	r6, r1
 800f8be:	b149      	cbz	r1, 800f8d4 <rmw_init_options_copy+0x1c>
 800f8c0:	4b1d      	ldr	r3, [pc, #116]	; (800f938 <rmw_init_options_copy+0x80>)
 800f8c2:	4604      	mov	r4, r0
 800f8c4:	6819      	ldr	r1, [r3, #0]
 800f8c6:	6880      	ldr	r0, [r0, #8]
 800f8c8:	f7f0 fc82 	bl	80001d0 <strcmp>
 800f8cc:	4607      	mov	r7, r0
 800f8ce:	bb68      	cbnz	r0, 800f92c <rmw_init_options_copy+0x74>
 800f8d0:	68b3      	ldr	r3, [r6, #8]
 800f8d2:	b113      	cbz	r3, 800f8da <rmw_init_options_copy+0x22>
 800f8d4:	270b      	movs	r7, #11
 800f8d6:	4638      	mov	r0, r7
 800f8d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f8da:	4623      	mov	r3, r4
 800f8dc:	4632      	mov	r2, r6
 800f8de:	f104 0e30 	add.w	lr, r4, #48	; 0x30
 800f8e2:	681d      	ldr	r5, [r3, #0]
 800f8e4:	6858      	ldr	r0, [r3, #4]
 800f8e6:	6899      	ldr	r1, [r3, #8]
 800f8e8:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800f8ec:	f8c2 c00c 	str.w	ip, [r2, #12]
 800f8f0:	3310      	adds	r3, #16
 800f8f2:	4573      	cmp	r3, lr
 800f8f4:	6015      	str	r5, [r2, #0]
 800f8f6:	6050      	str	r0, [r2, #4]
 800f8f8:	6091      	str	r1, [r2, #8]
 800f8fa:	f102 0210 	add.w	r2, r2, #16
 800f8fe:	d1f0      	bne.n	800f8e2 <rmw_init_options_copy+0x2a>
 800f900:	6819      	ldr	r1, [r3, #0]
 800f902:	685b      	ldr	r3, [r3, #4]
 800f904:	480d      	ldr	r0, [pc, #52]	; (800f93c <rmw_init_options_copy+0x84>)
 800f906:	6053      	str	r3, [r2, #4]
 800f908:	6011      	str	r1, [r2, #0]
 800f90a:	f008 fa63 	bl	8017dd4 <get_memory>
 800f90e:	b180      	cbz	r0, 800f932 <rmw_init_options_copy+0x7a>
 800f910:	68c5      	ldr	r5, [r0, #12]
 800f912:	6375      	str	r5, [r6, #52]	; 0x34
 800f914:	6b66      	ldr	r6, [r4, #52]	; 0x34
 800f916:	3610      	adds	r6, #16
 800f918:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800f91a:	f105 0410 	add.w	r4, r5, #16
 800f91e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f920:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800f924:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f928:	4638      	mov	r0, r7
 800f92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f92c:	270c      	movs	r7, #12
 800f92e:	4638      	mov	r0, r7
 800f930:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f932:	2701      	movs	r7, #1
 800f934:	e7cf      	b.n	800f8d6 <rmw_init_options_copy+0x1e>
 800f936:	bf00      	nop
 800f938:	0801f5d8 	.word	0x0801f5d8
 800f93c:	200149ac 	.word	0x200149ac

0800f940 <rmw_init_options_fini>:
 800f940:	b570      	push	{r4, r5, r6, lr}
 800f942:	b08e      	sub	sp, #56	; 0x38
 800f944:	b348      	cbz	r0, 800f99a <rmw_init_options_fini+0x5a>
 800f946:	4604      	mov	r4, r0
 800f948:	3020      	adds	r0, #32
 800f94a:	f7ff fc05 	bl	800f158 <rcutils_allocator_is_valid>
 800f94e:	b320      	cbz	r0, 800f99a <rmw_init_options_fini+0x5a>
 800f950:	4b18      	ldr	r3, [pc, #96]	; (800f9b4 <rmw_init_options_fini+0x74>)
 800f952:	68a0      	ldr	r0, [r4, #8]
 800f954:	6819      	ldr	r1, [r3, #0]
 800f956:	f7f0 fc3b 	bl	80001d0 <strcmp>
 800f95a:	4606      	mov	r6, r0
 800f95c:	bb28      	cbnz	r0, 800f9aa <rmw_init_options_fini+0x6a>
 800f95e:	4b16      	ldr	r3, [pc, #88]	; (800f9b8 <rmw_init_options_fini+0x78>)
 800f960:	6819      	ldr	r1, [r3, #0]
 800f962:	b1f1      	cbz	r1, 800f9a2 <rmw_init_options_fini+0x62>
 800f964:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800f966:	e001      	b.n	800f96c <rmw_init_options_fini+0x2c>
 800f968:	6889      	ldr	r1, [r1, #8]
 800f96a:	b1d1      	cbz	r1, 800f9a2 <rmw_init_options_fini+0x62>
 800f96c:	68cb      	ldr	r3, [r1, #12]
 800f96e:	429a      	cmp	r2, r3
 800f970:	d1fa      	bne.n	800f968 <rmw_init_options_fini+0x28>
 800f972:	4811      	ldr	r0, [pc, #68]	; (800f9b8 <rmw_init_options_fini+0x78>)
 800f974:	f008 fa3e 	bl	8017df4 <put_memory>
 800f978:	466d      	mov	r5, sp
 800f97a:	4668      	mov	r0, sp
 800f97c:	f7ff fe7c 	bl	800f678 <rmw_get_zero_initialized_init_options>
 800f980:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f982:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f984:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f986:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f988:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f98a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f98c:	e895 0003 	ldmia.w	r5, {r0, r1}
 800f990:	e884 0003 	stmia.w	r4, {r0, r1}
 800f994:	4630      	mov	r0, r6
 800f996:	b00e      	add	sp, #56	; 0x38
 800f998:	bd70      	pop	{r4, r5, r6, pc}
 800f99a:	260b      	movs	r6, #11
 800f99c:	4630      	mov	r0, r6
 800f99e:	b00e      	add	sp, #56	; 0x38
 800f9a0:	bd70      	pop	{r4, r5, r6, pc}
 800f9a2:	2601      	movs	r6, #1
 800f9a4:	4630      	mov	r0, r6
 800f9a6:	b00e      	add	sp, #56	; 0x38
 800f9a8:	bd70      	pop	{r4, r5, r6, pc}
 800f9aa:	260c      	movs	r6, #12
 800f9ac:	4630      	mov	r0, r6
 800f9ae:	b00e      	add	sp, #56	; 0x38
 800f9b0:	bd70      	pop	{r4, r5, r6, pc}
 800f9b2:	bf00      	nop
 800f9b4:	0801f5d8 	.word	0x0801f5d8
 800f9b8:	200149ac 	.word	0x200149ac

0800f9bc <rmw_init>:
 800f9bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9c0:	b083      	sub	sp, #12
 800f9c2:	2800      	cmp	r0, #0
 800f9c4:	f000 80e0 	beq.w	800fb88 <rmw_init+0x1cc>
 800f9c8:	460e      	mov	r6, r1
 800f9ca:	2900      	cmp	r1, #0
 800f9cc:	f000 80dc 	beq.w	800fb88 <rmw_init+0x1cc>
 800f9d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800f9d2:	4604      	mov	r4, r0
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	f000 80d7 	beq.w	800fb88 <rmw_init+0x1cc>
 800f9da:	4b70      	ldr	r3, [pc, #448]	; (800fb9c <rmw_init+0x1e0>)
 800f9dc:	6880      	ldr	r0, [r0, #8]
 800f9de:	f8d3 8000 	ldr.w	r8, [r3]
 800f9e2:	4641      	mov	r1, r8
 800f9e4:	f7f0 fbf4 	bl	80001d0 <strcmp>
 800f9e8:	4607      	mov	r7, r0
 800f9ea:	2800      	cmp	r0, #0
 800f9ec:	f040 80c7 	bne.w	800fb7e <rmw_init+0x1c2>
 800f9f0:	e9d4 0100 	ldrd	r0, r1, [r4]
 800f9f4:	68e3      	ldr	r3, [r4, #12]
 800f9f6:	61f3      	str	r3, [r6, #28]
 800f9f8:	e9c6 0100 	strd	r0, r1, [r6]
 800f9fc:	2201      	movs	r2, #1
 800f9fe:	4968      	ldr	r1, [pc, #416]	; (800fba0 <rmw_init+0x1e4>)
 800fa00:	4868      	ldr	r0, [pc, #416]	; (800fba4 <rmw_init+0x1e8>)
 800fa02:	f8c6 8008 	str.w	r8, [r6, #8]
 800fa06:	f000 fe33 	bl	8010670 <rmw_uxrce_init_session_memory>
 800fa0a:	4867      	ldr	r0, [pc, #412]	; (800fba8 <rmw_init+0x1ec>)
 800fa0c:	4967      	ldr	r1, [pc, #412]	; (800fbac <rmw_init+0x1f0>)
 800fa0e:	2204      	movs	r2, #4
 800fa10:	f000 fe68 	bl	80106e4 <rmw_uxrce_init_static_input_buffer_memory>
 800fa14:	4863      	ldr	r0, [pc, #396]	; (800fba4 <rmw_init+0x1e8>)
 800fa16:	f008 f9dd 	bl	8017dd4 <get_memory>
 800fa1a:	2800      	cmp	r0, #0
 800fa1c:	f000 80b9 	beq.w	800fb92 <rmw_init+0x1d6>
 800fa20:	f8d4 c034 	ldr.w	ip, [r4, #52]	; 0x34
 800fa24:	68c5      	ldr	r5, [r0, #12]
 800fa26:	f8dc 0024 	ldr.w	r0, [ip, #36]	; 0x24
 800fa2a:	f89c 1010 	ldrb.w	r1, [ip, #16]
 800fa2e:	e9dc 2306 	ldrd	r2, r3, [ip, #24]
 800fa32:	9001      	str	r0, [sp, #4]
 800fa34:	f8dc 0020 	ldr.w	r0, [ip, #32]
 800fa38:	9000      	str	r0, [sp, #0]
 800fa3a:	f105 0910 	add.w	r9, r5, #16
 800fa3e:	4648      	mov	r0, r9
 800fa40:	f002 fe92 	bl	8012768 <uxr_set_custom_transport_callbacks>
 800fa44:	f241 5394 	movw	r3, #5524	; 0x1594
 800fa48:	f241 5c98 	movw	ip, #5528	; 0x1598
 800fa4c:	f241 509c 	movw	r0, #5532	; 0x159c
 800fa50:	f505 51ad 	add.w	r1, r5, #5536	; 0x15a0
 800fa54:	50ef      	str	r7, [r5, r3]
 800fa56:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fa5a:	f505 735e 	add.w	r3, r5, #888	; 0x378
 800fa5e:	f845 700c 	str.w	r7, [r5, ip]
 800fa62:	502f      	str	r7, [r5, r0]
 800fa64:	e9c5 33e1 	strd	r3, r3, [r5, #900]	; 0x384
 800fa68:	e9c5 22e3 	strd	r2, r2, [r5, #908]	; 0x38c
 800fa6c:	4850      	ldr	r0, [pc, #320]	; (800fbb0 <rmw_init+0x1f4>)
 800fa6e:	600f      	str	r7, [r1, #0]
 800fa70:	2201      	movs	r2, #1
 800fa72:	e9c5 87da 	strd	r8, r7, [r5, #872]	; 0x368
 800fa76:	494f      	ldr	r1, [pc, #316]	; (800fbb4 <rmw_init+0x1f8>)
 800fa78:	64b5      	str	r5, [r6, #72]	; 0x48
 800fa7a:	f000 fddf 	bl	801063c <rmw_uxrce_init_node_memory>
 800fa7e:	494e      	ldr	r1, [pc, #312]	; (800fbb8 <rmw_init+0x1fc>)
 800fa80:	484e      	ldr	r0, [pc, #312]	; (800fbbc <rmw_init+0x200>)
 800fa82:	2205      	movs	r2, #5
 800fa84:	f000 fdc0 	bl	8010608 <rmw_uxrce_init_subscription_memory>
 800fa88:	494d      	ldr	r1, [pc, #308]	; (800fbc0 <rmw_init+0x204>)
 800fa8a:	484e      	ldr	r0, [pc, #312]	; (800fbc4 <rmw_init+0x208>)
 800fa8c:	220a      	movs	r2, #10
 800fa8e:	f000 fda1 	bl	80105d4 <rmw_uxrce_init_publisher_memory>
 800fa92:	494d      	ldr	r1, [pc, #308]	; (800fbc8 <rmw_init+0x20c>)
 800fa94:	484d      	ldr	r0, [pc, #308]	; (800fbcc <rmw_init+0x210>)
 800fa96:	2201      	movs	r2, #1
 800fa98:	f000 fd68 	bl	801056c <rmw_uxrce_init_service_memory>
 800fa9c:	494c      	ldr	r1, [pc, #304]	; (800fbd0 <rmw_init+0x214>)
 800fa9e:	484d      	ldr	r0, [pc, #308]	; (800fbd4 <rmw_init+0x218>)
 800faa0:	2201      	movs	r2, #1
 800faa2:	f000 fd7d 	bl	80105a0 <rmw_uxrce_init_client_memory>
 800faa6:	494c      	ldr	r1, [pc, #304]	; (800fbd8 <rmw_init+0x21c>)
 800faa8:	484c      	ldr	r0, [pc, #304]	; (800fbdc <rmw_init+0x220>)
 800faaa:	220f      	movs	r2, #15
 800faac:	f000 fdfe 	bl	80106ac <rmw_uxrce_init_topic_memory>
 800fab0:	494b      	ldr	r1, [pc, #300]	; (800fbe0 <rmw_init+0x224>)
 800fab2:	484c      	ldr	r0, [pc, #304]	; (800fbe4 <rmw_init+0x228>)
 800fab4:	2203      	movs	r2, #3
 800fab6:	f000 fe33 	bl	8010720 <rmw_uxrce_init_init_options_impl_memory>
 800faba:	494b      	ldr	r1, [pc, #300]	; (800fbe8 <rmw_init+0x22c>)
 800fabc:	484b      	ldr	r0, [pc, #300]	; (800fbec <rmw_init+0x230>)
 800fabe:	2204      	movs	r2, #4
 800fac0:	f000 fe48 	bl	8010754 <rmw_uxrce_init_wait_set_memory>
 800fac4:	494a      	ldr	r1, [pc, #296]	; (800fbf0 <rmw_init+0x234>)
 800fac6:	484b      	ldr	r0, [pc, #300]	; (800fbf4 <rmw_init+0x238>)
 800fac8:	2204      	movs	r2, #4
 800faca:	f000 fe5f 	bl	801078c <rmw_uxrce_init_guard_condition_memory>
 800face:	463a      	mov	r2, r7
 800fad0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fad2:	6cb0      	ldr	r0, [r6, #72]	; 0x48
 800fad4:	f000 fd12 	bl	80104fc <rmw_uxrce_transport_init>
 800fad8:	4607      	mov	r7, r0
 800fada:	2800      	cmp	r0, #0
 800fadc:	d150      	bne.n	800fb80 <rmw_init+0x1c4>
 800fade:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800fae0:	f505 7428 	add.w	r4, r5, #672	; 0x2a0
 800fae4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800fae6:	4620      	mov	r0, r4
 800fae8:	f505 7122 	add.w	r1, r5, #648	; 0x288
 800faec:	f003 fab6 	bl	801305c <uxr_init_session>
 800faf0:	4941      	ldr	r1, [pc, #260]	; (800fbf8 <rmw_init+0x23c>)
 800faf2:	462a      	mov	r2, r5
 800faf4:	4620      	mov	r0, r4
 800faf6:	f003 fad3 	bl	80130a0 <uxr_set_topic_callback>
 800fafa:	4940      	ldr	r1, [pc, #256]	; (800fbfc <rmw_init+0x240>)
 800fafc:	463a      	mov	r2, r7
 800fafe:	4620      	mov	r0, r4
 800fb00:	f003 faca 	bl	8013098 <uxr_set_status_callback>
 800fb04:	493e      	ldr	r1, [pc, #248]	; (800fc00 <rmw_init+0x244>)
 800fb06:	463a      	mov	r2, r7
 800fb08:	4620      	mov	r0, r4
 800fb0a:	f003 facd 	bl	80130a8 <uxr_set_request_callback>
 800fb0e:	493d      	ldr	r1, [pc, #244]	; (800fc04 <rmw_init+0x248>)
 800fb10:	463a      	mov	r2, r7
 800fb12:	4620      	mov	r0, r4
 800fb14:	f003 facc 	bl	80130b0 <uxr_set_reply_callback>
 800fb18:	f8b5 2298 	ldrh.w	r2, [r5, #664]	; 0x298
 800fb1c:	2304      	movs	r3, #4
 800fb1e:	0092      	lsls	r2, r2, #2
 800fb20:	f505 7165 	add.w	r1, r5, #916	; 0x394
 800fb24:	4620      	mov	r0, r4
 800fb26:	f003 fb83 	bl	8013230 <uxr_create_input_reliable_stream>
 800fb2a:	f8b5 2298 	ldrh.w	r2, [r5, #664]	; 0x298
 800fb2e:	f8c5 0374 	str.w	r0, [r5, #884]	; 0x374
 800fb32:	0092      	lsls	r2, r2, #2
 800fb34:	2304      	movs	r3, #4
 800fb36:	f605 3194 	addw	r1, r5, #2964	; 0xb94
 800fb3a:	4620      	mov	r0, r4
 800fb3c:	f003 fb4e 	bl	80131dc <uxr_create_output_reliable_stream>
 800fb40:	f8c5 0378 	str.w	r0, [r5, #888]	; 0x378
 800fb44:	4620      	mov	r0, r4
 800fb46:	f003 fb6d 	bl	8013224 <uxr_create_input_best_effort_stream>
 800fb4a:	f505 519c 	add.w	r1, r5, #4992	; 0x1380
 800fb4e:	f8c5 0380 	str.w	r0, [r5, #896]	; 0x380
 800fb52:	f8b5 2298 	ldrh.w	r2, [r5, #664]	; 0x298
 800fb56:	4620      	mov	r0, r4
 800fb58:	3114      	adds	r1, #20
 800fb5a:	f003 fb2d 	bl	80131b8 <uxr_create_output_best_effort_stream>
 800fb5e:	f8c5 037c 	str.w	r0, [r5, #892]	; 0x37c
 800fb62:	4620      	mov	r0, r4
 800fb64:	f003 faa8 	bl	80130b8 <uxr_create_session>
 800fb68:	b950      	cbnz	r0, 800fb80 <rmw_init+0x1c4>
 800fb6a:	4648      	mov	r0, r9
 800fb6c:	f002 fe3c 	bl	80127e8 <uxr_close_custom_transport>
 800fb70:	480c      	ldr	r0, [pc, #48]	; (800fba4 <rmw_init+0x1e8>)
 800fb72:	4629      	mov	r1, r5
 800fb74:	f008 f93e 	bl	8017df4 <put_memory>
 800fb78:	64b7      	str	r7, [r6, #72]	; 0x48
 800fb7a:	2701      	movs	r7, #1
 800fb7c:	e000      	b.n	800fb80 <rmw_init+0x1c4>
 800fb7e:	270c      	movs	r7, #12
 800fb80:	4638      	mov	r0, r7
 800fb82:	b003      	add	sp, #12
 800fb84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb88:	270b      	movs	r7, #11
 800fb8a:	4638      	mov	r0, r7
 800fb8c:	b003      	add	sp, #12
 800fb8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb92:	2701      	movs	r7, #1
 800fb94:	4638      	mov	r0, r7
 800fb96:	b003      	add	sp, #12
 800fb98:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb9c:	0801f5d8 	.word	0x0801f5d8
 800fba0:	20014a88 	.word	0x20014a88
 800fba4:	20014858 	.word	0x20014858
 800fba8:	200116b0 	.word	0x200116b0
 800fbac:	20012490 	.word	0x20012490
 800fbb0:	20014684 	.word	0x20014684
 800fbb4:	20014868 	.word	0x20014868
 800fbb8:	20011fb8 	.word	0x20011fb8
 800fbbc:	2001491c 	.word	0x2001491c
 800fbc0:	200116d0 	.word	0x200116d0
 800fbc4:	200116c0 	.word	0x200116c0
 800fbc8:	200149c0 	.word	0x200149c0
 800fbcc:	2001490c 	.word	0x2001490c
 800fbd0:	200123c8 	.word	0x200123c8
 800fbd4:	20011f40 	.word	0x20011f40
 800fbd8:	20014694 	.word	0x20014694
 800fbdc:	20014848 	.word	0x20014848
 800fbe0:	20014600 	.word	0x20014600
 800fbe4:	200149ac 	.word	0x200149ac
 800fbe8:	20014590 	.word	0x20014590
 800fbec:	20016030 	.word	0x20016030
 800fbf0:	2001492c 	.word	0x2001492c
 800fbf4:	20014838 	.word	0x20014838
 800fbf8:	08017c15 	.word	0x08017c15
 800fbfc:	08017c0d 	.word	0x08017c0d
 800fc00:	08017ca9 	.word	0x08017ca9
 800fc04:	08017d41 	.word	0x08017d41

0800fc08 <rmw_context_fini>:
 800fc08:	4b17      	ldr	r3, [pc, #92]	; (800fc68 <rmw_context_fini+0x60>)
 800fc0a:	b570      	push	{r4, r5, r6, lr}
 800fc0c:	681c      	ldr	r4, [r3, #0]
 800fc0e:	4605      	mov	r5, r0
 800fc10:	6c80      	ldr	r0, [r0, #72]	; 0x48
 800fc12:	b33c      	cbz	r4, 800fc64 <rmw_context_fini+0x5c>
 800fc14:	2600      	movs	r6, #0
 800fc16:	e9d4 4302 	ldrd	r4, r3, [r4, #8]
 800fc1a:	691a      	ldr	r2, [r3, #16]
 800fc1c:	4282      	cmp	r2, r0
 800fc1e:	d018      	beq.n	800fc52 <rmw_context_fini+0x4a>
 800fc20:	2c00      	cmp	r4, #0
 800fc22:	d1f8      	bne.n	800fc16 <rmw_context_fini+0xe>
 800fc24:	b188      	cbz	r0, 800fc4a <rmw_context_fini+0x42>
 800fc26:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800fc2a:	789b      	ldrb	r3, [r3, #2]
 800fc2c:	2b01      	cmp	r3, #1
 800fc2e:	bf14      	ite	ne
 800fc30:	210a      	movne	r1, #10
 800fc32:	2100      	moveq	r1, #0
 800fc34:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fc38:	f003 fa78 	bl	801312c <uxr_delete_session_retries>
 800fc3c:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800fc3e:	f000 fdbf 	bl	80107c0 <rmw_uxrce_fini_session_memory>
 800fc42:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800fc44:	3010      	adds	r0, #16
 800fc46:	f002 fdcf 	bl	80127e8 <uxr_close_custom_transport>
 800fc4a:	2300      	movs	r3, #0
 800fc4c:	4630      	mov	r0, r6
 800fc4e:	64ab      	str	r3, [r5, #72]	; 0x48
 800fc50:	bd70      	pop	{r4, r5, r6, pc}
 800fc52:	f103 0018 	add.w	r0, r3, #24
 800fc56:	f000 f89b 	bl	800fd90 <rmw_destroy_node>
 800fc5a:	4606      	mov	r6, r0
 800fc5c:	6ca8      	ldr	r0, [r5, #72]	; 0x48
 800fc5e:	2c00      	cmp	r4, #0
 800fc60:	d1d9      	bne.n	800fc16 <rmw_context_fini+0xe>
 800fc62:	e7df      	b.n	800fc24 <rmw_context_fini+0x1c>
 800fc64:	4626      	mov	r6, r4
 800fc66:	e7dd      	b.n	800fc24 <rmw_context_fini+0x1c>
 800fc68:	20014684 	.word	0x20014684

0800fc6c <create_node>:
 800fc6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fc70:	b083      	sub	sp, #12
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d05f      	beq.n	800fd36 <create_node+0xca>
 800fc76:	4606      	mov	r6, r0
 800fc78:	4835      	ldr	r0, [pc, #212]	; (800fd50 <create_node+0xe4>)
 800fc7a:	460f      	mov	r7, r1
 800fc7c:	4690      	mov	r8, r2
 800fc7e:	461d      	mov	r5, r3
 800fc80:	f008 f8a8 	bl	8017dd4 <get_memory>
 800fc84:	2800      	cmp	r0, #0
 800fc86:	d056      	beq.n	800fd36 <create_node+0xca>
 800fc88:	68c4      	ldr	r4, [r0, #12]
 800fc8a:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800fc8c:	6123      	str	r3, [r4, #16]
 800fc8e:	f008 f8f7 	bl	8017e80 <rmw_get_implementation_identifier>
 800fc92:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 800fc96:	e9c4 0406 	strd	r0, r4, [r4, #24]
 800fc9a:	f8c4 9020 	str.w	r9, [r4, #32]
 800fc9e:	4630      	mov	r0, r6
 800fca0:	f7f0 faa0 	bl	80001e4 <strlen>
 800fca4:	1c42      	adds	r2, r0, #1
 800fca6:	2a3c      	cmp	r2, #60	; 0x3c
 800fca8:	f104 0518 	add.w	r5, r4, #24
 800fcac:	d840      	bhi.n	800fd30 <create_node+0xc4>
 800fcae:	4648      	mov	r0, r9
 800fcb0:	4631      	mov	r1, r6
 800fcb2:	f104 0968 	add.w	r9, r4, #104	; 0x68
 800fcb6:	f009 fd3d 	bl	8019734 <memcpy>
 800fcba:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 800fcbe:	4638      	mov	r0, r7
 800fcc0:	f7f0 fa90 	bl	80001e4 <strlen>
 800fcc4:	1c42      	adds	r2, r0, #1
 800fcc6:	2a3c      	cmp	r2, #60	; 0x3c
 800fcc8:	d832      	bhi.n	800fd30 <create_node+0xc4>
 800fcca:	4639      	mov	r1, r7
 800fccc:	4648      	mov	r0, r9
 800fcce:	f009 fd31 	bl	8019734 <memcpy>
 800fcd2:	f241 5394 	movw	r3, #5524	; 0x1594
 800fcd6:	6922      	ldr	r2, [r4, #16]
 800fcd8:	5ad0      	ldrh	r0, [r2, r3]
 800fcda:	2101      	movs	r1, #1
 800fcdc:	eb00 0c01 	add.w	ip, r0, r1
 800fce0:	f822 c003 	strh.w	ip, [r2, r3]
 800fce4:	f002 fd84 	bl	80127f0 <uxr_object_id>
 800fce8:	6160      	str	r0, [r4, #20]
 800fcea:	783b      	ldrb	r3, [r7, #0]
 800fcec:	2b2f      	cmp	r3, #47	; 0x2f
 800fcee:	d127      	bne.n	800fd40 <create_node+0xd4>
 800fcf0:	787b      	ldrb	r3, [r7, #1]
 800fcf2:	bb2b      	cbnz	r3, 800fd40 <create_node+0xd4>
 800fcf4:	4a17      	ldr	r2, [pc, #92]	; (800fd54 <create_node+0xe8>)
 800fcf6:	4818      	ldr	r0, [pc, #96]	; (800fd58 <create_node+0xec>)
 800fcf8:	4633      	mov	r3, r6
 800fcfa:	213c      	movs	r1, #60	; 0x3c
 800fcfc:	f00a f8b8 	bl	8019e70 <sniprintf>
 800fd00:	6920      	ldr	r0, [r4, #16]
 800fd02:	4b15      	ldr	r3, [pc, #84]	; (800fd58 <create_node+0xec>)
 800fd04:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 800fd08:	9300      	str	r3, [sp, #0]
 800fd0a:	2306      	movs	r3, #6
 800fd0c:	9301      	str	r3, [sp, #4]
 800fd0e:	6811      	ldr	r1, [r2, #0]
 800fd10:	6962      	ldr	r2, [r4, #20]
 800fd12:	fa1f f388 	uxth.w	r3, r8
 800fd16:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fd1a:	f002 fae7 	bl	80122ec <uxr_buffer_create_participant_bin>
 800fd1e:	4602      	mov	r2, r0
 800fd20:	6920      	ldr	r0, [r4, #16]
 800fd22:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 800fd26:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 800fd2a:	f000 fead 	bl	8010a88 <run_xrce_session>
 800fd2e:	b918      	cbnz	r0, 800fd38 <create_node+0xcc>
 800fd30:	4628      	mov	r0, r5
 800fd32:	f000 fd4b 	bl	80107cc <rmw_uxrce_fini_node_memory>
 800fd36:	2500      	movs	r5, #0
 800fd38:	4628      	mov	r0, r5
 800fd3a:	b003      	add	sp, #12
 800fd3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd40:	4a06      	ldr	r2, [pc, #24]	; (800fd5c <create_node+0xf0>)
 800fd42:	9600      	str	r6, [sp, #0]
 800fd44:	463b      	mov	r3, r7
 800fd46:	213c      	movs	r1, #60	; 0x3c
 800fd48:	4803      	ldr	r0, [pc, #12]	; (800fd58 <create_node+0xec>)
 800fd4a:	f00a f891 	bl	8019e70 <sniprintf>
 800fd4e:	e7d7      	b.n	800fd00 <create_node+0x94>
 800fd50:	20014684 	.word	0x20014684
 800fd54:	0801ee58 	.word	0x0801ee58
 800fd58:	20010428 	.word	0x20010428
 800fd5c:	0801ee1c 	.word	0x0801ee1c

0800fd60 <rmw_create_node>:
 800fd60:	b199      	cbz	r1, 800fd8a <rmw_create_node+0x2a>
 800fd62:	b430      	push	{r4, r5}
 800fd64:	4615      	mov	r5, r2
 800fd66:	461a      	mov	r2, r3
 800fd68:	780b      	ldrb	r3, [r1, #0]
 800fd6a:	460c      	mov	r4, r1
 800fd6c:	b153      	cbz	r3, 800fd84 <rmw_create_node+0x24>
 800fd6e:	b14d      	cbz	r5, 800fd84 <rmw_create_node+0x24>
 800fd70:	782b      	ldrb	r3, [r5, #0]
 800fd72:	b13b      	cbz	r3, 800fd84 <rmw_create_node+0x24>
 800fd74:	b902      	cbnz	r2, 800fd78 <rmw_create_node+0x18>
 800fd76:	69c2      	ldr	r2, [r0, #28]
 800fd78:	4603      	mov	r3, r0
 800fd7a:	4629      	mov	r1, r5
 800fd7c:	4620      	mov	r0, r4
 800fd7e:	bc30      	pop	{r4, r5}
 800fd80:	f7ff bf74 	b.w	800fc6c <create_node>
 800fd84:	2000      	movs	r0, #0
 800fd86:	bc30      	pop	{r4, r5}
 800fd88:	4770      	bx	lr
 800fd8a:	2000      	movs	r0, #0
 800fd8c:	4770      	bx	lr
 800fd8e:	bf00      	nop

0800fd90 <rmw_destroy_node>:
 800fd90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd92:	2800      	cmp	r0, #0
 800fd94:	d05b      	beq.n	800fe4e <rmw_destroy_node+0xbe>
 800fd96:	4607      	mov	r7, r0
 800fd98:	6800      	ldr	r0, [r0, #0]
 800fd9a:	f000 fedf 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 800fd9e:	2800      	cmp	r0, #0
 800fda0:	d055      	beq.n	800fe4e <rmw_destroy_node+0xbe>
 800fda2:	687c      	ldr	r4, [r7, #4]
 800fda4:	2c00      	cmp	r4, #0
 800fda6:	d052      	beq.n	800fe4e <rmw_destroy_node+0xbe>
 800fda8:	4b2f      	ldr	r3, [pc, #188]	; (800fe68 <rmw_destroy_node+0xd8>)
 800fdaa:	681d      	ldr	r5, [r3, #0]
 800fdac:	2d00      	cmp	r5, #0
 800fdae:	d059      	beq.n	800fe64 <rmw_destroy_node+0xd4>
 800fdb0:	2600      	movs	r6, #0
 800fdb2:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fdb6:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 800fdba:	429c      	cmp	r4, r3
 800fdbc:	d04a      	beq.n	800fe54 <rmw_destroy_node+0xc4>
 800fdbe:	2d00      	cmp	r5, #0
 800fdc0:	d1f7      	bne.n	800fdb2 <rmw_destroy_node+0x22>
 800fdc2:	4b2a      	ldr	r3, [pc, #168]	; (800fe6c <rmw_destroy_node+0xdc>)
 800fdc4:	681d      	ldr	r5, [r3, #0]
 800fdc6:	b15d      	cbz	r5, 800fde0 <rmw_destroy_node+0x50>
 800fdc8:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fdcc:	6a0b      	ldr	r3, [r1, #32]
 800fdce:	429c      	cmp	r4, r3
 800fdd0:	d1f9      	bne.n	800fdc6 <rmw_destroy_node+0x36>
 800fdd2:	317c      	adds	r1, #124	; 0x7c
 800fdd4:	4638      	mov	r0, r7
 800fdd6:	f000 fb11 	bl	80103fc <rmw_destroy_subscription>
 800fdda:	4606      	mov	r6, r0
 800fddc:	2d00      	cmp	r5, #0
 800fdde:	d1f3      	bne.n	800fdc8 <rmw_destroy_node+0x38>
 800fde0:	4b23      	ldr	r3, [pc, #140]	; (800fe70 <rmw_destroy_node+0xe0>)
 800fde2:	681d      	ldr	r5, [r3, #0]
 800fde4:	b15d      	cbz	r5, 800fdfe <rmw_destroy_node+0x6e>
 800fde6:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fdea:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 800fdec:	429c      	cmp	r4, r3
 800fdee:	d1f9      	bne.n	800fde4 <rmw_destroy_node+0x54>
 800fdf0:	317c      	adds	r1, #124	; 0x7c
 800fdf2:	4638      	mov	r0, r7
 800fdf4:	f000 f9e2 	bl	80101bc <rmw_destroy_service>
 800fdf8:	4606      	mov	r6, r0
 800fdfa:	2d00      	cmp	r5, #0
 800fdfc:	d1f3      	bne.n	800fde6 <rmw_destroy_node+0x56>
 800fdfe:	4b1d      	ldr	r3, [pc, #116]	; (800fe74 <rmw_destroy_node+0xe4>)
 800fe00:	681d      	ldr	r5, [r3, #0]
 800fe02:	b15d      	cbz	r5, 800fe1c <rmw_destroy_node+0x8c>
 800fe04:	e9d5 5102 	ldrd	r5, r1, [r5, #8]
 800fe08:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 800fe0a:	429c      	cmp	r4, r3
 800fe0c:	d1f9      	bne.n	800fe02 <rmw_destroy_node+0x72>
 800fe0e:	317c      	adds	r1, #124	; 0x7c
 800fe10:	4638      	mov	r0, r7
 800fe12:	f008 f803 	bl	8017e1c <rmw_destroy_client>
 800fe16:	4606      	mov	r6, r0
 800fe18:	2d00      	cmp	r5, #0
 800fe1a:	d1f3      	bne.n	800fe04 <rmw_destroy_node+0x74>
 800fe1c:	e9d4 0204 	ldrd	r0, r2, [r4, #16]
 800fe20:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 800fe24:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fe28:	6819      	ldr	r1, [r3, #0]
 800fe2a:	f002 fa13 	bl	8012254 <uxr_buffer_delete_entity>
 800fe2e:	4602      	mov	r2, r0
 800fe30:	6920      	ldr	r0, [r4, #16]
 800fe32:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 800fe36:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 800fe3a:	f000 fe25 	bl	8010a88 <run_xrce_session>
 800fe3e:	2800      	cmp	r0, #0
 800fe40:	bf08      	it	eq
 800fe42:	2602      	moveq	r6, #2
 800fe44:	4638      	mov	r0, r7
 800fe46:	f000 fcc1 	bl	80107cc <rmw_uxrce_fini_node_memory>
 800fe4a:	4630      	mov	r0, r6
 800fe4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe4e:	2601      	movs	r6, #1
 800fe50:	4630      	mov	r0, r6
 800fe52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fe54:	3184      	adds	r1, #132	; 0x84
 800fe56:	4638      	mov	r0, r7
 800fe58:	f000 f960 	bl	801011c <rmw_destroy_publisher>
 800fe5c:	4606      	mov	r6, r0
 800fe5e:	2d00      	cmp	r5, #0
 800fe60:	d1a7      	bne.n	800fdb2 <rmw_destroy_node+0x22>
 800fe62:	e7ae      	b.n	800fdc2 <rmw_destroy_node+0x32>
 800fe64:	462e      	mov	r6, r5
 800fe66:	e7ac      	b.n	800fdc2 <rmw_destroy_node+0x32>
 800fe68:	200116c0 	.word	0x200116c0
 800fe6c:	2001491c 	.word	0x2001491c
 800fe70:	2001490c 	.word	0x2001490c
 800fe74:	20011f40 	.word	0x20011f40

0800fe78 <rmw_node_get_graph_guard_condition>:
 800fe78:	6843      	ldr	r3, [r0, #4]
 800fe7a:	6918      	ldr	r0, [r3, #16]
 800fe7c:	f500 705a 	add.w	r0, r0, #872	; 0x368
 800fe80:	4770      	bx	lr
 800fe82:	bf00      	nop

0800fe84 <flush_session>:
 800fe84:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 800fe86:	f003 badd 	b.w	8013444 <uxr_run_session_until_confirm_delivery>
 800fe8a:	bf00      	nop

0800fe8c <rmw_publish>:
 800fe8c:	2800      	cmp	r0, #0
 800fe8e:	d053      	beq.n	800ff38 <rmw_publish+0xac>
 800fe90:	b570      	push	{r4, r5, r6, lr}
 800fe92:	460d      	mov	r5, r1
 800fe94:	b08e      	sub	sp, #56	; 0x38
 800fe96:	2900      	cmp	r1, #0
 800fe98:	d04b      	beq.n	800ff32 <rmw_publish+0xa6>
 800fe9a:	4604      	mov	r4, r0
 800fe9c:	6800      	ldr	r0, [r0, #0]
 800fe9e:	f000 fe5d 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 800fea2:	2800      	cmp	r0, #0
 800fea4:	d045      	beq.n	800ff32 <rmw_publish+0xa6>
 800fea6:	6866      	ldr	r6, [r4, #4]
 800fea8:	2e00      	cmp	r6, #0
 800feaa:	d042      	beq.n	800ff32 <rmw_publish+0xa6>
 800feac:	69b4      	ldr	r4, [r6, #24]
 800feae:	4628      	mov	r0, r5
 800feb0:	6923      	ldr	r3, [r4, #16]
 800feb2:	4798      	blx	r3
 800feb4:	69f3      	ldr	r3, [r6, #28]
 800feb6:	9005      	str	r0, [sp, #20]
 800feb8:	b113      	cbz	r3, 800fec0 <rmw_publish+0x34>
 800feba:	a805      	add	r0, sp, #20
 800febc:	4798      	blx	r3
 800febe:	9805      	ldr	r0, [sp, #20]
 800fec0:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800fec4:	691b      	ldr	r3, [r3, #16]
 800fec6:	9000      	str	r0, [sp, #0]
 800fec8:	6972      	ldr	r2, [r6, #20]
 800feca:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 800fecc:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 800fed0:	ab06      	add	r3, sp, #24
 800fed2:	f004 fb49 	bl	8014568 <uxr_prepare_output_stream>
 800fed6:	b1d8      	cbz	r0, 800ff10 <rmw_publish+0x84>
 800fed8:	68a3      	ldr	r3, [r4, #8]
 800feda:	4628      	mov	r0, r5
 800fedc:	a906      	add	r1, sp, #24
 800fede:	4798      	blx	r3
 800fee0:	6a33      	ldr	r3, [r6, #32]
 800fee2:	4604      	mov	r4, r0
 800fee4:	b10b      	cbz	r3, 800feea <rmw_publish+0x5e>
 800fee6:	a806      	add	r0, sp, #24
 800fee8:	4798      	blx	r3
 800feea:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 800feee:	2b01      	cmp	r3, #1
 800fef0:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800fef4:	d022      	beq.n	800ff3c <rmw_publish+0xb0>
 800fef6:	6918      	ldr	r0, [r3, #16]
 800fef8:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 800fefa:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800fefe:	f003 faa1 	bl	8013444 <uxr_run_session_until_confirm_delivery>
 800ff02:	4020      	ands	r0, r4
 800ff04:	b2c4      	uxtb	r4, r0
 800ff06:	f084 0001 	eor.w	r0, r4, #1
 800ff0a:	b2c0      	uxtb	r0, r0
 800ff0c:	b00e      	add	sp, #56	; 0x38
 800ff0e:	bd70      	pop	{r4, r5, r6, pc}
 800ff10:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 800ff14:	4a0c      	ldr	r2, [pc, #48]	; (800ff48 <rmw_publish+0xbc>)
 800ff16:	6918      	ldr	r0, [r3, #16]
 800ff18:	9b05      	ldr	r3, [sp, #20]
 800ff1a:	9300      	str	r3, [sp, #0]
 800ff1c:	e9cd 2601 	strd	r2, r6, [sp, #4]
 800ff20:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800ff24:	6972      	ldr	r2, [r6, #20]
 800ff26:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 800ff28:	ab06      	add	r3, sp, #24
 800ff2a:	f004 fb4d 	bl	80145c8 <uxr_prepare_output_stream_fragmented>
 800ff2e:	2800      	cmp	r0, #0
 800ff30:	d1d2      	bne.n	800fed8 <rmw_publish+0x4c>
 800ff32:	2001      	movs	r0, #1
 800ff34:	b00e      	add	sp, #56	; 0x38
 800ff36:	bd70      	pop	{r4, r5, r6, pc}
 800ff38:	2001      	movs	r0, #1
 800ff3a:	4770      	bx	lr
 800ff3c:	6918      	ldr	r0, [r3, #16]
 800ff3e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 800ff42:	f003 f9eb 	bl	801331c <uxr_flash_output_streams>
 800ff46:	e7de      	b.n	800ff06 <rmw_publish+0x7a>
 800ff48:	0800fe85 	.word	0x0800fe85

0800ff4c <rmw_create_publisher>:
 800ff4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff50:	b086      	sub	sp, #24
 800ff52:	2800      	cmp	r0, #0
 800ff54:	f000 80d5 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff58:	460e      	mov	r6, r1
 800ff5a:	2900      	cmp	r1, #0
 800ff5c:	f000 80d1 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff60:	4604      	mov	r4, r0
 800ff62:	6800      	ldr	r0, [r0, #0]
 800ff64:	4615      	mov	r5, r2
 800ff66:	4698      	mov	r8, r3
 800ff68:	f000 fdf8 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 800ff6c:	2800      	cmp	r0, #0
 800ff6e:	f000 80c8 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff72:	2d00      	cmp	r5, #0
 800ff74:	f000 80c5 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff78:	782b      	ldrb	r3, [r5, #0]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	f000 80c1 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff80:	f1b8 0f00 	cmp.w	r8, #0
 800ff84:	f000 80bd 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff88:	4860      	ldr	r0, [pc, #384]	; (801010c <rmw_create_publisher+0x1c0>)
 800ff8a:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800ff8e:	f007 ff21 	bl	8017dd4 <get_memory>
 800ff92:	2800      	cmp	r0, #0
 800ff94:	f000 80b5 	beq.w	8010102 <rmw_create_publisher+0x1b6>
 800ff98:	68c4      	ldr	r4, [r0, #12]
 800ff9a:	2300      	movs	r3, #0
 800ff9c:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 800ffa0:	f007 ff6e 	bl	8017e80 <rmw_get_implementation_identifier>
 800ffa4:	f104 0a98 	add.w	sl, r4, #152	; 0x98
 800ffa8:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 800ffac:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 800ffb0:	4628      	mov	r0, r5
 800ffb2:	f7f0 f917 	bl	80001e4 <strlen>
 800ffb6:	3001      	adds	r0, #1
 800ffb8:	283c      	cmp	r0, #60	; 0x3c
 800ffba:	f104 0784 	add.w	r7, r4, #132	; 0x84
 800ffbe:	f200 809d 	bhi.w	80100fc <rmw_create_publisher+0x1b0>
 800ffc2:	4a53      	ldr	r2, [pc, #332]	; (8010110 <rmw_create_publisher+0x1c4>)
 800ffc4:	462b      	mov	r3, r5
 800ffc6:	213c      	movs	r1, #60	; 0x3c
 800ffc8:	4650      	mov	r0, sl
 800ffca:	f009 ff51 	bl	8019e70 <sniprintf>
 800ffce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ffd2:	e9c4 391f 	strd	r3, r9, [r4, #124]	; 0x7c
 800ffd6:	4641      	mov	r1, r8
 800ffd8:	2250      	movs	r2, #80	; 0x50
 800ffda:	f104 0028 	add.w	r0, r4, #40	; 0x28
 800ffde:	f009 fba9 	bl	8019734 <memcpy>
 800ffe2:	f898 3008 	ldrb.w	r3, [r8, #8]
 800ffe6:	494b      	ldr	r1, [pc, #300]	; (8010114 <rmw_create_publisher+0x1c8>)
 800ffe8:	2b02      	cmp	r3, #2
 800ffea:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ffee:	bf0c      	ite	eq
 800fff0:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 800fff4:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 800fff8:	67a3      	str	r3, [r4, #120]	; 0x78
 800fffa:	2300      	movs	r3, #0
 800fffc:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8010000:	4630      	mov	r0, r6
 8010002:	f000 fdb9 	bl	8010b78 <get_message_typesupport_handle>
 8010006:	2800      	cmp	r0, #0
 8010008:	d078      	beq.n	80100fc <rmw_create_publisher+0x1b0>
 801000a:	6842      	ldr	r2, [r0, #4]
 801000c:	61a2      	str	r2, [r4, #24]
 801000e:	2a00      	cmp	r2, #0
 8010010:	d074      	beq.n	80100fc <rmw_create_publisher+0x1b0>
 8010012:	4629      	mov	r1, r5
 8010014:	4643      	mov	r3, r8
 8010016:	4648      	mov	r0, r9
 8010018:	f007 ff38 	bl	8017e8c <create_topic>
 801001c:	6260      	str	r0, [r4, #36]	; 0x24
 801001e:	2800      	cmp	r0, #0
 8010020:	d06c      	beq.n	80100fc <rmw_create_publisher+0x1b0>
 8010022:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8010026:	f241 5398 	movw	r3, #5528	; 0x1598
 801002a:	2103      	movs	r1, #3
 801002c:	5ad0      	ldrh	r0, [r2, r3]
 801002e:	1c45      	adds	r5, r0, #1
 8010030:	52d5      	strh	r5, [r2, r3]
 8010032:	f002 fbdd 	bl	80127f0 <uxr_object_id>
 8010036:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801003a:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 801003e:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 8010042:	6912      	ldr	r2, [r2, #16]
 8010044:	6120      	str	r0, [r4, #16]
 8010046:	2606      	movs	r6, #6
 8010048:	9600      	str	r6, [sp, #0]
 801004a:	6819      	ldr	r1, [r3, #0]
 801004c:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8010050:	f502 7028 	add.w	r0, r2, #672	; 0x2a0
 8010054:	6922      	ldr	r2, [r4, #16]
 8010056:	f002 f9af 	bl	80123b8 <uxr_buffer_create_publisher_bin>
 801005a:	4602      	mov	r2, r0
 801005c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010060:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8010064:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8010068:	f000 fd0e 	bl	8010a88 <run_xrce_session>
 801006c:	2800      	cmp	r0, #0
 801006e:	d041      	beq.n	80100f4 <rmw_create_publisher+0x1a8>
 8010070:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8010074:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 8010078:	f241 539a 	movw	r3, #5530	; 0x159a
 801007c:	2105      	movs	r1, #5
 801007e:	5ad0      	ldrh	r0, [r2, r3]
 8010080:	1c45      	adds	r5, r0, #1
 8010082:	52d5      	strh	r5, [r2, r3]
 8010084:	f002 fbb4 	bl	80127f0 <uxr_object_id>
 8010088:	6160      	str	r0, [r4, #20]
 801008a:	f898 1009 	ldrb.w	r1, [r8, #9]
 801008e:	f898 2000 	ldrb.w	r2, [r8]
 8010092:	f898 3008 	ldrb.w	r3, [r8, #8]
 8010096:	f8d9 5010 	ldr.w	r5, [r9, #16]
 801009a:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 801009e:	f8d5 5384 	ldr.w	r5, [r5, #900]	; 0x384
 80100a2:	6900      	ldr	r0, [r0, #16]
 80100a4:	f8b8 c004 	ldrh.w	ip, [r8, #4]
 80100a8:	f8cd c00c 	str.w	ip, [sp, #12]
 80100ac:	3902      	subs	r1, #2
 80100ae:	f1a2 0201 	sub.w	r2, r2, #1
 80100b2:	bf18      	it	ne
 80100b4:	2101      	movne	r1, #1
 80100b6:	fab2 f282 	clz	r2, r2
 80100ba:	2b01      	cmp	r3, #1
 80100bc:	bf8c      	ite	hi
 80100be:	2300      	movhi	r3, #0
 80100c0:	2301      	movls	r3, #1
 80100c2:	0952      	lsrs	r2, r2, #5
 80100c4:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80100c8:	9605      	str	r6, [sp, #20]
 80100ca:	9104      	str	r1, [sp, #16]
 80100cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80100ce:	691b      	ldr	r3, [r3, #16]
 80100d0:	9300      	str	r3, [sp, #0]
 80100d2:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 80100d6:	6829      	ldr	r1, [r5, #0]
 80100d8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80100dc:	f002 f9ca 	bl	8012474 <uxr_buffer_create_datawriter_bin>
 80100e0:	4602      	mov	r2, r0
 80100e2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80100e6:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80100ea:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80100ee:	f000 fccb 	bl	8010a88 <run_xrce_session>
 80100f2:	b938      	cbnz	r0, 8010104 <rmw_create_publisher+0x1b8>
 80100f4:	4805      	ldr	r0, [pc, #20]	; (801010c <rmw_create_publisher+0x1c0>)
 80100f6:	4621      	mov	r1, r4
 80100f8:	f007 fe7c 	bl	8017df4 <put_memory>
 80100fc:	4638      	mov	r0, r7
 80100fe:	f000 fb7b 	bl	80107f8 <rmw_uxrce_fini_publisher_memory>
 8010102:	2700      	movs	r7, #0
 8010104:	4638      	mov	r0, r7
 8010106:	b006      	add	sp, #24
 8010108:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801010c:	200116c0 	.word	0x200116c0
 8010110:	0801ee58 	.word	0x0801ee58
 8010114:	0801ee24 	.word	0x0801ee24

08010118 <rmw_publisher_get_actual_qos>:
 8010118:	2000      	movs	r0, #0
 801011a:	4770      	bx	lr

0801011c <rmw_destroy_publisher>:
 801011c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801011e:	b128      	cbz	r0, 801012c <rmw_destroy_publisher+0x10>
 8010120:	4604      	mov	r4, r0
 8010122:	6800      	ldr	r0, [r0, #0]
 8010124:	460d      	mov	r5, r1
 8010126:	f000 fd19 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 801012a:	b910      	cbnz	r0, 8010132 <rmw_destroy_publisher+0x16>
 801012c:	2401      	movs	r4, #1
 801012e:	4620      	mov	r0, r4
 8010130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010132:	6863      	ldr	r3, [r4, #4]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d0f9      	beq.n	801012c <rmw_destroy_publisher+0x10>
 8010138:	2d00      	cmp	r5, #0
 801013a:	d0f7      	beq.n	801012c <rmw_destroy_publisher+0x10>
 801013c:	6828      	ldr	r0, [r5, #0]
 801013e:	f000 fd0d 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8010142:	2800      	cmp	r0, #0
 8010144:	d0f2      	beq.n	801012c <rmw_destroy_publisher+0x10>
 8010146:	686c      	ldr	r4, [r5, #4]
 8010148:	2c00      	cmp	r4, #0
 801014a:	d0ef      	beq.n	801012c <rmw_destroy_publisher+0x10>
 801014c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801014e:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
 8010152:	f007 feeb 	bl	8017f2c <destroy_topic>
 8010156:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 801015a:	6962      	ldr	r2, [r4, #20]
 801015c:	6918      	ldr	r0, [r3, #16]
 801015e:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8010162:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010166:	6819      	ldr	r1, [r3, #0]
 8010168:	f002 f874 	bl	8012254 <uxr_buffer_delete_entity>
 801016c:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8010170:	6922      	ldr	r2, [r4, #16]
 8010172:	4603      	mov	r3, r0
 8010174:	6908      	ldr	r0, [r1, #16]
 8010176:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801017a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801017e:	6809      	ldr	r1, [r1, #0]
 8010180:	461c      	mov	r4, r3
 8010182:	f002 f867 	bl	8012254 <uxr_buffer_delete_entity>
 8010186:	4606      	mov	r6, r0
 8010188:	6938      	ldr	r0, [r7, #16]
 801018a:	4622      	mov	r2, r4
 801018c:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8010190:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8010194:	f000 fc78 	bl	8010a88 <run_xrce_session>
 8010198:	4604      	mov	r4, r0
 801019a:	6938      	ldr	r0, [r7, #16]
 801019c:	4632      	mov	r2, r6
 801019e:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80101a2:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80101a6:	f000 fc6f 	bl	8010a88 <run_xrce_session>
 80101aa:	b12c      	cbz	r4, 80101b8 <rmw_destroy_publisher+0x9c>
 80101ac:	b120      	cbz	r0, 80101b8 <rmw_destroy_publisher+0x9c>
 80101ae:	2400      	movs	r4, #0
 80101b0:	4628      	mov	r0, r5
 80101b2:	f000 fb21 	bl	80107f8 <rmw_uxrce_fini_publisher_memory>
 80101b6:	e7ba      	b.n	801012e <rmw_destroy_publisher+0x12>
 80101b8:	2402      	movs	r4, #2
 80101ba:	e7f9      	b.n	80101b0 <rmw_destroy_publisher+0x94>

080101bc <rmw_destroy_service>:
 80101bc:	b538      	push	{r3, r4, r5, lr}
 80101be:	b128      	cbz	r0, 80101cc <rmw_destroy_service+0x10>
 80101c0:	4604      	mov	r4, r0
 80101c2:	6800      	ldr	r0, [r0, #0]
 80101c4:	460d      	mov	r5, r1
 80101c6:	f000 fcc9 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 80101ca:	b910      	cbnz	r0, 80101d2 <rmw_destroy_service+0x16>
 80101cc:	2401      	movs	r4, #1
 80101ce:	4620      	mov	r0, r4
 80101d0:	bd38      	pop	{r3, r4, r5, pc}
 80101d2:	6863      	ldr	r3, [r4, #4]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d0f9      	beq.n	80101cc <rmw_destroy_service+0x10>
 80101d8:	2d00      	cmp	r5, #0
 80101da:	d0f7      	beq.n	80101cc <rmw_destroy_service+0x10>
 80101dc:	6828      	ldr	r0, [r5, #0]
 80101de:	f000 fcbd 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 80101e2:	2800      	cmp	r0, #0
 80101e4:	d0f2      	beq.n	80101cc <rmw_destroy_service+0x10>
 80101e6:	686b      	ldr	r3, [r5, #4]
 80101e8:	2b00      	cmp	r3, #0
 80101ea:	d0ef      	beq.n	80101cc <rmw_destroy_service+0x10>
 80101ec:	6864      	ldr	r4, [r4, #4]
 80101ee:	691a      	ldr	r2, [r3, #16]
 80101f0:	6920      	ldr	r0, [r4, #16]
 80101f2:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80101f6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80101fa:	6819      	ldr	r1, [r3, #0]
 80101fc:	f002 f82a 	bl	8012254 <uxr_buffer_delete_entity>
 8010200:	4602      	mov	r2, r0
 8010202:	6920      	ldr	r0, [r4, #16]
 8010204:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8010208:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801020c:	f000 fc3c 	bl	8010a88 <run_xrce_session>
 8010210:	2800      	cmp	r0, #0
 8010212:	4628      	mov	r0, r5
 8010214:	bf14      	ite	ne
 8010216:	2400      	movne	r4, #0
 8010218:	2402      	moveq	r4, #2
 801021a:	f000 fb15 	bl	8010848 <rmw_uxrce_fini_service_memory>
 801021e:	e7d6      	b.n	80101ce <rmw_destroy_service+0x12>

08010220 <rmw_create_subscription>:
 8010220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010224:	b08a      	sub	sp, #40	; 0x28
 8010226:	2800      	cmp	r0, #0
 8010228:	f000 80db 	beq.w	80103e2 <rmw_create_subscription+0x1c2>
 801022c:	4688      	mov	r8, r1
 801022e:	2900      	cmp	r1, #0
 8010230:	f000 80d7 	beq.w	80103e2 <rmw_create_subscription+0x1c2>
 8010234:	4604      	mov	r4, r0
 8010236:	6800      	ldr	r0, [r0, #0]
 8010238:	4615      	mov	r5, r2
 801023a:	461e      	mov	r6, r3
 801023c:	f000 fc8e 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8010240:	2800      	cmp	r0, #0
 8010242:	f000 80ce 	beq.w	80103e2 <rmw_create_subscription+0x1c2>
 8010246:	2d00      	cmp	r5, #0
 8010248:	f000 80cb 	beq.w	80103e2 <rmw_create_subscription+0x1c2>
 801024c:	782b      	ldrb	r3, [r5, #0]
 801024e:	2b00      	cmp	r3, #0
 8010250:	f000 80c7 	beq.w	80103e2 <rmw_create_subscription+0x1c2>
 8010254:	2e00      	cmp	r6, #0
 8010256:	f000 80c4 	beq.w	80103e2 <rmw_create_subscription+0x1c2>
 801025a:	4864      	ldr	r0, [pc, #400]	; (80103ec <rmw_create_subscription+0x1cc>)
 801025c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8010260:	f007 fdb8 	bl	8017dd4 <get_memory>
 8010264:	4604      	mov	r4, r0
 8010266:	2800      	cmp	r0, #0
 8010268:	f000 80bc 	beq.w	80103e4 <rmw_create_subscription+0x1c4>
 801026c:	68c7      	ldr	r7, [r0, #12]
 801026e:	2300      	movs	r3, #0
 8010270:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010274:	f007 fe04 	bl	8017e80 <rmw_get_implementation_identifier>
 8010278:	f107 0a94 	add.w	sl, r7, #148	; 0x94
 801027c:	67f8      	str	r0, [r7, #124]	; 0x7c
 801027e:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 8010282:	4628      	mov	r0, r5
 8010284:	f7ef ffae 	bl	80001e4 <strlen>
 8010288:	3001      	adds	r0, #1
 801028a:	283c      	cmp	r0, #60	; 0x3c
 801028c:	f107 047c 	add.w	r4, r7, #124	; 0x7c
 8010290:	f200 80a4 	bhi.w	80103dc <rmw_create_subscription+0x1bc>
 8010294:	4a56      	ldr	r2, [pc, #344]	; (80103f0 <rmw_create_subscription+0x1d0>)
 8010296:	462b      	mov	r3, r5
 8010298:	213c      	movs	r1, #60	; 0x3c
 801029a:	4650      	mov	r0, sl
 801029c:	f009 fde8 	bl	8019e70 <sniprintf>
 80102a0:	4631      	mov	r1, r6
 80102a2:	f8c7 9020 	str.w	r9, [r7, #32]
 80102a6:	2250      	movs	r2, #80	; 0x50
 80102a8:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80102ac:	f009 fa42 	bl	8019734 <memcpy>
 80102b0:	4950      	ldr	r1, [pc, #320]	; (80103f4 <rmw_create_subscription+0x1d4>)
 80102b2:	4640      	mov	r0, r8
 80102b4:	f000 fc60 	bl	8010b78 <get_message_typesupport_handle>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	f000 808f 	beq.w	80103dc <rmw_create_subscription+0x1bc>
 80102be:	6842      	ldr	r2, [r0, #4]
 80102c0:	61ba      	str	r2, [r7, #24]
 80102c2:	2a00      	cmp	r2, #0
 80102c4:	f000 808a 	beq.w	80103dc <rmw_create_subscription+0x1bc>
 80102c8:	4629      	mov	r1, r5
 80102ca:	4633      	mov	r3, r6
 80102cc:	4648      	mov	r0, r9
 80102ce:	f007 fddd 	bl	8017e8c <create_topic>
 80102d2:	61f8      	str	r0, [r7, #28]
 80102d4:	2800      	cmp	r0, #0
 80102d6:	f000 8081 	beq.w	80103dc <rmw_create_subscription+0x1bc>
 80102da:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80102de:	f241 539c 	movw	r3, #5532	; 0x159c
 80102e2:	2104      	movs	r1, #4
 80102e4:	5ad0      	ldrh	r0, [r2, r3]
 80102e6:	1c45      	adds	r5, r0, #1
 80102e8:	52d5      	strh	r5, [r2, r3]
 80102ea:	f002 fa81 	bl	80127f0 <uxr_object_id>
 80102ee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80102f2:	6138      	str	r0, [r7, #16]
 80102f4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80102f8:	f04f 0806 	mov.w	r8, #6
 80102fc:	f8cd 8000 	str.w	r8, [sp]
 8010300:	6811      	ldr	r1, [r2, #0]
 8010302:	693a      	ldr	r2, [r7, #16]
 8010304:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8010308:	f8d9 3014 	ldr.w	r3, [r9, #20]
 801030c:	f002 f882 	bl	8012414 <uxr_buffer_create_subscriber_bin>
 8010310:	4602      	mov	r2, r0
 8010312:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010316:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801031a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801031e:	f000 fbb3 	bl	8010a88 <run_xrce_session>
 8010322:	2800      	cmp	r0, #0
 8010324:	d056      	beq.n	80103d4 <rmw_create_subscription+0x1b4>
 8010326:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801032a:	f241 539e 	movw	r3, #5534	; 0x159e
 801032e:	4641      	mov	r1, r8
 8010330:	5ad0      	ldrh	r0, [r2, r3]
 8010332:	1c45      	adds	r5, r0, #1
 8010334:	52d5      	strh	r5, [r2, r3]
 8010336:	f002 fa5b 	bl	80127f0 <uxr_object_id>
 801033a:	6178      	str	r0, [r7, #20]
 801033c:	7a71      	ldrb	r1, [r6, #9]
 801033e:	7832      	ldrb	r2, [r6, #0]
 8010340:	7a33      	ldrb	r3, [r6, #8]
 8010342:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8010346:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 801034a:	f8d0 5384 	ldr.w	r5, [r0, #900]	; 0x384
 801034e:	f8cd 8014 	str.w	r8, [sp, #20]
 8010352:	3902      	subs	r1, #2
 8010354:	f1a2 0201 	sub.w	r2, r2, #1
 8010358:	bf18      	it	ne
 801035a:	2101      	movne	r1, #1
 801035c:	fab2 f282 	clz	r2, r2
 8010360:	2b01      	cmp	r3, #1
 8010362:	bf8c      	ite	hi
 8010364:	2300      	movhi	r3, #0
 8010366:	2301      	movls	r3, #1
 8010368:	0952      	lsrs	r2, r2, #5
 801036a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801036e:	9104      	str	r1, [sp, #16]
 8010370:	f8cd c00c 	str.w	ip, [sp, #12]
 8010374:	69fb      	ldr	r3, [r7, #28]
 8010376:	691b      	ldr	r3, [r3, #16]
 8010378:	9300      	str	r3, [sp, #0]
 801037a:	e9d7 3204 	ldrd	r3, r2, [r7, #16]
 801037e:	6829      	ldr	r1, [r5, #0]
 8010380:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010384:	f002 f8f4 	bl	8012570 <uxr_buffer_create_datareader_bin>
 8010388:	4602      	mov	r2, r0
 801038a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 801038e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8010392:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8010396:	f000 fb77 	bl	8010a88 <run_xrce_session>
 801039a:	b1d8      	cbz	r0, 80103d4 <rmw_create_subscription+0x1b4>
 801039c:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 80103a0:	7a33      	ldrb	r3, [r6, #8]
 80103a2:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80103a6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80103aa:	2200      	movs	r2, #0
 80103ac:	e9cd 1208 	strd	r1, r2, [sp, #32]
 80103b0:	2b02      	cmp	r3, #2
 80103b2:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80103b6:	bf0c      	ite	eq
 80103b8:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 80103bc:	f8d0 3374 	ldrne.w	r3, [r0, #884]	; 0x374
 80103c0:	9307      	str	r3, [sp, #28]
 80103c2:	aa08      	add	r2, sp, #32
 80103c4:	9200      	str	r2, [sp, #0]
 80103c6:	697a      	ldr	r2, [r7, #20]
 80103c8:	6809      	ldr	r1, [r1, #0]
 80103ca:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80103ce:	f002 fa3d 	bl	801284c <uxr_buffer_request_data>
 80103d2:	e007      	b.n	80103e4 <rmw_create_subscription+0x1c4>
 80103d4:	4805      	ldr	r0, [pc, #20]	; (80103ec <rmw_create_subscription+0x1cc>)
 80103d6:	4639      	mov	r1, r7
 80103d8:	f007 fd0c 	bl	8017df4 <put_memory>
 80103dc:	4620      	mov	r0, r4
 80103de:	f000 fa1f 	bl	8010820 <rmw_uxrce_fini_subscription_memory>
 80103e2:	2400      	movs	r4, #0
 80103e4:	4620      	mov	r0, r4
 80103e6:	b00a      	add	sp, #40	; 0x28
 80103e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103ec:	2001491c 	.word	0x2001491c
 80103f0:	0801ee58 	.word	0x0801ee58
 80103f4:	0801ee24 	.word	0x0801ee24

080103f8 <rmw_subscription_get_actual_qos>:
 80103f8:	2000      	movs	r0, #0
 80103fa:	4770      	bx	lr

080103fc <rmw_destroy_subscription>:
 80103fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80103fe:	b128      	cbz	r0, 801040c <rmw_destroy_subscription+0x10>
 8010400:	4604      	mov	r4, r0
 8010402:	6800      	ldr	r0, [r0, #0]
 8010404:	460d      	mov	r5, r1
 8010406:	f000 fba9 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 801040a:	b910      	cbnz	r0, 8010412 <rmw_destroy_subscription+0x16>
 801040c:	2401      	movs	r4, #1
 801040e:	4620      	mov	r0, r4
 8010410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010412:	6863      	ldr	r3, [r4, #4]
 8010414:	2b00      	cmp	r3, #0
 8010416:	d0f9      	beq.n	801040c <rmw_destroy_subscription+0x10>
 8010418:	2d00      	cmp	r5, #0
 801041a:	d0f7      	beq.n	801040c <rmw_destroy_subscription+0x10>
 801041c:	6828      	ldr	r0, [r5, #0]
 801041e:	f000 fb9d 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8010422:	2800      	cmp	r0, #0
 8010424:	d0f2      	beq.n	801040c <rmw_destroy_subscription+0x10>
 8010426:	686c      	ldr	r4, [r5, #4]
 8010428:	2c00      	cmp	r4, #0
 801042a:	d0ef      	beq.n	801040c <rmw_destroy_subscription+0x10>
 801042c:	e9d4 0707 	ldrd	r0, r7, [r4, #28]
 8010430:	f007 fd7c 	bl	8017f2c <destroy_topic>
 8010434:	6a23      	ldr	r3, [r4, #32]
 8010436:	6962      	ldr	r2, [r4, #20]
 8010438:	6918      	ldr	r0, [r3, #16]
 801043a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801043e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010442:	6819      	ldr	r1, [r3, #0]
 8010444:	f001 ff06 	bl	8012254 <uxr_buffer_delete_entity>
 8010448:	6a21      	ldr	r1, [r4, #32]
 801044a:	6922      	ldr	r2, [r4, #16]
 801044c:	4603      	mov	r3, r0
 801044e:	6908      	ldr	r0, [r1, #16]
 8010450:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8010454:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010458:	6809      	ldr	r1, [r1, #0]
 801045a:	461c      	mov	r4, r3
 801045c:	f001 fefa 	bl	8012254 <uxr_buffer_delete_entity>
 8010460:	4606      	mov	r6, r0
 8010462:	6938      	ldr	r0, [r7, #16]
 8010464:	4622      	mov	r2, r4
 8010466:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801046a:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801046e:	f000 fb0b 	bl	8010a88 <run_xrce_session>
 8010472:	4604      	mov	r4, r0
 8010474:	6938      	ldr	r0, [r7, #16]
 8010476:	4632      	mov	r2, r6
 8010478:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801047c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8010480:	f000 fb02 	bl	8010a88 <run_xrce_session>
 8010484:	b12c      	cbz	r4, 8010492 <rmw_destroy_subscription+0x96>
 8010486:	b120      	cbz	r0, 8010492 <rmw_destroy_subscription+0x96>
 8010488:	2400      	movs	r4, #0
 801048a:	4628      	mov	r0, r5
 801048c:	f000 f9c8 	bl	8010820 <rmw_uxrce_fini_subscription_memory>
 8010490:	e7bd      	b.n	801040e <rmw_destroy_subscription+0x12>
 8010492:	2402      	movs	r4, #2
 8010494:	e7f9      	b.n	801048a <rmw_destroy_subscription+0x8e>
 8010496:	bf00      	nop

08010498 <rmw_take_with_info>:
 8010498:	b5f0      	push	{r4, r5, r6, r7, lr}
 801049a:	4605      	mov	r5, r0
 801049c:	b089      	sub	sp, #36	; 0x24
 801049e:	460f      	mov	r7, r1
 80104a0:	4614      	mov	r4, r2
 80104a2:	b10a      	cbz	r2, 80104a8 <rmw_take_with_info+0x10>
 80104a4:	2300      	movs	r3, #0
 80104a6:	7013      	strb	r3, [r2, #0]
 80104a8:	6828      	ldr	r0, [r5, #0]
 80104aa:	f000 fb57 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 80104ae:	b910      	cbnz	r0, 80104b6 <rmw_take_with_info+0x1e>
 80104b0:	2001      	movs	r0, #1
 80104b2:	b009      	add	sp, #36	; 0x24
 80104b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80104b6:	686d      	ldr	r5, [r5, #4]
 80104b8:	f000 fa6e 	bl	8010998 <rmw_uxrce_clean_expired_static_input_buffer>
 80104bc:	4628      	mov	r0, r5
 80104be:	f000 fa43 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 80104c2:	4606      	mov	r6, r0
 80104c4:	2800      	cmp	r0, #0
 80104c6:	d0f3      	beq.n	80104b0 <rmw_take_with_info+0x18>
 80104c8:	68c1      	ldr	r1, [r0, #12]
 80104ca:	4668      	mov	r0, sp
 80104cc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80104d0:	3110      	adds	r1, #16
 80104d2:	f001 fde1 	bl	8012098 <ucdr_init_buffer>
 80104d6:	69ab      	ldr	r3, [r5, #24]
 80104d8:	4639      	mov	r1, r7
 80104da:	68db      	ldr	r3, [r3, #12]
 80104dc:	4668      	mov	r0, sp
 80104de:	4798      	blx	r3
 80104e0:	4631      	mov	r1, r6
 80104e2:	4605      	mov	r5, r0
 80104e4:	4804      	ldr	r0, [pc, #16]	; (80104f8 <rmw_take_with_info+0x60>)
 80104e6:	f007 fc85 	bl	8017df4 <put_memory>
 80104ea:	b104      	cbz	r4, 80104ee <rmw_take_with_info+0x56>
 80104ec:	7025      	strb	r5, [r4, #0]
 80104ee:	f085 0001 	eor.w	r0, r5, #1
 80104f2:	b2c0      	uxtb	r0, r0
 80104f4:	b009      	add	sp, #36	; 0x24
 80104f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80104f8:	200116b0 	.word	0x200116b0

080104fc <rmw_uxrce_transport_init>:
 80104fc:	b508      	push	{r3, lr}
 80104fe:	b108      	cbz	r0, 8010504 <rmw_uxrce_transport_init+0x8>
 8010500:	f100 0210 	add.w	r2, r0, #16
 8010504:	b139      	cbz	r1, 8010516 <rmw_uxrce_transport_init+0x1a>
 8010506:	6949      	ldr	r1, [r1, #20]
 8010508:	4610      	mov	r0, r2
 801050a:	f002 f939 	bl	8012780 <uxr_init_custom_transport>
 801050e:	f080 0001 	eor.w	r0, r0, #1
 8010512:	b2c0      	uxtb	r0, r0
 8010514:	bd08      	pop	{r3, pc}
 8010516:	4b04      	ldr	r3, [pc, #16]	; (8010528 <rmw_uxrce_transport_init+0x2c>)
 8010518:	4610      	mov	r0, r2
 801051a:	6859      	ldr	r1, [r3, #4]
 801051c:	f002 f930 	bl	8012780 <uxr_init_custom_transport>
 8010520:	f080 0001 	eor.w	r0, r0, #1
 8010524:	b2c0      	uxtb	r0, r0
 8010526:	bd08      	pop	{r3, pc}
 8010528:	20011690 	.word	0x20011690

0801052c <rmw_uros_epoch_nanos>:
 801052c:	4b05      	ldr	r3, [pc, #20]	; (8010544 <rmw_uros_epoch_nanos+0x18>)
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	b123      	cbz	r3, 801053c <rmw_uros_epoch_nanos+0x10>
 8010532:	68d8      	ldr	r0, [r3, #12]
 8010534:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010538:	f002 bee6 	b.w	8013308 <uxr_epoch_nanos>
 801053c:	2000      	movs	r0, #0
 801053e:	2100      	movs	r1, #0
 8010540:	4770      	bx	lr
 8010542:	bf00      	nop
 8010544:	20014858 	.word	0x20014858

08010548 <rmw_uros_sync_session>:
 8010548:	b508      	push	{r3, lr}
 801054a:	4b07      	ldr	r3, [pc, #28]	; (8010568 <rmw_uros_sync_session+0x20>)
 801054c:	681b      	ldr	r3, [r3, #0]
 801054e:	b14b      	cbz	r3, 8010564 <rmw_uros_sync_session+0x1c>
 8010550:	4601      	mov	r1, r0
 8010552:	68d8      	ldr	r0, [r3, #12]
 8010554:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010558:	f002 fe86 	bl	8013268 <uxr_sync_session>
 801055c:	f080 0001 	eor.w	r0, r0, #1
 8010560:	b2c0      	uxtb	r0, r0
 8010562:	bd08      	pop	{r3, pc}
 8010564:	2001      	movs	r0, #1
 8010566:	bd08      	pop	{r3, pc}
 8010568:	20014858 	.word	0x20014858

0801056c <rmw_uxrce_init_service_memory>:
 801056c:	b1b2      	cbz	r2, 801059c <rmw_uxrce_init_service_memory+0x30>
 801056e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010570:	7a07      	ldrb	r7, [r0, #8]
 8010572:	4605      	mov	r5, r0
 8010574:	b98f      	cbnz	r7, 801059a <rmw_uxrce_init_service_memory+0x2e>
 8010576:	e9c0 7700 	strd	r7, r7, [r0]
 801057a:	460c      	mov	r4, r1
 801057c:	23c8      	movs	r3, #200	; 0xc8
 801057e:	2101      	movs	r1, #1
 8010580:	fb03 4602 	mla	r6, r3, r2, r4
 8010584:	60c3      	str	r3, [r0, #12]
 8010586:	7201      	strb	r1, [r0, #8]
 8010588:	4621      	mov	r1, r4
 801058a:	4628      	mov	r0, r5
 801058c:	f007 fc32 	bl	8017df4 <put_memory>
 8010590:	60e4      	str	r4, [r4, #12]
 8010592:	f804 7bc8 	strb.w	r7, [r4], #200
 8010596:	42a6      	cmp	r6, r4
 8010598:	d1f6      	bne.n	8010588 <rmw_uxrce_init_service_memory+0x1c>
 801059a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801059c:	4770      	bx	lr
 801059e:	bf00      	nop

080105a0 <rmw_uxrce_init_client_memory>:
 80105a0:	b1b2      	cbz	r2, 80105d0 <rmw_uxrce_init_client_memory+0x30>
 80105a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105a4:	7a07      	ldrb	r7, [r0, #8]
 80105a6:	4605      	mov	r5, r0
 80105a8:	b98f      	cbnz	r7, 80105ce <rmw_uxrce_init_client_memory+0x2e>
 80105aa:	e9c0 7700 	strd	r7, r7, [r0]
 80105ae:	460c      	mov	r4, r1
 80105b0:	23c8      	movs	r3, #200	; 0xc8
 80105b2:	2101      	movs	r1, #1
 80105b4:	fb03 4602 	mla	r6, r3, r2, r4
 80105b8:	60c3      	str	r3, [r0, #12]
 80105ba:	7201      	strb	r1, [r0, #8]
 80105bc:	4621      	mov	r1, r4
 80105be:	4628      	mov	r0, r5
 80105c0:	f007 fc18 	bl	8017df4 <put_memory>
 80105c4:	60e4      	str	r4, [r4, #12]
 80105c6:	f804 7bc8 	strb.w	r7, [r4], #200
 80105ca:	42a6      	cmp	r6, r4
 80105cc:	d1f6      	bne.n	80105bc <rmw_uxrce_init_client_memory+0x1c>
 80105ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80105d0:	4770      	bx	lr
 80105d2:	bf00      	nop

080105d4 <rmw_uxrce_init_publisher_memory>:
 80105d4:	b1b2      	cbz	r2, 8010604 <rmw_uxrce_init_publisher_memory+0x30>
 80105d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80105d8:	7a07      	ldrb	r7, [r0, #8]
 80105da:	4605      	mov	r5, r0
 80105dc:	b98f      	cbnz	r7, 8010602 <rmw_uxrce_init_publisher_memory+0x2e>
 80105de:	e9c0 7700 	strd	r7, r7, [r0]
 80105e2:	460c      	mov	r4, r1
 80105e4:	23d8      	movs	r3, #216	; 0xd8
 80105e6:	2101      	movs	r1, #1
 80105e8:	fb03 4602 	mla	r6, r3, r2, r4
 80105ec:	60c3      	str	r3, [r0, #12]
 80105ee:	7201      	strb	r1, [r0, #8]
 80105f0:	4621      	mov	r1, r4
 80105f2:	4628      	mov	r0, r5
 80105f4:	f007 fbfe 	bl	8017df4 <put_memory>
 80105f8:	60e4      	str	r4, [r4, #12]
 80105fa:	f804 7bd8 	strb.w	r7, [r4], #216
 80105fe:	42a6      	cmp	r6, r4
 8010600:	d1f6      	bne.n	80105f0 <rmw_uxrce_init_publisher_memory+0x1c>
 8010602:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010604:	4770      	bx	lr
 8010606:	bf00      	nop

08010608 <rmw_uxrce_init_subscription_memory>:
 8010608:	b1b2      	cbz	r2, 8010638 <rmw_uxrce_init_subscription_memory+0x30>
 801060a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801060c:	7a07      	ldrb	r7, [r0, #8]
 801060e:	4605      	mov	r5, r0
 8010610:	b98f      	cbnz	r7, 8010636 <rmw_uxrce_init_subscription_memory+0x2e>
 8010612:	e9c0 7700 	strd	r7, r7, [r0]
 8010616:	460c      	mov	r4, r1
 8010618:	23d0      	movs	r3, #208	; 0xd0
 801061a:	2101      	movs	r1, #1
 801061c:	fb03 4602 	mla	r6, r3, r2, r4
 8010620:	60c3      	str	r3, [r0, #12]
 8010622:	7201      	strb	r1, [r0, #8]
 8010624:	4621      	mov	r1, r4
 8010626:	4628      	mov	r0, r5
 8010628:	f007 fbe4 	bl	8017df4 <put_memory>
 801062c:	60e4      	str	r4, [r4, #12]
 801062e:	f804 7bd0 	strb.w	r7, [r4], #208
 8010632:	42a6      	cmp	r6, r4
 8010634:	d1f6      	bne.n	8010624 <rmw_uxrce_init_subscription_memory+0x1c>
 8010636:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010638:	4770      	bx	lr
 801063a:	bf00      	nop

0801063c <rmw_uxrce_init_node_memory>:
 801063c:	b1b2      	cbz	r2, 801066c <rmw_uxrce_init_node_memory+0x30>
 801063e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010640:	7a07      	ldrb	r7, [r0, #8]
 8010642:	4605      	mov	r5, r0
 8010644:	b98f      	cbnz	r7, 801066a <rmw_uxrce_init_node_memory+0x2e>
 8010646:	e9c0 7700 	strd	r7, r7, [r0]
 801064a:	460c      	mov	r4, r1
 801064c:	23a4      	movs	r3, #164	; 0xa4
 801064e:	2101      	movs	r1, #1
 8010650:	fb03 4602 	mla	r6, r3, r2, r4
 8010654:	60c3      	str	r3, [r0, #12]
 8010656:	7201      	strb	r1, [r0, #8]
 8010658:	4621      	mov	r1, r4
 801065a:	4628      	mov	r0, r5
 801065c:	f007 fbca 	bl	8017df4 <put_memory>
 8010660:	60e4      	str	r4, [r4, #12]
 8010662:	f804 7ba4 	strb.w	r7, [r4], #164
 8010666:	42a6      	cmp	r6, r4
 8010668:	d1f6      	bne.n	8010658 <rmw_uxrce_init_node_memory+0x1c>
 801066a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801066c:	4770      	bx	lr
 801066e:	bf00      	nop

08010670 <rmw_uxrce_init_session_memory>:
 8010670:	b1d2      	cbz	r2, 80106a8 <rmw_uxrce_init_session_memory+0x38>
 8010672:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010676:	7a07      	ldrb	r7, [r0, #8]
 8010678:	4605      	mov	r5, r0
 801067a:	b99f      	cbnz	r7, 80106a4 <rmw_uxrce_init_session_memory+0x34>
 801067c:	e9c0 7700 	strd	r7, r7, [r0]
 8010680:	f241 53a8 	movw	r3, #5544	; 0x15a8
 8010684:	460c      	mov	r4, r1
 8010686:	2101      	movs	r1, #1
 8010688:	fb03 4602 	mla	r6, r3, r2, r4
 801068c:	60c3      	str	r3, [r0, #12]
 801068e:	4698      	mov	r8, r3
 8010690:	7201      	strb	r1, [r0, #8]
 8010692:	4621      	mov	r1, r4
 8010694:	4628      	mov	r0, r5
 8010696:	f007 fbad 	bl	8017df4 <put_memory>
 801069a:	60e4      	str	r4, [r4, #12]
 801069c:	7027      	strb	r7, [r4, #0]
 801069e:	4444      	add	r4, r8
 80106a0:	42a6      	cmp	r6, r4
 80106a2:	d1f6      	bne.n	8010692 <rmw_uxrce_init_session_memory+0x22>
 80106a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80106a8:	4770      	bx	lr
 80106aa:	bf00      	nop

080106ac <rmw_uxrce_init_topic_memory>:
 80106ac:	b1c2      	cbz	r2, 80106e0 <rmw_uxrce_init_topic_memory+0x34>
 80106ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106b0:	7a07      	ldrb	r7, [r0, #8]
 80106b2:	4606      	mov	r6, r0
 80106b4:	b99f      	cbnz	r7, 80106de <rmw_uxrce_init_topic_memory+0x32>
 80106b6:	e9c0 7700 	strd	r7, r7, [r0]
 80106ba:	460c      	mov	r4, r1
 80106bc:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 80106c0:	2101      	movs	r1, #1
 80106c2:	231c      	movs	r3, #28
 80106c4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80106c8:	7201      	strb	r1, [r0, #8]
 80106ca:	60c3      	str	r3, [r0, #12]
 80106cc:	4621      	mov	r1, r4
 80106ce:	4630      	mov	r0, r6
 80106d0:	f007 fb90 	bl	8017df4 <put_memory>
 80106d4:	60e4      	str	r4, [r4, #12]
 80106d6:	f804 7b1c 	strb.w	r7, [r4], #28
 80106da:	42a5      	cmp	r5, r4
 80106dc:	d1f6      	bne.n	80106cc <rmw_uxrce_init_topic_memory+0x20>
 80106de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80106e0:	4770      	bx	lr
 80106e2:	bf00      	nop

080106e4 <rmw_uxrce_init_static_input_buffer_memory>:
 80106e4:	b1d2      	cbz	r2, 801071c <rmw_uxrce_init_static_input_buffer_memory+0x38>
 80106e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80106e8:	7a07      	ldrb	r7, [r0, #8]
 80106ea:	4606      	mov	r6, r0
 80106ec:	b9af      	cbnz	r7, 801071a <rmw_uxrce_init_static_input_buffer_memory+0x36>
 80106ee:	e9c0 7700 	strd	r7, r7, [r0]
 80106f2:	460c      	mov	r4, r1
 80106f4:	eb02 1242 	add.w	r2, r2, r2, lsl #5
 80106f8:	2101      	movs	r1, #1
 80106fa:	f44f 6304 	mov.w	r3, #2112	; 0x840
 80106fe:	eb04 1582 	add.w	r5, r4, r2, lsl #6
 8010702:	7201      	strb	r1, [r0, #8]
 8010704:	60c3      	str	r3, [r0, #12]
 8010706:	4621      	mov	r1, r4
 8010708:	4630      	mov	r0, r6
 801070a:	f007 fb73 	bl	8017df4 <put_memory>
 801070e:	60e4      	str	r4, [r4, #12]
 8010710:	7027      	strb	r7, [r4, #0]
 8010712:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8010716:	42a5      	cmp	r5, r4
 8010718:	d1f5      	bne.n	8010706 <rmw_uxrce_init_static_input_buffer_memory+0x22>
 801071a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801071c:	4770      	bx	lr
 801071e:	bf00      	nop

08010720 <rmw_uxrce_init_init_options_impl_memory>:
 8010720:	b1b2      	cbz	r2, 8010750 <rmw_uxrce_init_init_options_impl_memory+0x30>
 8010722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010724:	7a07      	ldrb	r7, [r0, #8]
 8010726:	4605      	mov	r5, r0
 8010728:	b98f      	cbnz	r7, 801074e <rmw_uxrce_init_init_options_impl_memory+0x2e>
 801072a:	e9c0 7700 	strd	r7, r7, [r0]
 801072e:	460c      	mov	r4, r1
 8010730:	232c      	movs	r3, #44	; 0x2c
 8010732:	2101      	movs	r1, #1
 8010734:	fb03 4602 	mla	r6, r3, r2, r4
 8010738:	60c3      	str	r3, [r0, #12]
 801073a:	7201      	strb	r1, [r0, #8]
 801073c:	4621      	mov	r1, r4
 801073e:	4628      	mov	r0, r5
 8010740:	f007 fb58 	bl	8017df4 <put_memory>
 8010744:	60e4      	str	r4, [r4, #12]
 8010746:	f804 7b2c 	strb.w	r7, [r4], #44
 801074a:	42a6      	cmp	r6, r4
 801074c:	d1f6      	bne.n	801073c <rmw_uxrce_init_init_options_impl_memory+0x1c>
 801074e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010750:	4770      	bx	lr
 8010752:	bf00      	nop

08010754 <rmw_uxrce_init_wait_set_memory>:
 8010754:	b1c2      	cbz	r2, 8010788 <rmw_uxrce_init_wait_set_memory+0x34>
 8010756:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010758:	7a07      	ldrb	r7, [r0, #8]
 801075a:	4606      	mov	r6, r0
 801075c:	b99f      	cbnz	r7, 8010786 <rmw_uxrce_init_wait_set_memory+0x32>
 801075e:	e9c0 7700 	strd	r7, r7, [r0]
 8010762:	460c      	mov	r4, r1
 8010764:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8010768:	2101      	movs	r1, #1
 801076a:	231c      	movs	r3, #28
 801076c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010770:	7201      	strb	r1, [r0, #8]
 8010772:	60c3      	str	r3, [r0, #12]
 8010774:	4621      	mov	r1, r4
 8010776:	4630      	mov	r0, r6
 8010778:	f007 fb3c 	bl	8017df4 <put_memory>
 801077c:	60e4      	str	r4, [r4, #12]
 801077e:	f804 7b1c 	strb.w	r7, [r4], #28
 8010782:	42a5      	cmp	r5, r4
 8010784:	d1f6      	bne.n	8010774 <rmw_uxrce_init_wait_set_memory+0x20>
 8010786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010788:	4770      	bx	lr
 801078a:	bf00      	nop

0801078c <rmw_uxrce_init_guard_condition_memory>:
 801078c:	b1b2      	cbz	r2, 80107bc <rmw_uxrce_init_guard_condition_memory+0x30>
 801078e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010790:	7a07      	ldrb	r7, [r0, #8]
 8010792:	4605      	mov	r5, r0
 8010794:	b98f      	cbnz	r7, 80107ba <rmw_uxrce_init_guard_condition_memory+0x2e>
 8010796:	e9c0 7700 	strd	r7, r7, [r0]
 801079a:	460c      	mov	r4, r1
 801079c:	2320      	movs	r3, #32
 801079e:	2101      	movs	r1, #1
 80107a0:	eb04 1642 	add.w	r6, r4, r2, lsl #5
 80107a4:	7201      	strb	r1, [r0, #8]
 80107a6:	60c3      	str	r3, [r0, #12]
 80107a8:	4621      	mov	r1, r4
 80107aa:	4628      	mov	r0, r5
 80107ac:	f007 fb22 	bl	8017df4 <put_memory>
 80107b0:	60e4      	str	r4, [r4, #12]
 80107b2:	f804 7b20 	strb.w	r7, [r4], #32
 80107b6:	42a6      	cmp	r6, r4
 80107b8:	d1f6      	bne.n	80107a8 <rmw_uxrce_init_guard_condition_memory+0x1c>
 80107ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107bc:	4770      	bx	lr
 80107be:	bf00      	nop

080107c0 <rmw_uxrce_fini_session_memory>:
 80107c0:	4601      	mov	r1, r0
 80107c2:	4801      	ldr	r0, [pc, #4]	; (80107c8 <rmw_uxrce_fini_session_memory+0x8>)
 80107c4:	f007 bb16 	b.w	8017df4 <put_memory>
 80107c8:	20014858 	.word	0x20014858

080107cc <rmw_uxrce_fini_node_memory>:
 80107cc:	b538      	push	{r3, r4, r5, lr}
 80107ce:	4604      	mov	r4, r0
 80107d0:	6800      	ldr	r0, [r0, #0]
 80107d2:	f000 f9c3 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 80107d6:	b158      	cbz	r0, 80107f0 <rmw_uxrce_fini_node_memory+0x24>
 80107d8:	6823      	ldr	r3, [r4, #0]
 80107da:	b10b      	cbz	r3, 80107e0 <rmw_uxrce_fini_node_memory+0x14>
 80107dc:	2300      	movs	r3, #0
 80107de:	6023      	str	r3, [r4, #0]
 80107e0:	6861      	ldr	r1, [r4, #4]
 80107e2:	b129      	cbz	r1, 80107f0 <rmw_uxrce_fini_node_memory+0x24>
 80107e4:	2500      	movs	r5, #0
 80107e6:	4803      	ldr	r0, [pc, #12]	; (80107f4 <rmw_uxrce_fini_node_memory+0x28>)
 80107e8:	610d      	str	r5, [r1, #16]
 80107ea:	f007 fb03 	bl	8017df4 <put_memory>
 80107ee:	6065      	str	r5, [r4, #4]
 80107f0:	bd38      	pop	{r3, r4, r5, pc}
 80107f2:	bf00      	nop
 80107f4:	20014684 	.word	0x20014684

080107f8 <rmw_uxrce_fini_publisher_memory>:
 80107f8:	b510      	push	{r4, lr}
 80107fa:	4604      	mov	r4, r0
 80107fc:	6800      	ldr	r0, [r0, #0]
 80107fe:	f000 f9ad 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8010802:	b150      	cbz	r0, 801081a <rmw_uxrce_fini_publisher_memory+0x22>
 8010804:	6823      	ldr	r3, [r4, #0]
 8010806:	b10b      	cbz	r3, 801080c <rmw_uxrce_fini_publisher_memory+0x14>
 8010808:	2300      	movs	r3, #0
 801080a:	6023      	str	r3, [r4, #0]
 801080c:	6861      	ldr	r1, [r4, #4]
 801080e:	b121      	cbz	r1, 801081a <rmw_uxrce_fini_publisher_memory+0x22>
 8010810:	4802      	ldr	r0, [pc, #8]	; (801081c <rmw_uxrce_fini_publisher_memory+0x24>)
 8010812:	f007 faef 	bl	8017df4 <put_memory>
 8010816:	2300      	movs	r3, #0
 8010818:	6063      	str	r3, [r4, #4]
 801081a:	bd10      	pop	{r4, pc}
 801081c:	200116c0 	.word	0x200116c0

08010820 <rmw_uxrce_fini_subscription_memory>:
 8010820:	b510      	push	{r4, lr}
 8010822:	4604      	mov	r4, r0
 8010824:	6800      	ldr	r0, [r0, #0]
 8010826:	f000 f999 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 801082a:	b150      	cbz	r0, 8010842 <rmw_uxrce_fini_subscription_memory+0x22>
 801082c:	6823      	ldr	r3, [r4, #0]
 801082e:	b10b      	cbz	r3, 8010834 <rmw_uxrce_fini_subscription_memory+0x14>
 8010830:	2300      	movs	r3, #0
 8010832:	6023      	str	r3, [r4, #0]
 8010834:	6861      	ldr	r1, [r4, #4]
 8010836:	b121      	cbz	r1, 8010842 <rmw_uxrce_fini_subscription_memory+0x22>
 8010838:	4802      	ldr	r0, [pc, #8]	; (8010844 <rmw_uxrce_fini_subscription_memory+0x24>)
 801083a:	f007 fadb 	bl	8017df4 <put_memory>
 801083e:	2300      	movs	r3, #0
 8010840:	6063      	str	r3, [r4, #4]
 8010842:	bd10      	pop	{r4, pc}
 8010844:	2001491c 	.word	0x2001491c

08010848 <rmw_uxrce_fini_service_memory>:
 8010848:	b510      	push	{r4, lr}
 801084a:	4604      	mov	r4, r0
 801084c:	6800      	ldr	r0, [r0, #0]
 801084e:	f000 f985 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8010852:	b150      	cbz	r0, 801086a <rmw_uxrce_fini_service_memory+0x22>
 8010854:	6823      	ldr	r3, [r4, #0]
 8010856:	b10b      	cbz	r3, 801085c <rmw_uxrce_fini_service_memory+0x14>
 8010858:	2300      	movs	r3, #0
 801085a:	6023      	str	r3, [r4, #0]
 801085c:	6861      	ldr	r1, [r4, #4]
 801085e:	b121      	cbz	r1, 801086a <rmw_uxrce_fini_service_memory+0x22>
 8010860:	4802      	ldr	r0, [pc, #8]	; (801086c <rmw_uxrce_fini_service_memory+0x24>)
 8010862:	f007 fac7 	bl	8017df4 <put_memory>
 8010866:	2300      	movs	r3, #0
 8010868:	6063      	str	r3, [r4, #4]
 801086a:	bd10      	pop	{r4, pc}
 801086c:	2001490c 	.word	0x2001490c

08010870 <rmw_uxrce_fini_client_memory>:
 8010870:	b510      	push	{r4, lr}
 8010872:	4604      	mov	r4, r0
 8010874:	6800      	ldr	r0, [r0, #0]
 8010876:	f000 f971 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 801087a:	b150      	cbz	r0, 8010892 <rmw_uxrce_fini_client_memory+0x22>
 801087c:	6823      	ldr	r3, [r4, #0]
 801087e:	b10b      	cbz	r3, 8010884 <rmw_uxrce_fini_client_memory+0x14>
 8010880:	2300      	movs	r3, #0
 8010882:	6023      	str	r3, [r4, #0]
 8010884:	6861      	ldr	r1, [r4, #4]
 8010886:	b121      	cbz	r1, 8010892 <rmw_uxrce_fini_client_memory+0x22>
 8010888:	4802      	ldr	r0, [pc, #8]	; (8010894 <rmw_uxrce_fini_client_memory+0x24>)
 801088a:	f007 fab3 	bl	8017df4 <put_memory>
 801088e:	2300      	movs	r3, #0
 8010890:	6063      	str	r3, [r4, #4]
 8010892:	bd10      	pop	{r4, pc}
 8010894:	20011f40 	.word	0x20011f40

08010898 <rmw_uxrce_fini_topic_memory>:
 8010898:	b510      	push	{r4, lr}
 801089a:	4601      	mov	r1, r0
 801089c:	4604      	mov	r4, r0
 801089e:	4803      	ldr	r0, [pc, #12]	; (80108ac <rmw_uxrce_fini_topic_memory+0x14>)
 80108a0:	f007 faa8 	bl	8017df4 <put_memory>
 80108a4:	2300      	movs	r3, #0
 80108a6:	61a3      	str	r3, [r4, #24]
 80108a8:	bd10      	pop	{r4, pc}
 80108aa:	bf00      	nop
 80108ac:	20014848 	.word	0x20014848

080108b0 <rmw_uxrce_get_static_input_buffer_for_entity>:
 80108b0:	b082      	sub	sp, #8
 80108b2:	b4f0      	push	{r4, r5, r6, r7}
 80108b4:	4923      	ldr	r1, [pc, #140]	; (8010944 <rmw_uxrce_get_static_input_buffer_for_entity+0x94>)
 80108b6:	ac04      	add	r4, sp, #16
 80108b8:	e884 000c 	stmia.w	r4, {r2, r3}
 80108bc:	680d      	ldr	r5, [r1, #0]
 80108be:	9c05      	ldr	r4, [sp, #20]
 80108c0:	2d00      	cmp	r5, #0
 80108c2:	d03d      	beq.n	8010940 <rmw_uxrce_get_static_input_buffer_for_entity+0x90>
 80108c4:	462b      	mov	r3, r5
 80108c6:	2100      	movs	r1, #0
 80108c8:	68da      	ldr	r2, [r3, #12]
 80108ca:	689b      	ldr	r3, [r3, #8]
 80108cc:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 80108d0:	4290      	cmp	r0, r2
 80108d2:	bf08      	it	eq
 80108d4:	3101      	addeq	r1, #1
 80108d6:	2b00      	cmp	r3, #0
 80108d8:	d1f6      	bne.n	80108c8 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 80108da:	f89d 3010 	ldrb.w	r3, [sp, #16]
 80108de:	2b02      	cmp	r3, #2
 80108e0:	d026      	beq.n	8010930 <rmw_uxrce_get_static_input_buffer_for_entity+0x80>
 80108e2:	d906      	bls.n	80108f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x42>
 80108e4:	2b03      	cmp	r3, #3
 80108e6:	d004      	beq.n	80108f2 <rmw_uxrce_get_static_input_buffer_for_entity+0x42>
 80108e8:	2100      	movs	r1, #0
 80108ea:	bcf0      	pop	{r4, r5, r6, r7}
 80108ec:	4608      	mov	r0, r1
 80108ee:	b002      	add	sp, #8
 80108f0:	4770      	bx	lr
 80108f2:	b304      	cbz	r4, 8010936 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 80108f4:	428c      	cmp	r4, r1
 80108f6:	d81e      	bhi.n	8010936 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 80108f8:	2d00      	cmp	r5, #0
 80108fa:	d0f5      	beq.n	80108e8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 80108fc:	2100      	movs	r1, #0
 80108fe:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8010902:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 8010906:	e002      	b.n	801090e <rmw_uxrce_get_static_input_buffer_for_entity+0x5e>
 8010908:	68ad      	ldr	r5, [r5, #8]
 801090a:	2d00      	cmp	r5, #0
 801090c:	d0ed      	beq.n	80108ea <rmw_uxrce_get_static_input_buffer_for_entity+0x3a>
 801090e:	68eb      	ldr	r3, [r5, #12]
 8010910:	f8d3 2814 	ldr.w	r2, [r3, #2068]	; 0x814
 8010914:	4290      	cmp	r0, r2
 8010916:	d1f7      	bne.n	8010908 <rmw_uxrce_get_static_input_buffer_for_entity+0x58>
 8010918:	f603 0318 	addw	r3, r3, #2072	; 0x818
 801091c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010920:	42b2      	cmp	r2, r6
 8010922:	eb73 0407 	sbcs.w	r4, r3, r7
 8010926:	daef      	bge.n	8010908 <rmw_uxrce_get_static_input_buffer_for_entity+0x58>
 8010928:	4616      	mov	r6, r2
 801092a:	461f      	mov	r7, r3
 801092c:	4629      	mov	r1, r5
 801092e:	e7eb      	b.n	8010908 <rmw_uxrce_get_static_input_buffer_for_entity+0x58>
 8010930:	b10c      	cbz	r4, 8010936 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8010932:	428c      	cmp	r4, r1
 8010934:	d9d8      	bls.n	80108e8 <rmw_uxrce_get_static_input_buffer_for_entity+0x38>
 8010936:	bcf0      	pop	{r4, r5, r6, r7}
 8010938:	4802      	ldr	r0, [pc, #8]	; (8010944 <rmw_uxrce_get_static_input_buffer_for_entity+0x94>)
 801093a:	b002      	add	sp, #8
 801093c:	f007 ba4a 	b.w	8017dd4 <get_memory>
 8010940:	4629      	mov	r1, r5
 8010942:	e7ca      	b.n	80108da <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8010944:	200116b0 	.word	0x200116b0

08010948 <rmw_uxrce_find_static_input_buffer_by_owner>:
 8010948:	4b12      	ldr	r3, [pc, #72]	; (8010994 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 801094a:	681b      	ldr	r3, [r3, #0]
 801094c:	b1fb      	cbz	r3, 801098e <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 801094e:	b4f0      	push	{r4, r5, r6, r7}
 8010950:	f04f 0c00 	mov.w	ip, #0
 8010954:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8010958:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801095c:	e001      	b.n	8010962 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 801095e:	689b      	ldr	r3, [r3, #8]
 8010960:	b193      	cbz	r3, 8010988 <rmw_uxrce_find_static_input_buffer_by_owner+0x40>
 8010962:	68da      	ldr	r2, [r3, #12]
 8010964:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 8010968:	4288      	cmp	r0, r1
 801096a:	d1f8      	bne.n	801095e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 801096c:	f602 0218 	addw	r2, r2, #2072	; 0x818
 8010970:	e9d2 6700 	ldrd	r6, r7, [r2]
 8010974:	42a6      	cmp	r6, r4
 8010976:	eb77 0205 	sbcs.w	r2, r7, r5
 801097a:	daf0      	bge.n	801095e <rmw_uxrce_find_static_input_buffer_by_owner+0x16>
 801097c:	469c      	mov	ip, r3
 801097e:	689b      	ldr	r3, [r3, #8]
 8010980:	4634      	mov	r4, r6
 8010982:	463d      	mov	r5, r7
 8010984:	2b00      	cmp	r3, #0
 8010986:	d1ec      	bne.n	8010962 <rmw_uxrce_find_static_input_buffer_by_owner+0x1a>
 8010988:	4660      	mov	r0, ip
 801098a:	bcf0      	pop	{r4, r5, r6, r7}
 801098c:	4770      	bx	lr
 801098e:	4618      	mov	r0, r3
 8010990:	4770      	bx	lr
 8010992:	bf00      	nop
 8010994:	200116b0 	.word	0x200116b0

08010998 <rmw_uxrce_clean_expired_static_input_buffer>:
 8010998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801099c:	4e38      	ldr	r6, [pc, #224]	; (8010a80 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>)
 801099e:	f8d6 8000 	ldr.w	r8, [r6]
 80109a2:	b083      	sub	sp, #12
 80109a4:	f7ff fdc2 	bl	801052c <rmw_uros_epoch_nanos>
 80109a8:	f1b8 0f00 	cmp.w	r8, #0
 80109ac:	d05f      	beq.n	8010a6e <rmw_uxrce_clean_expired_static_input_buffer+0xd6>
 80109ae:	46b1      	mov	r9, r6
 80109b0:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80109b4:	f896 3820 	ldrb.w	r3, [r6, #2080]	; 0x820
 80109b8:	2b04      	cmp	r3, #4
 80109ba:	4682      	mov	sl, r0
 80109bc:	468b      	mov	fp, r1
 80109be:	d02d      	beq.n	8010a1c <rmw_uxrce_clean_expired_static_input_buffer+0x84>
 80109c0:	2b05      	cmp	r3, #5
 80109c2:	d041      	beq.n	8010a48 <rmw_uxrce_clean_expired_static_input_buffer+0xb0>
 80109c4:	2b03      	cmp	r3, #3
 80109c6:	d029      	beq.n	8010a1c <rmw_uxrce_clean_expired_static_input_buffer+0x84>
 80109c8:	2200      	movs	r2, #0
 80109ca:	2300      	movs	r3, #0
 80109cc:	e9cd 2300 	strd	r2, r3, [sp]
 80109d0:	2001      	movs	r0, #1
 80109d2:	2100      	movs	r1, #0
 80109d4:	9b00      	ldr	r3, [sp, #0]
 80109d6:	f606 0618 	addw	r6, r6, #2072	; 0x818
 80109da:	e9d6 6700 	ldrd	r6, r7, [r6]
 80109de:	18c2      	adds	r2, r0, r3
 80109e0:	9b01      	ldr	r3, [sp, #4]
 80109e2:	eb41 0303 	adc.w	r3, r1, r3
 80109e6:	1994      	adds	r4, r2, r6
 80109e8:	eb43 0507 	adc.w	r5, r3, r7
 80109ec:	4554      	cmp	r4, sl
 80109ee:	eb75 020b 	sbcs.w	r2, r5, fp
 80109f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80109f6:	db03      	blt.n	8010a00 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 80109f8:	45b2      	cmp	sl, r6
 80109fa:	eb7b 0207 	sbcs.w	r2, fp, r7
 80109fe:	da05      	bge.n	8010a0c <rmw_uxrce_clean_expired_static_input_buffer+0x74>
 8010a00:	4641      	mov	r1, r8
 8010a02:	4648      	mov	r0, r9
 8010a04:	9300      	str	r3, [sp, #0]
 8010a06:	f007 f9f5 	bl	8017df4 <put_memory>
 8010a0a:	9b00      	ldr	r3, [sp, #0]
 8010a0c:	b37b      	cbz	r3, 8010a6e <rmw_uxrce_clean_expired_static_input_buffer+0xd6>
 8010a0e:	4698      	mov	r8, r3
 8010a10:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8010a14:	f896 3820 	ldrb.w	r3, [r6, #2080]	; 0x820
 8010a18:	2b04      	cmp	r3, #4
 8010a1a:	d1d1      	bne.n	80109c0 <rmw_uxrce_clean_expired_static_input_buffer+0x28>
 8010a1c:	f8d6 1814 	ldr.w	r1, [r6, #2068]	; 0x814
 8010a20:	e9d1 2310 	ldrd	r2, r3, [r1, #64]	; 0x40
 8010a24:	e9cd 2300 	strd	r2, r3, [sp]
 8010a28:	4313      	orrs	r3, r2
 8010a2a:	e9d1 0112 	ldrd	r0, r1, [r1, #72]	; 0x48
 8010a2e:	d015      	beq.n	8010a5c <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8010a30:	9a01      	ldr	r2, [sp, #4]
 8010a32:	4b14      	ldr	r3, [pc, #80]	; (8010a84 <rmw_uxrce_clean_expired_static_input_buffer+0xec>)
 8010a34:	fb03 f702 	mul.w	r7, r3, r2
 8010a38:	9a00      	ldr	r2, [sp, #0]
 8010a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8010a3e:	e9cd 2300 	strd	r2, r3, [sp]
 8010a42:	443b      	add	r3, r7
 8010a44:	9301      	str	r3, [sp, #4]
 8010a46:	e7c5      	b.n	80109d4 <rmw_uxrce_clean_expired_static_input_buffer+0x3c>
 8010a48:	f8d6 1814 	ldr.w	r1, [r6, #2068]	; 0x814
 8010a4c:	e9d1 2312 	ldrd	r2, r3, [r1, #72]	; 0x48
 8010a50:	e9cd 2300 	strd	r2, r3, [sp]
 8010a54:	4313      	orrs	r3, r2
 8010a56:	e9d1 0114 	ldrd	r0, r1, [r1, #80]	; 0x50
 8010a5a:	d1e9      	bne.n	8010a30 <rmw_uxrce_clean_expired_static_input_buffer+0x98>
 8010a5c:	ea50 0301 	orrs.w	r3, r0, r1
 8010a60:	bf02      	ittt	eq
 8010a62:	a305      	addeq	r3, pc, #20	; (adr r3, 8010a78 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>)
 8010a64:	e9d3 2300 	ldrdeq	r2, r3, [r3]
 8010a68:	e9cd 2300 	strdeq	r2, r3, [sp]
 8010a6c:	e7b2      	b.n	80109d4 <rmw_uxrce_clean_expired_static_input_buffer+0x3c>
 8010a6e:	b003      	add	sp, #12
 8010a70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a74:	f3af 8000 	nop.w
 8010a78:	fc23ac00 	.word	0xfc23ac00
 8010a7c:	00000006 	.word	0x00000006
 8010a80:	200116b0 	.word	0x200116b0
 8010a84:	3b9aca00 	.word	0x3b9aca00

08010a88 <run_xrce_session>:
 8010a88:	b510      	push	{r4, lr}
 8010a8a:	788c      	ldrb	r4, [r1, #2]
 8010a8c:	b086      	sub	sp, #24
 8010a8e:	2c01      	cmp	r4, #1
 8010a90:	f8ad 200e 	strh.w	r2, [sp, #14]
 8010a94:	d00c      	beq.n	8010ab0 <run_xrce_session+0x28>
 8010a96:	4619      	mov	r1, r3
 8010a98:	2301      	movs	r3, #1
 8010a9a:	9300      	str	r3, [sp, #0]
 8010a9c:	f10d 020e 	add.w	r2, sp, #14
 8010aa0:	f10d 0317 	add.w	r3, sp, #23
 8010aa4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010aa8:	f002 fce8 	bl	801347c <uxr_run_session_until_all_status>
 8010aac:	b006      	add	sp, #24
 8010aae:	bd10      	pop	{r4, pc}
 8010ab0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8010ab4:	f002 fc32 	bl	801331c <uxr_flash_output_streams>
 8010ab8:	4620      	mov	r0, r4
 8010aba:	b006      	add	sp, #24
 8010abc:	bd10      	pop	{r4, pc}
 8010abe:	bf00      	nop

08010ac0 <generate_type_name>:
 8010ac0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ac4:	4606      	mov	r6, r0
 8010ac6:	b086      	sub	sp, #24
 8010ac8:	6840      	ldr	r0, [r0, #4]
 8010aca:	460f      	mov	r7, r1
 8010acc:	4690      	mov	r8, r2
 8010ace:	f7ef fb89 	bl	80001e4 <strlen>
 8010ad2:	6834      	ldr	r4, [r6, #0]
 8010ad4:	4605      	mov	r5, r0
 8010ad6:	b11c      	cbz	r4, 8010ae0 <generate_type_name+0x20>
 8010ad8:	4620      	mov	r0, r4
 8010ada:	f7ef fb83 	bl	80001e4 <strlen>
 8010ade:	4604      	mov	r4, r0
 8010ae0:	2300      	movs	r3, #0
 8010ae2:	703b      	strb	r3, [r7, #0]
 8010ae4:	6833      	ldr	r3, [r6, #0]
 8010ae6:	3508      	adds	r5, #8
 8010ae8:	442c      	add	r4, r5
 8010aea:	b19b      	cbz	r3, 8010b14 <generate_type_name+0x54>
 8010aec:	490b      	ldr	r1, [pc, #44]	; (8010b1c <generate_type_name+0x5c>)
 8010aee:	4608      	mov	r0, r1
 8010af0:	6875      	ldr	r5, [r6, #4]
 8010af2:	4a0b      	ldr	r2, [pc, #44]	; (8010b20 <generate_type_name+0x60>)
 8010af4:	9504      	str	r5, [sp, #16]
 8010af6:	4d0b      	ldr	r5, [pc, #44]	; (8010b24 <generate_type_name+0x64>)
 8010af8:	9103      	str	r1, [sp, #12]
 8010afa:	e9cd 5201 	strd	r5, r2, [sp, #4]
 8010afe:	9000      	str	r0, [sp, #0]
 8010b00:	9205      	str	r2, [sp, #20]
 8010b02:	4641      	mov	r1, r8
 8010b04:	4a08      	ldr	r2, [pc, #32]	; (8010b28 <generate_type_name+0x68>)
 8010b06:	4638      	mov	r0, r7
 8010b08:	f009 f9b2 	bl	8019e70 <sniprintf>
 8010b0c:	4620      	mov	r0, r4
 8010b0e:	b006      	add	sp, #24
 8010b10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b14:	4b05      	ldr	r3, [pc, #20]	; (8010b2c <generate_type_name+0x6c>)
 8010b16:	4901      	ldr	r1, [pc, #4]	; (8010b1c <generate_type_name+0x5c>)
 8010b18:	4618      	mov	r0, r3
 8010b1a:	e7e9      	b.n	8010af0 <generate_type_name+0x30>
 8010b1c:	0801ee48 	.word	0x0801ee48
 8010b20:	0801ee5c 	.word	0x0801ee5c
 8010b24:	0801ee60 	.word	0x0801ee60
 8010b28:	0801ee4c 	.word	0x0801ee4c
 8010b2c:	0801f3b0 	.word	0x0801f3b0

08010b30 <generate_topic_name>:
 8010b30:	b510      	push	{r4, lr}
 8010b32:	b082      	sub	sp, #8
 8010b34:	4b07      	ldr	r3, [pc, #28]	; (8010b54 <generate_topic_name+0x24>)
 8010b36:	9000      	str	r0, [sp, #0]
 8010b38:	4614      	mov	r4, r2
 8010b3a:	4608      	mov	r0, r1
 8010b3c:	4611      	mov	r1, r2
 8010b3e:	4a06      	ldr	r2, [pc, #24]	; (8010b58 <generate_topic_name+0x28>)
 8010b40:	f009 f996 	bl	8019e70 <sniprintf>
 8010b44:	2800      	cmp	r0, #0
 8010b46:	da02      	bge.n	8010b4e <generate_topic_name+0x1e>
 8010b48:	4284      	cmp	r4, r0
 8010b4a:	bfd8      	it	le
 8010b4c:	2000      	movle	r0, #0
 8010b4e:	b002      	add	sp, #8
 8010b50:	bd10      	pop	{r4, pc}
 8010b52:	bf00      	nop
 8010b54:	0801ee6c 	.word	0x0801ee6c
 8010b58:	0801ee64 	.word	0x0801ee64

08010b5c <is_uxrce_rmw_identifier_valid>:
 8010b5c:	b510      	push	{r4, lr}
 8010b5e:	4604      	mov	r4, r0
 8010b60:	b140      	cbz	r0, 8010b74 <is_uxrce_rmw_identifier_valid+0x18>
 8010b62:	f007 f98d 	bl	8017e80 <rmw_get_implementation_identifier>
 8010b66:	4601      	mov	r1, r0
 8010b68:	4620      	mov	r0, r4
 8010b6a:	f7ef fb31 	bl	80001d0 <strcmp>
 8010b6e:	fab0 f080 	clz	r0, r0
 8010b72:	0940      	lsrs	r0, r0, #5
 8010b74:	bd10      	pop	{r4, pc}
 8010b76:	bf00      	nop

08010b78 <get_message_typesupport_handle>:
 8010b78:	6883      	ldr	r3, [r0, #8]
 8010b7a:	4718      	bx	r3

08010b7c <get_message_typesupport_handle_function>:
 8010b7c:	b510      	push	{r4, lr}
 8010b7e:	4604      	mov	r4, r0
 8010b80:	6800      	ldr	r0, [r0, #0]
 8010b82:	f7ef fb25 	bl	80001d0 <strcmp>
 8010b86:	2800      	cmp	r0, #0
 8010b88:	bf0c      	ite	eq
 8010b8a:	4620      	moveq	r0, r4
 8010b8c:	2000      	movne	r0, #0
 8010b8e:	bd10      	pop	{r4, pc}

08010b90 <rosidl_typesupport_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>:
 8010b90:	f000 b8f6 	b.w	8010d80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>

08010b94 <get_serialized_size_sensor_msgs__msg__NavSatFix>:
 8010b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b96:	4604      	mov	r4, r0
 8010b98:	b358      	cbz	r0, 8010bf2 <get_serialized_size_sensor_msgs__msg__NavSatFix+0x5e>
 8010b9a:	460e      	mov	r6, r1
 8010b9c:	f000 f9a2 	bl	8010ee4 <get_serialized_size_std_msgs__msg__Header>
 8010ba0:	1837      	adds	r7, r6, r0
 8010ba2:	4639      	mov	r1, r7
 8010ba4:	f104 0014 	add.w	r0, r4, #20
 8010ba8:	f000 f8ee 	bl	8010d88 <get_serialized_size_sensor_msgs__msg__NavSatStatus>
 8010bac:	183c      	adds	r4, r7, r0
 8010bae:	4620      	mov	r0, r4
 8010bb0:	2108      	movs	r1, #8
 8010bb2:	f001 fa75 	bl	80120a0 <ucdr_alignment>
 8010bb6:	3008      	adds	r0, #8
 8010bb8:	4404      	add	r4, r0
 8010bba:	4620      	mov	r0, r4
 8010bbc:	2108      	movs	r1, #8
 8010bbe:	f001 fa6f 	bl	80120a0 <ucdr_alignment>
 8010bc2:	f100 0508 	add.w	r5, r0, #8
 8010bc6:	4425      	add	r5, r4
 8010bc8:	4628      	mov	r0, r5
 8010bca:	2108      	movs	r1, #8
 8010bcc:	f001 fa68 	bl	80120a0 <ucdr_alignment>
 8010bd0:	3008      	adds	r0, #8
 8010bd2:	4405      	add	r5, r0
 8010bd4:	4628      	mov	r0, r5
 8010bd6:	2108      	movs	r1, #8
 8010bd8:	f001 fa62 	bl	80120a0 <ucdr_alignment>
 8010bdc:	3048      	adds	r0, #72	; 0x48
 8010bde:	4405      	add	r5, r0
 8010be0:	4628      	mov	r0, r5
 8010be2:	2101      	movs	r1, #1
 8010be4:	f001 fa5c 	bl	80120a0 <ucdr_alignment>
 8010be8:	f1c6 0601 	rsb	r6, r6, #1
 8010bec:	4430      	add	r0, r6
 8010bee:	4428      	add	r0, r5
 8010bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010bf2:	4b05      	ldr	r3, [pc, #20]	; (8010c08 <get_serialized_size_sensor_msgs__msg__NavSatFix+0x74>)
 8010bf4:	4805      	ldr	r0, [pc, #20]	; (8010c0c <get_serialized_size_sensor_msgs__msg__NavSatFix+0x78>)
 8010bf6:	681b      	ldr	r3, [r3, #0]
 8010bf8:	221b      	movs	r2, #27
 8010bfa:	68db      	ldr	r3, [r3, #12]
 8010bfc:	2101      	movs	r1, #1
 8010bfe:	f008 fd0d 	bl	801961c <fwrite>
 8010c02:	4620      	mov	r0, r4
 8010c04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010c06:	bf00      	nop
 8010c08:	20000190 	.word	0x20000190
 8010c0c:	0801ee70 	.word	0x0801ee70

08010c10 <_NavSatFix__get_serialized_size>:
 8010c10:	2100      	movs	r1, #0
 8010c12:	f7ff bfbf 	b.w	8010b94 <get_serialized_size_sensor_msgs__msg__NavSatFix>
 8010c16:	bf00      	nop

08010c18 <_NavSatFix__cdr_deserialize>:
 8010c18:	b538      	push	{r3, r4, r5, lr}
 8010c1a:	460c      	mov	r4, r1
 8010c1c:	b359      	cbz	r1, 8010c76 <_NavSatFix__cdr_deserialize+0x5e>
 8010c1e:	4605      	mov	r5, r0
 8010c20:	f000 fa12 	bl	8011048 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010c24:	6843      	ldr	r3, [r0, #4]
 8010c26:	4621      	mov	r1, r4
 8010c28:	68db      	ldr	r3, [r3, #12]
 8010c2a:	4628      	mov	r0, r5
 8010c2c:	4798      	blx	r3
 8010c2e:	f000 f943 	bl	8010eb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus>
 8010c32:	6843      	ldr	r3, [r0, #4]
 8010c34:	f104 0114 	add.w	r1, r4, #20
 8010c38:	68db      	ldr	r3, [r3, #12]
 8010c3a:	4628      	mov	r0, r5
 8010c3c:	4798      	blx	r3
 8010c3e:	f104 0118 	add.w	r1, r4, #24
 8010c42:	4628      	mov	r0, r5
 8010c44:	f001 f95a 	bl	8011efc <ucdr_deserialize_double>
 8010c48:	f104 0120 	add.w	r1, r4, #32
 8010c4c:	4628      	mov	r0, r5
 8010c4e:	f001 f955 	bl	8011efc <ucdr_deserialize_double>
 8010c52:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8010c56:	4628      	mov	r0, r5
 8010c58:	f001 f950 	bl	8011efc <ucdr_deserialize_double>
 8010c5c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8010c60:	4628      	mov	r0, r5
 8010c62:	2209      	movs	r2, #9
 8010c64:	f000 fda4 	bl	80117b0 <ucdr_deserialize_array_double>
 8010c68:	f104 0178 	add.w	r1, r4, #120	; 0x78
 8010c6c:	4628      	mov	r0, r5
 8010c6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010c72:	f000 be37 	b.w	80118e4 <ucdr_deserialize_uint8_t>
 8010c76:	4b05      	ldr	r3, [pc, #20]	; (8010c8c <_NavSatFix__cdr_deserialize+0x74>)
 8010c78:	4805      	ldr	r0, [pc, #20]	; (8010c90 <_NavSatFix__cdr_deserialize+0x78>)
 8010c7a:	681b      	ldr	r3, [r3, #0]
 8010c7c:	221b      	movs	r2, #27
 8010c7e:	68db      	ldr	r3, [r3, #12]
 8010c80:	2101      	movs	r1, #1
 8010c82:	f008 fccb 	bl	801961c <fwrite>
 8010c86:	4620      	mov	r0, r4
 8010c88:	bd38      	pop	{r3, r4, r5, pc}
 8010c8a:	bf00      	nop
 8010c8c:	20000190 	.word	0x20000190
 8010c90:	0801ee70 	.word	0x0801ee70

08010c94 <_NavSatFix__cdr_serialize>:
 8010c94:	b538      	push	{r3, r4, r5, lr}
 8010c96:	4604      	mov	r4, r0
 8010c98:	b358      	cbz	r0, 8010cf2 <_NavSatFix__cdr_serialize+0x5e>
 8010c9a:	460d      	mov	r5, r1
 8010c9c:	f000 f9d4 	bl	8011048 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>
 8010ca0:	6843      	ldr	r3, [r0, #4]
 8010ca2:	4629      	mov	r1, r5
 8010ca4:	689b      	ldr	r3, [r3, #8]
 8010ca6:	4620      	mov	r0, r4
 8010ca8:	4798      	blx	r3
 8010caa:	f000 f905 	bl	8010eb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus>
 8010cae:	6843      	ldr	r3, [r0, #4]
 8010cb0:	4629      	mov	r1, r5
 8010cb2:	689b      	ldr	r3, [r3, #8]
 8010cb4:	f104 0014 	add.w	r0, r4, #20
 8010cb8:	4798      	blx	r3
 8010cba:	ed94 0b06 	vldr	d0, [r4, #24]
 8010cbe:	4628      	mov	r0, r5
 8010cc0:	f001 f888 	bl	8011dd4 <ucdr_serialize_double>
 8010cc4:	ed94 0b08 	vldr	d0, [r4, #32]
 8010cc8:	4628      	mov	r0, r5
 8010cca:	f001 f883 	bl	8011dd4 <ucdr_serialize_double>
 8010cce:	ed94 0b0a 	vldr	d0, [r4, #40]	; 0x28
 8010cd2:	4628      	mov	r0, r5
 8010cd4:	f001 f87e 	bl	8011dd4 <ucdr_serialize_double>
 8010cd8:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8010cdc:	4628      	mov	r0, r5
 8010cde:	2209      	movs	r2, #9
 8010ce0:	f000 fd12 	bl	8011708 <ucdr_serialize_array_double>
 8010ce4:	f894 1078 	ldrb.w	r1, [r4, #120]	; 0x78
 8010ce8:	4628      	mov	r0, r5
 8010cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010cee:	f000 bde3 	b.w	80118b8 <ucdr_serialize_uint8_t>
 8010cf2:	4b05      	ldr	r3, [pc, #20]	; (8010d08 <_NavSatFix__cdr_serialize+0x74>)
 8010cf4:	4805      	ldr	r0, [pc, #20]	; (8010d0c <_NavSatFix__cdr_serialize+0x78>)
 8010cf6:	681b      	ldr	r3, [r3, #0]
 8010cf8:	221b      	movs	r2, #27
 8010cfa:	68db      	ldr	r3, [r3, #12]
 8010cfc:	2101      	movs	r1, #1
 8010cfe:	f008 fc8d 	bl	801961c <fwrite>
 8010d02:	4620      	mov	r0, r4
 8010d04:	bd38      	pop	{r3, r4, r5, pc}
 8010d06:	bf00      	nop
 8010d08:	20000190 	.word	0x20000190
 8010d0c:	0801ee70 	.word	0x0801ee70

08010d10 <max_serialized_size_sensor_msgs__msg__NavSatFix>:
 8010d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010d12:	2701      	movs	r7, #1
 8010d14:	7007      	strb	r7, [r0, #0]
 8010d16:	460c      	mov	r4, r1
 8010d18:	4605      	mov	r5, r0
 8010d1a:	f000 f98b 	bl	8011034 <max_serialized_size_std_msgs__msg__Header>
 8010d1e:	1826      	adds	r6, r4, r0
 8010d20:	4631      	mov	r1, r6
 8010d22:	4628      	mov	r0, r5
 8010d24:	f000 f8b6 	bl	8010e94 <max_serialized_size_sensor_msgs__msg__NavSatStatus>
 8010d28:	1835      	adds	r5, r6, r0
 8010d2a:	4628      	mov	r0, r5
 8010d2c:	2108      	movs	r1, #8
 8010d2e:	f001 f9b7 	bl	80120a0 <ucdr_alignment>
 8010d32:	3008      	adds	r0, #8
 8010d34:	4405      	add	r5, r0
 8010d36:	4628      	mov	r0, r5
 8010d38:	2108      	movs	r1, #8
 8010d3a:	f001 f9b1 	bl	80120a0 <ucdr_alignment>
 8010d3e:	3008      	adds	r0, #8
 8010d40:	1946      	adds	r6, r0, r5
 8010d42:	4630      	mov	r0, r6
 8010d44:	2108      	movs	r1, #8
 8010d46:	f001 f9ab 	bl	80120a0 <ucdr_alignment>
 8010d4a:	f100 0508 	add.w	r5, r0, #8
 8010d4e:	4435      	add	r5, r6
 8010d50:	4628      	mov	r0, r5
 8010d52:	2108      	movs	r1, #8
 8010d54:	f001 f9a4 	bl	80120a0 <ucdr_alignment>
 8010d58:	3048      	adds	r0, #72	; 0x48
 8010d5a:	4405      	add	r5, r0
 8010d5c:	4639      	mov	r1, r7
 8010d5e:	4628      	mov	r0, r5
 8010d60:	f001 f99e 	bl	80120a0 <ucdr_alignment>
 8010d64:	1b3c      	subs	r4, r7, r4
 8010d66:	4420      	add	r0, r4
 8010d68:	4428      	add	r0, r5
 8010d6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010d6c <_NavSatFix__max_serialized_size>:
 8010d6c:	b500      	push	{lr}
 8010d6e:	b083      	sub	sp, #12
 8010d70:	2100      	movs	r1, #0
 8010d72:	f10d 0007 	add.w	r0, sp, #7
 8010d76:	f7ff ffcb 	bl	8010d10 <max_serialized_size_sensor_msgs__msg__NavSatFix>
 8010d7a:	b003      	add	sp, #12
 8010d7c:	f85d fb04 	ldr.w	pc, [sp], #4

08010d80 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix>:
 8010d80:	4800      	ldr	r0, [pc, #0]	; (8010d84 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatFix+0x4>)
 8010d82:	4770      	bx	lr
 8010d84:	20000048 	.word	0x20000048

08010d88 <get_serialized_size_sensor_msgs__msg__NavSatStatus>:
 8010d88:	b538      	push	{r3, r4, r5, lr}
 8010d8a:	b178      	cbz	r0, 8010dac <get_serialized_size_sensor_msgs__msg__NavSatStatus+0x24>
 8010d8c:	460d      	mov	r5, r1
 8010d8e:	4628      	mov	r0, r5
 8010d90:	2101      	movs	r1, #1
 8010d92:	f001 f985 	bl	80120a0 <ucdr_alignment>
 8010d96:	1c6c      	adds	r4, r5, #1
 8010d98:	4404      	add	r4, r0
 8010d9a:	4620      	mov	r0, r4
 8010d9c:	2102      	movs	r1, #2
 8010d9e:	f001 f97f 	bl	80120a0 <ucdr_alignment>
 8010da2:	f1c5 0502 	rsb	r5, r5, #2
 8010da6:	4428      	add	r0, r5
 8010da8:	4420      	add	r0, r4
 8010daa:	bd38      	pop	{r3, r4, r5, pc}
 8010dac:	4b05      	ldr	r3, [pc, #20]	; (8010dc4 <get_serialized_size_sensor_msgs__msg__NavSatStatus+0x3c>)
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	4604      	mov	r4, r0
 8010db2:	68db      	ldr	r3, [r3, #12]
 8010db4:	4804      	ldr	r0, [pc, #16]	; (8010dc8 <get_serialized_size_sensor_msgs__msg__NavSatStatus+0x40>)
 8010db6:	221b      	movs	r2, #27
 8010db8:	2101      	movs	r1, #1
 8010dba:	f008 fc2f 	bl	801961c <fwrite>
 8010dbe:	4620      	mov	r0, r4
 8010dc0:	bd38      	pop	{r3, r4, r5, pc}
 8010dc2:	bf00      	nop
 8010dc4:	20000190 	.word	0x20000190
 8010dc8:	0801ee70 	.word	0x0801ee70

08010dcc <_NavSatStatus__cdr_serialize>:
 8010dcc:	b538      	push	{r3, r4, r5, lr}
 8010dce:	4604      	mov	r4, r0
 8010dd0:	b158      	cbz	r0, 8010dea <_NavSatStatus__cdr_serialize+0x1e>
 8010dd2:	460d      	mov	r5, r1
 8010dd4:	f990 1000 	ldrsb.w	r1, [r0]
 8010dd8:	4628      	mov	r0, r5
 8010dda:	f000 ff47 	bl	8011c6c <ucdr_serialize_int8_t>
 8010dde:	8861      	ldrh	r1, [r4, #2]
 8010de0:	4628      	mov	r0, r5
 8010de2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010de6:	f000 bd93 	b.w	8011910 <ucdr_serialize_uint16_t>
 8010dea:	4b05      	ldr	r3, [pc, #20]	; (8010e00 <_NavSatStatus__cdr_serialize+0x34>)
 8010dec:	4805      	ldr	r0, [pc, #20]	; (8010e04 <_NavSatStatus__cdr_serialize+0x38>)
 8010dee:	681b      	ldr	r3, [r3, #0]
 8010df0:	221b      	movs	r2, #27
 8010df2:	68db      	ldr	r3, [r3, #12]
 8010df4:	2101      	movs	r1, #1
 8010df6:	f008 fc11 	bl	801961c <fwrite>
 8010dfa:	4620      	mov	r0, r4
 8010dfc:	bd38      	pop	{r3, r4, r5, pc}
 8010dfe:	bf00      	nop
 8010e00:	20000190 	.word	0x20000190
 8010e04:	0801ee70 	.word	0x0801ee70

08010e08 <_NavSatStatus__cdr_deserialize>:
 8010e08:	b538      	push	{r3, r4, r5, lr}
 8010e0a:	460c      	mov	r4, r1
 8010e0c:	b141      	cbz	r1, 8010e20 <_NavSatStatus__cdr_deserialize+0x18>
 8010e0e:	4605      	mov	r5, r0
 8010e10:	f000 ff42 	bl	8011c98 <ucdr_deserialize_int8_t>
 8010e14:	1ca1      	adds	r1, r4, #2
 8010e16:	4628      	mov	r0, r5
 8010e18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010e1c:	f000 bdc8 	b.w	80119b0 <ucdr_deserialize_uint16_t>
 8010e20:	4b04      	ldr	r3, [pc, #16]	; (8010e34 <_NavSatStatus__cdr_deserialize+0x2c>)
 8010e22:	4805      	ldr	r0, [pc, #20]	; (8010e38 <_NavSatStatus__cdr_deserialize+0x30>)
 8010e24:	681b      	ldr	r3, [r3, #0]
 8010e26:	221b      	movs	r2, #27
 8010e28:	68db      	ldr	r3, [r3, #12]
 8010e2a:	2101      	movs	r1, #1
 8010e2c:	f008 fbf6 	bl	801961c <fwrite>
 8010e30:	4620      	mov	r0, r4
 8010e32:	bd38      	pop	{r3, r4, r5, pc}
 8010e34:	20000190 	.word	0x20000190
 8010e38:	0801ee70 	.word	0x0801ee70

08010e3c <_NavSatStatus__max_serialized_size>:
 8010e3c:	b510      	push	{r4, lr}
 8010e3e:	2101      	movs	r1, #1
 8010e40:	2000      	movs	r0, #0
 8010e42:	f001 f92d 	bl	80120a0 <ucdr_alignment>
 8010e46:	1c44      	adds	r4, r0, #1
 8010e48:	4620      	mov	r0, r4
 8010e4a:	2102      	movs	r1, #2
 8010e4c:	f001 f928 	bl	80120a0 <ucdr_alignment>
 8010e50:	3002      	adds	r0, #2
 8010e52:	4420      	add	r0, r4
 8010e54:	bd10      	pop	{r4, pc}
 8010e56:	bf00      	nop

08010e58 <_NavSatStatus__get_serialized_size>:
 8010e58:	b510      	push	{r4, lr}
 8010e5a:	b158      	cbz	r0, 8010e74 <_NavSatStatus__get_serialized_size+0x1c>
 8010e5c:	2101      	movs	r1, #1
 8010e5e:	2000      	movs	r0, #0
 8010e60:	f001 f91e 	bl	80120a0 <ucdr_alignment>
 8010e64:	1c44      	adds	r4, r0, #1
 8010e66:	4620      	mov	r0, r4
 8010e68:	2102      	movs	r1, #2
 8010e6a:	f001 f919 	bl	80120a0 <ucdr_alignment>
 8010e6e:	3002      	adds	r0, #2
 8010e70:	4420      	add	r0, r4
 8010e72:	bd10      	pop	{r4, pc}
 8010e74:	4b05      	ldr	r3, [pc, #20]	; (8010e8c <_NavSatStatus__get_serialized_size+0x34>)
 8010e76:	681b      	ldr	r3, [r3, #0]
 8010e78:	4604      	mov	r4, r0
 8010e7a:	68db      	ldr	r3, [r3, #12]
 8010e7c:	4804      	ldr	r0, [pc, #16]	; (8010e90 <_NavSatStatus__get_serialized_size+0x38>)
 8010e7e:	221b      	movs	r2, #27
 8010e80:	2101      	movs	r1, #1
 8010e82:	f008 fbcb 	bl	801961c <fwrite>
 8010e86:	4620      	mov	r0, r4
 8010e88:	bd10      	pop	{r4, pc}
 8010e8a:	bf00      	nop
 8010e8c:	20000190 	.word	0x20000190
 8010e90:	0801ee70 	.word	0x0801ee70

08010e94 <max_serialized_size_sensor_msgs__msg__NavSatStatus>:
 8010e94:	b538      	push	{r3, r4, r5, lr}
 8010e96:	460c      	mov	r4, r1
 8010e98:	2101      	movs	r1, #1
 8010e9a:	7001      	strb	r1, [r0, #0]
 8010e9c:	4620      	mov	r0, r4
 8010e9e:	f001 f8ff 	bl	80120a0 <ucdr_alignment>
 8010ea2:	1c65      	adds	r5, r4, #1
 8010ea4:	4405      	add	r5, r0
 8010ea6:	4628      	mov	r0, r5
 8010ea8:	2102      	movs	r1, #2
 8010eaa:	f001 f8f9 	bl	80120a0 <ucdr_alignment>
 8010eae:	f1c4 0402 	rsb	r4, r4, #2
 8010eb2:	4420      	add	r0, r4
 8010eb4:	4428      	add	r0, r5
 8010eb6:	bd38      	pop	{r3, r4, r5, pc}

08010eb8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus>:
 8010eb8:	4800      	ldr	r0, [pc, #0]	; (8010ebc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__sensor_msgs__msg__NavSatStatus+0x4>)
 8010eba:	4770      	bx	lr
 8010ebc:	20000070 	.word	0x20000070

08010ec0 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>:
 8010ec0:	f000 b978 	b.w	80111b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>

08010ec4 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__UInt32>:
 8010ec4:	f000 b9de 	b.w	8011284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt32>

08010ec8 <_Header__max_serialized_size>:
 8010ec8:	b500      	push	{lr}
 8010eca:	b083      	sub	sp, #12
 8010ecc:	2301      	movs	r3, #1
 8010ece:	2100      	movs	r1, #0
 8010ed0:	f10d 0007 	add.w	r0, sp, #7
 8010ed4:	f88d 3007 	strb.w	r3, [sp, #7]
 8010ed8:	f000 fa5c 	bl	8011394 <max_serialized_size_builtin_interfaces__msg__Time>
 8010edc:	b003      	add	sp, #12
 8010ede:	f85d fb04 	ldr.w	pc, [sp], #4
 8010ee2:	bf00      	nop

08010ee4 <get_serialized_size_std_msgs__msg__Header>:
 8010ee4:	b570      	push	{r4, r5, r6, lr}
 8010ee6:	4605      	mov	r5, r0
 8010ee8:	b170      	cbz	r0, 8010f08 <get_serialized_size_std_msgs__msg__Header+0x24>
 8010eea:	460c      	mov	r4, r1
 8010eec:	f000 f9ce 	bl	801128c <get_serialized_size_builtin_interfaces__msg__Time>
 8010ef0:	1826      	adds	r6, r4, r0
 8010ef2:	4630      	mov	r0, r6
 8010ef4:	2104      	movs	r1, #4
 8010ef6:	f001 f8d3 	bl	80120a0 <ucdr_alignment>
 8010efa:	68e9      	ldr	r1, [r5, #12]
 8010efc:	f1c4 0405 	rsb	r4, r4, #5
 8010f00:	440c      	add	r4, r1
 8010f02:	4404      	add	r4, r0
 8010f04:	19a0      	adds	r0, r4, r6
 8010f06:	bd70      	pop	{r4, r5, r6, pc}
 8010f08:	4b04      	ldr	r3, [pc, #16]	; (8010f1c <get_serialized_size_std_msgs__msg__Header+0x38>)
 8010f0a:	4805      	ldr	r0, [pc, #20]	; (8010f20 <get_serialized_size_std_msgs__msg__Header+0x3c>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	221b      	movs	r2, #27
 8010f10:	68db      	ldr	r3, [r3, #12]
 8010f12:	2101      	movs	r1, #1
 8010f14:	f008 fb82 	bl	801961c <fwrite>
 8010f18:	4628      	mov	r0, r5
 8010f1a:	bd70      	pop	{r4, r5, r6, pc}
 8010f1c:	20000190 	.word	0x20000190
 8010f20:	0801ee70 	.word	0x0801ee70

08010f24 <_Header__cdr_deserialize>:
 8010f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010f26:	460c      	mov	r4, r1
 8010f28:	b083      	sub	sp, #12
 8010f2a:	b1e9      	cbz	r1, 8010f68 <_Header__cdr_deserialize+0x44>
 8010f2c:	4607      	mov	r7, r0
 8010f2e:	f000 fa45 	bl	80113bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010f32:	6843      	ldr	r3, [r0, #4]
 8010f34:	4621      	mov	r1, r4
 8010f36:	68db      	ldr	r3, [r3, #12]
 8010f38:	4638      	mov	r0, r7
 8010f3a:	4798      	blx	r3
 8010f3c:	6926      	ldr	r6, [r4, #16]
 8010f3e:	68a1      	ldr	r1, [r4, #8]
 8010f40:	4632      	mov	r2, r6
 8010f42:	ab01      	add	r3, sp, #4
 8010f44:	4638      	mov	r0, r7
 8010f46:	f001 f92d 	bl	80121a4 <ucdr_deserialize_sequence_char>
 8010f4a:	4605      	mov	r5, r0
 8010f4c:	b130      	cbz	r0, 8010f5c <_Header__cdr_deserialize+0x38>
 8010f4e:	9b01      	ldr	r3, [sp, #4]
 8010f50:	b103      	cbz	r3, 8010f54 <_Header__cdr_deserialize+0x30>
 8010f52:	3b01      	subs	r3, #1
 8010f54:	4628      	mov	r0, r5
 8010f56:	60e3      	str	r3, [r4, #12]
 8010f58:	b003      	add	sp, #12
 8010f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f5c:	9901      	ldr	r1, [sp, #4]
 8010f5e:	42b1      	cmp	r1, r6
 8010f60:	d80e      	bhi.n	8010f80 <_Header__cdr_deserialize+0x5c>
 8010f62:	4628      	mov	r0, r5
 8010f64:	b003      	add	sp, #12
 8010f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f68:	4b09      	ldr	r3, [pc, #36]	; (8010f90 <_Header__cdr_deserialize+0x6c>)
 8010f6a:	480a      	ldr	r0, [pc, #40]	; (8010f94 <_Header__cdr_deserialize+0x70>)
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	221b      	movs	r2, #27
 8010f70:	68db      	ldr	r3, [r3, #12]
 8010f72:	2101      	movs	r1, #1
 8010f74:	f008 fb52 	bl	801961c <fwrite>
 8010f78:	4625      	mov	r5, r4
 8010f7a:	4628      	mov	r0, r5
 8010f7c:	b003      	add	sp, #12
 8010f7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f80:	75b8      	strb	r0, [r7, #22]
 8010f82:	60e0      	str	r0, [r4, #12]
 8010f84:	4638      	mov	r0, r7
 8010f86:	f001 f8db 	bl	8012140 <ucdr_advance_buffer>
 8010f8a:	4628      	mov	r0, r5
 8010f8c:	b003      	add	sp, #12
 8010f8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f90:	20000190 	.word	0x20000190
 8010f94:	0801ee70 	.word	0x0801ee70

08010f98 <_Header__cdr_serialize>:
 8010f98:	b570      	push	{r4, r5, r6, lr}
 8010f9a:	4604      	mov	r4, r0
 8010f9c:	b1e8      	cbz	r0, 8010fda <_Header__cdr_serialize+0x42>
 8010f9e:	460e      	mov	r6, r1
 8010fa0:	f000 fa0c 	bl	80113bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>
 8010fa4:	6843      	ldr	r3, [r0, #4]
 8010fa6:	4631      	mov	r1, r6
 8010fa8:	689b      	ldr	r3, [r3, #8]
 8010faa:	4620      	mov	r0, r4
 8010fac:	4798      	blx	r3
 8010fae:	68a5      	ldr	r5, [r4, #8]
 8010fb0:	b155      	cbz	r5, 8010fc8 <_Header__cdr_serialize+0x30>
 8010fb2:	4628      	mov	r0, r5
 8010fb4:	f7ef f916 	bl	80001e4 <strlen>
 8010fb8:	4629      	mov	r1, r5
 8010fba:	60e0      	str	r0, [r4, #12]
 8010fbc:	1c42      	adds	r2, r0, #1
 8010fbe:	4630      	mov	r0, r6
 8010fc0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010fc4:	f001 b8dc 	b.w	8012180 <ucdr_serialize_sequence_char>
 8010fc8:	4628      	mov	r0, r5
 8010fca:	60e0      	str	r0, [r4, #12]
 8010fcc:	462a      	mov	r2, r5
 8010fce:	4629      	mov	r1, r5
 8010fd0:	4630      	mov	r0, r6
 8010fd2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8010fd6:	f001 b8d3 	b.w	8012180 <ucdr_serialize_sequence_char>
 8010fda:	4b05      	ldr	r3, [pc, #20]	; (8010ff0 <_Header__cdr_serialize+0x58>)
 8010fdc:	4805      	ldr	r0, [pc, #20]	; (8010ff4 <_Header__cdr_serialize+0x5c>)
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	221b      	movs	r2, #27
 8010fe2:	68db      	ldr	r3, [r3, #12]
 8010fe4:	2101      	movs	r1, #1
 8010fe6:	f008 fb19 	bl	801961c <fwrite>
 8010fea:	4620      	mov	r0, r4
 8010fec:	bd70      	pop	{r4, r5, r6, pc}
 8010fee:	bf00      	nop
 8010ff0:	20000190 	.word	0x20000190
 8010ff4:	0801ee70 	.word	0x0801ee70

08010ff8 <_Header__get_serialized_size>:
 8010ff8:	b538      	push	{r3, r4, r5, lr}
 8010ffa:	4604      	mov	r4, r0
 8010ffc:	b158      	cbz	r0, 8011016 <_Header__get_serialized_size+0x1e>
 8010ffe:	2100      	movs	r1, #0
 8011000:	f000 f944 	bl	801128c <get_serialized_size_builtin_interfaces__msg__Time>
 8011004:	2104      	movs	r1, #4
 8011006:	4605      	mov	r5, r0
 8011008:	f001 f84a 	bl	80120a0 <ucdr_alignment>
 801100c:	68e2      	ldr	r2, [r4, #12]
 801100e:	3205      	adds	r2, #5
 8011010:	1953      	adds	r3, r2, r5
 8011012:	4418      	add	r0, r3
 8011014:	bd38      	pop	{r3, r4, r5, pc}
 8011016:	4b05      	ldr	r3, [pc, #20]	; (801102c <_Header__get_serialized_size+0x34>)
 8011018:	4805      	ldr	r0, [pc, #20]	; (8011030 <_Header__get_serialized_size+0x38>)
 801101a:	681b      	ldr	r3, [r3, #0]
 801101c:	221b      	movs	r2, #27
 801101e:	68db      	ldr	r3, [r3, #12]
 8011020:	2101      	movs	r1, #1
 8011022:	f008 fafb 	bl	801961c <fwrite>
 8011026:	4620      	mov	r0, r4
 8011028:	bd38      	pop	{r3, r4, r5, pc}
 801102a:	bf00      	nop
 801102c:	20000190 	.word	0x20000190
 8011030:	0801ee70 	.word	0x0801ee70

08011034 <max_serialized_size_std_msgs__msg__Header>:
 8011034:	b510      	push	{r4, lr}
 8011036:	2301      	movs	r3, #1
 8011038:	4604      	mov	r4, r0
 801103a:	7003      	strb	r3, [r0, #0]
 801103c:	f000 f9aa 	bl	8011394 <max_serialized_size_builtin_interfaces__msg__Time>
 8011040:	2300      	movs	r3, #0
 8011042:	7023      	strb	r3, [r4, #0]
 8011044:	bd10      	pop	{r4, pc}
 8011046:	bf00      	nop

08011048 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header>:
 8011048:	4800      	ldr	r0, [pc, #0]	; (801104c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__Header+0x4>)
 801104a:	4770      	bx	lr
 801104c:	20000098 	.word	0x20000098

08011050 <_UInt16MultiArray__max_serialized_size>:
 8011050:	b500      	push	{lr}
 8011052:	b083      	sub	sp, #12
 8011054:	2301      	movs	r3, #1
 8011056:	2100      	movs	r1, #0
 8011058:	f10d 0007 	add.w	r0, sp, #7
 801105c:	f88d 3007 	strb.w	r3, [sp, #7]
 8011060:	f007 fad4 	bl	801860c <max_serialized_size_std_msgs__msg__MultiArrayLayout>
 8011064:	b003      	add	sp, #12
 8011066:	f85d fb04 	ldr.w	pc, [sp], #4
 801106a:	bf00      	nop

0801106c <get_serialized_size_std_msgs__msg__UInt16MultiArray>:
 801106c:	b570      	push	{r4, r5, r6, lr}
 801106e:	4604      	mov	r4, r0
 8011070:	b198      	cbz	r0, 801109a <get_serialized_size_std_msgs__msg__UInt16MultiArray+0x2e>
 8011072:	460e      	mov	r6, r1
 8011074:	f007 fa0c 	bl	8018490 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8011078:	1835      	adds	r5, r6, r0
 801107a:	4628      	mov	r0, r5
 801107c:	2104      	movs	r1, #4
 801107e:	6964      	ldr	r4, [r4, #20]
 8011080:	f001 f80e 	bl	80120a0 <ucdr_alignment>
 8011084:	3004      	adds	r0, #4
 8011086:	4405      	add	r5, r0
 8011088:	4628      	mov	r0, r5
 801108a:	2102      	movs	r1, #2
 801108c:	f001 f808 	bl	80120a0 <ucdr_alignment>
 8011090:	ebc6 0644 	rsb	r6, r6, r4, lsl #1
 8011094:	4430      	add	r0, r6
 8011096:	4428      	add	r0, r5
 8011098:	bd70      	pop	{r4, r5, r6, pc}
 801109a:	4b05      	ldr	r3, [pc, #20]	; (80110b0 <get_serialized_size_std_msgs__msg__UInt16MultiArray+0x44>)
 801109c:	4805      	ldr	r0, [pc, #20]	; (80110b4 <get_serialized_size_std_msgs__msg__UInt16MultiArray+0x48>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	221b      	movs	r2, #27
 80110a2:	68db      	ldr	r3, [r3, #12]
 80110a4:	2101      	movs	r1, #1
 80110a6:	f008 fab9 	bl	801961c <fwrite>
 80110aa:	4620      	mov	r0, r4
 80110ac:	bd70      	pop	{r4, r5, r6, pc}
 80110ae:	bf00      	nop
 80110b0:	20000190 	.word	0x20000190
 80110b4:	0801ee70 	.word	0x0801ee70

080110b8 <_UInt16MultiArray__cdr_deserialize>:
 80110b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80110ba:	460c      	mov	r4, r1
 80110bc:	b083      	sub	sp, #12
 80110be:	b1d9      	cbz	r1, 80110f8 <_UInt16MultiArray__cdr_deserialize+0x40>
 80110c0:	4607      	mov	r7, r0
 80110c2:	f007 faad 	bl	8018620 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 80110c6:	6843      	ldr	r3, [r0, #4]
 80110c8:	4621      	mov	r1, r4
 80110ca:	68db      	ldr	r3, [r3, #12]
 80110cc:	4638      	mov	r0, r7
 80110ce:	4798      	blx	r3
 80110d0:	69a6      	ldr	r6, [r4, #24]
 80110d2:	6921      	ldr	r1, [r4, #16]
 80110d4:	4632      	mov	r2, r6
 80110d6:	ab01      	add	r3, sp, #4
 80110d8:	4638      	mov	r0, r7
 80110da:	f001 f8a1 	bl	8012220 <ucdr_deserialize_sequence_uint16_t>
 80110de:	4605      	mov	r5, r0
 80110e0:	b928      	cbnz	r0, 80110ee <_UInt16MultiArray__cdr_deserialize+0x36>
 80110e2:	9901      	ldr	r1, [sp, #4]
 80110e4:	42b1      	cmp	r1, r6
 80110e6:	d813      	bhi.n	8011110 <_UInt16MultiArray__cdr_deserialize+0x58>
 80110e8:	4628      	mov	r0, r5
 80110ea:	b003      	add	sp, #12
 80110ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110ee:	9b01      	ldr	r3, [sp, #4]
 80110f0:	6163      	str	r3, [r4, #20]
 80110f2:	4628      	mov	r0, r5
 80110f4:	b003      	add	sp, #12
 80110f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110f8:	4b0a      	ldr	r3, [pc, #40]	; (8011124 <_UInt16MultiArray__cdr_deserialize+0x6c>)
 80110fa:	480b      	ldr	r0, [pc, #44]	; (8011128 <_UInt16MultiArray__cdr_deserialize+0x70>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	221b      	movs	r2, #27
 8011100:	68db      	ldr	r3, [r3, #12]
 8011102:	2101      	movs	r1, #1
 8011104:	f008 fa8a 	bl	801961c <fwrite>
 8011108:	4625      	mov	r5, r4
 801110a:	4628      	mov	r0, r5
 801110c:	b003      	add	sp, #12
 801110e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011110:	75b8      	strb	r0, [r7, #22]
 8011112:	0049      	lsls	r1, r1, #1
 8011114:	6160      	str	r0, [r4, #20]
 8011116:	4638      	mov	r0, r7
 8011118:	f001 f812 	bl	8012140 <ucdr_advance_buffer>
 801111c:	4628      	mov	r0, r5
 801111e:	b003      	add	sp, #12
 8011120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011122:	bf00      	nop
 8011124:	20000190 	.word	0x20000190
 8011128:	0801ee70 	.word	0x0801ee70

0801112c <_UInt16MultiArray__cdr_serialize>:
 801112c:	b538      	push	{r3, r4, r5, lr}
 801112e:	4604      	mov	r4, r0
 8011130:	b170      	cbz	r0, 8011150 <_UInt16MultiArray__cdr_serialize+0x24>
 8011132:	460d      	mov	r5, r1
 8011134:	f007 fa74 	bl	8018620 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>
 8011138:	6843      	ldr	r3, [r0, #4]
 801113a:	4629      	mov	r1, r5
 801113c:	689b      	ldr	r3, [r3, #8]
 801113e:	4620      	mov	r0, r4
 8011140:	4798      	blx	r3
 8011142:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 8011146:	4628      	mov	r0, r5
 8011148:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801114c:	f001 b856 	b.w	80121fc <ucdr_serialize_sequence_uint16_t>
 8011150:	4b04      	ldr	r3, [pc, #16]	; (8011164 <_UInt16MultiArray__cdr_serialize+0x38>)
 8011152:	4805      	ldr	r0, [pc, #20]	; (8011168 <_UInt16MultiArray__cdr_serialize+0x3c>)
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	221b      	movs	r2, #27
 8011158:	68db      	ldr	r3, [r3, #12]
 801115a:	2101      	movs	r1, #1
 801115c:	f008 fa5e 	bl	801961c <fwrite>
 8011160:	4620      	mov	r0, r4
 8011162:	bd38      	pop	{r3, r4, r5, pc}
 8011164:	20000190 	.word	0x20000190
 8011168:	0801ee70 	.word	0x0801ee70

0801116c <_UInt16MultiArray__get_serialized_size>:
 801116c:	b538      	push	{r3, r4, r5, lr}
 801116e:	4604      	mov	r4, r0
 8011170:	b188      	cbz	r0, 8011196 <_UInt16MultiArray__get_serialized_size+0x2a>
 8011172:	2100      	movs	r1, #0
 8011174:	f007 f98c 	bl	8018490 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 8011178:	2104      	movs	r1, #4
 801117a:	6965      	ldr	r5, [r4, #20]
 801117c:	4604      	mov	r4, r0
 801117e:	f000 ff8f 	bl	80120a0 <ucdr_alignment>
 8011182:	4420      	add	r0, r4
 8011184:	1d04      	adds	r4, r0, #4
 8011186:	4620      	mov	r0, r4
 8011188:	2102      	movs	r1, #2
 801118a:	f000 ff89 	bl	80120a0 <ucdr_alignment>
 801118e:	eb00 0045 	add.w	r0, r0, r5, lsl #1
 8011192:	4420      	add	r0, r4
 8011194:	bd38      	pop	{r3, r4, r5, pc}
 8011196:	4b05      	ldr	r3, [pc, #20]	; (80111ac <_UInt16MultiArray__get_serialized_size+0x40>)
 8011198:	4805      	ldr	r0, [pc, #20]	; (80111b0 <_UInt16MultiArray__get_serialized_size+0x44>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	221b      	movs	r2, #27
 801119e:	68db      	ldr	r3, [r3, #12]
 80111a0:	2101      	movs	r1, #1
 80111a2:	f008 fa3b 	bl	801961c <fwrite>
 80111a6:	4620      	mov	r0, r4
 80111a8:	bd38      	pop	{r3, r4, r5, pc}
 80111aa:	bf00      	nop
 80111ac:	20000190 	.word	0x20000190
 80111b0:	0801ee70 	.word	0x0801ee70

080111b4 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray>:
 80111b4:	4800      	ldr	r0, [pc, #0]	; (80111b8 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt16MultiArray+0x4>)
 80111b6:	4770      	bx	lr
 80111b8:	200000c0 	.word	0x200000c0

080111bc <_UInt32__max_serialized_size>:
 80111bc:	b508      	push	{r3, lr}
 80111be:	2104      	movs	r1, #4
 80111c0:	2000      	movs	r0, #0
 80111c2:	f000 ff6d 	bl	80120a0 <ucdr_alignment>
 80111c6:	3004      	adds	r0, #4
 80111c8:	bd08      	pop	{r3, pc}
 80111ca:	bf00      	nop

080111cc <get_serialized_size_std_msgs__msg__UInt32>:
 80111cc:	b510      	push	{r4, lr}
 80111ce:	b128      	cbz	r0, 80111dc <get_serialized_size_std_msgs__msg__UInt32+0x10>
 80111d0:	4608      	mov	r0, r1
 80111d2:	2104      	movs	r1, #4
 80111d4:	f000 ff64 	bl	80120a0 <ucdr_alignment>
 80111d8:	3004      	adds	r0, #4
 80111da:	bd10      	pop	{r4, pc}
 80111dc:	4b05      	ldr	r3, [pc, #20]	; (80111f4 <get_serialized_size_std_msgs__msg__UInt32+0x28>)
 80111de:	681b      	ldr	r3, [r3, #0]
 80111e0:	4604      	mov	r4, r0
 80111e2:	68db      	ldr	r3, [r3, #12]
 80111e4:	4804      	ldr	r0, [pc, #16]	; (80111f8 <get_serialized_size_std_msgs__msg__UInt32+0x2c>)
 80111e6:	221b      	movs	r2, #27
 80111e8:	2101      	movs	r1, #1
 80111ea:	f008 fa17 	bl	801961c <fwrite>
 80111ee:	4620      	mov	r0, r4
 80111f0:	bd10      	pop	{r4, pc}
 80111f2:	bf00      	nop
 80111f4:	20000190 	.word	0x20000190
 80111f8:	0801ee70 	.word	0x0801ee70

080111fc <_UInt32__cdr_serialize>:
 80111fc:	b510      	push	{r4, lr}
 80111fe:	4604      	mov	r4, r0
 8011200:	b130      	cbz	r0, 8011210 <_UInt32__cdr_serialize+0x14>
 8011202:	460b      	mov	r3, r1
 8011204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011208:	6801      	ldr	r1, [r0, #0]
 801120a:	4618      	mov	r0, r3
 801120c:	f000 bc24 	b.w	8011a58 <ucdr_serialize_uint32_t>
 8011210:	4b04      	ldr	r3, [pc, #16]	; (8011224 <_UInt32__cdr_serialize+0x28>)
 8011212:	4805      	ldr	r0, [pc, #20]	; (8011228 <_UInt32__cdr_serialize+0x2c>)
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	221b      	movs	r2, #27
 8011218:	68db      	ldr	r3, [r3, #12]
 801121a:	2101      	movs	r1, #1
 801121c:	f008 f9fe 	bl	801961c <fwrite>
 8011220:	4620      	mov	r0, r4
 8011222:	bd10      	pop	{r4, pc}
 8011224:	20000190 	.word	0x20000190
 8011228:	0801ee70 	.word	0x0801ee70

0801122c <_UInt32__cdr_deserialize>:
 801122c:	b109      	cbz	r1, 8011232 <_UInt32__cdr_deserialize+0x6>
 801122e:	f000 bc73 	b.w	8011b18 <ucdr_deserialize_uint32_t>
 8011232:	b510      	push	{r4, lr}
 8011234:	4b05      	ldr	r3, [pc, #20]	; (801124c <_UInt32__cdr_deserialize+0x20>)
 8011236:	4806      	ldr	r0, [pc, #24]	; (8011250 <_UInt32__cdr_deserialize+0x24>)
 8011238:	681b      	ldr	r3, [r3, #0]
 801123a:	460c      	mov	r4, r1
 801123c:	68db      	ldr	r3, [r3, #12]
 801123e:	221b      	movs	r2, #27
 8011240:	2101      	movs	r1, #1
 8011242:	f008 f9eb 	bl	801961c <fwrite>
 8011246:	4620      	mov	r0, r4
 8011248:	bd10      	pop	{r4, pc}
 801124a:	bf00      	nop
 801124c:	20000190 	.word	0x20000190
 8011250:	0801ee70 	.word	0x0801ee70

08011254 <_UInt32__get_serialized_size>:
 8011254:	b510      	push	{r4, lr}
 8011256:	b128      	cbz	r0, 8011264 <_UInt32__get_serialized_size+0x10>
 8011258:	2104      	movs	r1, #4
 801125a:	2000      	movs	r0, #0
 801125c:	f000 ff20 	bl	80120a0 <ucdr_alignment>
 8011260:	3004      	adds	r0, #4
 8011262:	bd10      	pop	{r4, pc}
 8011264:	4b05      	ldr	r3, [pc, #20]	; (801127c <_UInt32__get_serialized_size+0x28>)
 8011266:	681b      	ldr	r3, [r3, #0]
 8011268:	4604      	mov	r4, r0
 801126a:	68db      	ldr	r3, [r3, #12]
 801126c:	4804      	ldr	r0, [pc, #16]	; (8011280 <_UInt32__get_serialized_size+0x2c>)
 801126e:	221b      	movs	r2, #27
 8011270:	2101      	movs	r1, #1
 8011272:	f008 f9d3 	bl	801961c <fwrite>
 8011276:	4620      	mov	r0, r4
 8011278:	bd10      	pop	{r4, pc}
 801127a:	bf00      	nop
 801127c:	20000190 	.word	0x20000190
 8011280:	0801ee70 	.word	0x0801ee70

08011284 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt32>:
 8011284:	4800      	ldr	r0, [pc, #0]	; (8011288 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__UInt32+0x4>)
 8011286:	4770      	bx	lr
 8011288:	200000e8 	.word	0x200000e8

0801128c <get_serialized_size_builtin_interfaces__msg__Time>:
 801128c:	b538      	push	{r3, r4, r5, lr}
 801128e:	b178      	cbz	r0, 80112b0 <get_serialized_size_builtin_interfaces__msg__Time+0x24>
 8011290:	460d      	mov	r5, r1
 8011292:	4628      	mov	r0, r5
 8011294:	2104      	movs	r1, #4
 8011296:	f000 ff03 	bl	80120a0 <ucdr_alignment>
 801129a:	1d2c      	adds	r4, r5, #4
 801129c:	4404      	add	r4, r0
 801129e:	4620      	mov	r0, r4
 80112a0:	2104      	movs	r1, #4
 80112a2:	f000 fefd 	bl	80120a0 <ucdr_alignment>
 80112a6:	f1c5 0504 	rsb	r5, r5, #4
 80112aa:	4428      	add	r0, r5
 80112ac:	4420      	add	r0, r4
 80112ae:	bd38      	pop	{r3, r4, r5, pc}
 80112b0:	4b05      	ldr	r3, [pc, #20]	; (80112c8 <get_serialized_size_builtin_interfaces__msg__Time+0x3c>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	4604      	mov	r4, r0
 80112b6:	68db      	ldr	r3, [r3, #12]
 80112b8:	4804      	ldr	r0, [pc, #16]	; (80112cc <get_serialized_size_builtin_interfaces__msg__Time+0x40>)
 80112ba:	221b      	movs	r2, #27
 80112bc:	2101      	movs	r1, #1
 80112be:	f008 f9ad 	bl	801961c <fwrite>
 80112c2:	4620      	mov	r0, r4
 80112c4:	bd38      	pop	{r3, r4, r5, pc}
 80112c6:	bf00      	nop
 80112c8:	20000190 	.word	0x20000190
 80112cc:	0801ee70 	.word	0x0801ee70

080112d0 <_Time__cdr_serialize>:
 80112d0:	b538      	push	{r3, r4, r5, lr}
 80112d2:	4604      	mov	r4, r0
 80112d4:	b150      	cbz	r0, 80112ec <_Time__cdr_serialize+0x1c>
 80112d6:	460d      	mov	r5, r1
 80112d8:	6801      	ldr	r1, [r0, #0]
 80112da:	4628      	mov	r0, r5
 80112dc:	f000 fd1a 	bl	8011d14 <ucdr_serialize_int32_t>
 80112e0:	6861      	ldr	r1, [r4, #4]
 80112e2:	4628      	mov	r0, r5
 80112e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80112e8:	f000 bbb6 	b.w	8011a58 <ucdr_serialize_uint32_t>
 80112ec:	4b04      	ldr	r3, [pc, #16]	; (8011300 <_Time__cdr_serialize+0x30>)
 80112ee:	4805      	ldr	r0, [pc, #20]	; (8011304 <_Time__cdr_serialize+0x34>)
 80112f0:	681b      	ldr	r3, [r3, #0]
 80112f2:	221b      	movs	r2, #27
 80112f4:	68db      	ldr	r3, [r3, #12]
 80112f6:	2101      	movs	r1, #1
 80112f8:	f008 f990 	bl	801961c <fwrite>
 80112fc:	4620      	mov	r0, r4
 80112fe:	bd38      	pop	{r3, r4, r5, pc}
 8011300:	20000190 	.word	0x20000190
 8011304:	0801ee70 	.word	0x0801ee70

08011308 <_Time__cdr_deserialize>:
 8011308:	b538      	push	{r3, r4, r5, lr}
 801130a:	460c      	mov	r4, r1
 801130c:	b141      	cbz	r1, 8011320 <_Time__cdr_deserialize+0x18>
 801130e:	4605      	mov	r5, r0
 8011310:	f000 fd30 	bl	8011d74 <ucdr_deserialize_int32_t>
 8011314:	1d21      	adds	r1, r4, #4
 8011316:	4628      	mov	r0, r5
 8011318:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801131c:	f000 bbfc 	b.w	8011b18 <ucdr_deserialize_uint32_t>
 8011320:	4b04      	ldr	r3, [pc, #16]	; (8011334 <_Time__cdr_deserialize+0x2c>)
 8011322:	4805      	ldr	r0, [pc, #20]	; (8011338 <_Time__cdr_deserialize+0x30>)
 8011324:	681b      	ldr	r3, [r3, #0]
 8011326:	221b      	movs	r2, #27
 8011328:	68db      	ldr	r3, [r3, #12]
 801132a:	2101      	movs	r1, #1
 801132c:	f008 f976 	bl	801961c <fwrite>
 8011330:	4620      	mov	r0, r4
 8011332:	bd38      	pop	{r3, r4, r5, pc}
 8011334:	20000190 	.word	0x20000190
 8011338:	0801ee70 	.word	0x0801ee70

0801133c <_Time__max_serialized_size>:
 801133c:	b510      	push	{r4, lr}
 801133e:	2104      	movs	r1, #4
 8011340:	2000      	movs	r0, #0
 8011342:	f000 fead 	bl	80120a0 <ucdr_alignment>
 8011346:	1d04      	adds	r4, r0, #4
 8011348:	4620      	mov	r0, r4
 801134a:	2104      	movs	r1, #4
 801134c:	f000 fea8 	bl	80120a0 <ucdr_alignment>
 8011350:	3004      	adds	r0, #4
 8011352:	4420      	add	r0, r4
 8011354:	bd10      	pop	{r4, pc}
 8011356:	bf00      	nop

08011358 <_Time__get_serialized_size>:
 8011358:	b510      	push	{r4, lr}
 801135a:	b158      	cbz	r0, 8011374 <_Time__get_serialized_size+0x1c>
 801135c:	2104      	movs	r1, #4
 801135e:	2000      	movs	r0, #0
 8011360:	f000 fe9e 	bl	80120a0 <ucdr_alignment>
 8011364:	1d04      	adds	r4, r0, #4
 8011366:	4620      	mov	r0, r4
 8011368:	2104      	movs	r1, #4
 801136a:	f000 fe99 	bl	80120a0 <ucdr_alignment>
 801136e:	3004      	adds	r0, #4
 8011370:	4420      	add	r0, r4
 8011372:	bd10      	pop	{r4, pc}
 8011374:	4b05      	ldr	r3, [pc, #20]	; (801138c <_Time__get_serialized_size+0x34>)
 8011376:	681b      	ldr	r3, [r3, #0]
 8011378:	4604      	mov	r4, r0
 801137a:	68db      	ldr	r3, [r3, #12]
 801137c:	4804      	ldr	r0, [pc, #16]	; (8011390 <_Time__get_serialized_size+0x38>)
 801137e:	221b      	movs	r2, #27
 8011380:	2101      	movs	r1, #1
 8011382:	f008 f94b 	bl	801961c <fwrite>
 8011386:	4620      	mov	r0, r4
 8011388:	bd10      	pop	{r4, pc}
 801138a:	bf00      	nop
 801138c:	20000190 	.word	0x20000190
 8011390:	0801ee70 	.word	0x0801ee70

08011394 <max_serialized_size_builtin_interfaces__msg__Time>:
 8011394:	b538      	push	{r3, r4, r5, lr}
 8011396:	2301      	movs	r3, #1
 8011398:	7003      	strb	r3, [r0, #0]
 801139a:	460c      	mov	r4, r1
 801139c:	4608      	mov	r0, r1
 801139e:	2104      	movs	r1, #4
 80113a0:	f000 fe7e 	bl	80120a0 <ucdr_alignment>
 80113a4:	1d25      	adds	r5, r4, #4
 80113a6:	4405      	add	r5, r0
 80113a8:	4628      	mov	r0, r5
 80113aa:	2104      	movs	r1, #4
 80113ac:	f000 fe78 	bl	80120a0 <ucdr_alignment>
 80113b0:	f1c4 0404 	rsb	r4, r4, #4
 80113b4:	4420      	add	r0, r4
 80113b6:	4428      	add	r0, r5
 80113b8:	bd38      	pop	{r3, r4, r5, pc}
 80113ba:	bf00      	nop

080113bc <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time>:
 80113bc:	4800      	ldr	r0, [pc, #0]	; (80113c0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__builtin_interfaces__msg__Time+0x4>)
 80113be:	4770      	bx	lr
 80113c0:	20000110 	.word	0x20000110

080113c4 <ucdr_serialize_endian_array_char>:
 80113c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80113c8:	4619      	mov	r1, r3
 80113ca:	461e      	mov	r6, r3
 80113cc:	4690      	mov	r8, r2
 80113ce:	4604      	mov	r4, r0
 80113d0:	f000 fe10 	bl	8011ff4 <ucdr_check_buffer_available_for>
 80113d4:	b9e0      	cbnz	r0, 8011410 <ucdr_serialize_endian_array_char+0x4c>
 80113d6:	4637      	mov	r7, r6
 80113d8:	e009      	b.n	80113ee <ucdr_serialize_endian_array_char+0x2a>
 80113da:	68a0      	ldr	r0, [r4, #8]
 80113dc:	f008 f9aa 	bl	8019734 <memcpy>
 80113e0:	68a2      	ldr	r2, [r4, #8]
 80113e2:	6923      	ldr	r3, [r4, #16]
 80113e4:	442a      	add	r2, r5
 80113e6:	442b      	add	r3, r5
 80113e8:	1b7f      	subs	r7, r7, r5
 80113ea:	60a2      	str	r2, [r4, #8]
 80113ec:	6123      	str	r3, [r4, #16]
 80113ee:	2201      	movs	r2, #1
 80113f0:	4639      	mov	r1, r7
 80113f2:	4620      	mov	r0, r4
 80113f4:	f000 fe86 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 80113f8:	1bf1      	subs	r1, r6, r7
 80113fa:	4441      	add	r1, r8
 80113fc:	4605      	mov	r5, r0
 80113fe:	4602      	mov	r2, r0
 8011400:	2800      	cmp	r0, #0
 8011402:	d1ea      	bne.n	80113da <ucdr_serialize_endian_array_char+0x16>
 8011404:	2301      	movs	r3, #1
 8011406:	7da0      	ldrb	r0, [r4, #22]
 8011408:	7563      	strb	r3, [r4, #21]
 801140a:	4058      	eors	r0, r3
 801140c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011410:	4632      	mov	r2, r6
 8011412:	68a0      	ldr	r0, [r4, #8]
 8011414:	4641      	mov	r1, r8
 8011416:	f008 f98d 	bl	8019734 <memcpy>
 801141a:	68a2      	ldr	r2, [r4, #8]
 801141c:	6923      	ldr	r3, [r4, #16]
 801141e:	4432      	add	r2, r6
 8011420:	4433      	add	r3, r6
 8011422:	60a2      	str	r2, [r4, #8]
 8011424:	6123      	str	r3, [r4, #16]
 8011426:	e7ed      	b.n	8011404 <ucdr_serialize_endian_array_char+0x40>

08011428 <ucdr_deserialize_endian_array_char>:
 8011428:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801142c:	4619      	mov	r1, r3
 801142e:	461e      	mov	r6, r3
 8011430:	4690      	mov	r8, r2
 8011432:	4604      	mov	r4, r0
 8011434:	f000 fdde 	bl	8011ff4 <ucdr_check_buffer_available_for>
 8011438:	b9e0      	cbnz	r0, 8011474 <ucdr_deserialize_endian_array_char+0x4c>
 801143a:	4637      	mov	r7, r6
 801143c:	e009      	b.n	8011452 <ucdr_deserialize_endian_array_char+0x2a>
 801143e:	68a1      	ldr	r1, [r4, #8]
 8011440:	f008 f978 	bl	8019734 <memcpy>
 8011444:	68a2      	ldr	r2, [r4, #8]
 8011446:	6923      	ldr	r3, [r4, #16]
 8011448:	442a      	add	r2, r5
 801144a:	442b      	add	r3, r5
 801144c:	1b7f      	subs	r7, r7, r5
 801144e:	60a2      	str	r2, [r4, #8]
 8011450:	6123      	str	r3, [r4, #16]
 8011452:	2201      	movs	r2, #1
 8011454:	4639      	mov	r1, r7
 8011456:	4620      	mov	r0, r4
 8011458:	f000 fe54 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 801145c:	4605      	mov	r5, r0
 801145e:	1bf0      	subs	r0, r6, r7
 8011460:	4440      	add	r0, r8
 8011462:	462a      	mov	r2, r5
 8011464:	2d00      	cmp	r5, #0
 8011466:	d1ea      	bne.n	801143e <ucdr_deserialize_endian_array_char+0x16>
 8011468:	2301      	movs	r3, #1
 801146a:	7da0      	ldrb	r0, [r4, #22]
 801146c:	7563      	strb	r3, [r4, #21]
 801146e:	4058      	eors	r0, r3
 8011470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011474:	4632      	mov	r2, r6
 8011476:	68a1      	ldr	r1, [r4, #8]
 8011478:	4640      	mov	r0, r8
 801147a:	f008 f95b 	bl	8019734 <memcpy>
 801147e:	68a2      	ldr	r2, [r4, #8]
 8011480:	6923      	ldr	r3, [r4, #16]
 8011482:	4432      	add	r2, r6
 8011484:	4433      	add	r3, r6
 8011486:	60a2      	str	r2, [r4, #8]
 8011488:	6123      	str	r3, [r4, #16]
 801148a:	e7ed      	b.n	8011468 <ucdr_deserialize_endian_array_char+0x40>

0801148c <ucdr_serialize_array_uint8_t>:
 801148c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011490:	4688      	mov	r8, r1
 8011492:	4611      	mov	r1, r2
 8011494:	4616      	mov	r6, r2
 8011496:	4604      	mov	r4, r0
 8011498:	f000 fdac 	bl	8011ff4 <ucdr_check_buffer_available_for>
 801149c:	b9e0      	cbnz	r0, 80114d8 <ucdr_serialize_array_uint8_t+0x4c>
 801149e:	4637      	mov	r7, r6
 80114a0:	e009      	b.n	80114b6 <ucdr_serialize_array_uint8_t+0x2a>
 80114a2:	68a0      	ldr	r0, [r4, #8]
 80114a4:	f008 f946 	bl	8019734 <memcpy>
 80114a8:	68a2      	ldr	r2, [r4, #8]
 80114aa:	6923      	ldr	r3, [r4, #16]
 80114ac:	442a      	add	r2, r5
 80114ae:	442b      	add	r3, r5
 80114b0:	1b7f      	subs	r7, r7, r5
 80114b2:	60a2      	str	r2, [r4, #8]
 80114b4:	6123      	str	r3, [r4, #16]
 80114b6:	2201      	movs	r2, #1
 80114b8:	4639      	mov	r1, r7
 80114ba:	4620      	mov	r0, r4
 80114bc:	f000 fe22 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 80114c0:	1bf1      	subs	r1, r6, r7
 80114c2:	4441      	add	r1, r8
 80114c4:	4605      	mov	r5, r0
 80114c6:	4602      	mov	r2, r0
 80114c8:	2800      	cmp	r0, #0
 80114ca:	d1ea      	bne.n	80114a2 <ucdr_serialize_array_uint8_t+0x16>
 80114cc:	2301      	movs	r3, #1
 80114ce:	7da0      	ldrb	r0, [r4, #22]
 80114d0:	7563      	strb	r3, [r4, #21]
 80114d2:	4058      	eors	r0, r3
 80114d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80114d8:	4632      	mov	r2, r6
 80114da:	68a0      	ldr	r0, [r4, #8]
 80114dc:	4641      	mov	r1, r8
 80114de:	f008 f929 	bl	8019734 <memcpy>
 80114e2:	68a3      	ldr	r3, [r4, #8]
 80114e4:	6922      	ldr	r2, [r4, #16]
 80114e6:	4433      	add	r3, r6
 80114e8:	4432      	add	r2, r6
 80114ea:	60a3      	str	r3, [r4, #8]
 80114ec:	6122      	str	r2, [r4, #16]
 80114ee:	e7ed      	b.n	80114cc <ucdr_serialize_array_uint8_t+0x40>

080114f0 <ucdr_serialize_endian_array_uint8_t>:
 80114f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114f4:	4619      	mov	r1, r3
 80114f6:	461e      	mov	r6, r3
 80114f8:	4690      	mov	r8, r2
 80114fa:	4604      	mov	r4, r0
 80114fc:	f000 fd7a 	bl	8011ff4 <ucdr_check_buffer_available_for>
 8011500:	b9e0      	cbnz	r0, 801153c <ucdr_serialize_endian_array_uint8_t+0x4c>
 8011502:	4637      	mov	r7, r6
 8011504:	e009      	b.n	801151a <ucdr_serialize_endian_array_uint8_t+0x2a>
 8011506:	68a0      	ldr	r0, [r4, #8]
 8011508:	f008 f914 	bl	8019734 <memcpy>
 801150c:	68a2      	ldr	r2, [r4, #8]
 801150e:	6923      	ldr	r3, [r4, #16]
 8011510:	442a      	add	r2, r5
 8011512:	442b      	add	r3, r5
 8011514:	1b7f      	subs	r7, r7, r5
 8011516:	60a2      	str	r2, [r4, #8]
 8011518:	6123      	str	r3, [r4, #16]
 801151a:	2201      	movs	r2, #1
 801151c:	4639      	mov	r1, r7
 801151e:	4620      	mov	r0, r4
 8011520:	f000 fdf0 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 8011524:	1bf1      	subs	r1, r6, r7
 8011526:	4441      	add	r1, r8
 8011528:	4605      	mov	r5, r0
 801152a:	4602      	mov	r2, r0
 801152c:	2800      	cmp	r0, #0
 801152e:	d1ea      	bne.n	8011506 <ucdr_serialize_endian_array_uint8_t+0x16>
 8011530:	2301      	movs	r3, #1
 8011532:	7da0      	ldrb	r0, [r4, #22]
 8011534:	7563      	strb	r3, [r4, #21]
 8011536:	4058      	eors	r0, r3
 8011538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801153c:	4632      	mov	r2, r6
 801153e:	68a0      	ldr	r0, [r4, #8]
 8011540:	4641      	mov	r1, r8
 8011542:	f008 f8f7 	bl	8019734 <memcpy>
 8011546:	68a2      	ldr	r2, [r4, #8]
 8011548:	6923      	ldr	r3, [r4, #16]
 801154a:	4432      	add	r2, r6
 801154c:	4433      	add	r3, r6
 801154e:	60a2      	str	r2, [r4, #8]
 8011550:	6123      	str	r3, [r4, #16]
 8011552:	e7ed      	b.n	8011530 <ucdr_serialize_endian_array_uint8_t+0x40>

08011554 <ucdr_deserialize_array_uint8_t>:
 8011554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011558:	4688      	mov	r8, r1
 801155a:	4611      	mov	r1, r2
 801155c:	4616      	mov	r6, r2
 801155e:	4604      	mov	r4, r0
 8011560:	f000 fd48 	bl	8011ff4 <ucdr_check_buffer_available_for>
 8011564:	b9e0      	cbnz	r0, 80115a0 <ucdr_deserialize_array_uint8_t+0x4c>
 8011566:	4637      	mov	r7, r6
 8011568:	e009      	b.n	801157e <ucdr_deserialize_array_uint8_t+0x2a>
 801156a:	68a1      	ldr	r1, [r4, #8]
 801156c:	f008 f8e2 	bl	8019734 <memcpy>
 8011570:	68a2      	ldr	r2, [r4, #8]
 8011572:	6923      	ldr	r3, [r4, #16]
 8011574:	442a      	add	r2, r5
 8011576:	442b      	add	r3, r5
 8011578:	1b7f      	subs	r7, r7, r5
 801157a:	60a2      	str	r2, [r4, #8]
 801157c:	6123      	str	r3, [r4, #16]
 801157e:	2201      	movs	r2, #1
 8011580:	4639      	mov	r1, r7
 8011582:	4620      	mov	r0, r4
 8011584:	f000 fdbe 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 8011588:	4605      	mov	r5, r0
 801158a:	1bf0      	subs	r0, r6, r7
 801158c:	4440      	add	r0, r8
 801158e:	462a      	mov	r2, r5
 8011590:	2d00      	cmp	r5, #0
 8011592:	d1ea      	bne.n	801156a <ucdr_deserialize_array_uint8_t+0x16>
 8011594:	2301      	movs	r3, #1
 8011596:	7da0      	ldrb	r0, [r4, #22]
 8011598:	7563      	strb	r3, [r4, #21]
 801159a:	4058      	eors	r0, r3
 801159c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115a0:	4632      	mov	r2, r6
 80115a2:	68a1      	ldr	r1, [r4, #8]
 80115a4:	4640      	mov	r0, r8
 80115a6:	f008 f8c5 	bl	8019734 <memcpy>
 80115aa:	68a3      	ldr	r3, [r4, #8]
 80115ac:	6922      	ldr	r2, [r4, #16]
 80115ae:	4433      	add	r3, r6
 80115b0:	4432      	add	r2, r6
 80115b2:	60a3      	str	r3, [r4, #8]
 80115b4:	6122      	str	r2, [r4, #16]
 80115b6:	e7ed      	b.n	8011594 <ucdr_deserialize_array_uint8_t+0x40>

080115b8 <ucdr_serialize_endian_array_uint16_t>:
 80115b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80115bc:	4605      	mov	r5, r0
 80115be:	460f      	mov	r7, r1
 80115c0:	2102      	movs	r1, #2
 80115c2:	4614      	mov	r4, r2
 80115c4:	461e      	mov	r6, r3
 80115c6:	f000 fd73 	bl	80120b0 <ucdr_buffer_alignment>
 80115ca:	68aa      	ldr	r2, [r5, #8]
 80115cc:	692b      	ldr	r3, [r5, #16]
 80115ce:	4402      	add	r2, r0
 80115d0:	2f01      	cmp	r7, #1
 80115d2:	4418      	add	r0, r3
 80115d4:	60aa      	str	r2, [r5, #8]
 80115d6:	6128      	str	r0, [r5, #16]
 80115d8:	d010      	beq.n	80115fc <ucdr_serialize_endian_array_uint16_t+0x44>
 80115da:	b156      	cbz	r6, 80115f2 <ucdr_serialize_endian_array_uint16_t+0x3a>
 80115dc:	3c02      	subs	r4, #2
 80115de:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 80115e2:	f834 2f02 	ldrh.w	r2, [r4, #2]!
 80115e6:	4639      	mov	r1, r7
 80115e8:	4628      	mov	r0, r5
 80115ea:	f000 f9b9 	bl	8011960 <ucdr_serialize_endian_uint16_t>
 80115ee:	42b4      	cmp	r4, r6
 80115f0:	d1f7      	bne.n	80115e2 <ucdr_serialize_endian_array_uint16_t+0x2a>
 80115f2:	7da8      	ldrb	r0, [r5, #22]
 80115f4:	f080 0001 	eor.w	r0, r0, #1
 80115f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115fc:	0076      	lsls	r6, r6, #1
 80115fe:	4631      	mov	r1, r6
 8011600:	4628      	mov	r0, r5
 8011602:	f000 fcf7 	bl	8011ff4 <ucdr_check_buffer_available_for>
 8011606:	b9f8      	cbnz	r0, 8011648 <ucdr_serialize_endian_array_uint16_t+0x90>
 8011608:	46b0      	mov	r8, r6
 801160a:	e00a      	b.n	8011622 <ucdr_serialize_endian_array_uint16_t+0x6a>
 801160c:	68a8      	ldr	r0, [r5, #8]
 801160e:	f008 f891 	bl	8019734 <memcpy>
 8011612:	68aa      	ldr	r2, [r5, #8]
 8011614:	692b      	ldr	r3, [r5, #16]
 8011616:	443a      	add	r2, r7
 8011618:	443b      	add	r3, r7
 801161a:	eba8 0807 	sub.w	r8, r8, r7
 801161e:	60aa      	str	r2, [r5, #8]
 8011620:	612b      	str	r3, [r5, #16]
 8011622:	2202      	movs	r2, #2
 8011624:	4641      	mov	r1, r8
 8011626:	4628      	mov	r0, r5
 8011628:	f000 fd6c 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 801162c:	eba6 0108 	sub.w	r1, r6, r8
 8011630:	4421      	add	r1, r4
 8011632:	4607      	mov	r7, r0
 8011634:	4602      	mov	r2, r0
 8011636:	2800      	cmp	r0, #0
 8011638:	d1e8      	bne.n	801160c <ucdr_serialize_endian_array_uint16_t+0x54>
 801163a:	7da8      	ldrb	r0, [r5, #22]
 801163c:	2302      	movs	r3, #2
 801163e:	756b      	strb	r3, [r5, #21]
 8011640:	f080 0001 	eor.w	r0, r0, #1
 8011644:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011648:	4632      	mov	r2, r6
 801164a:	68a8      	ldr	r0, [r5, #8]
 801164c:	4621      	mov	r1, r4
 801164e:	f008 f871 	bl	8019734 <memcpy>
 8011652:	68aa      	ldr	r2, [r5, #8]
 8011654:	692b      	ldr	r3, [r5, #16]
 8011656:	4432      	add	r2, r6
 8011658:	441e      	add	r6, r3
 801165a:	60aa      	str	r2, [r5, #8]
 801165c:	612e      	str	r6, [r5, #16]
 801165e:	e7ec      	b.n	801163a <ucdr_serialize_endian_array_uint16_t+0x82>

08011660 <ucdr_deserialize_endian_array_uint16_t>:
 8011660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011664:	4605      	mov	r5, r0
 8011666:	460f      	mov	r7, r1
 8011668:	2102      	movs	r1, #2
 801166a:	4614      	mov	r4, r2
 801166c:	461e      	mov	r6, r3
 801166e:	f000 fd1f 	bl	80120b0 <ucdr_buffer_alignment>
 8011672:	68aa      	ldr	r2, [r5, #8]
 8011674:	692b      	ldr	r3, [r5, #16]
 8011676:	4402      	add	r2, r0
 8011678:	2f01      	cmp	r7, #1
 801167a:	4418      	add	r0, r3
 801167c:	60aa      	str	r2, [r5, #8]
 801167e:	6128      	str	r0, [r5, #16]
 8011680:	d00f      	beq.n	80116a2 <ucdr_deserialize_endian_array_uint16_t+0x42>
 8011682:	b14e      	cbz	r6, 8011698 <ucdr_deserialize_endian_array_uint16_t+0x38>
 8011684:	eb04 0646 	add.w	r6, r4, r6, lsl #1
 8011688:	4622      	mov	r2, r4
 801168a:	4639      	mov	r1, r7
 801168c:	3402      	adds	r4, #2
 801168e:	4628      	mov	r0, r5
 8011690:	f000 f9b8 	bl	8011a04 <ucdr_deserialize_endian_uint16_t>
 8011694:	42a6      	cmp	r6, r4
 8011696:	d1f7      	bne.n	8011688 <ucdr_deserialize_endian_array_uint16_t+0x28>
 8011698:	7da8      	ldrb	r0, [r5, #22]
 801169a:	f080 0001 	eor.w	r0, r0, #1
 801169e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116a2:	0076      	lsls	r6, r6, #1
 80116a4:	4631      	mov	r1, r6
 80116a6:	4628      	mov	r0, r5
 80116a8:	f000 fca4 	bl	8011ff4 <ucdr_check_buffer_available_for>
 80116ac:	b9f8      	cbnz	r0, 80116ee <ucdr_deserialize_endian_array_uint16_t+0x8e>
 80116ae:	46b0      	mov	r8, r6
 80116b0:	e00a      	b.n	80116c8 <ucdr_deserialize_endian_array_uint16_t+0x68>
 80116b2:	68a9      	ldr	r1, [r5, #8]
 80116b4:	f008 f83e 	bl	8019734 <memcpy>
 80116b8:	68aa      	ldr	r2, [r5, #8]
 80116ba:	692b      	ldr	r3, [r5, #16]
 80116bc:	443a      	add	r2, r7
 80116be:	443b      	add	r3, r7
 80116c0:	eba8 0807 	sub.w	r8, r8, r7
 80116c4:	60aa      	str	r2, [r5, #8]
 80116c6:	612b      	str	r3, [r5, #16]
 80116c8:	2202      	movs	r2, #2
 80116ca:	4641      	mov	r1, r8
 80116cc:	4628      	mov	r0, r5
 80116ce:	f000 fd19 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 80116d2:	4607      	mov	r7, r0
 80116d4:	eba6 0008 	sub.w	r0, r6, r8
 80116d8:	4420      	add	r0, r4
 80116da:	463a      	mov	r2, r7
 80116dc:	2f00      	cmp	r7, #0
 80116de:	d1e8      	bne.n	80116b2 <ucdr_deserialize_endian_array_uint16_t+0x52>
 80116e0:	7da8      	ldrb	r0, [r5, #22]
 80116e2:	2302      	movs	r3, #2
 80116e4:	756b      	strb	r3, [r5, #21]
 80116e6:	f080 0001 	eor.w	r0, r0, #1
 80116ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80116ee:	4632      	mov	r2, r6
 80116f0:	68a9      	ldr	r1, [r5, #8]
 80116f2:	4620      	mov	r0, r4
 80116f4:	f008 f81e 	bl	8019734 <memcpy>
 80116f8:	68aa      	ldr	r2, [r5, #8]
 80116fa:	692b      	ldr	r3, [r5, #16]
 80116fc:	4432      	add	r2, r6
 80116fe:	441e      	add	r6, r3
 8011700:	60aa      	str	r2, [r5, #8]
 8011702:	612e      	str	r6, [r5, #16]
 8011704:	e7ec      	b.n	80116e0 <ucdr_deserialize_endian_array_uint16_t+0x80>
 8011706:	bf00      	nop

08011708 <ucdr_serialize_array_double>:
 8011708:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801170c:	4604      	mov	r4, r0
 801170e:	460d      	mov	r5, r1
 8011710:	2108      	movs	r1, #8
 8011712:	4616      	mov	r6, r2
 8011714:	f000 fccc 	bl	80120b0 <ucdr_buffer_alignment>
 8011718:	68a2      	ldr	r2, [r4, #8]
 801171a:	6923      	ldr	r3, [r4, #16]
 801171c:	7d21      	ldrb	r1, [r4, #20]
 801171e:	4402      	add	r2, r0
 8011720:	2901      	cmp	r1, #1
 8011722:	4418      	add	r0, r3
 8011724:	60a2      	str	r2, [r4, #8]
 8011726:	6120      	str	r0, [r4, #16]
 8011728:	d010      	beq.n	801174c <ucdr_serialize_array_double+0x44>
 801172a:	b156      	cbz	r6, 8011742 <ucdr_serialize_array_double+0x3a>
 801172c:	eb05 06c6 	add.w	r6, r5, r6, lsl #3
 8011730:	e000      	b.n	8011734 <ucdr_serialize_array_double+0x2c>
 8011732:	7d21      	ldrb	r1, [r4, #20]
 8011734:	ecb5 0b02 	vldmia	r5!, {d0}
 8011738:	4620      	mov	r0, r4
 801173a:	f000 fb95 	bl	8011e68 <ucdr_serialize_endian_double>
 801173e:	42ae      	cmp	r6, r5
 8011740:	d1f7      	bne.n	8011732 <ucdr_serialize_array_double+0x2a>
 8011742:	7da0      	ldrb	r0, [r4, #22]
 8011744:	f080 0001 	eor.w	r0, r0, #1
 8011748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801174c:	00f7      	lsls	r7, r6, #3
 801174e:	4639      	mov	r1, r7
 8011750:	4620      	mov	r0, r4
 8011752:	f000 fc4f 	bl	8011ff4 <ucdr_check_buffer_available_for>
 8011756:	b9f8      	cbnz	r0, 8011798 <ucdr_serialize_array_double+0x90>
 8011758:	46b8      	mov	r8, r7
 801175a:	e00a      	b.n	8011772 <ucdr_serialize_array_double+0x6a>
 801175c:	68a0      	ldr	r0, [r4, #8]
 801175e:	f007 ffe9 	bl	8019734 <memcpy>
 8011762:	68a2      	ldr	r2, [r4, #8]
 8011764:	6923      	ldr	r3, [r4, #16]
 8011766:	4432      	add	r2, r6
 8011768:	4433      	add	r3, r6
 801176a:	eba8 0806 	sub.w	r8, r8, r6
 801176e:	60a2      	str	r2, [r4, #8]
 8011770:	6123      	str	r3, [r4, #16]
 8011772:	2208      	movs	r2, #8
 8011774:	4641      	mov	r1, r8
 8011776:	4620      	mov	r0, r4
 8011778:	f000 fcc4 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 801177c:	eba7 0108 	sub.w	r1, r7, r8
 8011780:	4429      	add	r1, r5
 8011782:	4606      	mov	r6, r0
 8011784:	4602      	mov	r2, r0
 8011786:	2800      	cmp	r0, #0
 8011788:	d1e8      	bne.n	801175c <ucdr_serialize_array_double+0x54>
 801178a:	7da0      	ldrb	r0, [r4, #22]
 801178c:	2308      	movs	r3, #8
 801178e:	7563      	strb	r3, [r4, #21]
 8011790:	f080 0001 	eor.w	r0, r0, #1
 8011794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011798:	463a      	mov	r2, r7
 801179a:	68a0      	ldr	r0, [r4, #8]
 801179c:	4629      	mov	r1, r5
 801179e:	f007 ffc9 	bl	8019734 <memcpy>
 80117a2:	68a2      	ldr	r2, [r4, #8]
 80117a4:	6923      	ldr	r3, [r4, #16]
 80117a6:	443a      	add	r2, r7
 80117a8:	443b      	add	r3, r7
 80117aa:	60a2      	str	r2, [r4, #8]
 80117ac:	6123      	str	r3, [r4, #16]
 80117ae:	e7ec      	b.n	801178a <ucdr_serialize_array_double+0x82>

080117b0 <ucdr_deserialize_array_double>:
 80117b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80117b4:	4605      	mov	r5, r0
 80117b6:	460c      	mov	r4, r1
 80117b8:	2108      	movs	r1, #8
 80117ba:	4616      	mov	r6, r2
 80117bc:	f000 fc78 	bl	80120b0 <ucdr_buffer_alignment>
 80117c0:	68aa      	ldr	r2, [r5, #8]
 80117c2:	692b      	ldr	r3, [r5, #16]
 80117c4:	7d29      	ldrb	r1, [r5, #20]
 80117c6:	4402      	add	r2, r0
 80117c8:	2901      	cmp	r1, #1
 80117ca:	4418      	add	r0, r3
 80117cc:	60aa      	str	r2, [r5, #8]
 80117ce:	6128      	str	r0, [r5, #16]
 80117d0:	d010      	beq.n	80117f4 <ucdr_deserialize_array_double+0x44>
 80117d2:	b156      	cbz	r6, 80117ea <ucdr_deserialize_array_double+0x3a>
 80117d4:	eb04 06c6 	add.w	r6, r4, r6, lsl #3
 80117d8:	e000      	b.n	80117dc <ucdr_deserialize_array_double+0x2c>
 80117da:	7d29      	ldrb	r1, [r5, #20]
 80117dc:	4622      	mov	r2, r4
 80117de:	4628      	mov	r0, r5
 80117e0:	3408      	adds	r4, #8
 80117e2:	f000 fbc9 	bl	8011f78 <ucdr_deserialize_endian_double>
 80117e6:	42a6      	cmp	r6, r4
 80117e8:	d1f7      	bne.n	80117da <ucdr_deserialize_array_double+0x2a>
 80117ea:	7da8      	ldrb	r0, [r5, #22]
 80117ec:	f080 0001 	eor.w	r0, r0, #1
 80117f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117f4:	00f7      	lsls	r7, r6, #3
 80117f6:	4639      	mov	r1, r7
 80117f8:	4628      	mov	r0, r5
 80117fa:	f000 fbfb 	bl	8011ff4 <ucdr_check_buffer_available_for>
 80117fe:	b9f8      	cbnz	r0, 8011840 <ucdr_deserialize_array_double+0x90>
 8011800:	46b8      	mov	r8, r7
 8011802:	e00a      	b.n	801181a <ucdr_deserialize_array_double+0x6a>
 8011804:	68a9      	ldr	r1, [r5, #8]
 8011806:	f007 ff95 	bl	8019734 <memcpy>
 801180a:	68aa      	ldr	r2, [r5, #8]
 801180c:	692b      	ldr	r3, [r5, #16]
 801180e:	4432      	add	r2, r6
 8011810:	4433      	add	r3, r6
 8011812:	eba8 0806 	sub.w	r8, r8, r6
 8011816:	60aa      	str	r2, [r5, #8]
 8011818:	612b      	str	r3, [r5, #16]
 801181a:	2208      	movs	r2, #8
 801181c:	4641      	mov	r1, r8
 801181e:	4628      	mov	r0, r5
 8011820:	f000 fc70 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 8011824:	4606      	mov	r6, r0
 8011826:	eba7 0008 	sub.w	r0, r7, r8
 801182a:	4420      	add	r0, r4
 801182c:	4632      	mov	r2, r6
 801182e:	2e00      	cmp	r6, #0
 8011830:	d1e8      	bne.n	8011804 <ucdr_deserialize_array_double+0x54>
 8011832:	7da8      	ldrb	r0, [r5, #22]
 8011834:	2308      	movs	r3, #8
 8011836:	756b      	strb	r3, [r5, #21]
 8011838:	f080 0001 	eor.w	r0, r0, #1
 801183c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011840:	463a      	mov	r2, r7
 8011842:	68a9      	ldr	r1, [r5, #8]
 8011844:	4620      	mov	r0, r4
 8011846:	f007 ff75 	bl	8019734 <memcpy>
 801184a:	68aa      	ldr	r2, [r5, #8]
 801184c:	692b      	ldr	r3, [r5, #16]
 801184e:	443a      	add	r2, r7
 8011850:	443b      	add	r3, r7
 8011852:	60aa      	str	r2, [r5, #8]
 8011854:	612b      	str	r3, [r5, #16]
 8011856:	e7ec      	b.n	8011832 <ucdr_deserialize_array_double+0x82>

08011858 <ucdr_serialize_bool>:
 8011858:	b538      	push	{r3, r4, r5, lr}
 801185a:	460d      	mov	r5, r1
 801185c:	2101      	movs	r1, #1
 801185e:	4604      	mov	r4, r0
 8011860:	f000 fbd4 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011864:	b148      	cbz	r0, 801187a <ucdr_serialize_bool+0x22>
 8011866:	68a3      	ldr	r3, [r4, #8]
 8011868:	701d      	strb	r5, [r3, #0]
 801186a:	68a2      	ldr	r2, [r4, #8]
 801186c:	6923      	ldr	r3, [r4, #16]
 801186e:	3201      	adds	r2, #1
 8011870:	3301      	adds	r3, #1
 8011872:	2101      	movs	r1, #1
 8011874:	60a2      	str	r2, [r4, #8]
 8011876:	6123      	str	r3, [r4, #16]
 8011878:	7561      	strb	r1, [r4, #21]
 801187a:	7da0      	ldrb	r0, [r4, #22]
 801187c:	f080 0001 	eor.w	r0, r0, #1
 8011880:	bd38      	pop	{r3, r4, r5, pc}
 8011882:	bf00      	nop

08011884 <ucdr_deserialize_bool>:
 8011884:	b538      	push	{r3, r4, r5, lr}
 8011886:	460d      	mov	r5, r1
 8011888:	2101      	movs	r1, #1
 801188a:	4604      	mov	r4, r0
 801188c:	f000 fbbe 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011890:	b168      	cbz	r0, 80118ae <ucdr_deserialize_bool+0x2a>
 8011892:	68a2      	ldr	r2, [r4, #8]
 8011894:	6923      	ldr	r3, [r4, #16]
 8011896:	f812 1b01 	ldrb.w	r1, [r2], #1
 801189a:	3900      	subs	r1, #0
 801189c:	f103 0301 	add.w	r3, r3, #1
 80118a0:	bf18      	it	ne
 80118a2:	2101      	movne	r1, #1
 80118a4:	2001      	movs	r0, #1
 80118a6:	7029      	strb	r1, [r5, #0]
 80118a8:	60a2      	str	r2, [r4, #8]
 80118aa:	6123      	str	r3, [r4, #16]
 80118ac:	7560      	strb	r0, [r4, #21]
 80118ae:	7da0      	ldrb	r0, [r4, #22]
 80118b0:	f080 0001 	eor.w	r0, r0, #1
 80118b4:	bd38      	pop	{r3, r4, r5, pc}
 80118b6:	bf00      	nop

080118b8 <ucdr_serialize_uint8_t>:
 80118b8:	b538      	push	{r3, r4, r5, lr}
 80118ba:	460d      	mov	r5, r1
 80118bc:	2101      	movs	r1, #1
 80118be:	4604      	mov	r4, r0
 80118c0:	f000 fba4 	bl	801200c <ucdr_check_final_buffer_behavior>
 80118c4:	b148      	cbz	r0, 80118da <ucdr_serialize_uint8_t+0x22>
 80118c6:	68a3      	ldr	r3, [r4, #8]
 80118c8:	701d      	strb	r5, [r3, #0]
 80118ca:	68a2      	ldr	r2, [r4, #8]
 80118cc:	6923      	ldr	r3, [r4, #16]
 80118ce:	3201      	adds	r2, #1
 80118d0:	3301      	adds	r3, #1
 80118d2:	2101      	movs	r1, #1
 80118d4:	60a2      	str	r2, [r4, #8]
 80118d6:	6123      	str	r3, [r4, #16]
 80118d8:	7561      	strb	r1, [r4, #21]
 80118da:	7da0      	ldrb	r0, [r4, #22]
 80118dc:	f080 0001 	eor.w	r0, r0, #1
 80118e0:	bd38      	pop	{r3, r4, r5, pc}
 80118e2:	bf00      	nop

080118e4 <ucdr_deserialize_uint8_t>:
 80118e4:	b538      	push	{r3, r4, r5, lr}
 80118e6:	460d      	mov	r5, r1
 80118e8:	2101      	movs	r1, #1
 80118ea:	4604      	mov	r4, r0
 80118ec:	f000 fb8e 	bl	801200c <ucdr_check_final_buffer_behavior>
 80118f0:	b150      	cbz	r0, 8011908 <ucdr_deserialize_uint8_t+0x24>
 80118f2:	68a3      	ldr	r3, [r4, #8]
 80118f4:	781b      	ldrb	r3, [r3, #0]
 80118f6:	702b      	strb	r3, [r5, #0]
 80118f8:	68a2      	ldr	r2, [r4, #8]
 80118fa:	6923      	ldr	r3, [r4, #16]
 80118fc:	3201      	adds	r2, #1
 80118fe:	3301      	adds	r3, #1
 8011900:	2101      	movs	r1, #1
 8011902:	60a2      	str	r2, [r4, #8]
 8011904:	6123      	str	r3, [r4, #16]
 8011906:	7561      	strb	r1, [r4, #21]
 8011908:	7da0      	ldrb	r0, [r4, #22]
 801190a:	f080 0001 	eor.w	r0, r0, #1
 801190e:	bd38      	pop	{r3, r4, r5, pc}

08011910 <ucdr_serialize_uint16_t>:
 8011910:	b538      	push	{r3, r4, r5, lr}
 8011912:	4604      	mov	r4, r0
 8011914:	460d      	mov	r5, r1
 8011916:	2102      	movs	r1, #2
 8011918:	f000 fbca 	bl	80120b0 <ucdr_buffer_alignment>
 801191c:	68a2      	ldr	r2, [r4, #8]
 801191e:	6923      	ldr	r3, [r4, #16]
 8011920:	4402      	add	r2, r0
 8011922:	4418      	add	r0, r3
 8011924:	6120      	str	r0, [r4, #16]
 8011926:	60a2      	str	r2, [r4, #8]
 8011928:	4620      	mov	r0, r4
 801192a:	2102      	movs	r1, #2
 801192c:	f000 fb6e 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011930:	b180      	cbz	r0, 8011954 <ucdr_serialize_uint16_t+0x44>
 8011932:	7d23      	ldrb	r3, [r4, #20]
 8011934:	2b01      	cmp	r3, #1
 8011936:	68a3      	ldr	r3, [r4, #8]
 8011938:	d010      	beq.n	801195c <ucdr_serialize_uint16_t+0x4c>
 801193a:	f3c5 2207 	ubfx	r2, r5, #8, #8
 801193e:	701a      	strb	r2, [r3, #0]
 8011940:	68a3      	ldr	r3, [r4, #8]
 8011942:	705d      	strb	r5, [r3, #1]
 8011944:	68a2      	ldr	r2, [r4, #8]
 8011946:	6923      	ldr	r3, [r4, #16]
 8011948:	3202      	adds	r2, #2
 801194a:	3302      	adds	r3, #2
 801194c:	2102      	movs	r1, #2
 801194e:	60a2      	str	r2, [r4, #8]
 8011950:	6123      	str	r3, [r4, #16]
 8011952:	7561      	strb	r1, [r4, #21]
 8011954:	7da0      	ldrb	r0, [r4, #22]
 8011956:	f080 0001 	eor.w	r0, r0, #1
 801195a:	bd38      	pop	{r3, r4, r5, pc}
 801195c:	801d      	strh	r5, [r3, #0]
 801195e:	e7f1      	b.n	8011944 <ucdr_serialize_uint16_t+0x34>

08011960 <ucdr_serialize_endian_uint16_t>:
 8011960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011962:	4604      	mov	r4, r0
 8011964:	460f      	mov	r7, r1
 8011966:	2102      	movs	r1, #2
 8011968:	4616      	mov	r6, r2
 801196a:	f000 fba1 	bl	80120b0 <ucdr_buffer_alignment>
 801196e:	68a5      	ldr	r5, [r4, #8]
 8011970:	6923      	ldr	r3, [r4, #16]
 8011972:	4405      	add	r5, r0
 8011974:	4418      	add	r0, r3
 8011976:	6120      	str	r0, [r4, #16]
 8011978:	60a5      	str	r5, [r4, #8]
 801197a:	4620      	mov	r0, r4
 801197c:	2102      	movs	r1, #2
 801197e:	f000 fb45 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011982:	b178      	cbz	r0, 80119a4 <ucdr_serialize_endian_uint16_t+0x44>
 8011984:	2f01      	cmp	r7, #1
 8011986:	68a3      	ldr	r3, [r4, #8]
 8011988:	d010      	beq.n	80119ac <ucdr_serialize_endian_uint16_t+0x4c>
 801198a:	f3c6 2207 	ubfx	r2, r6, #8, #8
 801198e:	701a      	strb	r2, [r3, #0]
 8011990:	68a3      	ldr	r3, [r4, #8]
 8011992:	705e      	strb	r6, [r3, #1]
 8011994:	68a2      	ldr	r2, [r4, #8]
 8011996:	6923      	ldr	r3, [r4, #16]
 8011998:	3202      	adds	r2, #2
 801199a:	3302      	adds	r3, #2
 801199c:	2102      	movs	r1, #2
 801199e:	60a2      	str	r2, [r4, #8]
 80119a0:	6123      	str	r3, [r4, #16]
 80119a2:	7561      	strb	r1, [r4, #21]
 80119a4:	7da0      	ldrb	r0, [r4, #22]
 80119a6:	f080 0001 	eor.w	r0, r0, #1
 80119aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119ac:	801e      	strh	r6, [r3, #0]
 80119ae:	e7f1      	b.n	8011994 <ucdr_serialize_endian_uint16_t+0x34>

080119b0 <ucdr_deserialize_uint16_t>:
 80119b0:	b538      	push	{r3, r4, r5, lr}
 80119b2:	4604      	mov	r4, r0
 80119b4:	460d      	mov	r5, r1
 80119b6:	2102      	movs	r1, #2
 80119b8:	f000 fb7a 	bl	80120b0 <ucdr_buffer_alignment>
 80119bc:	68a2      	ldr	r2, [r4, #8]
 80119be:	6923      	ldr	r3, [r4, #16]
 80119c0:	4402      	add	r2, r0
 80119c2:	4418      	add	r0, r3
 80119c4:	6120      	str	r0, [r4, #16]
 80119c6:	60a2      	str	r2, [r4, #8]
 80119c8:	4620      	mov	r0, r4
 80119ca:	2102      	movs	r1, #2
 80119cc:	f000 fb1e 	bl	801200c <ucdr_check_final_buffer_behavior>
 80119d0:	b180      	cbz	r0, 80119f4 <ucdr_deserialize_uint16_t+0x44>
 80119d2:	7d23      	ldrb	r3, [r4, #20]
 80119d4:	2b01      	cmp	r3, #1
 80119d6:	68a3      	ldr	r3, [r4, #8]
 80119d8:	d010      	beq.n	80119fc <ucdr_deserialize_uint16_t+0x4c>
 80119da:	785b      	ldrb	r3, [r3, #1]
 80119dc:	702b      	strb	r3, [r5, #0]
 80119de:	68a3      	ldr	r3, [r4, #8]
 80119e0:	781b      	ldrb	r3, [r3, #0]
 80119e2:	706b      	strb	r3, [r5, #1]
 80119e4:	68a2      	ldr	r2, [r4, #8]
 80119e6:	6923      	ldr	r3, [r4, #16]
 80119e8:	3202      	adds	r2, #2
 80119ea:	3302      	adds	r3, #2
 80119ec:	2102      	movs	r1, #2
 80119ee:	60a2      	str	r2, [r4, #8]
 80119f0:	6123      	str	r3, [r4, #16]
 80119f2:	7561      	strb	r1, [r4, #21]
 80119f4:	7da0      	ldrb	r0, [r4, #22]
 80119f6:	f080 0001 	eor.w	r0, r0, #1
 80119fa:	bd38      	pop	{r3, r4, r5, pc}
 80119fc:	881b      	ldrh	r3, [r3, #0]
 80119fe:	802b      	strh	r3, [r5, #0]
 8011a00:	e7f0      	b.n	80119e4 <ucdr_deserialize_uint16_t+0x34>
 8011a02:	bf00      	nop

08011a04 <ucdr_deserialize_endian_uint16_t>:
 8011a04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a06:	4604      	mov	r4, r0
 8011a08:	460f      	mov	r7, r1
 8011a0a:	2102      	movs	r1, #2
 8011a0c:	4616      	mov	r6, r2
 8011a0e:	f000 fb4f 	bl	80120b0 <ucdr_buffer_alignment>
 8011a12:	68a5      	ldr	r5, [r4, #8]
 8011a14:	6923      	ldr	r3, [r4, #16]
 8011a16:	4405      	add	r5, r0
 8011a18:	4418      	add	r0, r3
 8011a1a:	6120      	str	r0, [r4, #16]
 8011a1c:	60a5      	str	r5, [r4, #8]
 8011a1e:	4620      	mov	r0, r4
 8011a20:	2102      	movs	r1, #2
 8011a22:	f000 faf3 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011a26:	b178      	cbz	r0, 8011a48 <ucdr_deserialize_endian_uint16_t+0x44>
 8011a28:	2f01      	cmp	r7, #1
 8011a2a:	68a3      	ldr	r3, [r4, #8]
 8011a2c:	d010      	beq.n	8011a50 <ucdr_deserialize_endian_uint16_t+0x4c>
 8011a2e:	785b      	ldrb	r3, [r3, #1]
 8011a30:	7033      	strb	r3, [r6, #0]
 8011a32:	68a3      	ldr	r3, [r4, #8]
 8011a34:	781b      	ldrb	r3, [r3, #0]
 8011a36:	7073      	strb	r3, [r6, #1]
 8011a38:	68a2      	ldr	r2, [r4, #8]
 8011a3a:	6923      	ldr	r3, [r4, #16]
 8011a3c:	3202      	adds	r2, #2
 8011a3e:	3302      	adds	r3, #2
 8011a40:	2102      	movs	r1, #2
 8011a42:	60a2      	str	r2, [r4, #8]
 8011a44:	6123      	str	r3, [r4, #16]
 8011a46:	7561      	strb	r1, [r4, #21]
 8011a48:	7da0      	ldrb	r0, [r4, #22]
 8011a4a:	f080 0001 	eor.w	r0, r0, #1
 8011a4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a50:	881b      	ldrh	r3, [r3, #0]
 8011a52:	8033      	strh	r3, [r6, #0]
 8011a54:	e7f0      	b.n	8011a38 <ucdr_deserialize_endian_uint16_t+0x34>
 8011a56:	bf00      	nop

08011a58 <ucdr_serialize_uint32_t>:
 8011a58:	b538      	push	{r3, r4, r5, lr}
 8011a5a:	4604      	mov	r4, r0
 8011a5c:	460d      	mov	r5, r1
 8011a5e:	2104      	movs	r1, #4
 8011a60:	f000 fb26 	bl	80120b0 <ucdr_buffer_alignment>
 8011a64:	68a2      	ldr	r2, [r4, #8]
 8011a66:	6923      	ldr	r3, [r4, #16]
 8011a68:	4402      	add	r2, r0
 8011a6a:	4418      	add	r0, r3
 8011a6c:	6120      	str	r0, [r4, #16]
 8011a6e:	60a2      	str	r2, [r4, #8]
 8011a70:	4620      	mov	r0, r4
 8011a72:	2104      	movs	r1, #4
 8011a74:	f000 faca 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011a78:	b1c0      	cbz	r0, 8011aac <ucdr_serialize_uint32_t+0x54>
 8011a7a:	7d23      	ldrb	r3, [r4, #20]
 8011a7c:	2b01      	cmp	r3, #1
 8011a7e:	68a3      	ldr	r3, [r4, #8]
 8011a80:	d018      	beq.n	8011ab4 <ucdr_serialize_uint32_t+0x5c>
 8011a82:	f3c5 6207 	ubfx	r2, r5, #24, #8
 8011a86:	701a      	strb	r2, [r3, #0]
 8011a88:	68a3      	ldr	r3, [r4, #8]
 8011a8a:	f3c5 4207 	ubfx	r2, r5, #16, #8
 8011a8e:	705a      	strb	r2, [r3, #1]
 8011a90:	68a3      	ldr	r3, [r4, #8]
 8011a92:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011a96:	709a      	strb	r2, [r3, #2]
 8011a98:	68a3      	ldr	r3, [r4, #8]
 8011a9a:	70dd      	strb	r5, [r3, #3]
 8011a9c:	68a2      	ldr	r2, [r4, #8]
 8011a9e:	6923      	ldr	r3, [r4, #16]
 8011aa0:	3204      	adds	r2, #4
 8011aa2:	3304      	adds	r3, #4
 8011aa4:	2104      	movs	r1, #4
 8011aa6:	60a2      	str	r2, [r4, #8]
 8011aa8:	6123      	str	r3, [r4, #16]
 8011aaa:	7561      	strb	r1, [r4, #21]
 8011aac:	7da0      	ldrb	r0, [r4, #22]
 8011aae:	f080 0001 	eor.w	r0, r0, #1
 8011ab2:	bd38      	pop	{r3, r4, r5, pc}
 8011ab4:	601d      	str	r5, [r3, #0]
 8011ab6:	e7f1      	b.n	8011a9c <ucdr_serialize_uint32_t+0x44>

08011ab8 <ucdr_serialize_endian_uint32_t>:
 8011ab8:	b570      	push	{r4, r5, r6, lr}
 8011aba:	4604      	mov	r4, r0
 8011abc:	460e      	mov	r6, r1
 8011abe:	2104      	movs	r1, #4
 8011ac0:	4615      	mov	r5, r2
 8011ac2:	f000 faf5 	bl	80120b0 <ucdr_buffer_alignment>
 8011ac6:	68a2      	ldr	r2, [r4, #8]
 8011ac8:	6923      	ldr	r3, [r4, #16]
 8011aca:	4402      	add	r2, r0
 8011acc:	4418      	add	r0, r3
 8011ace:	6120      	str	r0, [r4, #16]
 8011ad0:	60a2      	str	r2, [r4, #8]
 8011ad2:	4620      	mov	r0, r4
 8011ad4:	2104      	movs	r1, #4
 8011ad6:	f000 fa99 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011ada:	b1b8      	cbz	r0, 8011b0c <ucdr_serialize_endian_uint32_t+0x54>
 8011adc:	2e01      	cmp	r6, #1
 8011ade:	68a3      	ldr	r3, [r4, #8]
 8011ae0:	d018      	beq.n	8011b14 <ucdr_serialize_endian_uint32_t+0x5c>
 8011ae2:	f3c5 6207 	ubfx	r2, r5, #24, #8
 8011ae6:	701a      	strb	r2, [r3, #0]
 8011ae8:	68a3      	ldr	r3, [r4, #8]
 8011aea:	f3c5 4207 	ubfx	r2, r5, #16, #8
 8011aee:	705a      	strb	r2, [r3, #1]
 8011af0:	68a3      	ldr	r3, [r4, #8]
 8011af2:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011af6:	709a      	strb	r2, [r3, #2]
 8011af8:	68a3      	ldr	r3, [r4, #8]
 8011afa:	70dd      	strb	r5, [r3, #3]
 8011afc:	68a2      	ldr	r2, [r4, #8]
 8011afe:	6923      	ldr	r3, [r4, #16]
 8011b00:	3204      	adds	r2, #4
 8011b02:	3304      	adds	r3, #4
 8011b04:	2104      	movs	r1, #4
 8011b06:	60a2      	str	r2, [r4, #8]
 8011b08:	6123      	str	r3, [r4, #16]
 8011b0a:	7561      	strb	r1, [r4, #21]
 8011b0c:	7da0      	ldrb	r0, [r4, #22]
 8011b0e:	f080 0001 	eor.w	r0, r0, #1
 8011b12:	bd70      	pop	{r4, r5, r6, pc}
 8011b14:	601d      	str	r5, [r3, #0]
 8011b16:	e7f1      	b.n	8011afc <ucdr_serialize_endian_uint32_t+0x44>

08011b18 <ucdr_deserialize_uint32_t>:
 8011b18:	b538      	push	{r3, r4, r5, lr}
 8011b1a:	4604      	mov	r4, r0
 8011b1c:	460d      	mov	r5, r1
 8011b1e:	2104      	movs	r1, #4
 8011b20:	f000 fac6 	bl	80120b0 <ucdr_buffer_alignment>
 8011b24:	68a2      	ldr	r2, [r4, #8]
 8011b26:	6923      	ldr	r3, [r4, #16]
 8011b28:	4402      	add	r2, r0
 8011b2a:	4418      	add	r0, r3
 8011b2c:	6120      	str	r0, [r4, #16]
 8011b2e:	60a2      	str	r2, [r4, #8]
 8011b30:	4620      	mov	r0, r4
 8011b32:	2104      	movs	r1, #4
 8011b34:	f000 fa6a 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011b38:	b1b0      	cbz	r0, 8011b68 <ucdr_deserialize_uint32_t+0x50>
 8011b3a:	7d23      	ldrb	r3, [r4, #20]
 8011b3c:	2b01      	cmp	r3, #1
 8011b3e:	68a3      	ldr	r3, [r4, #8]
 8011b40:	d016      	beq.n	8011b70 <ucdr_deserialize_uint32_t+0x58>
 8011b42:	78db      	ldrb	r3, [r3, #3]
 8011b44:	702b      	strb	r3, [r5, #0]
 8011b46:	68a3      	ldr	r3, [r4, #8]
 8011b48:	789b      	ldrb	r3, [r3, #2]
 8011b4a:	706b      	strb	r3, [r5, #1]
 8011b4c:	68a3      	ldr	r3, [r4, #8]
 8011b4e:	785b      	ldrb	r3, [r3, #1]
 8011b50:	70ab      	strb	r3, [r5, #2]
 8011b52:	68a3      	ldr	r3, [r4, #8]
 8011b54:	781b      	ldrb	r3, [r3, #0]
 8011b56:	70eb      	strb	r3, [r5, #3]
 8011b58:	68a2      	ldr	r2, [r4, #8]
 8011b5a:	6923      	ldr	r3, [r4, #16]
 8011b5c:	3204      	adds	r2, #4
 8011b5e:	3304      	adds	r3, #4
 8011b60:	2104      	movs	r1, #4
 8011b62:	60a2      	str	r2, [r4, #8]
 8011b64:	6123      	str	r3, [r4, #16]
 8011b66:	7561      	strb	r1, [r4, #21]
 8011b68:	7da0      	ldrb	r0, [r4, #22]
 8011b6a:	f080 0001 	eor.w	r0, r0, #1
 8011b6e:	bd38      	pop	{r3, r4, r5, pc}
 8011b70:	681b      	ldr	r3, [r3, #0]
 8011b72:	602b      	str	r3, [r5, #0]
 8011b74:	e7f0      	b.n	8011b58 <ucdr_deserialize_uint32_t+0x40>
 8011b76:	bf00      	nop

08011b78 <ucdr_deserialize_endian_uint32_t>:
 8011b78:	b570      	push	{r4, r5, r6, lr}
 8011b7a:	4604      	mov	r4, r0
 8011b7c:	460e      	mov	r6, r1
 8011b7e:	2104      	movs	r1, #4
 8011b80:	4615      	mov	r5, r2
 8011b82:	f000 fa95 	bl	80120b0 <ucdr_buffer_alignment>
 8011b86:	68a2      	ldr	r2, [r4, #8]
 8011b88:	6923      	ldr	r3, [r4, #16]
 8011b8a:	4402      	add	r2, r0
 8011b8c:	4418      	add	r0, r3
 8011b8e:	6120      	str	r0, [r4, #16]
 8011b90:	60a2      	str	r2, [r4, #8]
 8011b92:	4620      	mov	r0, r4
 8011b94:	2104      	movs	r1, #4
 8011b96:	f000 fa39 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011b9a:	b1a8      	cbz	r0, 8011bc8 <ucdr_deserialize_endian_uint32_t+0x50>
 8011b9c:	2e01      	cmp	r6, #1
 8011b9e:	68a3      	ldr	r3, [r4, #8]
 8011ba0:	d016      	beq.n	8011bd0 <ucdr_deserialize_endian_uint32_t+0x58>
 8011ba2:	78db      	ldrb	r3, [r3, #3]
 8011ba4:	702b      	strb	r3, [r5, #0]
 8011ba6:	68a3      	ldr	r3, [r4, #8]
 8011ba8:	789b      	ldrb	r3, [r3, #2]
 8011baa:	706b      	strb	r3, [r5, #1]
 8011bac:	68a3      	ldr	r3, [r4, #8]
 8011bae:	785b      	ldrb	r3, [r3, #1]
 8011bb0:	70ab      	strb	r3, [r5, #2]
 8011bb2:	68a3      	ldr	r3, [r4, #8]
 8011bb4:	781b      	ldrb	r3, [r3, #0]
 8011bb6:	70eb      	strb	r3, [r5, #3]
 8011bb8:	68a2      	ldr	r2, [r4, #8]
 8011bba:	6923      	ldr	r3, [r4, #16]
 8011bbc:	3204      	adds	r2, #4
 8011bbe:	3304      	adds	r3, #4
 8011bc0:	2104      	movs	r1, #4
 8011bc2:	60a2      	str	r2, [r4, #8]
 8011bc4:	6123      	str	r3, [r4, #16]
 8011bc6:	7561      	strb	r1, [r4, #21]
 8011bc8:	7da0      	ldrb	r0, [r4, #22]
 8011bca:	f080 0001 	eor.w	r0, r0, #1
 8011bce:	bd70      	pop	{r4, r5, r6, pc}
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	602b      	str	r3, [r5, #0]
 8011bd4:	e7f0      	b.n	8011bb8 <ucdr_deserialize_endian_uint32_t+0x40>
 8011bd6:	bf00      	nop

08011bd8 <ucdr_serialize_uint64_t>:
 8011bd8:	b510      	push	{r4, lr}
 8011bda:	2108      	movs	r1, #8
 8011bdc:	4604      	mov	r4, r0
 8011bde:	b082      	sub	sp, #8
 8011be0:	e9cd 2300 	strd	r2, r3, [sp]
 8011be4:	f000 fa64 	bl	80120b0 <ucdr_buffer_alignment>
 8011be8:	68a2      	ldr	r2, [r4, #8]
 8011bea:	6923      	ldr	r3, [r4, #16]
 8011bec:	4402      	add	r2, r0
 8011bee:	4418      	add	r0, r3
 8011bf0:	6120      	str	r0, [r4, #16]
 8011bf2:	60a2      	str	r2, [r4, #8]
 8011bf4:	4620      	mov	r0, r4
 8011bf6:	2108      	movs	r1, #8
 8011bf8:	f000 fa08 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011bfc:	b350      	cbz	r0, 8011c54 <ucdr_serialize_uint64_t+0x7c>
 8011bfe:	7d23      	ldrb	r3, [r4, #20]
 8011c00:	2b01      	cmp	r3, #1
 8011c02:	d02c      	beq.n	8011c5e <ucdr_serialize_uint64_t+0x86>
 8011c04:	68a3      	ldr	r3, [r4, #8]
 8011c06:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8011c0a:	701a      	strb	r2, [r3, #0]
 8011c0c:	68a3      	ldr	r3, [r4, #8]
 8011c0e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011c12:	705a      	strb	r2, [r3, #1]
 8011c14:	68a3      	ldr	r3, [r4, #8]
 8011c16:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011c1a:	709a      	strb	r2, [r3, #2]
 8011c1c:	68a3      	ldr	r3, [r4, #8]
 8011c1e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011c22:	70da      	strb	r2, [r3, #3]
 8011c24:	68a3      	ldr	r3, [r4, #8]
 8011c26:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8011c2a:	711a      	strb	r2, [r3, #4]
 8011c2c:	68a3      	ldr	r3, [r4, #8]
 8011c2e:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8011c32:	715a      	strb	r2, [r3, #5]
 8011c34:	68a3      	ldr	r3, [r4, #8]
 8011c36:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8011c3a:	719a      	strb	r2, [r3, #6]
 8011c3c:	68a3      	ldr	r3, [r4, #8]
 8011c3e:	f89d 2000 	ldrb.w	r2, [sp]
 8011c42:	71da      	strb	r2, [r3, #7]
 8011c44:	68a2      	ldr	r2, [r4, #8]
 8011c46:	6923      	ldr	r3, [r4, #16]
 8011c48:	3208      	adds	r2, #8
 8011c4a:	3308      	adds	r3, #8
 8011c4c:	2108      	movs	r1, #8
 8011c4e:	60a2      	str	r2, [r4, #8]
 8011c50:	6123      	str	r3, [r4, #16]
 8011c52:	7561      	strb	r1, [r4, #21]
 8011c54:	7da0      	ldrb	r0, [r4, #22]
 8011c56:	f080 0001 	eor.w	r0, r0, #1
 8011c5a:	b002      	add	sp, #8
 8011c5c:	bd10      	pop	{r4, pc}
 8011c5e:	466b      	mov	r3, sp
 8011c60:	cb03      	ldmia	r3!, {r0, r1}
 8011c62:	68a3      	ldr	r3, [r4, #8]
 8011c64:	6018      	str	r0, [r3, #0]
 8011c66:	6059      	str	r1, [r3, #4]
 8011c68:	e7ec      	b.n	8011c44 <ucdr_serialize_uint64_t+0x6c>
 8011c6a:	bf00      	nop

08011c6c <ucdr_serialize_int8_t>:
 8011c6c:	b538      	push	{r3, r4, r5, lr}
 8011c6e:	460d      	mov	r5, r1
 8011c70:	2101      	movs	r1, #1
 8011c72:	4604      	mov	r4, r0
 8011c74:	f000 f9ca 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011c78:	b148      	cbz	r0, 8011c8e <ucdr_serialize_int8_t+0x22>
 8011c7a:	68a3      	ldr	r3, [r4, #8]
 8011c7c:	701d      	strb	r5, [r3, #0]
 8011c7e:	68a2      	ldr	r2, [r4, #8]
 8011c80:	6923      	ldr	r3, [r4, #16]
 8011c82:	3201      	adds	r2, #1
 8011c84:	3301      	adds	r3, #1
 8011c86:	2101      	movs	r1, #1
 8011c88:	60a2      	str	r2, [r4, #8]
 8011c8a:	6123      	str	r3, [r4, #16]
 8011c8c:	7561      	strb	r1, [r4, #21]
 8011c8e:	7da0      	ldrb	r0, [r4, #22]
 8011c90:	f080 0001 	eor.w	r0, r0, #1
 8011c94:	bd38      	pop	{r3, r4, r5, pc}
 8011c96:	bf00      	nop

08011c98 <ucdr_deserialize_int8_t>:
 8011c98:	b538      	push	{r3, r4, r5, lr}
 8011c9a:	460d      	mov	r5, r1
 8011c9c:	2101      	movs	r1, #1
 8011c9e:	4604      	mov	r4, r0
 8011ca0:	f000 f9b4 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011ca4:	b150      	cbz	r0, 8011cbc <ucdr_deserialize_int8_t+0x24>
 8011ca6:	68a3      	ldr	r3, [r4, #8]
 8011ca8:	781b      	ldrb	r3, [r3, #0]
 8011caa:	702b      	strb	r3, [r5, #0]
 8011cac:	68a2      	ldr	r2, [r4, #8]
 8011cae:	6923      	ldr	r3, [r4, #16]
 8011cb0:	3201      	adds	r2, #1
 8011cb2:	3301      	adds	r3, #1
 8011cb4:	2101      	movs	r1, #1
 8011cb6:	60a2      	str	r2, [r4, #8]
 8011cb8:	6123      	str	r3, [r4, #16]
 8011cba:	7561      	strb	r1, [r4, #21]
 8011cbc:	7da0      	ldrb	r0, [r4, #22]
 8011cbe:	f080 0001 	eor.w	r0, r0, #1
 8011cc2:	bd38      	pop	{r3, r4, r5, pc}

08011cc4 <ucdr_serialize_int16_t>:
 8011cc4:	b538      	push	{r3, r4, r5, lr}
 8011cc6:	4604      	mov	r4, r0
 8011cc8:	460d      	mov	r5, r1
 8011cca:	2102      	movs	r1, #2
 8011ccc:	f000 f9f0 	bl	80120b0 <ucdr_buffer_alignment>
 8011cd0:	68a2      	ldr	r2, [r4, #8]
 8011cd2:	6923      	ldr	r3, [r4, #16]
 8011cd4:	4402      	add	r2, r0
 8011cd6:	4418      	add	r0, r3
 8011cd8:	6120      	str	r0, [r4, #16]
 8011cda:	60a2      	str	r2, [r4, #8]
 8011cdc:	4620      	mov	r0, r4
 8011cde:	2102      	movs	r1, #2
 8011ce0:	f000 f994 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011ce4:	b180      	cbz	r0, 8011d08 <ucdr_serialize_int16_t+0x44>
 8011ce6:	7d23      	ldrb	r3, [r4, #20]
 8011ce8:	2b01      	cmp	r3, #1
 8011cea:	68a3      	ldr	r3, [r4, #8]
 8011cec:	d010      	beq.n	8011d10 <ucdr_serialize_int16_t+0x4c>
 8011cee:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011cf2:	701a      	strb	r2, [r3, #0]
 8011cf4:	68a3      	ldr	r3, [r4, #8]
 8011cf6:	705d      	strb	r5, [r3, #1]
 8011cf8:	68a2      	ldr	r2, [r4, #8]
 8011cfa:	6923      	ldr	r3, [r4, #16]
 8011cfc:	3202      	adds	r2, #2
 8011cfe:	3302      	adds	r3, #2
 8011d00:	2102      	movs	r1, #2
 8011d02:	60a2      	str	r2, [r4, #8]
 8011d04:	6123      	str	r3, [r4, #16]
 8011d06:	7561      	strb	r1, [r4, #21]
 8011d08:	7da0      	ldrb	r0, [r4, #22]
 8011d0a:	f080 0001 	eor.w	r0, r0, #1
 8011d0e:	bd38      	pop	{r3, r4, r5, pc}
 8011d10:	801d      	strh	r5, [r3, #0]
 8011d12:	e7f1      	b.n	8011cf8 <ucdr_serialize_int16_t+0x34>

08011d14 <ucdr_serialize_int32_t>:
 8011d14:	b538      	push	{r3, r4, r5, lr}
 8011d16:	4604      	mov	r4, r0
 8011d18:	460d      	mov	r5, r1
 8011d1a:	2104      	movs	r1, #4
 8011d1c:	f000 f9c8 	bl	80120b0 <ucdr_buffer_alignment>
 8011d20:	68a2      	ldr	r2, [r4, #8]
 8011d22:	6923      	ldr	r3, [r4, #16]
 8011d24:	4402      	add	r2, r0
 8011d26:	4418      	add	r0, r3
 8011d28:	6120      	str	r0, [r4, #16]
 8011d2a:	60a2      	str	r2, [r4, #8]
 8011d2c:	4620      	mov	r0, r4
 8011d2e:	2104      	movs	r1, #4
 8011d30:	f000 f96c 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011d34:	b1c0      	cbz	r0, 8011d68 <ucdr_serialize_int32_t+0x54>
 8011d36:	7d23      	ldrb	r3, [r4, #20]
 8011d38:	2b01      	cmp	r3, #1
 8011d3a:	68a3      	ldr	r3, [r4, #8]
 8011d3c:	d018      	beq.n	8011d70 <ucdr_serialize_int32_t+0x5c>
 8011d3e:	f3c5 6207 	ubfx	r2, r5, #24, #8
 8011d42:	701a      	strb	r2, [r3, #0]
 8011d44:	68a3      	ldr	r3, [r4, #8]
 8011d46:	f3c5 4207 	ubfx	r2, r5, #16, #8
 8011d4a:	705a      	strb	r2, [r3, #1]
 8011d4c:	68a3      	ldr	r3, [r4, #8]
 8011d4e:	f3c5 2207 	ubfx	r2, r5, #8, #8
 8011d52:	709a      	strb	r2, [r3, #2]
 8011d54:	68a3      	ldr	r3, [r4, #8]
 8011d56:	70dd      	strb	r5, [r3, #3]
 8011d58:	68a2      	ldr	r2, [r4, #8]
 8011d5a:	6923      	ldr	r3, [r4, #16]
 8011d5c:	3204      	adds	r2, #4
 8011d5e:	3304      	adds	r3, #4
 8011d60:	2104      	movs	r1, #4
 8011d62:	60a2      	str	r2, [r4, #8]
 8011d64:	6123      	str	r3, [r4, #16]
 8011d66:	7561      	strb	r1, [r4, #21]
 8011d68:	7da0      	ldrb	r0, [r4, #22]
 8011d6a:	f080 0001 	eor.w	r0, r0, #1
 8011d6e:	bd38      	pop	{r3, r4, r5, pc}
 8011d70:	601d      	str	r5, [r3, #0]
 8011d72:	e7f1      	b.n	8011d58 <ucdr_serialize_int32_t+0x44>

08011d74 <ucdr_deserialize_int32_t>:
 8011d74:	b538      	push	{r3, r4, r5, lr}
 8011d76:	4604      	mov	r4, r0
 8011d78:	460d      	mov	r5, r1
 8011d7a:	2104      	movs	r1, #4
 8011d7c:	f000 f998 	bl	80120b0 <ucdr_buffer_alignment>
 8011d80:	68a2      	ldr	r2, [r4, #8]
 8011d82:	6923      	ldr	r3, [r4, #16]
 8011d84:	4402      	add	r2, r0
 8011d86:	4418      	add	r0, r3
 8011d88:	6120      	str	r0, [r4, #16]
 8011d8a:	60a2      	str	r2, [r4, #8]
 8011d8c:	4620      	mov	r0, r4
 8011d8e:	2104      	movs	r1, #4
 8011d90:	f000 f93c 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011d94:	b1b0      	cbz	r0, 8011dc4 <ucdr_deserialize_int32_t+0x50>
 8011d96:	7d23      	ldrb	r3, [r4, #20]
 8011d98:	2b01      	cmp	r3, #1
 8011d9a:	68a3      	ldr	r3, [r4, #8]
 8011d9c:	d016      	beq.n	8011dcc <ucdr_deserialize_int32_t+0x58>
 8011d9e:	78db      	ldrb	r3, [r3, #3]
 8011da0:	702b      	strb	r3, [r5, #0]
 8011da2:	68a3      	ldr	r3, [r4, #8]
 8011da4:	789b      	ldrb	r3, [r3, #2]
 8011da6:	706b      	strb	r3, [r5, #1]
 8011da8:	68a3      	ldr	r3, [r4, #8]
 8011daa:	785b      	ldrb	r3, [r3, #1]
 8011dac:	70ab      	strb	r3, [r5, #2]
 8011dae:	68a3      	ldr	r3, [r4, #8]
 8011db0:	781b      	ldrb	r3, [r3, #0]
 8011db2:	70eb      	strb	r3, [r5, #3]
 8011db4:	68a2      	ldr	r2, [r4, #8]
 8011db6:	6923      	ldr	r3, [r4, #16]
 8011db8:	3204      	adds	r2, #4
 8011dba:	3304      	adds	r3, #4
 8011dbc:	2104      	movs	r1, #4
 8011dbe:	60a2      	str	r2, [r4, #8]
 8011dc0:	6123      	str	r3, [r4, #16]
 8011dc2:	7561      	strb	r1, [r4, #21]
 8011dc4:	7da0      	ldrb	r0, [r4, #22]
 8011dc6:	f080 0001 	eor.w	r0, r0, #1
 8011dca:	bd38      	pop	{r3, r4, r5, pc}
 8011dcc:	681b      	ldr	r3, [r3, #0]
 8011dce:	602b      	str	r3, [r5, #0]
 8011dd0:	e7f0      	b.n	8011db4 <ucdr_deserialize_int32_t+0x40>
 8011dd2:	bf00      	nop

08011dd4 <ucdr_serialize_double>:
 8011dd4:	b510      	push	{r4, lr}
 8011dd6:	2108      	movs	r1, #8
 8011dd8:	4604      	mov	r4, r0
 8011dda:	b082      	sub	sp, #8
 8011ddc:	ed8d 0b00 	vstr	d0, [sp]
 8011de0:	f000 f966 	bl	80120b0 <ucdr_buffer_alignment>
 8011de4:	68a2      	ldr	r2, [r4, #8]
 8011de6:	6923      	ldr	r3, [r4, #16]
 8011de8:	4402      	add	r2, r0
 8011dea:	4418      	add	r0, r3
 8011dec:	6120      	str	r0, [r4, #16]
 8011dee:	60a2      	str	r2, [r4, #8]
 8011df0:	4620      	mov	r0, r4
 8011df2:	2108      	movs	r1, #8
 8011df4:	f000 f90a 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011df8:	b350      	cbz	r0, 8011e50 <ucdr_serialize_double+0x7c>
 8011dfa:	7d23      	ldrb	r3, [r4, #20]
 8011dfc:	2b01      	cmp	r3, #1
 8011dfe:	d02c      	beq.n	8011e5a <ucdr_serialize_double+0x86>
 8011e00:	68a3      	ldr	r3, [r4, #8]
 8011e02:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8011e06:	701a      	strb	r2, [r3, #0]
 8011e08:	68a3      	ldr	r3, [r4, #8]
 8011e0a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011e0e:	705a      	strb	r2, [r3, #1]
 8011e10:	68a3      	ldr	r3, [r4, #8]
 8011e12:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011e16:	709a      	strb	r2, [r3, #2]
 8011e18:	68a3      	ldr	r3, [r4, #8]
 8011e1a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011e1e:	70da      	strb	r2, [r3, #3]
 8011e20:	68a3      	ldr	r3, [r4, #8]
 8011e22:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8011e26:	711a      	strb	r2, [r3, #4]
 8011e28:	68a3      	ldr	r3, [r4, #8]
 8011e2a:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8011e2e:	715a      	strb	r2, [r3, #5]
 8011e30:	68a3      	ldr	r3, [r4, #8]
 8011e32:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8011e36:	719a      	strb	r2, [r3, #6]
 8011e38:	68a3      	ldr	r3, [r4, #8]
 8011e3a:	f89d 2000 	ldrb.w	r2, [sp]
 8011e3e:	71da      	strb	r2, [r3, #7]
 8011e40:	68a2      	ldr	r2, [r4, #8]
 8011e42:	6923      	ldr	r3, [r4, #16]
 8011e44:	3208      	adds	r2, #8
 8011e46:	3308      	adds	r3, #8
 8011e48:	2108      	movs	r1, #8
 8011e4a:	60a2      	str	r2, [r4, #8]
 8011e4c:	6123      	str	r3, [r4, #16]
 8011e4e:	7561      	strb	r1, [r4, #21]
 8011e50:	7da0      	ldrb	r0, [r4, #22]
 8011e52:	f080 0001 	eor.w	r0, r0, #1
 8011e56:	b002      	add	sp, #8
 8011e58:	bd10      	pop	{r4, pc}
 8011e5a:	466b      	mov	r3, sp
 8011e5c:	cb03      	ldmia	r3!, {r0, r1}
 8011e5e:	68a3      	ldr	r3, [r4, #8]
 8011e60:	6018      	str	r0, [r3, #0]
 8011e62:	6059      	str	r1, [r3, #4]
 8011e64:	e7ec      	b.n	8011e40 <ucdr_serialize_double+0x6c>
 8011e66:	bf00      	nop

08011e68 <ucdr_serialize_endian_double>:
 8011e68:	b530      	push	{r4, r5, lr}
 8011e6a:	4604      	mov	r4, r0
 8011e6c:	b083      	sub	sp, #12
 8011e6e:	460d      	mov	r5, r1
 8011e70:	2108      	movs	r1, #8
 8011e72:	ed8d 0b00 	vstr	d0, [sp]
 8011e76:	f000 f91b 	bl	80120b0 <ucdr_buffer_alignment>
 8011e7a:	68a2      	ldr	r2, [r4, #8]
 8011e7c:	6923      	ldr	r3, [r4, #16]
 8011e7e:	4402      	add	r2, r0
 8011e80:	4418      	add	r0, r3
 8011e82:	6120      	str	r0, [r4, #16]
 8011e84:	60a2      	str	r2, [r4, #8]
 8011e86:	4620      	mov	r0, r4
 8011e88:	2108      	movs	r1, #8
 8011e8a:	f000 f8bf 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011e8e:	b348      	cbz	r0, 8011ee4 <ucdr_serialize_endian_double+0x7c>
 8011e90:	2d01      	cmp	r5, #1
 8011e92:	d02c      	beq.n	8011eee <ucdr_serialize_endian_double+0x86>
 8011e94:	68a3      	ldr	r3, [r4, #8]
 8011e96:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8011e9a:	701a      	strb	r2, [r3, #0]
 8011e9c:	68a3      	ldr	r3, [r4, #8]
 8011e9e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011ea2:	705a      	strb	r2, [r3, #1]
 8011ea4:	68a3      	ldr	r3, [r4, #8]
 8011ea6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011eaa:	709a      	strb	r2, [r3, #2]
 8011eac:	68a3      	ldr	r3, [r4, #8]
 8011eae:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011eb2:	70da      	strb	r2, [r3, #3]
 8011eb4:	68a3      	ldr	r3, [r4, #8]
 8011eb6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8011eba:	711a      	strb	r2, [r3, #4]
 8011ebc:	68a3      	ldr	r3, [r4, #8]
 8011ebe:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8011ec2:	715a      	strb	r2, [r3, #5]
 8011ec4:	68a3      	ldr	r3, [r4, #8]
 8011ec6:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8011eca:	719a      	strb	r2, [r3, #6]
 8011ecc:	68a3      	ldr	r3, [r4, #8]
 8011ece:	f89d 2000 	ldrb.w	r2, [sp]
 8011ed2:	71da      	strb	r2, [r3, #7]
 8011ed4:	68a2      	ldr	r2, [r4, #8]
 8011ed6:	6923      	ldr	r3, [r4, #16]
 8011ed8:	3208      	adds	r2, #8
 8011eda:	3308      	adds	r3, #8
 8011edc:	2108      	movs	r1, #8
 8011ede:	60a2      	str	r2, [r4, #8]
 8011ee0:	6123      	str	r3, [r4, #16]
 8011ee2:	7561      	strb	r1, [r4, #21]
 8011ee4:	7da0      	ldrb	r0, [r4, #22]
 8011ee6:	f080 0001 	eor.w	r0, r0, #1
 8011eea:	b003      	add	sp, #12
 8011eec:	bd30      	pop	{r4, r5, pc}
 8011eee:	466b      	mov	r3, sp
 8011ef0:	cb03      	ldmia	r3!, {r0, r1}
 8011ef2:	68a3      	ldr	r3, [r4, #8]
 8011ef4:	6018      	str	r0, [r3, #0]
 8011ef6:	6059      	str	r1, [r3, #4]
 8011ef8:	e7ec      	b.n	8011ed4 <ucdr_serialize_endian_double+0x6c>
 8011efa:	bf00      	nop

08011efc <ucdr_deserialize_double>:
 8011efc:	b538      	push	{r3, r4, r5, lr}
 8011efe:	4604      	mov	r4, r0
 8011f00:	460d      	mov	r5, r1
 8011f02:	2108      	movs	r1, #8
 8011f04:	f000 f8d4 	bl	80120b0 <ucdr_buffer_alignment>
 8011f08:	68a2      	ldr	r2, [r4, #8]
 8011f0a:	6923      	ldr	r3, [r4, #16]
 8011f0c:	4402      	add	r2, r0
 8011f0e:	4418      	add	r0, r3
 8011f10:	6120      	str	r0, [r4, #16]
 8011f12:	60a2      	str	r2, [r4, #8]
 8011f14:	4620      	mov	r0, r4
 8011f16:	2108      	movs	r1, #8
 8011f18:	f000 f878 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011f1c:	b310      	cbz	r0, 8011f64 <ucdr_deserialize_double+0x68>
 8011f1e:	7d23      	ldrb	r3, [r4, #20]
 8011f20:	2b01      	cmp	r3, #1
 8011f22:	68a3      	ldr	r3, [r4, #8]
 8011f24:	d022      	beq.n	8011f6c <ucdr_deserialize_double+0x70>
 8011f26:	79db      	ldrb	r3, [r3, #7]
 8011f28:	702b      	strb	r3, [r5, #0]
 8011f2a:	68a3      	ldr	r3, [r4, #8]
 8011f2c:	799b      	ldrb	r3, [r3, #6]
 8011f2e:	706b      	strb	r3, [r5, #1]
 8011f30:	68a3      	ldr	r3, [r4, #8]
 8011f32:	795b      	ldrb	r3, [r3, #5]
 8011f34:	70ab      	strb	r3, [r5, #2]
 8011f36:	68a3      	ldr	r3, [r4, #8]
 8011f38:	791b      	ldrb	r3, [r3, #4]
 8011f3a:	70eb      	strb	r3, [r5, #3]
 8011f3c:	68a3      	ldr	r3, [r4, #8]
 8011f3e:	78db      	ldrb	r3, [r3, #3]
 8011f40:	712b      	strb	r3, [r5, #4]
 8011f42:	68a3      	ldr	r3, [r4, #8]
 8011f44:	789b      	ldrb	r3, [r3, #2]
 8011f46:	716b      	strb	r3, [r5, #5]
 8011f48:	68a3      	ldr	r3, [r4, #8]
 8011f4a:	785b      	ldrb	r3, [r3, #1]
 8011f4c:	71ab      	strb	r3, [r5, #6]
 8011f4e:	68a3      	ldr	r3, [r4, #8]
 8011f50:	781b      	ldrb	r3, [r3, #0]
 8011f52:	71eb      	strb	r3, [r5, #7]
 8011f54:	68a2      	ldr	r2, [r4, #8]
 8011f56:	6923      	ldr	r3, [r4, #16]
 8011f58:	3208      	adds	r2, #8
 8011f5a:	3308      	adds	r3, #8
 8011f5c:	2108      	movs	r1, #8
 8011f5e:	60a2      	str	r2, [r4, #8]
 8011f60:	6123      	str	r3, [r4, #16]
 8011f62:	7561      	strb	r1, [r4, #21]
 8011f64:	7da0      	ldrb	r0, [r4, #22]
 8011f66:	f080 0001 	eor.w	r0, r0, #1
 8011f6a:	bd38      	pop	{r3, r4, r5, pc}
 8011f6c:	681a      	ldr	r2, [r3, #0]
 8011f6e:	685b      	ldr	r3, [r3, #4]
 8011f70:	606b      	str	r3, [r5, #4]
 8011f72:	602a      	str	r2, [r5, #0]
 8011f74:	e7ee      	b.n	8011f54 <ucdr_deserialize_double+0x58>
 8011f76:	bf00      	nop

08011f78 <ucdr_deserialize_endian_double>:
 8011f78:	b570      	push	{r4, r5, r6, lr}
 8011f7a:	4604      	mov	r4, r0
 8011f7c:	460e      	mov	r6, r1
 8011f7e:	2108      	movs	r1, #8
 8011f80:	4615      	mov	r5, r2
 8011f82:	f000 f895 	bl	80120b0 <ucdr_buffer_alignment>
 8011f86:	68a2      	ldr	r2, [r4, #8]
 8011f88:	6923      	ldr	r3, [r4, #16]
 8011f8a:	4402      	add	r2, r0
 8011f8c:	4418      	add	r0, r3
 8011f8e:	6120      	str	r0, [r4, #16]
 8011f90:	60a2      	str	r2, [r4, #8]
 8011f92:	4620      	mov	r0, r4
 8011f94:	2108      	movs	r1, #8
 8011f96:	f000 f839 	bl	801200c <ucdr_check_final_buffer_behavior>
 8011f9a:	b308      	cbz	r0, 8011fe0 <ucdr_deserialize_endian_double+0x68>
 8011f9c:	2e01      	cmp	r6, #1
 8011f9e:	68a3      	ldr	r3, [r4, #8]
 8011fa0:	d022      	beq.n	8011fe8 <ucdr_deserialize_endian_double+0x70>
 8011fa2:	79db      	ldrb	r3, [r3, #7]
 8011fa4:	702b      	strb	r3, [r5, #0]
 8011fa6:	68a3      	ldr	r3, [r4, #8]
 8011fa8:	799b      	ldrb	r3, [r3, #6]
 8011faa:	706b      	strb	r3, [r5, #1]
 8011fac:	68a3      	ldr	r3, [r4, #8]
 8011fae:	795b      	ldrb	r3, [r3, #5]
 8011fb0:	70ab      	strb	r3, [r5, #2]
 8011fb2:	68a3      	ldr	r3, [r4, #8]
 8011fb4:	791b      	ldrb	r3, [r3, #4]
 8011fb6:	70eb      	strb	r3, [r5, #3]
 8011fb8:	68a3      	ldr	r3, [r4, #8]
 8011fba:	78db      	ldrb	r3, [r3, #3]
 8011fbc:	712b      	strb	r3, [r5, #4]
 8011fbe:	68a3      	ldr	r3, [r4, #8]
 8011fc0:	789b      	ldrb	r3, [r3, #2]
 8011fc2:	716b      	strb	r3, [r5, #5]
 8011fc4:	68a3      	ldr	r3, [r4, #8]
 8011fc6:	785b      	ldrb	r3, [r3, #1]
 8011fc8:	71ab      	strb	r3, [r5, #6]
 8011fca:	68a3      	ldr	r3, [r4, #8]
 8011fcc:	781b      	ldrb	r3, [r3, #0]
 8011fce:	71eb      	strb	r3, [r5, #7]
 8011fd0:	68a2      	ldr	r2, [r4, #8]
 8011fd2:	6923      	ldr	r3, [r4, #16]
 8011fd4:	3208      	adds	r2, #8
 8011fd6:	3308      	adds	r3, #8
 8011fd8:	2108      	movs	r1, #8
 8011fda:	60a2      	str	r2, [r4, #8]
 8011fdc:	6123      	str	r3, [r4, #16]
 8011fde:	7561      	strb	r1, [r4, #21]
 8011fe0:	7da0      	ldrb	r0, [r4, #22]
 8011fe2:	f080 0001 	eor.w	r0, r0, #1
 8011fe6:	bd70      	pop	{r4, r5, r6, pc}
 8011fe8:	681a      	ldr	r2, [r3, #0]
 8011fea:	685b      	ldr	r3, [r3, #4]
 8011fec:	606b      	str	r3, [r5, #4]
 8011fee:	602a      	str	r2, [r5, #0]
 8011ff0:	e7ee      	b.n	8011fd0 <ucdr_deserialize_endian_double+0x58>
 8011ff2:	bf00      	nop

08011ff4 <ucdr_check_buffer_available_for>:
 8011ff4:	7d83      	ldrb	r3, [r0, #22]
 8011ff6:	b93b      	cbnz	r3, 8012008 <ucdr_check_buffer_available_for+0x14>
 8011ff8:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8011ffc:	4419      	add	r1, r3
 8011ffe:	4288      	cmp	r0, r1
 8012000:	bf34      	ite	cc
 8012002:	2000      	movcc	r0, #0
 8012004:	2001      	movcs	r0, #1
 8012006:	4770      	bx	lr
 8012008:	2000      	movs	r0, #0
 801200a:	4770      	bx	lr

0801200c <ucdr_check_final_buffer_behavior>:
 801200c:	b538      	push	{r3, r4, r5, lr}
 801200e:	7d83      	ldrb	r3, [r0, #22]
 8012010:	b97b      	cbnz	r3, 8012032 <ucdr_check_final_buffer_behavior+0x26>
 8012012:	e9d0 5201 	ldrd	r5, r2, [r0, #4]
 8012016:	4411      	add	r1, r2
 8012018:	428d      	cmp	r5, r1
 801201a:	4604      	mov	r4, r0
 801201c:	d20c      	bcs.n	8012038 <ucdr_check_final_buffer_behavior+0x2c>
 801201e:	6982      	ldr	r2, [r0, #24]
 8012020:	b16a      	cbz	r2, 801203e <ucdr_check_final_buffer_behavior+0x32>
 8012022:	69c1      	ldr	r1, [r0, #28]
 8012024:	4790      	blx	r2
 8012026:	f080 0301 	eor.w	r3, r0, #1
 801202a:	b2db      	uxtb	r3, r3
 801202c:	75a0      	strb	r0, [r4, #22]
 801202e:	4618      	mov	r0, r3
 8012030:	bd38      	pop	{r3, r4, r5, pc}
 8012032:	2300      	movs	r3, #0
 8012034:	4618      	mov	r0, r3
 8012036:	bd38      	pop	{r3, r4, r5, pc}
 8012038:	2301      	movs	r3, #1
 801203a:	4618      	mov	r0, r3
 801203c:	bd38      	pop	{r3, r4, r5, pc}
 801203e:	2001      	movs	r0, #1
 8012040:	75a0      	strb	r0, [r4, #22]
 8012042:	e7f4      	b.n	801202e <ucdr_check_final_buffer_behavior+0x22>

08012044 <ucdr_set_on_full_buffer_callback>:
 8012044:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8012048:	4770      	bx	lr
 801204a:	bf00      	nop

0801204c <ucdr_init_buffer_origin_offset_endian>:
 801204c:	b430      	push	{r4, r5}
 801204e:	9c02      	ldr	r4, [sp, #8]
 8012050:	f89d 500c 	ldrb.w	r5, [sp, #12]
 8012054:	6001      	str	r1, [r0, #0]
 8012056:	440a      	add	r2, r1
 8012058:	60c3      	str	r3, [r0, #12]
 801205a:	4421      	add	r1, r4
 801205c:	441c      	add	r4, r3
 801205e:	2300      	movs	r3, #0
 8012060:	6104      	str	r4, [r0, #16]
 8012062:	7505      	strb	r5, [r0, #20]
 8012064:	e9c0 2101 	strd	r2, r1, [r0, #4]
 8012068:	bc30      	pop	{r4, r5}
 801206a:	e9c0 3306 	strd	r3, r3, [r0, #24]
 801206e:	7543      	strb	r3, [r0, #21]
 8012070:	7583      	strb	r3, [r0, #22]
 8012072:	4770      	bx	lr

08012074 <ucdr_init_buffer_origin_offset>:
 8012074:	b510      	push	{r4, lr}
 8012076:	b082      	sub	sp, #8
 8012078:	9c04      	ldr	r4, [sp, #16]
 801207a:	9400      	str	r4, [sp, #0]
 801207c:	2401      	movs	r4, #1
 801207e:	9401      	str	r4, [sp, #4]
 8012080:	f7ff ffe4 	bl	801204c <ucdr_init_buffer_origin_offset_endian>
 8012084:	b002      	add	sp, #8
 8012086:	bd10      	pop	{r4, pc}

08012088 <ucdr_init_buffer_origin>:
 8012088:	b510      	push	{r4, lr}
 801208a:	b082      	sub	sp, #8
 801208c:	2400      	movs	r4, #0
 801208e:	9400      	str	r4, [sp, #0]
 8012090:	f7ff fff0 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8012094:	b002      	add	sp, #8
 8012096:	bd10      	pop	{r4, pc}

08012098 <ucdr_init_buffer>:
 8012098:	2300      	movs	r3, #0
 801209a:	f7ff bff5 	b.w	8012088 <ucdr_init_buffer_origin>
 801209e:	bf00      	nop

080120a0 <ucdr_alignment>:
 80120a0:	fbb0 f3f1 	udiv	r3, r0, r1
 80120a4:	fb03 0011 	mls	r0, r3, r1, r0
 80120a8:	1a08      	subs	r0, r1, r0
 80120aa:	3901      	subs	r1, #1
 80120ac:	4008      	ands	r0, r1
 80120ae:	4770      	bx	lr

080120b0 <ucdr_buffer_alignment>:
 80120b0:	7d43      	ldrb	r3, [r0, #21]
 80120b2:	428b      	cmp	r3, r1
 80120b4:	d20a      	bcs.n	80120cc <ucdr_buffer_alignment+0x1c>
 80120b6:	e9d0 0303 	ldrd	r0, r3, [r0, #12]
 80120ba:	1a1b      	subs	r3, r3, r0
 80120bc:	fbb3 f0f1 	udiv	r0, r3, r1
 80120c0:	fb01 3010 	mls	r0, r1, r0, r3
 80120c4:	1a08      	subs	r0, r1, r0
 80120c6:	3901      	subs	r1, #1
 80120c8:	4008      	ands	r0, r1
 80120ca:	4770      	bx	lr
 80120cc:	2000      	movs	r0, #0
 80120ce:	4770      	bx	lr

080120d0 <ucdr_align_to>:
 80120d0:	b570      	push	{r4, r5, r6, lr}
 80120d2:	4604      	mov	r4, r0
 80120d4:	460e      	mov	r6, r1
 80120d6:	f7ff ffeb 	bl	80120b0 <ucdr_buffer_alignment>
 80120da:	68a5      	ldr	r5, [r4, #8]
 80120dc:	6863      	ldr	r3, [r4, #4]
 80120de:	6922      	ldr	r2, [r4, #16]
 80120e0:	7566      	strb	r6, [r4, #21]
 80120e2:	4405      	add	r5, r0
 80120e4:	42ab      	cmp	r3, r5
 80120e6:	4410      	add	r0, r2
 80120e8:	bf28      	it	cs
 80120ea:	462b      	movcs	r3, r5
 80120ec:	6120      	str	r0, [r4, #16]
 80120ee:	60a3      	str	r3, [r4, #8]
 80120f0:	bd70      	pop	{r4, r5, r6, pc}
 80120f2:	bf00      	nop

080120f4 <ucdr_buffer_length>:
 80120f4:	6882      	ldr	r2, [r0, #8]
 80120f6:	6800      	ldr	r0, [r0, #0]
 80120f8:	1a10      	subs	r0, r2, r0
 80120fa:	4770      	bx	lr

080120fc <ucdr_buffer_remaining>:
 80120fc:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8012100:	1a10      	subs	r0, r2, r0
 8012102:	4770      	bx	lr

08012104 <ucdr_check_final_buffer_behavior_array>:
 8012104:	b538      	push	{r3, r4, r5, lr}
 8012106:	7d83      	ldrb	r3, [r0, #22]
 8012108:	b96b      	cbnz	r3, 8012126 <ucdr_check_final_buffer_behavior_array+0x22>
 801210a:	460d      	mov	r5, r1
 801210c:	e9d0 1301 	ldrd	r1, r3, [r0, #4]
 8012110:	441a      	add	r2, r3
 8012112:	4291      	cmp	r1, r2
 8012114:	4604      	mov	r4, r0
 8012116:	d208      	bcs.n	801212a <ucdr_check_final_buffer_behavior_array+0x26>
 8012118:	b13d      	cbz	r5, 801212a <ucdr_check_final_buffer_behavior_array+0x26>
 801211a:	6983      	ldr	r3, [r0, #24]
 801211c:	b163      	cbz	r3, 8012138 <ucdr_check_final_buffer_behavior_array+0x34>
 801211e:	69c1      	ldr	r1, [r0, #28]
 8012120:	4798      	blx	r3
 8012122:	75a0      	strb	r0, [r4, #22]
 8012124:	b108      	cbz	r0, 801212a <ucdr_check_final_buffer_behavior_array+0x26>
 8012126:	2000      	movs	r0, #0
 8012128:	bd38      	pop	{r3, r4, r5, pc}
 801212a:	4620      	mov	r0, r4
 801212c:	f7ff ffe6 	bl	80120fc <ucdr_buffer_remaining>
 8012130:	42a8      	cmp	r0, r5
 8012132:	bf28      	it	cs
 8012134:	4628      	movcs	r0, r5
 8012136:	bd38      	pop	{r3, r4, r5, pc}
 8012138:	2301      	movs	r3, #1
 801213a:	7583      	strb	r3, [r0, #22]
 801213c:	e7f3      	b.n	8012126 <ucdr_check_final_buffer_behavior_array+0x22>
 801213e:	bf00      	nop

08012140 <ucdr_advance_buffer>:
 8012140:	b538      	push	{r3, r4, r5, lr}
 8012142:	4604      	mov	r4, r0
 8012144:	460d      	mov	r5, r1
 8012146:	f7ff ff55 	bl	8011ff4 <ucdr_check_buffer_available_for>
 801214a:	b178      	cbz	r0, 801216c <ucdr_advance_buffer+0x2c>
 801214c:	68a3      	ldr	r3, [r4, #8]
 801214e:	6921      	ldr	r1, [r4, #16]
 8012150:	442b      	add	r3, r5
 8012152:	60a3      	str	r3, [r4, #8]
 8012154:	2301      	movs	r3, #1
 8012156:	4429      	add	r1, r5
 8012158:	7563      	strb	r3, [r4, #21]
 801215a:	6121      	str	r1, [r4, #16]
 801215c:	bd38      	pop	{r3, r4, r5, pc}
 801215e:	68a2      	ldr	r2, [r4, #8]
 8012160:	6923      	ldr	r3, [r4, #16]
 8012162:	4402      	add	r2, r0
 8012164:	4403      	add	r3, r0
 8012166:	1a2d      	subs	r5, r5, r0
 8012168:	60a2      	str	r2, [r4, #8]
 801216a:	6123      	str	r3, [r4, #16]
 801216c:	2201      	movs	r2, #1
 801216e:	4629      	mov	r1, r5
 8012170:	4620      	mov	r0, r4
 8012172:	f7ff ffc7 	bl	8012104 <ucdr_check_final_buffer_behavior_array>
 8012176:	2800      	cmp	r0, #0
 8012178:	d1f1      	bne.n	801215e <ucdr_advance_buffer+0x1e>
 801217a:	2301      	movs	r3, #1
 801217c:	7563      	strb	r3, [r4, #21]
 801217e:	bd38      	pop	{r3, r4, r5, pc}

08012180 <ucdr_serialize_sequence_char>:
 8012180:	b570      	push	{r4, r5, r6, lr}
 8012182:	460e      	mov	r6, r1
 8012184:	4615      	mov	r5, r2
 8012186:	7d01      	ldrb	r1, [r0, #20]
 8012188:	4604      	mov	r4, r0
 801218a:	f7ff fc95 	bl	8011ab8 <ucdr_serialize_endian_uint32_t>
 801218e:	b90d      	cbnz	r5, 8012194 <ucdr_serialize_sequence_char+0x14>
 8012190:	2001      	movs	r0, #1
 8012192:	bd70      	pop	{r4, r5, r6, pc}
 8012194:	7d21      	ldrb	r1, [r4, #20]
 8012196:	462b      	mov	r3, r5
 8012198:	4632      	mov	r2, r6
 801219a:	4620      	mov	r0, r4
 801219c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80121a0:	f7ff b910 	b.w	80113c4 <ucdr_serialize_endian_array_char>

080121a4 <ucdr_deserialize_sequence_char>:
 80121a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80121a8:	461d      	mov	r5, r3
 80121aa:	4616      	mov	r6, r2
 80121ac:	460f      	mov	r7, r1
 80121ae:	461a      	mov	r2, r3
 80121b0:	7d01      	ldrb	r1, [r0, #20]
 80121b2:	4604      	mov	r4, r0
 80121b4:	f7ff fce0 	bl	8011b78 <ucdr_deserialize_endian_uint32_t>
 80121b8:	682b      	ldr	r3, [r5, #0]
 80121ba:	429e      	cmp	r6, r3
 80121bc:	bf3c      	itt	cc
 80121be:	2201      	movcc	r2, #1
 80121c0:	75a2      	strbcc	r2, [r4, #22]
 80121c2:	b913      	cbnz	r3, 80121ca <ucdr_deserialize_sequence_char+0x26>
 80121c4:	2001      	movs	r0, #1
 80121c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80121ca:	7d21      	ldrb	r1, [r4, #20]
 80121cc:	463a      	mov	r2, r7
 80121ce:	4620      	mov	r0, r4
 80121d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80121d4:	f7ff b928 	b.w	8011428 <ucdr_deserialize_endian_array_char>

080121d8 <ucdr_serialize_sequence_uint8_t>:
 80121d8:	b570      	push	{r4, r5, r6, lr}
 80121da:	460e      	mov	r6, r1
 80121dc:	4615      	mov	r5, r2
 80121de:	7d01      	ldrb	r1, [r0, #20]
 80121e0:	4604      	mov	r4, r0
 80121e2:	f7ff fc69 	bl	8011ab8 <ucdr_serialize_endian_uint32_t>
 80121e6:	b90d      	cbnz	r5, 80121ec <ucdr_serialize_sequence_uint8_t+0x14>
 80121e8:	2001      	movs	r0, #1
 80121ea:	bd70      	pop	{r4, r5, r6, pc}
 80121ec:	7d21      	ldrb	r1, [r4, #20]
 80121ee:	462b      	mov	r3, r5
 80121f0:	4632      	mov	r2, r6
 80121f2:	4620      	mov	r0, r4
 80121f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80121f8:	f7ff b97a 	b.w	80114f0 <ucdr_serialize_endian_array_uint8_t>

080121fc <ucdr_serialize_sequence_uint16_t>:
 80121fc:	b570      	push	{r4, r5, r6, lr}
 80121fe:	460e      	mov	r6, r1
 8012200:	4615      	mov	r5, r2
 8012202:	7d01      	ldrb	r1, [r0, #20]
 8012204:	4604      	mov	r4, r0
 8012206:	f7ff fc57 	bl	8011ab8 <ucdr_serialize_endian_uint32_t>
 801220a:	b90d      	cbnz	r5, 8012210 <ucdr_serialize_sequence_uint16_t+0x14>
 801220c:	2001      	movs	r0, #1
 801220e:	bd70      	pop	{r4, r5, r6, pc}
 8012210:	7d21      	ldrb	r1, [r4, #20]
 8012212:	462b      	mov	r3, r5
 8012214:	4632      	mov	r2, r6
 8012216:	4620      	mov	r0, r4
 8012218:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801221c:	f7ff b9cc 	b.w	80115b8 <ucdr_serialize_endian_array_uint16_t>

08012220 <ucdr_deserialize_sequence_uint16_t>:
 8012220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012224:	461d      	mov	r5, r3
 8012226:	4616      	mov	r6, r2
 8012228:	460f      	mov	r7, r1
 801222a:	461a      	mov	r2, r3
 801222c:	7d01      	ldrb	r1, [r0, #20]
 801222e:	4604      	mov	r4, r0
 8012230:	f7ff fca2 	bl	8011b78 <ucdr_deserialize_endian_uint32_t>
 8012234:	682b      	ldr	r3, [r5, #0]
 8012236:	429e      	cmp	r6, r3
 8012238:	bf3c      	itt	cc
 801223a:	2201      	movcc	r2, #1
 801223c:	75a2      	strbcc	r2, [r4, #22]
 801223e:	b913      	cbnz	r3, 8012246 <ucdr_deserialize_sequence_uint16_t+0x26>
 8012240:	2001      	movs	r0, #1
 8012242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012246:	7d21      	ldrb	r1, [r4, #20]
 8012248:	463a      	mov	r2, r7
 801224a:	4620      	mov	r0, r4
 801224c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012250:	f7ff ba06 	b.w	8011660 <ucdr_deserialize_endian_array_uint16_t>

08012254 <uxr_buffer_delete_entity>:
 8012254:	b530      	push	{r4, r5, lr}
 8012256:	b08f      	sub	sp, #60	; 0x3c
 8012258:	2403      	movs	r4, #3
 801225a:	2500      	movs	r5, #0
 801225c:	e9cd 4500 	strd	r4, r5, [sp]
 8012260:	9202      	str	r2, [sp, #8]
 8012262:	ab06      	add	r3, sp, #24
 8012264:	2204      	movs	r2, #4
 8012266:	9103      	str	r1, [sp, #12]
 8012268:	4604      	mov	r4, r0
 801226a:	f001 f959 	bl	8013520 <uxr_prepare_stream_to_write_submessage>
 801226e:	b918      	cbnz	r0, 8012278 <uxr_buffer_delete_entity+0x24>
 8012270:	4604      	mov	r4, r0
 8012272:	4620      	mov	r0, r4
 8012274:	b00f      	add	sp, #60	; 0x3c
 8012276:	bd30      	pop	{r4, r5, pc}
 8012278:	9902      	ldr	r1, [sp, #8]
 801227a:	aa05      	add	r2, sp, #20
 801227c:	4620      	mov	r0, r4
 801227e:	f001 fa85 	bl	801378c <uxr_init_base_object_request>
 8012282:	a905      	add	r1, sp, #20
 8012284:	4604      	mov	r4, r0
 8012286:	a806      	add	r0, sp, #24
 8012288:	f002 fec0 	bl	801500c <uxr_serialize_DELETE_Payload>
 801228c:	4620      	mov	r0, r4
 801228e:	b00f      	add	sp, #60	; 0x3c
 8012290:	bd30      	pop	{r4, r5, pc}
 8012292:	bf00      	nop

08012294 <uxr_common_create_entity>:
 8012294:	b530      	push	{r4, r5, lr}
 8012296:	f3c2 4507 	ubfx	r5, r2, #16, #8
 801229a:	b08d      	sub	sp, #52	; 0x34
 801229c:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80122a0:	2d01      	cmp	r5, #1
 80122a2:	bf0c      	ite	eq
 80122a4:	f003 0201 	andeq.w	r2, r3, #1
 80122a8:	2200      	movne	r2, #0
 80122aa:	330e      	adds	r3, #14
 80122ac:	4604      	mov	r4, r0
 80122ae:	441a      	add	r2, r3
 80122b0:	f89d 0040 	ldrb.w	r0, [sp, #64]	; 0x40
 80122b4:	9001      	str	r0, [sp, #4]
 80122b6:	2101      	movs	r1, #1
 80122b8:	9100      	str	r1, [sp, #0]
 80122ba:	b292      	uxth	r2, r2
 80122bc:	9903      	ldr	r1, [sp, #12]
 80122be:	ab04      	add	r3, sp, #16
 80122c0:	4620      	mov	r0, r4
 80122c2:	f001 f92d 	bl	8013520 <uxr_prepare_stream_to_write_submessage>
 80122c6:	b918      	cbnz	r0, 80122d0 <uxr_common_create_entity+0x3c>
 80122c8:	4604      	mov	r4, r0
 80122ca:	4620      	mov	r0, r4
 80122cc:	b00d      	add	sp, #52	; 0x34
 80122ce:	bd30      	pop	{r4, r5, pc}
 80122d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80122d2:	9902      	ldr	r1, [sp, #8]
 80122d4:	4620      	mov	r0, r4
 80122d6:	f001 fa59 	bl	801378c <uxr_init_base_object_request>
 80122da:	9911      	ldr	r1, [sp, #68]	; 0x44
 80122dc:	4604      	mov	r4, r0
 80122de:	a804      	add	r0, sp, #16
 80122e0:	f002 fdfc 	bl	8014edc <uxr_serialize_CREATE_Payload>
 80122e4:	4620      	mov	r0, r4
 80122e6:	b00d      	add	sp, #52	; 0x34
 80122e8:	bd30      	pop	{r4, r5, pc}
 80122ea:	bf00      	nop

080122ec <uxr_buffer_create_participant_bin>:
 80122ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80122ee:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
 80122f2:	ac11      	add	r4, sp, #68	; 0x44
 80122f4:	9103      	str	r1, [sp, #12]
 80122f6:	9e9c      	ldr	r6, [sp, #624]	; 0x270
 80122f8:	f8a4 3210 	strh.w	r3, [r4, #528]	; 0x210
 80122fc:	2103      	movs	r1, #3
 80122fe:	7221      	strb	r1, [r4, #8]
 8012300:	2301      	movs	r3, #1
 8012302:	2100      	movs	r1, #0
 8012304:	7123      	strb	r3, [r4, #4]
 8012306:	f89d 7274 	ldrb.w	r7, [sp, #628]	; 0x274
 801230a:	9202      	str	r2, [sp, #8]
 801230c:	4605      	mov	r5, r0
 801230e:	f88d 1014 	strb.w	r1, [sp, #20]
 8012312:	b1ce      	cbz	r6, 8012348 <uxr_buffer_create_participant_bin+0x5c>
 8012314:	f88d 301c 	strb.w	r3, [sp, #28]
 8012318:	9608      	str	r6, [sp, #32]
 801231a:	a809      	add	r0, sp, #36	; 0x24
 801231c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012320:	a915      	add	r1, sp, #84	; 0x54
 8012322:	f7ff feb9 	bl	8012098 <ucdr_init_buffer>
 8012326:	a905      	add	r1, sp, #20
 8012328:	a809      	add	r0, sp, #36	; 0x24
 801232a:	f002 fb1f 	bl	801496c <uxr_serialize_OBJK_DomainParticipant_Binary>
 801232e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8012330:	9401      	str	r4, [sp, #4]
 8012332:	b283      	uxth	r3, r0
 8012334:	9700      	str	r7, [sp, #0]
 8012336:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801233a:	60e0      	str	r0, [r4, #12]
 801233c:	4628      	mov	r0, r5
 801233e:	f7ff ffa9 	bl	8012294 <uxr_common_create_entity>
 8012342:	f50d 7d17 	add.w	sp, sp, #604	; 0x25c
 8012346:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012348:	f88d 601c 	strb.w	r6, [sp, #28]
 801234c:	e7e5      	b.n	801231a <uxr_buffer_create_participant_bin+0x2e>
 801234e:	bf00      	nop

08012350 <uxr_buffer_create_topic_bin>:
 8012350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012352:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8012356:	ac13      	add	r4, sp, #76	; 0x4c
 8012358:	4605      	mov	r5, r0
 801235a:	9105      	str	r1, [sp, #20]
 801235c:	4618      	mov	r0, r3
 801235e:	a997      	add	r1, sp, #604	; 0x25c
 8012360:	2602      	movs	r6, #2
 8012362:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8012366:	f89d 7280 	ldrb.w	r7, [sp, #640]	; 0x280
 801236a:	f88d 6050 	strb.w	r6, [sp, #80]	; 0x50
 801236e:	9e9f      	ldr	r6, [sp, #636]	; 0x27c
 8012370:	f000 fa60 	bl	8012834 <uxr_object_id_to_raw>
 8012374:	9a9e      	ldr	r2, [sp, #632]	; 0x278
 8012376:	9206      	str	r2, [sp, #24]
 8012378:	2303      	movs	r3, #3
 801237a:	2101      	movs	r1, #1
 801237c:	7223      	strb	r3, [r4, #8]
 801237e:	a80b      	add	r0, sp, #44	; 0x2c
 8012380:	2300      	movs	r3, #0
 8012382:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012386:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 801238a:	a917      	add	r1, sp, #92	; 0x5c
 801238c:	f88d 301c 	strb.w	r3, [sp, #28]
 8012390:	960a      	str	r6, [sp, #40]	; 0x28
 8012392:	f7ff fe81 	bl	8012098 <ucdr_init_buffer>
 8012396:	a906      	add	r1, sp, #24
 8012398:	a80b      	add	r0, sp, #44	; 0x2c
 801239a:	f002 fb09 	bl	80149b0 <uxr_serialize_OBJK_Topic_Binary>
 801239e:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80123a0:	9401      	str	r4, [sp, #4]
 80123a2:	9700      	str	r7, [sp, #0]
 80123a4:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80123a8:	4628      	mov	r0, r5
 80123aa:	b2b3      	uxth	r3, r6
 80123ac:	60e6      	str	r6, [r4, #12]
 80123ae:	f7ff ff71 	bl	8012294 <uxr_common_create_entity>
 80123b2:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80123b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080123b8 <uxr_buffer_create_publisher_bin>:
 80123b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80123ba:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 80123be:	ac0e      	add	r4, sp, #56	; 0x38
 80123c0:	4605      	mov	r5, r0
 80123c2:	9105      	str	r1, [sp, #20]
 80123c4:	4618      	mov	r0, r3
 80123c6:	2603      	movs	r6, #3
 80123c8:	a992      	add	r1, sp, #584	; 0x248
 80123ca:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80123ce:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 80123d2:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 80123d6:	f000 fa2d 	bl	8012834 <uxr_object_id_to_raw>
 80123da:	2300      	movs	r3, #0
 80123dc:	a806      	add	r0, sp, #24
 80123de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80123e2:	a912      	add	r1, sp, #72	; 0x48
 80123e4:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 80123e8:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 80123ec:	7226      	strb	r6, [r4, #8]
 80123ee:	f7ff fe53 	bl	8012098 <ucdr_init_buffer>
 80123f2:	a993      	add	r1, sp, #588	; 0x24c
 80123f4:	a806      	add	r0, sp, #24
 80123f6:	f002 fb8f 	bl	8014b18 <uxr_serialize_OBJK_Publisher_Binary>
 80123fa:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80123fc:	9700      	str	r7, [sp, #0]
 80123fe:	9401      	str	r4, [sp, #4]
 8012400:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012404:	4628      	mov	r0, r5
 8012406:	b2b3      	uxth	r3, r6
 8012408:	60e6      	str	r6, [r4, #12]
 801240a:	f7ff ff43 	bl	8012294 <uxr_common_create_entity>
 801240e:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8012412:	bdf0      	pop	{r4, r5, r6, r7, pc}

08012414 <uxr_buffer_create_subscriber_bin>:
 8012414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012416:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 801241a:	ac0e      	add	r4, sp, #56	; 0x38
 801241c:	4605      	mov	r5, r0
 801241e:	9105      	str	r1, [sp, #20]
 8012420:	4618      	mov	r0, r3
 8012422:	a992      	add	r1, sp, #584	; 0x248
 8012424:	2604      	movs	r6, #4
 8012426:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801242a:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 801242e:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 8012432:	f000 f9ff 	bl	8012834 <uxr_object_id_to_raw>
 8012436:	2103      	movs	r1, #3
 8012438:	2300      	movs	r3, #0
 801243a:	a806      	add	r0, sp, #24
 801243c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8012440:	7221      	strb	r1, [r4, #8]
 8012442:	a912      	add	r1, sp, #72	; 0x48
 8012444:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8012448:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 801244c:	f7ff fe24 	bl	8012098 <ucdr_init_buffer>
 8012450:	a993      	add	r1, sp, #588	; 0x24c
 8012452:	a806      	add	r0, sp, #24
 8012454:	f002 fc10 	bl	8014c78 <uxr_serialize_OBJK_Subscriber_Binary>
 8012458:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801245a:	9700      	str	r7, [sp, #0]
 801245c:	9401      	str	r4, [sp, #4]
 801245e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012462:	4628      	mov	r0, r5
 8012464:	b2b3      	uxth	r3, r6
 8012466:	60e6      	str	r6, [r4, #12]
 8012468:	f7ff ff14 	bl	8012294 <uxr_common_create_entity>
 801246c:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8012470:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012472:	bf00      	nop

08012474 <uxr_buffer_create_datawriter_bin>:
 8012474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012478:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801247c:	ac1d      	add	r4, sp, #116	; 0x74
 801247e:	f8bd 92bc 	ldrh.w	r9, [sp, #700]	; 0x2bc
 8012482:	9105      	str	r1, [sp, #20]
 8012484:	2605      	movs	r6, #5
 8012486:	a9a1      	add	r1, sp, #644	; 0x284
 8012488:	4605      	mov	r5, r0
 801248a:	4618      	mov	r0, r3
 801248c:	9204      	str	r2, [sp, #16]
 801248e:	9303      	str	r3, [sp, #12]
 8012490:	f89d b2b4 	ldrb.w	fp, [sp, #692]	; 0x2b4
 8012494:	7126      	strb	r6, [r4, #4]
 8012496:	f89d a2b8 	ldrb.w	sl, [sp, #696]	; 0x2b8
 801249a:	f89d 62c0 	ldrb.w	r6, [sp, #704]	; 0x2c0
 801249e:	f89d 82c4 	ldrb.w	r8, [sp, #708]	; 0x2c4
 80124a2:	2703      	movs	r7, #3
 80124a4:	f000 f9c6 	bl	8012834 <uxr_object_id_to_raw>
 80124a8:	a90e      	add	r1, sp, #56	; 0x38
 80124aa:	98ac      	ldr	r0, [sp, #688]	; 0x2b0
 80124ac:	7227      	strb	r7, [r4, #8]
 80124ae:	f000 f9c1 	bl	8012834 <uxr_object_id_to_raw>
 80124b2:	f1b9 0100 	subs.w	r1, r9, #0
 80124b6:	f04f 0300 	mov.w	r3, #0
 80124ba:	bf18      	it	ne
 80124bc:	2101      	movne	r1, #1
 80124be:	2201      	movs	r2, #1
 80124c0:	f8ad 9044 	strh.w	r9, [sp, #68]	; 0x44
 80124c4:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
 80124c8:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 80124cc:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 80124d0:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80124d4:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80124d8:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80124dc:	f1bb 0f00 	cmp.w	fp, #0
 80124e0:	d131      	bne.n	8012546 <uxr_buffer_create_datawriter_bin+0xd2>
 80124e2:	f8ad b040 	strh.w	fp, [sp, #64]	; 0x40
 80124e6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80124ea:	f04f 0c12 	mov.w	ip, #18
 80124ee:	200a      	movs	r0, #10
 80124f0:	2320      	movs	r3, #32
 80124f2:	2210      	movs	r2, #16
 80124f4:	2108      	movs	r1, #8
 80124f6:	2702      	movs	r7, #2
 80124f8:	f1ba 0f00 	cmp.w	sl, #0
 80124fc:	d004      	beq.n	8012508 <uxr_buffer_create_datawriter_bin+0x94>
 80124fe:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8012502:	4673      	mov	r3, lr
 8012504:	4662      	mov	r2, ip
 8012506:	4601      	mov	r1, r0
 8012508:	2e02      	cmp	r6, #2
 801250a:	d027      	beq.n	801255c <uxr_buffer_create_datawriter_bin+0xe8>
 801250c:	2e03      	cmp	r6, #3
 801250e:	d02b      	beq.n	8012568 <uxr_buffer_create_datawriter_bin+0xf4>
 8012510:	2e01      	cmp	r6, #1
 8012512:	d026      	beq.n	8012562 <uxr_buffer_create_datawriter_bin+0xee>
 8012514:	a806      	add	r0, sp, #24
 8012516:	f44f 7200 	mov.w	r2, #512	; 0x200
 801251a:	a921      	add	r1, sp, #132	; 0x84
 801251c:	f7ff fdbc 	bl	8012098 <ucdr_init_buffer>
 8012520:	a90e      	add	r1, sp, #56	; 0x38
 8012522:	a806      	add	r0, sp, #24
 8012524:	f002 fc5a 	bl	8014ddc <uxr_serialize_OBJK_DataWriter_Binary>
 8012528:	980a      	ldr	r0, [sp, #40]	; 0x28
 801252a:	9401      	str	r4, [sp, #4]
 801252c:	b283      	uxth	r3, r0
 801252e:	f8cd 8000 	str.w	r8, [sp]
 8012532:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012536:	60e0      	str	r0, [r4, #12]
 8012538:	4628      	mov	r0, r5
 801253a:	f7ff feab 	bl	8012294 <uxr_common_create_entity>
 801253e:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 8012542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012546:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801254a:	f04f 0e23 	mov.w	lr, #35	; 0x23
 801254e:	f04f 0c13 	mov.w	ip, #19
 8012552:	200b      	movs	r0, #11
 8012554:	2321      	movs	r3, #33	; 0x21
 8012556:	2211      	movs	r2, #17
 8012558:	2109      	movs	r1, #9
 801255a:	e7cd      	b.n	80124f8 <uxr_buffer_create_datawriter_bin+0x84>
 801255c:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8012560:	e7d8      	b.n	8012514 <uxr_buffer_create_datawriter_bin+0xa0>
 8012562:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8012566:	e7d5      	b.n	8012514 <uxr_buffer_create_datawriter_bin+0xa0>
 8012568:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801256c:	e7d2      	b.n	8012514 <uxr_buffer_create_datawriter_bin+0xa0>
 801256e:	bf00      	nop

08012570 <uxr_buffer_create_datareader_bin>:
 8012570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012574:	f5ad 7d25 	sub.w	sp, sp, #660	; 0x294
 8012578:	ac1f      	add	r4, sp, #124	; 0x7c
 801257a:	f8bd 92c4 	ldrh.w	r9, [sp, #708]	; 0x2c4
 801257e:	9105      	str	r1, [sp, #20]
 8012580:	2606      	movs	r6, #6
 8012582:	a9a3      	add	r1, sp, #652	; 0x28c
 8012584:	4605      	mov	r5, r0
 8012586:	4618      	mov	r0, r3
 8012588:	9204      	str	r2, [sp, #16]
 801258a:	9303      	str	r3, [sp, #12]
 801258c:	f89d b2bc 	ldrb.w	fp, [sp, #700]	; 0x2bc
 8012590:	7126      	strb	r6, [r4, #4]
 8012592:	f89d a2c0 	ldrb.w	sl, [sp, #704]	; 0x2c0
 8012596:	f89d 62c8 	ldrb.w	r6, [sp, #712]	; 0x2c8
 801259a:	f89d 82cc 	ldrb.w	r8, [sp, #716]	; 0x2cc
 801259e:	2703      	movs	r7, #3
 80125a0:	f000 f948 	bl	8012834 <uxr_object_id_to_raw>
 80125a4:	a90e      	add	r1, sp, #56	; 0x38
 80125a6:	98ae      	ldr	r0, [sp, #696]	; 0x2b8
 80125a8:	7227      	strb	r7, [r4, #8]
 80125aa:	f000 f943 	bl	8012834 <uxr_object_id_to_raw>
 80125ae:	f1b9 0100 	subs.w	r1, r9, #0
 80125b2:	f04f 0300 	mov.w	r3, #0
 80125b6:	bf18      	it	ne
 80125b8:	2101      	movne	r1, #1
 80125ba:	2201      	movs	r2, #1
 80125bc:	f8ad 9044 	strh.w	r9, [sp, #68]	; 0x44
 80125c0:	f88d 1042 	strb.w	r1, [sp, #66]	; 0x42
 80125c4:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 80125c8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 80125cc:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 80125d0:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80125d4:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80125d8:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80125dc:	f1bb 0f00 	cmp.w	fp, #0
 80125e0:	d131      	bne.n	8012646 <uxr_buffer_create_datareader_bin+0xd6>
 80125e2:	f8ad b040 	strh.w	fp, [sp, #64]	; 0x40
 80125e6:	f04f 0e22 	mov.w	lr, #34	; 0x22
 80125ea:	f04f 0c12 	mov.w	ip, #18
 80125ee:	200a      	movs	r0, #10
 80125f0:	2320      	movs	r3, #32
 80125f2:	2210      	movs	r2, #16
 80125f4:	2108      	movs	r1, #8
 80125f6:	2702      	movs	r7, #2
 80125f8:	f1ba 0f00 	cmp.w	sl, #0
 80125fc:	d004      	beq.n	8012608 <uxr_buffer_create_datareader_bin+0x98>
 80125fe:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 8012602:	4673      	mov	r3, lr
 8012604:	4662      	mov	r2, ip
 8012606:	4601      	mov	r1, r0
 8012608:	2e02      	cmp	r6, #2
 801260a:	d027      	beq.n	801265c <uxr_buffer_create_datareader_bin+0xec>
 801260c:	2e03      	cmp	r6, #3
 801260e:	d02b      	beq.n	8012668 <uxr_buffer_create_datareader_bin+0xf8>
 8012610:	2e01      	cmp	r6, #1
 8012612:	d026      	beq.n	8012662 <uxr_buffer_create_datareader_bin+0xf2>
 8012614:	a806      	add	r0, sp, #24
 8012616:	f44f 7200 	mov.w	r2, #512	; 0x200
 801261a:	a923      	add	r1, sp, #140	; 0x8c
 801261c:	f7ff fd3c 	bl	8012098 <ucdr_init_buffer>
 8012620:	a90e      	add	r1, sp, #56	; 0x38
 8012622:	a806      	add	r0, sp, #24
 8012624:	f002 fb9e 	bl	8014d64 <uxr_serialize_OBJK_DataReader_Binary>
 8012628:	980a      	ldr	r0, [sp, #40]	; 0x28
 801262a:	9401      	str	r4, [sp, #4]
 801262c:	b283      	uxth	r3, r0
 801262e:	f8cd 8000 	str.w	r8, [sp]
 8012632:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8012636:	60e0      	str	r0, [r4, #12]
 8012638:	4628      	mov	r0, r5
 801263a:	f7ff fe2b 	bl	8012294 <uxr_common_create_entity>
 801263e:	f50d 7d25 	add.w	sp, sp, #660	; 0x294
 8012642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012646:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 801264a:	f04f 0e23 	mov.w	lr, #35	; 0x23
 801264e:	f04f 0c13 	mov.w	ip, #19
 8012652:	200b      	movs	r0, #11
 8012654:	2321      	movs	r3, #33	; 0x21
 8012656:	2211      	movs	r2, #17
 8012658:	2109      	movs	r1, #9
 801265a:	e7cd      	b.n	80125f8 <uxr_buffer_create_datareader_bin+0x88>
 801265c:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8012660:	e7d8      	b.n	8012614 <uxr_buffer_create_datareader_bin+0xa4>
 8012662:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8012666:	e7d5      	b.n	8012614 <uxr_buffer_create_datareader_bin+0xa4>
 8012668:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 801266c:	e7d2      	b.n	8012614 <uxr_buffer_create_datareader_bin+0xa4>
 801266e:	bf00      	nop

08012670 <get_custom_error>:
 8012670:	4b01      	ldr	r3, [pc, #4]	; (8012678 <get_custom_error+0x8>)
 8012672:	7818      	ldrb	r0, [r3, #0]
 8012674:	4770      	bx	lr
 8012676:	bf00      	nop
 8012678:	20010464 	.word	0x20010464

0801267c <recv_custom_msg>:
 801267c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012680:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 8012684:	b089      	sub	sp, #36	; 0x24
 8012686:	2600      	movs	r6, #0
 8012688:	4604      	mov	r4, r0
 801268a:	9305      	str	r3, [sp, #20]
 801268c:	468a      	mov	sl, r1
 801268e:	4693      	mov	fp, r2
 8012690:	f88d 601e 	strb.w	r6, [sp, #30]
 8012694:	b325      	cbz	r5, 80126e0 <recv_custom_msg+0x64>
 8012696:	f200 2902 	addw	r9, r0, #514	; 0x202
 801269a:	f10d 081f 	add.w	r8, sp, #31
 801269e:	af05      	add	r7, sp, #20
 80126a0:	f10d 061e 	add.w	r6, sp, #30
 80126a4:	f44f 7500 	mov.w	r5, #512	; 0x200
 80126a8:	e002      	b.n	80126b0 <recv_custom_msg+0x34>
 80126aa:	9b05      	ldr	r3, [sp, #20]
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	dd0f      	ble.n	80126d0 <recv_custom_msg+0x54>
 80126b0:	e9cd 7802 	strd	r7, r8, [sp, #8]
 80126b4:	e9cd 5600 	strd	r5, r6, [sp]
 80126b8:	4623      	mov	r3, r4
 80126ba:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80126be:	4622      	mov	r2, r4
 80126c0:	4648      	mov	r0, r9
 80126c2:	f001 fa87 	bl	8013bd4 <uxr_read_framed_msg>
 80126c6:	2800      	cmp	r0, #0
 80126c8:	d0ef      	beq.n	80126aa <recv_custom_msg+0x2e>
 80126ca:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80126ce:	b1b3      	cbz	r3, 80126fe <recv_custom_msg+0x82>
 80126d0:	4b0f      	ldr	r3, [pc, #60]	; (8012710 <recv_custom_msg+0x94>)
 80126d2:	f89d 201f 	ldrb.w	r2, [sp, #31]
 80126d6:	701a      	strb	r2, [r3, #0]
 80126d8:	2000      	movs	r0, #0
 80126da:	b009      	add	sp, #36	; 0x24
 80126dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126e0:	f10d 021f 	add.w	r2, sp, #31
 80126e4:	9200      	str	r2, [sp, #0]
 80126e6:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 80126ea:	f44f 7200 	mov.w	r2, #512	; 0x200
 80126ee:	4601      	mov	r1, r0
 80126f0:	47a8      	blx	r5
 80126f2:	2800      	cmp	r0, #0
 80126f4:	d0ec      	beq.n	80126d0 <recv_custom_msg+0x54>
 80126f6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 80126fa:	2b00      	cmp	r3, #0
 80126fc:	d1e8      	bne.n	80126d0 <recv_custom_msg+0x54>
 80126fe:	f8cb 0000 	str.w	r0, [fp]
 8012702:	2001      	movs	r0, #1
 8012704:	f8ca 4000 	str.w	r4, [sl]
 8012708:	b009      	add	sp, #36	; 0x24
 801270a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801270e:	bf00      	nop
 8012710:	20010464 	.word	0x20010464

08012714 <send_custom_msg>:
 8012714:	b570      	push	{r4, r5, r6, lr}
 8012716:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 801271a:	b086      	sub	sp, #24
 801271c:	4616      	mov	r6, r2
 801271e:	b975      	cbnz	r5, 801273e <send_custom_msg+0x2a>
 8012720:	f8d0 4270 	ldr.w	r4, [r0, #624]	; 0x270
 8012724:	f10d 0317 	add.w	r3, sp, #23
 8012728:	47a0      	blx	r4
 801272a:	b108      	cbz	r0, 8012730 <send_custom_msg+0x1c>
 801272c:	42b0      	cmp	r0, r6
 801272e:	d015      	beq.n	801275c <send_custom_msg+0x48>
 8012730:	4b0c      	ldr	r3, [pc, #48]	; (8012764 <send_custom_msg+0x50>)
 8012732:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8012736:	701a      	strb	r2, [r3, #0]
 8012738:	2000      	movs	r0, #0
 801273a:	b006      	add	sp, #24
 801273c:	bd70      	pop	{r4, r5, r6, pc}
 801273e:	460b      	mov	r3, r1
 8012740:	2200      	movs	r2, #0
 8012742:	f10d 0117 	add.w	r1, sp, #23
 8012746:	e9cd 2101 	strd	r2, r1, [sp, #4]
 801274a:	9600      	str	r6, [sp, #0]
 801274c:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 8012750:	4602      	mov	r2, r0
 8012752:	f200 2002 	addw	r0, r0, #514	; 0x202
 8012756:	f001 f84f 	bl	80137f8 <uxr_write_framed_msg>
 801275a:	e7e6      	b.n	801272a <send_custom_msg+0x16>
 801275c:	2001      	movs	r0, #1
 801275e:	b006      	add	sp, #24
 8012760:	bd70      	pop	{r4, r5, r6, pc}
 8012762:	bf00      	nop
 8012764:	20010464 	.word	0x20010464

08012768 <uxr_set_custom_transport_callbacks>:
 8012768:	b430      	push	{r4, r5}
 801276a:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 801276e:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8012772:	e9c0 549c 	strd	r5, r4, [r0, #624]	; 0x270
 8012776:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 801277a:	bc30      	pop	{r4, r5}
 801277c:	4770      	bx	lr
 801277e:	bf00      	nop

08012780 <uxr_init_custom_transport>:
 8012780:	b538      	push	{r3, r4, r5, lr}
 8012782:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 8012786:	b303      	cbz	r3, 80127ca <uxr_init_custom_transport+0x4a>
 8012788:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 801278c:	4604      	mov	r4, r0
 801278e:	b1e2      	cbz	r2, 80127ca <uxr_init_custom_transport+0x4a>
 8012790:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 8012794:	b1ca      	cbz	r2, 80127ca <uxr_init_custom_transport+0x4a>
 8012796:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 801279a:	b1b2      	cbz	r2, 80127ca <uxr_init_custom_transport+0x4a>
 801279c:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 80127a0:	4798      	blx	r3
 80127a2:	4605      	mov	r5, r0
 80127a4:	b188      	cbz	r0, 80127ca <uxr_init_custom_transport+0x4a>
 80127a6:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 80127aa:	b98b      	cbnz	r3, 80127d0 <uxr_init_custom_transport+0x50>
 80127ac:	480b      	ldr	r0, [pc, #44]	; (80127dc <uxr_init_custom_transport+0x5c>)
 80127ae:	490c      	ldr	r1, [pc, #48]	; (80127e0 <uxr_init_custom_transport+0x60>)
 80127b0:	4a0c      	ldr	r2, [pc, #48]	; (80127e4 <uxr_init_custom_transport+0x64>)
 80127b2:	f8c4 4278 	str.w	r4, [r4, #632]	; 0x278
 80127b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80127ba:	e9c4 019f 	strd	r0, r1, [r4, #636]	; 0x27c
 80127be:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 80127c2:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 80127c6:	4628      	mov	r0, r5
 80127c8:	bd38      	pop	{r3, r4, r5, pc}
 80127ca:	2500      	movs	r5, #0
 80127cc:	4628      	mov	r0, r5
 80127ce:	bd38      	pop	{r3, r4, r5, pc}
 80127d0:	2100      	movs	r1, #0
 80127d2:	f204 2002 	addw	r0, r4, #514	; 0x202
 80127d6:	f001 f809 	bl	80137ec <uxr_init_framing_io>
 80127da:	e7e7      	b.n	80127ac <uxr_init_custom_transport+0x2c>
 80127dc:	08012715 	.word	0x08012715
 80127e0:	0801267d 	.word	0x0801267d
 80127e4:	08012671 	.word	0x08012671

080127e8 <uxr_close_custom_transport>:
 80127e8:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 80127ec:	4718      	bx	r3
 80127ee:	bf00      	nop

080127f0 <uxr_object_id>:
 80127f0:	b082      	sub	sp, #8
 80127f2:	2300      	movs	r3, #0
 80127f4:	f88d 1006 	strb.w	r1, [sp, #6]
 80127f8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 80127fc:	f360 030f 	bfi	r3, r0, #0, #16
 8012800:	f362 431f 	bfi	r3, r2, #16, #16
 8012804:	4618      	mov	r0, r3
 8012806:	b002      	add	sp, #8
 8012808:	4770      	bx	lr
 801280a:	bf00      	nop

0801280c <uxr_object_id_from_raw>:
 801280c:	7843      	ldrb	r3, [r0, #1]
 801280e:	7801      	ldrb	r1, [r0, #0]
 8012810:	b082      	sub	sp, #8
 8012812:	f003 000f 	and.w	r0, r3, #15
 8012816:	f88d 0006 	strb.w	r0, [sp, #6]
 801281a:	091b      	lsrs	r3, r3, #4
 801281c:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8012820:	2200      	movs	r2, #0
 8012822:	f8bd 1006 	ldrh.w	r1, [sp, #6]
 8012826:	f363 020f 	bfi	r2, r3, #0, #16
 801282a:	f361 421f 	bfi	r2, r1, #16, #16
 801282e:	4610      	mov	r0, r2
 8012830:	b002      	add	sp, #8
 8012832:	4770      	bx	lr

08012834 <uxr_object_id_to_raw>:
 8012834:	4602      	mov	r2, r0
 8012836:	f3c0 4303 	ubfx	r3, r0, #16, #4
 801283a:	b082      	sub	sp, #8
 801283c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8012840:	f3c2 120b 	ubfx	r2, r2, #4, #12
 8012844:	700a      	strb	r2, [r1, #0]
 8012846:	704b      	strb	r3, [r1, #1]
 8012848:	b002      	add	sp, #8
 801284a:	4770      	bx	lr

0801284c <uxr_buffer_request_data>:
 801284c:	b530      	push	{r4, r5, lr}
 801284e:	b095      	sub	sp, #84	; 0x54
 8012850:	4604      	mov	r4, r0
 8012852:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8012854:	9105      	str	r1, [sp, #20]
 8012856:	2d00      	cmp	r5, #0
 8012858:	bf14      	ite	ne
 801285a:	2101      	movne	r1, #1
 801285c:	2100      	moveq	r1, #0
 801285e:	9204      	str	r2, [sp, #16]
 8012860:	f04f 0200 	mov.w	r2, #0
 8012864:	9303      	str	r3, [sp, #12]
 8012866:	f88d 301c 	strb.w	r3, [sp, #28]
 801286a:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 801286e:	f88d 201d 	strb.w	r2, [sp, #29]
 8012872:	f88d 201e 	strb.w	r2, [sp, #30]
 8012876:	d021      	beq.n	80128bc <uxr_buffer_request_data+0x70>
 8012878:	686a      	ldr	r2, [r5, #4]
 801287a:	682b      	ldr	r3, [r5, #0]
 801287c:	f8cd 202a 	str.w	r2, [sp, #42]	; 0x2a
 8012880:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 8012884:	2210      	movs	r2, #16
 8012886:	2000      	movs	r0, #0
 8012888:	2108      	movs	r1, #8
 801288a:	e9cd 1000 	strd	r1, r0, [sp]
 801288e:	ab0c      	add	r3, sp, #48	; 0x30
 8012890:	9905      	ldr	r1, [sp, #20]
 8012892:	4620      	mov	r0, r4
 8012894:	f000 fe44 	bl	8013520 <uxr_prepare_stream_to_write_submessage>
 8012898:	b918      	cbnz	r0, 80128a2 <uxr_buffer_request_data+0x56>
 801289a:	4604      	mov	r4, r0
 801289c:	4620      	mov	r0, r4
 801289e:	b015      	add	sp, #84	; 0x54
 80128a0:	bd30      	pop	{r4, r5, pc}
 80128a2:	9904      	ldr	r1, [sp, #16]
 80128a4:	aa06      	add	r2, sp, #24
 80128a6:	4620      	mov	r0, r4
 80128a8:	f000 ff70 	bl	801378c <uxr_init_base_object_request>
 80128ac:	a906      	add	r1, sp, #24
 80128ae:	4604      	mov	r4, r0
 80128b0:	a80c      	add	r0, sp, #48	; 0x30
 80128b2:	f002 fc09 	bl	80150c8 <uxr_serialize_READ_DATA_Payload>
 80128b6:	4620      	mov	r0, r4
 80128b8:	b015      	add	sp, #84	; 0x54
 80128ba:	bd30      	pop	{r4, r5, pc}
 80128bc:	2208      	movs	r2, #8
 80128be:	e7e2      	b.n	8012886 <uxr_buffer_request_data+0x3a>

080128c0 <read_submessage_format>:
 80128c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80128c4:	b095      	sub	sp, #84	; 0x54
 80128c6:	f8bd 9078 	ldrh.w	r9, [sp, #120]	; 0x78
 80128ca:	b113      	cbz	r3, 80128d2 <read_submessage_format+0x12>
 80128cc:	b015      	add	sp, #84	; 0x54
 80128ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128d2:	460c      	mov	r4, r1
 80128d4:	4616      	mov	r6, r2
 80128d6:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80128da:	461d      	mov	r5, r3
 80128dc:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80128de:	9304      	str	r3, [sp, #16]
 80128e0:	1a52      	subs	r2, r2, r1
 80128e2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80128e4:	9305      	str	r3, [sp, #20]
 80128e6:	4607      	mov	r7, r0
 80128e8:	a80c      	add	r0, sp, #48	; 0x30
 80128ea:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 80128ee:	f7ff fbd3 	bl	8012098 <ucdr_init_buffer>
 80128f2:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80128f6:	a80c      	add	r0, sp, #48	; 0x30
 80128f8:	f7ff fba4 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 80128fc:	69e3      	ldr	r3, [r4, #28]
 80128fe:	b193      	cbz	r3, 8012926 <read_submessage_format+0x66>
 8012900:	f1b8 0f07 	cmp.w	r8, #7
 8012904:	751d      	strb	r5, [r3, #20]
 8012906:	d03e      	beq.n	8012986 <read_submessage_format+0xc6>
 8012908:	f1b8 0f08 	cmp.w	r8, #8
 801290c:	d02c      	beq.n	8012968 <read_submessage_format+0xa8>
 801290e:	f1b8 0f06 	cmp.w	r8, #6
 8012912:	d011      	beq.n	8012938 <read_submessage_format+0x78>
 8012914:	2201      	movs	r2, #1
 8012916:	751a      	strb	r2, [r3, #20]
 8012918:	4631      	mov	r1, r6
 801291a:	4620      	mov	r0, r4
 801291c:	f7ff fc10 	bl	8012140 <ucdr_advance_buffer>
 8012920:	b015      	add	sp, #84	; 0x54
 8012922:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012926:	f1b8 0f07 	cmp.w	r8, #7
 801292a:	d02c      	beq.n	8012986 <read_submessage_format+0xc6>
 801292c:	f1b8 0f08 	cmp.w	r8, #8
 8012930:	d01a      	beq.n	8012968 <read_submessage_format+0xa8>
 8012932:	f1b8 0f06 	cmp.w	r8, #6
 8012936:	d1ef      	bne.n	8012918 <read_submessage_format+0x58>
 8012938:	f8d7 5088 	ldr.w	r5, [r7, #136]	; 0x88
 801293c:	b18d      	cbz	r5, 8012962 <read_submessage_format+0xa2>
 801293e:	2306      	movs	r3, #6
 8012940:	f88d 3016 	strb.w	r3, [sp, #22]
 8012944:	aa0c      	add	r2, sp, #48	; 0x30
 8012946:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 801294a:	9302      	str	r3, [sp, #8]
 801294c:	9200      	str	r2, [sp, #0]
 801294e:	9b04      	ldr	r3, [sp, #16]
 8012950:	9905      	ldr	r1, [sp, #20]
 8012952:	9601      	str	r6, [sp, #4]
 8012954:	464a      	mov	r2, r9
 8012956:	4638      	mov	r0, r7
 8012958:	47a8      	blx	r5
 801295a:	2301      	movs	r3, #1
 801295c:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 8012960:	69e3      	ldr	r3, [r4, #28]
 8012962:	2b00      	cmp	r3, #0
 8012964:	d1d6      	bne.n	8012914 <read_submessage_format+0x54>
 8012966:	e7d7      	b.n	8012918 <read_submessage_format+0x58>
 8012968:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 801296c:	2a00      	cmp	r2, #0
 801296e:	d0f8      	beq.n	8012962 <read_submessage_format+0xa2>
 8012970:	a906      	add	r1, sp, #24
 8012972:	a80c      	add	r0, sp, #48	; 0x30
 8012974:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8012976:	f002 fc7b 	bl	8015270 <uxr_deserialize_SampleIdentity>
 801297a:	2800      	cmp	r0, #0
 801297c:	d13c      	bne.n	80129f8 <read_submessage_format+0x138>
 801297e:	69e3      	ldr	r3, [r4, #28]
 8012980:	2b00      	cmp	r3, #0
 8012982:	d1c7      	bne.n	8012914 <read_submessage_format+0x54>
 8012984:	e7c8      	b.n	8012918 <read_submessage_format+0x58>
 8012986:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 801298a:	b132      	cbz	r2, 801299a <read_submessage_format+0xda>
 801298c:	a906      	add	r1, sp, #24
 801298e:	a80c      	add	r0, sp, #48	; 0x30
 8012990:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8012992:	f002 fa4f 	bl	8014e34 <uxr_deserialize_BaseObjectRequest>
 8012996:	b930      	cbnz	r0, 80129a6 <read_submessage_format+0xe6>
 8012998:	69e3      	ldr	r3, [r4, #28]
 801299a:	68a2      	ldr	r2, [r4, #8]
 801299c:	4432      	add	r2, r6
 801299e:	60a2      	str	r2, [r4, #8]
 80129a0:	2b00      	cmp	r3, #0
 80129a2:	d1b7      	bne.n	8012914 <read_submessage_format+0x54>
 80129a4:	e7b8      	b.n	8012918 <read_submessage_format+0x58>
 80129a6:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 80129aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80129ac:	1a52      	subs	r2, r2, r1
 80129ae:	a80c      	add	r0, sp, #48	; 0x30
 80129b0:	1aed      	subs	r5, r5, r3
 80129b2:	f7ff fb71 	bl	8012098 <ucdr_init_buffer>
 80129b6:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 80129ba:	a80c      	add	r0, sp, #48	; 0x30
 80129bc:	f7ff fb42 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 80129c0:	4435      	add	r5, r6
 80129c2:	f89d 1018 	ldrb.w	r1, [sp, #24]
 80129c6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80129ca:	f8d7 00b0 	ldr.w	r0, [r7, #176]	; 0xb0
 80129ce:	9002      	str	r0, [sp, #8]
 80129d0:	2207      	movs	r2, #7
 80129d2:	f88d 2016 	strb.w	r2, [sp, #22]
 80129d6:	b2ad      	uxth	r5, r5
 80129d8:	aa0c      	add	r2, sp, #48	; 0x30
 80129da:	9200      	str	r2, [sp, #0]
 80129dc:	9501      	str	r5, [sp, #4]
 80129de:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 80129e2:	b29b      	uxth	r3, r3
 80129e4:	9905      	ldr	r1, [sp, #20]
 80129e6:	f8d7 50ac 	ldr.w	r5, [r7, #172]	; 0xac
 80129ea:	464a      	mov	r2, r9
 80129ec:	4638      	mov	r0, r7
 80129ee:	47a8      	blx	r5
 80129f0:	2301      	movs	r3, #1
 80129f2:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 80129f6:	e7cf      	b.n	8012998 <read_submessage_format+0xd8>
 80129f8:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 80129fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80129fe:	1a52      	subs	r2, r2, r1
 8012a00:	a80c      	add	r0, sp, #48	; 0x30
 8012a02:	1aed      	subs	r5, r5, r3
 8012a04:	f7ff fb48 	bl	8012098 <ucdr_init_buffer>
 8012a08:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8012a0c:	a80c      	add	r0, sp, #48	; 0x30
 8012a0e:	f7ff fb19 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 8012a12:	4435      	add	r5, r6
 8012a14:	2308      	movs	r3, #8
 8012a16:	f8d7 00a8 	ldr.w	r0, [r7, #168]	; 0xa8
 8012a1a:	f88d 3016 	strb.w	r3, [sp, #22]
 8012a1e:	b2ad      	uxth	r5, r5
 8012a20:	ab0c      	add	r3, sp, #48	; 0x30
 8012a22:	9300      	str	r3, [sp, #0]
 8012a24:	9002      	str	r0, [sp, #8]
 8012a26:	9501      	str	r5, [sp, #4]
 8012a28:	ab06      	add	r3, sp, #24
 8012a2a:	9905      	ldr	r1, [sp, #20]
 8012a2c:	f8d7 50a4 	ldr.w	r5, [r7, #164]	; 0xa4
 8012a30:	464a      	mov	r2, r9
 8012a32:	4638      	mov	r0, r7
 8012a34:	47a8      	blx	r5
 8012a36:	2301      	movs	r3, #1
 8012a38:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
 8012a3c:	e79f      	b.n	801297e <read_submessage_format+0xbe>
 8012a3e:	bf00      	nop

08012a40 <on_get_fragmentation_info>:
 8012a40:	b500      	push	{lr}
 8012a42:	b08b      	sub	sp, #44	; 0x2c
 8012a44:	4601      	mov	r1, r0
 8012a46:	2204      	movs	r2, #4
 8012a48:	a802      	add	r0, sp, #8
 8012a4a:	f7ff fb25 	bl	8012098 <ucdr_init_buffer>
 8012a4e:	f10d 0305 	add.w	r3, sp, #5
 8012a52:	a802      	add	r0, sp, #8
 8012a54:	f10d 0206 	add.w	r2, sp, #6
 8012a58:	a901      	add	r1, sp, #4
 8012a5a:	f001 fc9f 	bl	801439c <uxr_read_submessage_header>
 8012a5e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012a62:	2b0d      	cmp	r3, #13
 8012a64:	d003      	beq.n	8012a6e <on_get_fragmentation_info+0x2e>
 8012a66:	2000      	movs	r0, #0
 8012a68:	b00b      	add	sp, #44	; 0x2c
 8012a6a:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a6e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012a72:	f013 0f02 	tst.w	r3, #2
 8012a76:	bf14      	ite	ne
 8012a78:	2002      	movne	r0, #2
 8012a7a:	2001      	moveq	r0, #1
 8012a7c:	b00b      	add	sp, #44	; 0x2c
 8012a7e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012a82:	bf00      	nop

08012a84 <write_submessage_acknack.isra.0>:
 8012a84:	b570      	push	{r4, r5, r6, lr}
 8012a86:	b092      	sub	sp, #72	; 0x48
 8012a88:	4605      	mov	r5, r0
 8012a8a:	460e      	mov	r6, r1
 8012a8c:	4614      	mov	r4, r2
 8012a8e:	f000 fe75 	bl	801377c <uxr_session_header_offset>
 8012a92:	a905      	add	r1, sp, #20
 8012a94:	9000      	str	r0, [sp, #0]
 8012a96:	2300      	movs	r3, #0
 8012a98:	a80a      	add	r0, sp, #40	; 0x28
 8012a9a:	2211      	movs	r2, #17
 8012a9c:	f7ff faea 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8012aa0:	2218      	movs	r2, #24
 8012aa2:	fb02 5404 	mla	r4, r2, r4, r5
 8012aa6:	2300      	movs	r3, #0
 8012aa8:	2205      	movs	r2, #5
 8012aaa:	3450      	adds	r4, #80	; 0x50
 8012aac:	a80a      	add	r0, sp, #40	; 0x28
 8012aae:	210a      	movs	r1, #10
 8012ab0:	f001 fc5a 	bl	8014368 <uxr_buffer_submessage_header>
 8012ab4:	a903      	add	r1, sp, #12
 8012ab6:	4620      	mov	r0, r4
 8012ab8:	f005 ff5c 	bl	8018974 <uxr_compute_acknack>
 8012abc:	a903      	add	r1, sp, #12
 8012abe:	ba43      	rev16	r3, r0
 8012ac0:	a80a      	add	r0, sp, #40	; 0x28
 8012ac2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012ac6:	f88d 6010 	strb.w	r6, [sp, #16]
 8012aca:	f002 fb21 	bl	8015110 <uxr_serialize_ACKNACK_Payload>
 8012ace:	2200      	movs	r2, #0
 8012ad0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012ad2:	4611      	mov	r1, r2
 8012ad4:	4628      	mov	r0, r5
 8012ad6:	f000 fdf9 	bl	80136cc <uxr_stamp_session_header>
 8012ada:	a80a      	add	r0, sp, #40	; 0x28
 8012adc:	f7ff fb0a 	bl	80120f4 <ucdr_buffer_length>
 8012ae0:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8012ae2:	4602      	mov	r2, r0
 8012ae4:	a905      	add	r1, sp, #20
 8012ae6:	e9d3 0400 	ldrd	r0, r4, [r3]
 8012aea:	47a0      	blx	r4
 8012aec:	b012      	add	sp, #72	; 0x48
 8012aee:	bd70      	pop	{r4, r5, r6, pc}

08012af0 <read_submessage_list>:
 8012af0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012af4:	b098      	sub	sp, #96	; 0x60
 8012af6:	f8df 92e4 	ldr.w	r9, [pc, #740]	; 8012ddc <read_submessage_list+0x2ec>
 8012afa:	920b      	str	r2, [sp, #44]	; 0x2c
 8012afc:	4604      	mov	r4, r0
 8012afe:	4688      	mov	r8, r1
 8012b00:	f10d 0337 	add.w	r3, sp, #55	; 0x37
 8012b04:	aa0e      	add	r2, sp, #56	; 0x38
 8012b06:	f10d 0136 	add.w	r1, sp, #54	; 0x36
 8012b0a:	4640      	mov	r0, r8
 8012b0c:	f001 fc46 	bl	801439c <uxr_read_submessage_header>
 8012b10:	2800      	cmp	r0, #0
 8012b12:	f000 8107 	beq.w	8012d24 <read_submessage_list+0x234>
 8012b16:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 8012b1a:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
 8012b1e:	3b04      	subs	r3, #4
 8012b20:	2b0b      	cmp	r3, #11
 8012b22:	d8ed      	bhi.n	8012b00 <read_submessage_list+0x10>
 8012b24:	a101      	add	r1, pc, #4	; (adr r1, 8012b2c <read_submessage_list+0x3c>)
 8012b26:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012b2a:	bf00      	nop
 8012b2c:	08012d15 	.word	0x08012d15
 8012b30:	08012d09 	.word	0x08012d09
 8012b34:	08012b01 	.word	0x08012b01
 8012b38:	08012b01 	.word	0x08012b01
 8012b3c:	08012b01 	.word	0x08012b01
 8012b40:	08012c6b 	.word	0x08012c6b
 8012b44:	08012bfd 	.word	0x08012bfd
 8012b48:	08012bbb 	.word	0x08012bbb
 8012b4c:	08012b01 	.word	0x08012b01
 8012b50:	08012b01 	.word	0x08012b01
 8012b54:	08012b01 	.word	0x08012b01
 8012b58:	08012b5d 	.word	0x08012b5d
 8012b5c:	a912      	add	r1, sp, #72	; 0x48
 8012b5e:	4640      	mov	r0, r8
 8012b60:	f002 fb34 	bl	80151cc <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8012b64:	f8d4 5090 	ldr.w	r5, [r4, #144]	; 0x90
 8012b68:	2d00      	cmp	r5, #0
 8012b6a:	f000 810a 	beq.w	8012d82 <read_submessage_list+0x292>
 8012b6e:	f001 fc5d 	bl	801442c <uxr_nanos>
 8012b72:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8012b74:	460b      	mov	r3, r1
 8012b76:	9916      	ldr	r1, [sp, #88]	; 0x58
 8012b78:	2700      	movs	r7, #0
 8012b7a:	fbc9 6701 	smlal	r6, r7, r9, r1
 8012b7e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012b82:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8012b84:	4602      	mov	r2, r0
 8012b86:	9812      	ldr	r0, [sp, #72]	; 0x48
 8012b88:	460e      	mov	r6, r1
 8012b8a:	2700      	movs	r7, #0
 8012b8c:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8012b90:	9106      	str	r1, [sp, #24]
 8012b92:	fbc9 6700 	smlal	r6, r7, r9, r0
 8012b96:	9915      	ldr	r1, [sp, #84]	; 0x54
 8012b98:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8012b9c:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8012b9e:	2700      	movs	r7, #0
 8012ba0:	4608      	mov	r0, r1
 8012ba2:	4639      	mov	r1, r7
 8012ba4:	fbc9 0106 	smlal	r0, r1, r9, r6
 8012ba8:	e9cd 0100 	strd	r0, r1, [sp]
 8012bac:	4620      	mov	r0, r4
 8012bae:	47a8      	blx	r5
 8012bb0:	f04f 0301 	mov.w	r3, #1
 8012bb4:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8012bb8:	e7a2      	b.n	8012b00 <read_submessage_list+0x10>
 8012bba:	a912      	add	r1, sp, #72	; 0x48
 8012bbc:	4640      	mov	r0, r8
 8012bbe:	f002 fae5 	bl	801518c <uxr_deserialize_HEARTBEAT_Payload>
 8012bc2:	2100      	movs	r1, #0
 8012bc4:	f89d 004c 	ldrb.w	r0, [sp, #76]	; 0x4c
 8012bc8:	f001 fabe 	bl	8014148 <uxr_stream_id_from_raw>
 8012bcc:	f3c0 2507 	ubfx	r5, r0, #8, #8
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	4629      	mov	r1, r5
 8012bd4:	f104 0008 	add.w	r0, r4, #8
 8012bd8:	9311      	str	r3, [sp, #68]	; 0x44
 8012bda:	f001 fba3 	bl	8014324 <uxr_get_input_reliable_stream>
 8012bde:	2800      	cmp	r0, #0
 8012be0:	d08e      	beq.n	8012b00 <read_submessage_list+0x10>
 8012be2:	f8bd 204a 	ldrh.w	r2, [sp, #74]	; 0x4a
 8012be6:	f8bd 1048 	ldrh.w	r1, [sp, #72]	; 0x48
 8012bea:	f005 feb7 	bl	801895c <uxr_process_heartbeat>
 8012bee:	f89d 1044 	ldrb.w	r1, [sp, #68]	; 0x44
 8012bf2:	462a      	mov	r2, r5
 8012bf4:	4620      	mov	r0, r4
 8012bf6:	f7ff ff45 	bl	8012a84 <write_submessage_acknack.isra.0>
 8012bfa:	e781      	b.n	8012b00 <read_submessage_list+0x10>
 8012bfc:	a912      	add	r1, sp, #72	; 0x48
 8012bfe:	4640      	mov	r0, r8
 8012c00:	f002 fa9c 	bl	801513c <uxr_deserialize_ACKNACK_Payload>
 8012c04:	2100      	movs	r1, #0
 8012c06:	f89d 004c 	ldrb.w	r0, [sp, #76]	; 0x4c
 8012c0a:	f001 fa9d 	bl	8014148 <uxr_stream_id_from_raw>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	f3c0 2107 	ubfx	r1, r0, #8, #8
 8012c14:	f104 0008 	add.w	r0, r4, #8
 8012c18:	930f      	str	r3, [sp, #60]	; 0x3c
 8012c1a:	f001 fb6d 	bl	80142f8 <uxr_get_output_reliable_stream>
 8012c1e:	4605      	mov	r5, r0
 8012c20:	2800      	cmp	r0, #0
 8012c22:	f43f af6d 	beq.w	8012b00 <read_submessage_list+0x10>
 8012c26:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
 8012c2a:	f89d 104b 	ldrb.w	r1, [sp, #75]	; 0x4b
 8012c2e:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
 8012c32:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8012c36:	b289      	uxth	r1, r1
 8012c38:	f006 f9ca 	bl	8018fd0 <uxr_process_acknack>
 8012c3c:	4628      	mov	r0, r5
 8012c3e:	f006 f98d 	bl	8018f5c <uxr_begin_output_nack_buffer_it>
 8012c42:	af10      	add	r7, sp, #64	; 0x40
 8012c44:	f8ad 003a 	strh.w	r0, [sp, #58]	; 0x3a
 8012c48:	e005      	b.n	8012c56 <read_submessage_list+0x166>
 8012c4a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8012c4c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8012c4e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012c50:	e9d3 0600 	ldrd	r0, r6, [r3]
 8012c54:	47b0      	blx	r6
 8012c56:	f10d 033a 	add.w	r3, sp, #58	; 0x3a
 8012c5a:	aa11      	add	r2, sp, #68	; 0x44
 8012c5c:	4639      	mov	r1, r7
 8012c5e:	4628      	mov	r0, r5
 8012c60:	f006 f97e 	bl	8018f60 <uxr_next_reliable_nack_buffer_to_send>
 8012c64:	2800      	cmp	r0, #0
 8012c66:	d1f0      	bne.n	8012c4a <read_submessage_list+0x15a>
 8012c68:	e74a      	b.n	8012b00 <read_submessage_list+0x10>
 8012c6a:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 8012c6e:	f88d 203e 	strb.w	r2, [sp, #62]	; 0x3e
 8012c72:	af10      	add	r7, sp, #64	; 0x40
 8012c74:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 8012c78:	f88d 303d 	strb.w	r3, [sp, #61]	; 0x3d
 8012c7c:	4639      	mov	r1, r7
 8012c7e:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 8012c82:	f89d 6037 	ldrb.w	r6, [sp, #55]	; 0x37
 8012c86:	f8bd 5038 	ldrh.w	r5, [sp, #56]	; 0x38
 8012c8a:	f88d 203f 	strb.w	r2, [sp, #63]	; 0x3f
 8012c8e:	4640      	mov	r0, r8
 8012c90:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 8012c94:	f002 f8ce 	bl	8014e34 <uxr_deserialize_BaseObjectRequest>
 8012c98:	4638      	mov	r0, r7
 8012c9a:	a911      	add	r1, sp, #68	; 0x44
 8012c9c:	f10d 023a 	add.w	r2, sp, #58	; 0x3a
 8012ca0:	f000 fd92 	bl	80137c8 <uxr_parse_base_object_request>
 8012ca4:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 8012ca8:	9911      	ldr	r1, [sp, #68]	; 0x44
 8012caa:	f8bd 703a 	ldrh.w	r7, [sp, #58]	; 0x3a
 8012cae:	9112      	str	r1, [sp, #72]	; 0x48
 8012cb0:	3d04      	subs	r5, #4
 8012cb2:	f006 060e 	and.w	r6, r6, #14
 8012cb6:	b2ad      	uxth	r5, r5
 8012cb8:	f1ba 0f00 	cmp.w	sl, #0
 8012cbc:	d006      	beq.n	8012ccc <read_submessage_list+0x1dc>
 8012cbe:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8012cc2:	9300      	str	r3, [sp, #0]
 8012cc4:	463a      	mov	r2, r7
 8012cc6:	2300      	movs	r3, #0
 8012cc8:	4620      	mov	r0, r4
 8012cca:	47d0      	blx	sl
 8012ccc:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8012cce:	b168      	cbz	r0, 8012cec <read_submessage_list+0x1fc>
 8012cd0:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8012cd2:	2300      	movs	r3, #0
 8012cd4:	3902      	subs	r1, #2
 8012cd6:	e002      	b.n	8012cde <read_submessage_list+0x1ee>
 8012cd8:	3301      	adds	r3, #1
 8012cda:	4283      	cmp	r3, r0
 8012cdc:	d006      	beq.n	8012cec <read_submessage_list+0x1fc>
 8012cde:	f831 2f02 	ldrh.w	r2, [r1, #2]!
 8012ce2:	42ba      	cmp	r2, r7
 8012ce4:	d1f8      	bne.n	8012cd8 <read_submessage_list+0x1e8>
 8012ce6:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8012ce8:	2100      	movs	r1, #0
 8012cea:	54d1      	strb	r1, [r2, r3]
 8012cec:	9811      	ldr	r0, [sp, #68]	; 0x44
 8012cee:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8012cf0:	f8bd 303a 	ldrh.w	r3, [sp, #58]	; 0x3a
 8012cf4:	9302      	str	r3, [sp, #8]
 8012cf6:	e9cd 1000 	strd	r1, r0, [sp]
 8012cfa:	4633      	mov	r3, r6
 8012cfc:	462a      	mov	r2, r5
 8012cfe:	4641      	mov	r1, r8
 8012d00:	4620      	mov	r0, r4
 8012d02:	f7ff fddd 	bl	80128c0 <read_submessage_format>
 8012d06:	e6fb      	b.n	8012b00 <read_submessage_list+0x10>
 8012d08:	b97a      	cbnz	r2, 8012d2a <read_submessage_list+0x23a>
 8012d0a:	4641      	mov	r1, r8
 8012d0c:	4620      	mov	r0, r4
 8012d0e:	f000 fcab 	bl	8013668 <uxr_read_delete_session_status>
 8012d12:	e6f5      	b.n	8012b00 <read_submessage_list+0x10>
 8012d14:	2a00      	cmp	r2, #0
 8012d16:	f47f aef3 	bne.w	8012b00 <read_submessage_list+0x10>
 8012d1a:	4641      	mov	r1, r8
 8012d1c:	4620      	mov	r0, r4
 8012d1e:	f000 fc97 	bl	8013650 <uxr_read_create_session_status>
 8012d22:	e6ed      	b.n	8012b00 <read_submessage_list+0x10>
 8012d24:	b018      	add	sp, #96	; 0x60
 8012d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d2a:	a912      	add	r1, sp, #72	; 0x48
 8012d2c:	4640      	mov	r0, r8
 8012d2e:	f002 f9ad 	bl	801508c <uxr_deserialize_STATUS_Payload>
 8012d32:	a910      	add	r1, sp, #64	; 0x40
 8012d34:	aa0f      	add	r2, sp, #60	; 0x3c
 8012d36:	a812      	add	r0, sp, #72	; 0x48
 8012d38:	f000 fd46 	bl	80137c8 <uxr_parse_base_object_request>
 8012d3c:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 8012d40:	9910      	ldr	r1, [sp, #64]	; 0x40
 8012d42:	f89d 704c 	ldrb.w	r7, [sp, #76]	; 0x4c
 8012d46:	f8bd 603c 	ldrh.w	r6, [sp, #60]	; 0x3c
 8012d4a:	9111      	str	r1, [sp, #68]	; 0x44
 8012d4c:	b135      	cbz	r5, 8012d5c <read_submessage_list+0x26c>
 8012d4e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8012d52:	9300      	str	r3, [sp, #0]
 8012d54:	4632      	mov	r2, r6
 8012d56:	463b      	mov	r3, r7
 8012d58:	4620      	mov	r0, r4
 8012d5a:	47a8      	blx	r5
 8012d5c:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	f43f aece 	beq.w	8012b00 <read_submessage_list+0x10>
 8012d64:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8012d66:	2100      	movs	r1, #0
 8012d68:	3802      	subs	r0, #2
 8012d6a:	e003      	b.n	8012d74 <read_submessage_list+0x284>
 8012d6c:	3101      	adds	r1, #1
 8012d6e:	4299      	cmp	r1, r3
 8012d70:	f43f aec6 	beq.w	8012b00 <read_submessage_list+0x10>
 8012d74:	f830 2f02 	ldrh.w	r2, [r0, #2]!
 8012d78:	42b2      	cmp	r2, r6
 8012d7a:	d1f7      	bne.n	8012d6c <read_submessage_list+0x27c>
 8012d7c:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8012d7e:	545f      	strb	r7, [r3, r1]
 8012d80:	e6be      	b.n	8012b00 <read_submessage_list+0x10>
 8012d82:	f001 fb53 	bl	801442c <uxr_nanos>
 8012d86:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012d88:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8012d8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012d8c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8012d8e:	2700      	movs	r7, #0
 8012d90:	fbc9 6703 	smlal	r6, r7, r9, r3
 8012d94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012d96:	eb16 0c00 	adds.w	ip, r6, r0
 8012d9a:	4618      	mov	r0, r3
 8012d9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012d9e:	eb47 0e01 	adc.w	lr, r7, r1
 8012da2:	461e      	mov	r6, r3
 8012da4:	2100      	movs	r1, #0
 8012da6:	2700      	movs	r7, #0
 8012da8:	fbc9 0105 	smlal	r0, r1, r9, r5
 8012dac:	fbc9 6702 	smlal	r6, r7, r9, r2
 8012db0:	1983      	adds	r3, r0, r6
 8012db2:	eb41 0207 	adc.w	r2, r1, r7
 8012db6:	ebbc 0303 	subs.w	r3, ip, r3
 8012dba:	9308      	str	r3, [sp, #32]
 8012dbc:	eb6e 0302 	sbc.w	r3, lr, r2
 8012dc0:	9309      	str	r3, [sp, #36]	; 0x24
 8012dc2:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 8012dc6:	0fd3      	lsrs	r3, r2, #31
 8012dc8:	18c9      	adds	r1, r1, r3
 8012dca:	f142 0200 	adc.w	r2, r2, #0
 8012dce:	084b      	lsrs	r3, r1, #1
 8012dd0:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 8012dd4:	1052      	asrs	r2, r2, #1
 8012dd6:	e9c4 3226 	strd	r3, r2, [r4, #152]	; 0x98
 8012dda:	e6e9      	b.n	8012bb0 <read_submessage_list+0xc0>
 8012ddc:	3b9aca00 	.word	0x3b9aca00

08012de0 <listen_message>:
 8012de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012de4:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8012de6:	b09a      	sub	sp, #104	; 0x68
 8012de8:	6894      	ldr	r4, [r2, #8]
 8012dea:	460b      	mov	r3, r1
 8012dec:	4605      	mov	r5, r0
 8012dee:	a906      	add	r1, sp, #24
 8012df0:	6810      	ldr	r0, [r2, #0]
 8012df2:	aa07      	add	r2, sp, #28
 8012df4:	47a0      	blx	r4
 8012df6:	4604      	mov	r4, r0
 8012df8:	b918      	cbnz	r0, 8012e02 <listen_message+0x22>
 8012dfa:	4620      	mov	r0, r4
 8012dfc:	b01a      	add	sp, #104	; 0x68
 8012dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012e02:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8012e06:	a80a      	add	r0, sp, #40	; 0x28
 8012e08:	f7ff f946 	bl	8012098 <ucdr_init_buffer>
 8012e0c:	a90a      	add	r1, sp, #40	; 0x28
 8012e0e:	f10d 0316 	add.w	r3, sp, #22
 8012e12:	aa05      	add	r2, sp, #20
 8012e14:	4628      	mov	r0, r5
 8012e16:	f000 fc6f 	bl	80136f8 <uxr_read_session_header>
 8012e1a:	2800      	cmp	r0, #0
 8012e1c:	d0ed      	beq.n	8012dfa <listen_message+0x1a>
 8012e1e:	f89d 0014 	ldrb.w	r0, [sp, #20]
 8012e22:	2100      	movs	r1, #0
 8012e24:	f001 f990 	bl	8014148 <uxr_stream_id_from_raw>
 8012e28:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8012e2c:	2f01      	cmp	r7, #1
 8012e2e:	f8bd a016 	ldrh.w	sl, [sp, #22]
 8012e32:	9009      	str	r0, [sp, #36]	; 0x24
 8012e34:	fa5f f880 	uxtb.w	r8, r0
 8012e38:	f3c0 2607 	ubfx	r6, r0, #8, #8
 8012e3c:	d041      	beq.n	8012ec2 <listen_message+0xe2>
 8012e3e:	2f02      	cmp	r7, #2
 8012e40:	d00b      	beq.n	8012e5a <listen_message+0x7a>
 8012e42:	2f00      	cmp	r7, #0
 8012e44:	d1d9      	bne.n	8012dfa <listen_message+0x1a>
 8012e46:	4639      	mov	r1, r7
 8012e48:	4638      	mov	r0, r7
 8012e4a:	f001 f97d 	bl	8014148 <uxr_stream_id_from_raw>
 8012e4e:	a90a      	add	r1, sp, #40	; 0x28
 8012e50:	4602      	mov	r2, r0
 8012e52:	4628      	mov	r0, r5
 8012e54:	f7ff fe4c 	bl	8012af0 <read_submessage_list>
 8012e58:	e7cf      	b.n	8012dfa <listen_message+0x1a>
 8012e5a:	4631      	mov	r1, r6
 8012e5c:	f105 0008 	add.w	r0, r5, #8
 8012e60:	f001 fa60 	bl	8014324 <uxr_get_input_reliable_stream>
 8012e64:	4681      	mov	r9, r0
 8012e66:	b330      	cbz	r0, 8012eb6 <listen_message+0xd6>
 8012e68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012e6a:	9203      	str	r2, [sp, #12]
 8012e6c:	a80a      	add	r0, sp, #40	; 0x28
 8012e6e:	f7ff f945 	bl	80120fc <ucdr_buffer_remaining>
 8012e72:	4603      	mov	r3, r0
 8012e74:	f10d 0015 	add.w	r0, sp, #21
 8012e78:	9000      	str	r0, [sp, #0]
 8012e7a:	9a03      	ldr	r2, [sp, #12]
 8012e7c:	4651      	mov	r1, sl
 8012e7e:	4648      	mov	r0, r9
 8012e80:	f005 fc6e 	bl	8018760 <uxr_receive_reliable_message>
 8012e84:	b1b8      	cbz	r0, 8012eb6 <listen_message+0xd6>
 8012e86:	f89d 3015 	ldrb.w	r3, [sp, #21]
 8012e8a:	b393      	cbz	r3, 8012ef2 <listen_message+0x112>
 8012e8c:	2702      	movs	r7, #2
 8012e8e:	e008      	b.n	8012ea2 <listen_message+0xc2>
 8012e90:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
 8012e94:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8012e98:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
 8012e9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012e9e:	f7ff fe27 	bl	8012af0 <read_submessage_list>
 8012ea2:	a912      	add	r1, sp, #72	; 0x48
 8012ea4:	2204      	movs	r2, #4
 8012ea6:	4648      	mov	r0, r9
 8012ea8:	f005 fcda 	bl	8018860 <uxr_next_input_reliable_buffer_available>
 8012eac:	4603      	mov	r3, r0
 8012eae:	a912      	add	r1, sp, #72	; 0x48
 8012eb0:	4628      	mov	r0, r5
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d1ec      	bne.n	8012e90 <listen_message+0xb0>
 8012eb6:	4632      	mov	r2, r6
 8012eb8:	4641      	mov	r1, r8
 8012eba:	4628      	mov	r0, r5
 8012ebc:	f7ff fde2 	bl	8012a84 <write_submessage_acknack.isra.0>
 8012ec0:	e79b      	b.n	8012dfa <listen_message+0x1a>
 8012ec2:	4631      	mov	r1, r6
 8012ec4:	f105 0008 	add.w	r0, r5, #8
 8012ec8:	f001 fa22 	bl	8014310 <uxr_get_input_best_effort_stream>
 8012ecc:	2800      	cmp	r0, #0
 8012ece:	d094      	beq.n	8012dfa <listen_message+0x1a>
 8012ed0:	4651      	mov	r1, sl
 8012ed2:	f005 fbc1 	bl	8018658 <uxr_receive_best_effort_message>
 8012ed6:	2800      	cmp	r0, #0
 8012ed8:	d08f      	beq.n	8012dfa <listen_message+0x1a>
 8012eda:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
 8012ede:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8012ee2:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
 8012ee6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012ee8:	a90a      	add	r1, sp, #40	; 0x28
 8012eea:	4628      	mov	r0, r5
 8012eec:	f7ff fe00 	bl	8012af0 <read_submessage_list>
 8012ef0:	e783      	b.n	8012dfa <listen_message+0x1a>
 8012ef2:	f88d 8024 	strb.w	r8, [sp, #36]	; 0x24
 8012ef6:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 8012efa:	f88d 7026 	strb.w	r7, [sp, #38]	; 0x26
 8012efe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012f00:	a90a      	add	r1, sp, #40	; 0x28
 8012f02:	4628      	mov	r0, r5
 8012f04:	f7ff fdf4 	bl	8012af0 <read_submessage_list>
 8012f08:	e7c0      	b.n	8012e8c <listen_message+0xac>
 8012f0a:	bf00      	nop

08012f0c <listen_message_reliably>:
 8012f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f10:	1e0b      	subs	r3, r1, #0
 8012f12:	b095      	sub	sp, #84	; 0x54
 8012f14:	bfb8      	it	lt
 8012f16:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 8012f1a:	4683      	mov	fp, r0
 8012f1c:	9303      	str	r3, [sp, #12]
 8012f1e:	f001 fa69 	bl	80143f4 <uxr_millis>
 8012f22:	f89b 3048 	ldrb.w	r3, [fp, #72]	; 0x48
 8012f26:	4688      	mov	r8, r1
 8012f28:	4607      	mov	r7, r0
 8012f2a:	2b00      	cmp	r3, #0
 8012f2c:	f000 8093 	beq.w	8013056 <listen_message_reliably+0x14a>
 8012f30:	2600      	movs	r6, #0
 8012f32:	4630      	mov	r0, r6
 8012f34:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8012f38:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 8012f3c:	e00f      	b.n	8012f5e <listen_message_reliably+0x52>
 8012f3e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8012f42:	454a      	cmp	r2, r9
 8012f44:	eb73 010a 	sbcs.w	r1, r3, sl
 8012f48:	bfb8      	it	lt
 8012f4a:	469a      	movlt	sl, r3
 8012f4c:	f106 0601 	add.w	r6, r6, #1
 8012f50:	f89b 3048 	ldrb.w	r3, [fp, #72]	; 0x48
 8012f54:	b2f0      	uxtb	r0, r6
 8012f56:	bfb8      	it	lt
 8012f58:	4691      	movlt	r9, r2
 8012f5a:	4283      	cmp	r3, r0
 8012f5c:	d953      	bls.n	8013006 <listen_message_reliably+0xfa>
 8012f5e:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8012f62:	2201      	movs	r2, #1
 8012f64:	2102      	movs	r1, #2
 8012f66:	f001 f8c5 	bl	80140f4 <uxr_stream_id>
 8012f6a:	00e4      	lsls	r4, r4, #3
 8012f6c:	f104 0520 	add.w	r5, r4, #32
 8012f70:	445d      	add	r5, fp
 8012f72:	4601      	mov	r1, r0
 8012f74:	4643      	mov	r3, r8
 8012f76:	463a      	mov	r2, r7
 8012f78:	4628      	mov	r0, r5
 8012f7a:	9104      	str	r1, [sp, #16]
 8012f7c:	f005 ffc2 	bl	8018f04 <uxr_update_output_stream_heartbeat_timestamp>
 8012f80:	eb0b 0304 	add.w	r3, fp, r4
 8012f84:	2800      	cmp	r0, #0
 8012f86:	d0da      	beq.n	8012f3e <listen_message_reliably+0x32>
 8012f88:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8012f8c:	f89d 5011 	ldrb.w	r5, [sp, #17]
 8012f90:	9302      	str	r3, [sp, #8]
 8012f92:	4658      	mov	r0, fp
 8012f94:	f000 fbf2 	bl	801377c <uxr_session_header_offset>
 8012f98:	3501      	adds	r5, #1
 8012f9a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8012f9e:	eb0b 05c5 	add.w	r5, fp, r5, lsl #3
 8012fa2:	9000      	str	r0, [sp, #0]
 8012fa4:	2300      	movs	r3, #0
 8012fa6:	a80c      	add	r0, sp, #48	; 0x30
 8012fa8:	2211      	movs	r2, #17
 8012faa:	a907      	add	r1, sp, #28
 8012fac:	f7ff f862 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8012fb0:	2300      	movs	r3, #0
 8012fb2:	2205      	movs	r2, #5
 8012fb4:	210b      	movs	r1, #11
 8012fb6:	a80c      	add	r0, sp, #48	; 0x30
 8012fb8:	f001 f9d6 	bl	8014368 <uxr_buffer_submessage_header>
 8012fbc:	8968      	ldrh	r0, [r5, #10]
 8012fbe:	2101      	movs	r1, #1
 8012fc0:	f006 f85e 	bl	8019080 <uxr_seq_num_add>
 8012fc4:	9902      	ldr	r1, [sp, #8]
 8012fc6:	892a      	ldrh	r2, [r5, #8]
 8012fc8:	f88d 1018 	strb.w	r1, [sp, #24]
 8012fcc:	4603      	mov	r3, r0
 8012fce:	a905      	add	r1, sp, #20
 8012fd0:	a80c      	add	r0, sp, #48	; 0x30
 8012fd2:	f8ad 2016 	strh.w	r2, [sp, #22]
 8012fd6:	f8ad 3014 	strh.w	r3, [sp, #20]
 8012fda:	f002 f8c3 	bl	8015164 <uxr_serialize_HEARTBEAT_Payload>
 8012fde:	2200      	movs	r2, #0
 8012fe0:	4611      	mov	r1, r2
 8012fe2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012fe4:	4658      	mov	r0, fp
 8012fe6:	f000 fb71 	bl	80136cc <uxr_stamp_session_header>
 8012fea:	a80c      	add	r0, sp, #48	; 0x30
 8012fec:	f7ff f882 	bl	80120f4 <ucdr_buffer_length>
 8012ff0:	f8db 3070 	ldr.w	r3, [fp, #112]	; 0x70
 8012ff4:	4602      	mov	r2, r0
 8012ff6:	a907      	add	r1, sp, #28
 8012ff8:	e9d3 0500 	ldrd	r0, r5, [r3]
 8012ffc:	445c      	add	r4, fp
 8012ffe:	47a8      	blx	r5
 8013000:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8013004:	e79d      	b.n	8012f42 <listen_message_reliably+0x36>
 8013006:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 801300a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801300e:	45a2      	cmp	sl, r4
 8013010:	bf08      	it	eq
 8013012:	4599      	cmpeq	r9, r3
 8013014:	d01f      	beq.n	8013056 <listen_message_reliably+0x14a>
 8013016:	eba9 0107 	sub.w	r1, r9, r7
 801301a:	2900      	cmp	r1, #0
 801301c:	9c03      	ldr	r4, [sp, #12]
 801301e:	bf08      	it	eq
 8013020:	2101      	moveq	r1, #1
 8013022:	428c      	cmp	r4, r1
 8013024:	4623      	mov	r3, r4
 8013026:	bfa8      	it	ge
 8013028:	460b      	movge	r3, r1
 801302a:	4619      	mov	r1, r3
 801302c:	4658      	mov	r0, fp
 801302e:	461f      	mov	r7, r3
 8013030:	f7ff fed6 	bl	8012de0 <listen_message>
 8013034:	b110      	cbz	r0, 801303c <listen_message_reliably+0x130>
 8013036:	b015      	add	sp, #84	; 0x54
 8013038:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801303c:	1be3      	subs	r3, r4, r7
 801303e:	2b00      	cmp	r3, #0
 8013040:	9303      	str	r3, [sp, #12]
 8013042:	ddf8      	ble.n	8013036 <listen_message_reliably+0x12a>
 8013044:	f001 f9d6 	bl	80143f4 <uxr_millis>
 8013048:	f89b 3048 	ldrb.w	r3, [fp, #72]	; 0x48
 801304c:	4688      	mov	r8, r1
 801304e:	4607      	mov	r7, r0
 8013050:	2b00      	cmp	r3, #0
 8013052:	f47f af6d 	bne.w	8012f30 <listen_message_reliably+0x24>
 8013056:	9903      	ldr	r1, [sp, #12]
 8013058:	e7df      	b.n	801301a <listen_message_reliably+0x10e>
 801305a:	bf00      	nop

0801305c <uxr_init_session>:
 801305c:	b5d0      	push	{r4, r6, r7, lr}
 801305e:	2300      	movs	r3, #0
 8013060:	2600      	movs	r6, #0
 8013062:	2700      	movs	r7, #0
 8013064:	e9c0 6726 	strd	r6, r7, [r0, #152]	; 0x98
 8013068:	4604      	mov	r4, r0
 801306a:	6701      	str	r1, [r0, #112]	; 0x70
 801306c:	e9c0 331d 	strd	r3, r3, [r0, #116]	; 0x74
 8013070:	e9c0 331f 	strd	r3, r3, [r0, #124]	; 0x7c
 8013074:	e9c0 3321 	strd	r3, r3, [r0, #132]	; 0x84
 8013078:	e9c0 3323 	strd	r3, r3, [r0, #140]	; 0x8c
 801307c:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
 8013080:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 8013084:	2181      	movs	r1, #129	; 0x81
 8013086:	f000 fa8f 	bl	80135a8 <uxr_init_session_info>
 801308a:	f104 0008 	add.w	r0, r4, #8
 801308e:	e8bd 40d0 	ldmia.w	sp!, {r4, r6, r7, lr}
 8013092:	f001 b885 	b.w	80141a0 <uxr_init_stream_storage>
 8013096:	bf00      	nop

08013098 <uxr_set_status_callback>:
 8013098:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 801309c:	4770      	bx	lr
 801309e:	bf00      	nop

080130a0 <uxr_set_topic_callback>:
 80130a0:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 80130a4:	4770      	bx	lr
 80130a6:	bf00      	nop

080130a8 <uxr_set_request_callback>:
 80130a8:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 80130ac:	4770      	bx	lr
 80130ae:	bf00      	nop

080130b0 <uxr_set_reply_callback>:
 80130b0:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 80130b4:	4770      	bx	lr
 80130b6:	bf00      	nop

080130b8 <uxr_create_session>:
 80130b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80130ba:	4604      	mov	r4, r0
 80130bc:	b093      	sub	sp, #76	; 0x4c
 80130be:	3008      	adds	r0, #8
 80130c0:	f001 f878 	bl	80141b4 <uxr_reset_stream_storage>
 80130c4:	4620      	mov	r0, r4
 80130c6:	f000 fb59 	bl	801377c <uxr_session_header_offset>
 80130ca:	a903      	add	r1, sp, #12
 80130cc:	9000      	str	r0, [sp, #0]
 80130ce:	2300      	movs	r3, #0
 80130d0:	a80a      	add	r0, sp, #40	; 0x28
 80130d2:	221c      	movs	r2, #28
 80130d4:	f7fe ffce 	bl	8012074 <ucdr_init_buffer_origin_offset>
 80130d8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80130da:	8a1a      	ldrh	r2, [r3, #16]
 80130dc:	3a04      	subs	r2, #4
 80130de:	b292      	uxth	r2, r2
 80130e0:	4620      	mov	r0, r4
 80130e2:	a90a      	add	r1, sp, #40	; 0x28
 80130e4:	f000 fa72 	bl	80135cc <uxr_buffer_create_session>
 80130e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80130ea:	4620      	mov	r0, r4
 80130ec:	f000 fada 	bl	80136a4 <uxr_stamp_create_session_header>
 80130f0:	a80a      	add	r0, sp, #40	; 0x28
 80130f2:	f7fe ffff 	bl	80120f4 <ucdr_buffer_length>
 80130f6:	23ff      	movs	r3, #255	; 0xff
 80130f8:	4606      	mov	r6, r0
 80130fa:	7163      	strb	r3, [r4, #5]
 80130fc:	250a      	movs	r5, #10
 80130fe:	e001      	b.n	8013104 <uxr_create_session+0x4c>
 8013100:	28ff      	cmp	r0, #255	; 0xff
 8013102:	d10d      	bne.n	8013120 <uxr_create_session+0x68>
 8013104:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8013106:	4632      	mov	r2, r6
 8013108:	e9d3 0700 	ldrd	r0, r7, [r3]
 801310c:	a903      	add	r1, sp, #12
 801310e:	47b8      	blx	r7
 8013110:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013114:	4620      	mov	r0, r4
 8013116:	f7ff fe63 	bl	8012de0 <listen_message>
 801311a:	3d01      	subs	r5, #1
 801311c:	7960      	ldrb	r0, [r4, #5]
 801311e:	d1ef      	bne.n	8013100 <uxr_create_session+0x48>
 8013120:	fab0 f080 	clz	r0, r0
 8013124:	0940      	lsrs	r0, r0, #5
 8013126:	b013      	add	sp, #76	; 0x4c
 8013128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801312a:	bf00      	nop

0801312c <uxr_delete_session_retries>:
 801312c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801312e:	b091      	sub	sp, #68	; 0x44
 8013130:	4604      	mov	r4, r0
 8013132:	460d      	mov	r5, r1
 8013134:	f000 fb22 	bl	801377c <uxr_session_header_offset>
 8013138:	2300      	movs	r3, #0
 801313a:	2210      	movs	r2, #16
 801313c:	9000      	str	r0, [sp, #0]
 801313e:	a904      	add	r1, sp, #16
 8013140:	a808      	add	r0, sp, #32
 8013142:	f7fe ff97 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8013146:	a908      	add	r1, sp, #32
 8013148:	4620      	mov	r0, r4
 801314a:	f000 fa65 	bl	8013618 <uxr_buffer_delete_session>
 801314e:	2200      	movs	r2, #0
 8013150:	9b08      	ldr	r3, [sp, #32]
 8013152:	4611      	mov	r1, r2
 8013154:	4620      	mov	r0, r4
 8013156:	f000 fab9 	bl	80136cc <uxr_stamp_session_header>
 801315a:	a808      	add	r0, sp, #32
 801315c:	f7fe ffca 	bl	80120f4 <ucdr_buffer_length>
 8013160:	23ff      	movs	r3, #255	; 0xff
 8013162:	4602      	mov	r2, r0
 8013164:	7163      	strb	r3, [r4, #5]
 8013166:	b1ed      	cbz	r5, 80131a4 <uxr_delete_session_retries+0x78>
 8013168:	2600      	movs	r6, #0
 801316a:	6f23      	ldr	r3, [r4, #112]	; 0x70
 801316c:	9203      	str	r2, [sp, #12]
 801316e:	e9d3 0700 	ldrd	r0, r7, [r3]
 8013172:	a904      	add	r1, sp, #16
 8013174:	47b8      	blx	r7
 8013176:	3601      	adds	r6, #1
 8013178:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801317c:	4620      	mov	r0, r4
 801317e:	f7ff fe2f 	bl	8012de0 <listen_message>
 8013182:	42b5      	cmp	r5, r6
 8013184:	7963      	ldrb	r3, [r4, #5]
 8013186:	d007      	beq.n	8013198 <uxr_delete_session_retries+0x6c>
 8013188:	2bff      	cmp	r3, #255	; 0xff
 801318a:	9a03      	ldr	r2, [sp, #12]
 801318c:	d0ed      	beq.n	801316a <uxr_delete_session_retries+0x3e>
 801318e:	fab3 f083 	clz	r0, r3
 8013192:	0940      	lsrs	r0, r0, #5
 8013194:	b011      	add	sp, #68	; 0x44
 8013196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013198:	2bff      	cmp	r3, #255	; 0xff
 801319a:	bf08      	it	eq
 801319c:	2000      	moveq	r0, #0
 801319e:	d1f6      	bne.n	801318e <uxr_delete_session_retries+0x62>
 80131a0:	b011      	add	sp, #68	; 0x44
 80131a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80131a4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80131a6:	a904      	add	r1, sp, #16
 80131a8:	e9d3 0500 	ldrd	r0, r5, [r3]
 80131ac:	47a8      	blx	r5
 80131ae:	7963      	ldrb	r3, [r4, #5]
 80131b0:	fab3 f083 	clz	r0, r3
 80131b4:	0940      	lsrs	r0, r0, #5
 80131b6:	e7ed      	b.n	8013194 <uxr_delete_session_retries+0x68>

080131b8 <uxr_create_output_best_effort_stream>:
 80131b8:	b510      	push	{r4, lr}
 80131ba:	b084      	sub	sp, #16
 80131bc:	e9cd 2100 	strd	r2, r1, [sp]
 80131c0:	4604      	mov	r4, r0
 80131c2:	f000 fadb 	bl	801377c <uxr_session_header_offset>
 80131c6:	e9dd 2100 	ldrd	r2, r1, [sp]
 80131ca:	4603      	mov	r3, r0
 80131cc:	f104 0008 	add.w	r0, r4, #8
 80131d0:	b004      	add	sp, #16
 80131d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80131d6:	f001 b82d 	b.w	8014234 <uxr_add_output_best_effort_buffer>
 80131da:	bf00      	nop

080131dc <uxr_create_output_reliable_stream>:
 80131dc:	b530      	push	{r4, r5, lr}
 80131de:	b089      	sub	sp, #36	; 0x24
 80131e0:	e9cd 2104 	strd	r2, r1, [sp, #16]
 80131e4:	9303      	str	r3, [sp, #12]
 80131e6:	4604      	mov	r4, r0
 80131e8:	f000 fac8 	bl	801377c <uxr_session_header_offset>
 80131ec:	4605      	mov	r5, r0
 80131ee:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 80131f2:	9905      	ldr	r1, [sp, #20]
 80131f4:	9500      	str	r5, [sp, #0]
 80131f6:	f104 0008 	add.w	r0, r4, #8
 80131fa:	f001 f82d 	bl	8014258 <uxr_add_output_reliable_buffer>
 80131fe:	2200      	movs	r2, #0
 8013200:	b2c3      	uxtb	r3, r0
 8013202:	f363 0207 	bfi	r2, r3, #0, #8
 8013206:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801320a:	f363 220f 	bfi	r2, r3, #8, #8
 801320e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013212:	f363 4217 	bfi	r2, r3, #16, #8
 8013216:	0e03      	lsrs	r3, r0, #24
 8013218:	f363 621f 	bfi	r2, r3, #24, #8
 801321c:	4610      	mov	r0, r2
 801321e:	b009      	add	sp, #36	; 0x24
 8013220:	bd30      	pop	{r4, r5, pc}
 8013222:	bf00      	nop

08013224 <uxr_create_input_best_effort_stream>:
 8013224:	b082      	sub	sp, #8
 8013226:	3008      	adds	r0, #8
 8013228:	b002      	add	sp, #8
 801322a:	f001 b82f 	b.w	801428c <uxr_add_input_best_effort_buffer>
 801322e:	bf00      	nop

08013230 <uxr_create_input_reliable_stream>:
 8013230:	b510      	push	{r4, lr}
 8013232:	b084      	sub	sp, #16
 8013234:	4c0b      	ldr	r4, [pc, #44]	; (8013264 <uxr_create_input_reliable_stream+0x34>)
 8013236:	9400      	str	r4, [sp, #0]
 8013238:	3008      	adds	r0, #8
 801323a:	f001 f83d 	bl	80142b8 <uxr_add_input_reliable_buffer>
 801323e:	2200      	movs	r2, #0
 8013240:	b2c3      	uxtb	r3, r0
 8013242:	f363 0207 	bfi	r2, r3, #0, #8
 8013246:	f3c0 2307 	ubfx	r3, r0, #8, #8
 801324a:	f363 220f 	bfi	r2, r3, #8, #8
 801324e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8013252:	f363 4217 	bfi	r2, r3, #16, #8
 8013256:	0e03      	lsrs	r3, r0, #24
 8013258:	f363 621f 	bfi	r2, r3, #24, #8
 801325c:	4610      	mov	r0, r2
 801325e:	b004      	add	sp, #16
 8013260:	bd10      	pop	{r4, pc}
 8013262:	bf00      	nop
 8013264:	08012a41 	.word	0x08012a41

08013268 <uxr_sync_session>:
 8013268:	b5f0      	push	{r4, r5, r6, r7, lr}
 801326a:	b093      	sub	sp, #76	; 0x4c
 801326c:	4604      	mov	r4, r0
 801326e:	460d      	mov	r5, r1
 8013270:	f000 fa84 	bl	801377c <uxr_session_header_offset>
 8013274:	a905      	add	r1, sp, #20
 8013276:	9000      	str	r0, [sp, #0]
 8013278:	2300      	movs	r3, #0
 801327a:	a80a      	add	r0, sp, #40	; 0x28
 801327c:	2214      	movs	r2, #20
 801327e:	f7fe fef9 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8013282:	2300      	movs	r3, #0
 8013284:	2208      	movs	r2, #8
 8013286:	210e      	movs	r1, #14
 8013288:	a80a      	add	r0, sp, #40	; 0x28
 801328a:	f001 f86d 	bl	8014368 <uxr_buffer_submessage_header>
 801328e:	f001 f8cd 	bl	801442c <uxr_nanos>
 8013292:	a31b      	add	r3, pc, #108	; (adr r3, 8013300 <uxr_sync_session+0x98>)
 8013294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013298:	4606      	mov	r6, r0
 801329a:	460f      	mov	r7, r1
 801329c:	f7ed fd04 	bl	8000ca8 <__aeabi_ldivmod>
 80132a0:	a317      	add	r3, pc, #92	; (adr r3, 8013300 <uxr_sync_session+0x98>)
 80132a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132a6:	4684      	mov	ip, r0
 80132a8:	4639      	mov	r1, r7
 80132aa:	4630      	mov	r0, r6
 80132ac:	f8cd c00c 	str.w	ip, [sp, #12]
 80132b0:	f7ed fcfa 	bl	8000ca8 <__aeabi_ldivmod>
 80132b4:	a903      	add	r1, sp, #12
 80132b6:	a80a      	add	r0, sp, #40	; 0x28
 80132b8:	9204      	str	r2, [sp, #16]
 80132ba:	f001 ff79 	bl	80151b0 <uxr_serialize_TIMESTAMP_Payload>
 80132be:	2200      	movs	r2, #0
 80132c0:	4611      	mov	r1, r2
 80132c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80132c4:	4620      	mov	r0, r4
 80132c6:	f000 fa01 	bl	80136cc <uxr_stamp_session_header>
 80132ca:	a80a      	add	r0, sp, #40	; 0x28
 80132cc:	f7fe ff12 	bl	80120f4 <ucdr_buffer_length>
 80132d0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80132d2:	4602      	mov	r2, r0
 80132d4:	a905      	add	r1, sp, #20
 80132d6:	e9d3 0600 	ldrd	r0, r6, [r3]
 80132da:	47b0      	blx	r6
 80132dc:	2300      	movs	r3, #0
 80132de:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 80132e2:	e002      	b.n	80132ea <uxr_sync_session+0x82>
 80132e4:	f894 00a0 	ldrb.w	r0, [r4, #160]	; 0xa0
 80132e8:	b938      	cbnz	r0, 80132fa <uxr_sync_session+0x92>
 80132ea:	4629      	mov	r1, r5
 80132ec:	4620      	mov	r0, r4
 80132ee:	f7ff fe0d 	bl	8012f0c <listen_message_reliably>
 80132f2:	2800      	cmp	r0, #0
 80132f4:	d1f6      	bne.n	80132e4 <uxr_sync_session+0x7c>
 80132f6:	f894 00a0 	ldrb.w	r0, [r4, #160]	; 0xa0
 80132fa:	b013      	add	sp, #76	; 0x4c
 80132fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80132fe:	bf00      	nop
 8013300:	3b9aca00 	.word	0x3b9aca00
 8013304:	00000000 	.word	0x00000000

08013308 <uxr_epoch_nanos>:
 8013308:	b510      	push	{r4, lr}
 801330a:	4604      	mov	r4, r0
 801330c:	f001 f88e 	bl	801442c <uxr_nanos>
 8013310:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 8013314:	1ac0      	subs	r0, r0, r3
 8013316:	eb61 0102 	sbc.w	r1, r1, r2
 801331a:	bd10      	pop	{r4, pc}

0801331c <uxr_flash_output_streams>:
 801331c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013320:	7e03      	ldrb	r3, [r0, #24]
 8013322:	b084      	sub	sp, #16
 8013324:	4604      	mov	r4, r0
 8013326:	b1fb      	cbz	r3, 8013368 <uxr_flash_output_streams+0x4c>
 8013328:	f04f 0900 	mov.w	r9, #0
 801332c:	4648      	mov	r0, r9
 801332e:	f10d 0802 	add.w	r8, sp, #2
 8013332:	af03      	add	r7, sp, #12
 8013334:	ae02      	add	r6, sp, #8
 8013336:	2201      	movs	r2, #1
 8013338:	4611      	mov	r1, r2
 801333a:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 801333e:	f000 fed9 	bl	80140f4 <uxr_stream_id>
 8013342:	3508      	adds	r5, #8
 8013344:	4684      	mov	ip, r0
 8013346:	4643      	mov	r3, r8
 8013348:	4628      	mov	r0, r5
 801334a:	463a      	mov	r2, r7
 801334c:	4631      	mov	r1, r6
 801334e:	f8cd c004 	str.w	ip, [sp, #4]
 8013352:	f005 fb97 	bl	8018a84 <uxr_prepare_best_effort_buffer_to_send>
 8013356:	2800      	cmp	r0, #0
 8013358:	d13d      	bne.n	80133d6 <uxr_flash_output_streams+0xba>
 801335a:	7e23      	ldrb	r3, [r4, #24]
 801335c:	f109 0901 	add.w	r9, r9, #1
 8013360:	fa5f f089 	uxtb.w	r0, r9
 8013364:	4283      	cmp	r3, r0
 8013366:	d8e6      	bhi.n	8013336 <uxr_flash_output_streams+0x1a>
 8013368:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 801336c:	b383      	cbz	r3, 80133d0 <uxr_flash_output_streams+0xb4>
 801336e:	f04f 0900 	mov.w	r9, #0
 8013372:	4648      	mov	r0, r9
 8013374:	f10d 0802 	add.w	r8, sp, #2
 8013378:	af03      	add	r7, sp, #12
 801337a:	ae02      	add	r6, sp, #8
 801337c:	2201      	movs	r2, #1
 801337e:	2102      	movs	r1, #2
 8013380:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8013384:	f000 feb6 	bl	80140f4 <uxr_stream_id>
 8013388:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 801338c:	3520      	adds	r5, #32
 801338e:	9001      	str	r0, [sp, #4]
 8013390:	e00c      	b.n	80133ac <uxr_flash_output_streams+0x90>
 8013392:	9b02      	ldr	r3, [sp, #8]
 8013394:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8013398:	f89d 1004 	ldrb.w	r1, [sp, #4]
 801339c:	f000 f996 	bl	80136cc <uxr_stamp_session_header>
 80133a0:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80133a2:	9a03      	ldr	r2, [sp, #12]
 80133a4:	9902      	ldr	r1, [sp, #8]
 80133a6:	e9d3 0a00 	ldrd	r0, sl, [r3]
 80133aa:	47d0      	blx	sl
 80133ac:	4643      	mov	r3, r8
 80133ae:	463a      	mov	r2, r7
 80133b0:	4631      	mov	r1, r6
 80133b2:	4628      	mov	r0, r5
 80133b4:	f005 fd64 	bl	8018e80 <uxr_prepare_next_reliable_buffer_to_send>
 80133b8:	4603      	mov	r3, r0
 80133ba:	4620      	mov	r0, r4
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d1e8      	bne.n	8013392 <uxr_flash_output_streams+0x76>
 80133c0:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80133c4:	f109 0901 	add.w	r9, r9, #1
 80133c8:	fa5f f089 	uxtb.w	r0, r9
 80133cc:	4283      	cmp	r3, r0
 80133ce:	d8d5      	bhi.n	801337c <uxr_flash_output_streams+0x60>
 80133d0:	b004      	add	sp, #16
 80133d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80133d6:	9b02      	ldr	r3, [sp, #8]
 80133d8:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80133dc:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80133e0:	4620      	mov	r0, r4
 80133e2:	f000 f973 	bl	80136cc <uxr_stamp_session_header>
 80133e6:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80133e8:	9a03      	ldr	r2, [sp, #12]
 80133ea:	9902      	ldr	r1, [sp, #8]
 80133ec:	e9d3 0500 	ldrd	r0, r5, [r3]
 80133f0:	47a8      	blx	r5
 80133f2:	f109 0901 	add.w	r9, r9, #1
 80133f6:	7e23      	ldrb	r3, [r4, #24]
 80133f8:	fa5f f089 	uxtb.w	r0, r9
 80133fc:	4283      	cmp	r3, r0
 80133fe:	d89a      	bhi.n	8013336 <uxr_flash_output_streams+0x1a>
 8013400:	e7b2      	b.n	8013368 <uxr_flash_output_streams+0x4c>
 8013402:	bf00      	nop

08013404 <uxr_run_session_until_data>:
 8013404:	b570      	push	{r4, r5, r6, lr}
 8013406:	4604      	mov	r4, r0
 8013408:	460d      	mov	r5, r1
 801340a:	f000 fff3 	bl	80143f4 <uxr_millis>
 801340e:	4606      	mov	r6, r0
 8013410:	4620      	mov	r0, r4
 8013412:	f7ff ff83 	bl	801331c <uxr_flash_output_streams>
 8013416:	2300      	movs	r3, #0
 8013418:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 801341c:	4629      	mov	r1, r5
 801341e:	e005      	b.n	801342c <uxr_run_session_until_data+0x28>
 8013420:	f000 ffe8 	bl	80143f4 <uxr_millis>
 8013424:	1b83      	subs	r3, r0, r6
 8013426:	1ae9      	subs	r1, r5, r3
 8013428:	2900      	cmp	r1, #0
 801342a:	dd07      	ble.n	801343c <uxr_run_session_until_data+0x38>
 801342c:	4620      	mov	r0, r4
 801342e:	f7ff fd6d 	bl	8012f0c <listen_message_reliably>
 8013432:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8013436:	2800      	cmp	r0, #0
 8013438:	d0f2      	beq.n	8013420 <uxr_run_session_until_data+0x1c>
 801343a:	bd70      	pop	{r4, r5, r6, pc}
 801343c:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 8013440:	bd70      	pop	{r4, r5, r6, pc}
 8013442:	bf00      	nop

08013444 <uxr_run_session_until_confirm_delivery>:
 8013444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013446:	4605      	mov	r5, r0
 8013448:	460e      	mov	r6, r1
 801344a:	f100 0708 	add.w	r7, r0, #8
 801344e:	2400      	movs	r4, #0
 8013450:	f7ff ff64 	bl	801331c <uxr_flash_output_streams>
 8013454:	e005      	b.n	8013462 <uxr_run_session_until_confirm_delivery+0x1e>
 8013456:	b964      	cbnz	r4, 8013472 <uxr_run_session_until_confirm_delivery+0x2e>
 8013458:	f7ff fd58 	bl	8012f0c <listen_message_reliably>
 801345c:	f080 0001 	eor.w	r0, r0, #1
 8013460:	b2c4      	uxtb	r4, r0
 8013462:	4638      	mov	r0, r7
 8013464:	f000 ff6a 	bl	801433c <uxr_output_streams_confirmed>
 8013468:	4603      	mov	r3, r0
 801346a:	4631      	mov	r1, r6
 801346c:	4628      	mov	r0, r5
 801346e:	2b00      	cmp	r3, #0
 8013470:	d0f1      	beq.n	8013456 <uxr_run_session_until_confirm_delivery+0x12>
 8013472:	4638      	mov	r0, r7
 8013474:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8013478:	f000 bf60 	b.w	801433c <uxr_output_streams_confirmed>

0801347c <uxr_run_session_until_all_status>:
 801347c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013480:	9d08      	ldr	r5, [sp, #32]
 8013482:	460f      	mov	r7, r1
 8013484:	4692      	mov	sl, r2
 8013486:	461c      	mov	r4, r3
 8013488:	4606      	mov	r6, r0
 801348a:	f7ff ff47 	bl	801331c <uxr_flash_output_streams>
 801348e:	b125      	cbz	r5, 801349a <uxr_run_session_until_all_status+0x1e>
 8013490:	462a      	mov	r2, r5
 8013492:	21ff      	movs	r1, #255	; 0xff
 8013494:	4620      	mov	r0, r4
 8013496:	f006 f975 	bl	8019784 <memset>
 801349a:	e9c6 a41d 	strd	sl, r4, [r6, #116]	; 0x74
 801349e:	67f5      	str	r5, [r6, #124]	; 0x7c
 80134a0:	f000 ffa8 	bl	80143f4 <uxr_millis>
 80134a4:	f104 39ff 	add.w	r9, r4, #4294967295	; 0xffffffff
 80134a8:	f1aa 0a02 	sub.w	sl, sl, #2
 80134ac:	4680      	mov	r8, r0
 80134ae:	4639      	mov	r1, r7
 80134b0:	4630      	mov	r0, r6
 80134b2:	f7ff fd2b 	bl	8012f0c <listen_message_reliably>
 80134b6:	f000 ff9d 	bl	80143f4 <uxr_millis>
 80134ba:	eba0 0008 	sub.w	r0, r0, r8
 80134be:	1a39      	subs	r1, r7, r0
 80134c0:	b33d      	cbz	r5, 8013512 <uxr_run_session_until_all_status+0x96>
 80134c2:	46cc      	mov	ip, r9
 80134c4:	464a      	mov	r2, r9
 80134c6:	2301      	movs	r3, #1
 80134c8:	e002      	b.n	80134d0 <uxr_run_session_until_all_status+0x54>
 80134ca:	42ab      	cmp	r3, r5
 80134cc:	d20c      	bcs.n	80134e8 <uxr_run_session_until_all_status+0x6c>
 80134ce:	3301      	adds	r3, #1
 80134d0:	f812 4f01 	ldrb.w	r4, [r2, #1]!
 80134d4:	2cff      	cmp	r4, #255	; 0xff
 80134d6:	d1f8      	bne.n	80134ca <uxr_run_session_until_all_status+0x4e>
 80134d8:	42ab      	cmp	r3, r5
 80134da:	f83a 0013 	ldrh.w	r0, [sl, r3, lsl #1]
 80134de:	d213      	bcs.n	8013508 <uxr_run_session_until_all_status+0x8c>
 80134e0:	2800      	cmp	r0, #0
 80134e2:	d0f4      	beq.n	80134ce <uxr_run_session_until_all_status+0x52>
 80134e4:	2900      	cmp	r1, #0
 80134e6:	dce3      	bgt.n	80134b0 <uxr_run_session_until_all_status+0x34>
 80134e8:	2300      	movs	r3, #0
 80134ea:	444d      	add	r5, r9
 80134ec:	67f3      	str	r3, [r6, #124]	; 0x7c
 80134ee:	e001      	b.n	80134f4 <uxr_run_session_until_all_status+0x78>
 80134f0:	2b01      	cmp	r3, #1
 80134f2:	d812      	bhi.n	801351a <uxr_run_session_until_all_status+0x9e>
 80134f4:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 80134f8:	4565      	cmp	r5, ip
 80134fa:	d1f9      	bne.n	80134f0 <uxr_run_session_until_all_status+0x74>
 80134fc:	2b01      	cmp	r3, #1
 80134fe:	bf8c      	ite	hi
 8013500:	2000      	movhi	r0, #0
 8013502:	2001      	movls	r0, #1
 8013504:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013508:	2900      	cmp	r1, #0
 801350a:	dded      	ble.n	80134e8 <uxr_run_session_until_all_status+0x6c>
 801350c:	2800      	cmp	r0, #0
 801350e:	d1cf      	bne.n	80134b0 <uxr_run_session_until_all_status+0x34>
 8013510:	e7ea      	b.n	80134e8 <uxr_run_session_until_all_status+0x6c>
 8013512:	67f5      	str	r5, [r6, #124]	; 0x7c
 8013514:	2001      	movs	r0, #1
 8013516:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801351a:	2000      	movs	r0, #0
 801351c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013520 <uxr_prepare_stream_to_write_submessage>:
 8013520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013524:	b082      	sub	sp, #8
 8013526:	4682      	mov	sl, r0
 8013528:	4610      	mov	r0, r2
 801352a:	4615      	mov	r5, r2
 801352c:	461e      	mov	r6, r3
 801352e:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8013532:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8013536:	9101      	str	r1, [sp, #4]
 8013538:	f3c1 2407 	ubfx	r4, r1, #8, #8
 801353c:	f000 ff54 	bl	80143e8 <uxr_submessage_padding>
 8013540:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8013544:	f105 0904 	add.w	r9, r5, #4
 8013548:	2b01      	cmp	r3, #1
 801354a:	4481      	add	r9, r0
 801354c:	d01d      	beq.n	801358a <uxr_prepare_stream_to_write_submessage+0x6a>
 801354e:	2b02      	cmp	r3, #2
 8013550:	d116      	bne.n	8013580 <uxr_prepare_stream_to_write_submessage+0x60>
 8013552:	4621      	mov	r1, r4
 8013554:	f10a 0008 	add.w	r0, sl, #8
 8013558:	f000 fece 	bl	80142f8 <uxr_get_output_reliable_stream>
 801355c:	4604      	mov	r4, r0
 801355e:	b158      	cbz	r0, 8013578 <uxr_prepare_stream_to_write_submessage+0x58>
 8013560:	4649      	mov	r1, r9
 8013562:	4632      	mov	r2, r6
 8013564:	f005 fb32 	bl	8018bcc <uxr_prepare_reliable_buffer_to_write>
 8013568:	4604      	mov	r4, r0
 801356a:	b12c      	cbz	r4, 8013578 <uxr_prepare_stream_to_write_submessage+0x58>
 801356c:	4643      	mov	r3, r8
 801356e:	b2aa      	uxth	r2, r5
 8013570:	4639      	mov	r1, r7
 8013572:	4630      	mov	r0, r6
 8013574:	f000 fef8 	bl	8014368 <uxr_buffer_submessage_header>
 8013578:	4620      	mov	r0, r4
 801357a:	b002      	add	sp, #8
 801357c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013580:	2400      	movs	r4, #0
 8013582:	4620      	mov	r0, r4
 8013584:	b002      	add	sp, #8
 8013586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801358a:	4621      	mov	r1, r4
 801358c:	f10a 0008 	add.w	r0, sl, #8
 8013590:	f000 feaa 	bl	80142e8 <uxr_get_output_best_effort_stream>
 8013594:	4604      	mov	r4, r0
 8013596:	2800      	cmp	r0, #0
 8013598:	d0ee      	beq.n	8013578 <uxr_prepare_stream_to_write_submessage+0x58>
 801359a:	4649      	mov	r1, r9
 801359c:	4632      	mov	r2, r6
 801359e:	f005 fa51 	bl	8018a44 <uxr_prepare_best_effort_buffer_to_write>
 80135a2:	4604      	mov	r4, r0
 80135a4:	e7e1      	b.n	801356a <uxr_prepare_stream_to_write_submessage+0x4a>
 80135a6:	bf00      	nop

080135a8 <uxr_init_session_info>:
 80135a8:	b470      	push	{r4, r5, r6}
 80135aa:	7102      	strb	r2, [r0, #4]
 80135ac:	0e16      	lsrs	r6, r2, #24
 80135ae:	f3c2 4507 	ubfx	r5, r2, #16, #8
 80135b2:	f3c2 2407 	ubfx	r4, r2, #8, #8
 80135b6:	23ff      	movs	r3, #255	; 0xff
 80135b8:	2209      	movs	r2, #9
 80135ba:	7046      	strb	r6, [r0, #1]
 80135bc:	7085      	strb	r5, [r0, #2]
 80135be:	70c4      	strb	r4, [r0, #3]
 80135c0:	7001      	strb	r1, [r0, #0]
 80135c2:	bc70      	pop	{r4, r5, r6}
 80135c4:	80c2      	strh	r2, [r0, #6]
 80135c6:	7143      	strb	r3, [r0, #5]
 80135c8:	4770      	bx	lr
 80135ca:	bf00      	nop

080135cc <uxr_buffer_create_session>:
 80135cc:	b570      	push	{r4, r5, r6, lr}
 80135ce:	4d11      	ldr	r5, [pc, #68]	; (8013614 <uxr_buffer_create_session+0x48>)
 80135d0:	f8d0 3001 	ldr.w	r3, [r0, #1]
 80135d4:	7806      	ldrb	r6, [r0, #0]
 80135d6:	b088      	sub	sp, #32
 80135d8:	460c      	mov	r4, r1
 80135da:	9302      	str	r3, [sp, #8]
 80135dc:	2101      	movs	r1, #1
 80135de:	2300      	movs	r3, #0
 80135e0:	f8ad 201c 	strh.w	r2, [sp, #28]
 80135e4:	88aa      	ldrh	r2, [r5, #4]
 80135e6:	80c1      	strh	r1, [r0, #6]
 80135e8:	f88d 600c 	strb.w	r6, [sp, #12]
 80135ec:	f8ad 1004 	strh.w	r1, [sp, #4]
 80135f0:	682e      	ldr	r6, [r5, #0]
 80135f2:	f8ad 2006 	strh.w	r2, [sp, #6]
 80135f6:	4619      	mov	r1, r3
 80135f8:	2210      	movs	r2, #16
 80135fa:	4620      	mov	r0, r4
 80135fc:	f88d 300d 	strb.w	r3, [sp, #13]
 8013600:	9600      	str	r6, [sp, #0]
 8013602:	f000 feb1 	bl	8014368 <uxr_buffer_submessage_header>
 8013606:	4620      	mov	r0, r4
 8013608:	4669      	mov	r1, sp
 801360a:	f001 fc65 	bl	8014ed8 <uxr_serialize_CREATE_CLIENT_Payload>
 801360e:	b008      	add	sp, #32
 8013610:	bd70      	pop	{r4, r5, r6, pc}
 8013612:	bf00      	nop
 8013614:	0801ead0 	.word	0x0801ead0

08013618 <uxr_buffer_delete_session>:
 8013618:	b530      	push	{r4, r5, lr}
 801361a:	4b0c      	ldr	r3, [pc, #48]	; (801364c <uxr_buffer_delete_session+0x34>)
 801361c:	b083      	sub	sp, #12
 801361e:	891b      	ldrh	r3, [r3, #8]
 8013620:	f8ad 3006 	strh.w	r3, [sp, #6]
 8013624:	2202      	movs	r2, #2
 8013626:	460c      	mov	r4, r1
 8013628:	80c2      	strh	r2, [r0, #6]
 801362a:	2300      	movs	r3, #0
 801362c:	2204      	movs	r2, #4
 801362e:	4608      	mov	r0, r1
 8013630:	f44f 7500 	mov.w	r5, #512	; 0x200
 8013634:	2103      	movs	r1, #3
 8013636:	f8ad 5004 	strh.w	r5, [sp, #4]
 801363a:	f000 fe95 	bl	8014368 <uxr_buffer_submessage_header>
 801363e:	4620      	mov	r0, r4
 8013640:	a901      	add	r1, sp, #4
 8013642:	f001 fce3 	bl	801500c <uxr_serialize_DELETE_Payload>
 8013646:	b003      	add	sp, #12
 8013648:	bd30      	pop	{r4, r5, pc}
 801364a:	bf00      	nop
 801364c:	0801ead0 	.word	0x0801ead0

08013650 <uxr_read_create_session_status>:
 8013650:	b510      	push	{r4, lr}
 8013652:	b088      	sub	sp, #32
 8013654:	4604      	mov	r4, r0
 8013656:	4608      	mov	r0, r1
 8013658:	a901      	add	r1, sp, #4
 801365a:	f001 fce7 	bl	801502c <uxr_deserialize_STATUS_AGENT_Payload>
 801365e:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8013662:	7163      	strb	r3, [r4, #5]
 8013664:	b008      	add	sp, #32
 8013666:	bd10      	pop	{r4, pc}

08013668 <uxr_read_delete_session_status>:
 8013668:	b510      	push	{r4, lr}
 801366a:	4604      	mov	r4, r0
 801366c:	b084      	sub	sp, #16
 801366e:	4608      	mov	r0, r1
 8013670:	a902      	add	r1, sp, #8
 8013672:	f001 fd0b 	bl	801508c <uxr_deserialize_STATUS_Payload>
 8013676:	88e3      	ldrh	r3, [r4, #6]
 8013678:	2b02      	cmp	r3, #2
 801367a:	d001      	beq.n	8013680 <uxr_read_delete_session_status+0x18>
 801367c:	b004      	add	sp, #16
 801367e:	bd10      	pop	{r4, pc}
 8013680:	f10d 000a 	add.w	r0, sp, #10
 8013684:	f7ff f8c2 	bl	801280c <uxr_object_id_from_raw>
 8013688:	f89d 2008 	ldrb.w	r2, [sp, #8]
 801368c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8013690:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8013694:	b29b      	uxth	r3, r3
 8013696:	2b02      	cmp	r3, #2
 8013698:	bf04      	itt	eq
 801369a:	f89d 300c 	ldrbeq.w	r3, [sp, #12]
 801369e:	7163      	strbeq	r3, [r4, #5]
 80136a0:	b004      	add	sp, #16
 80136a2:	bd10      	pop	{r4, pc}

080136a4 <uxr_stamp_create_session_header>:
 80136a4:	b510      	push	{r4, lr}
 80136a6:	4604      	mov	r4, r0
 80136a8:	b08a      	sub	sp, #40	; 0x28
 80136aa:	a802      	add	r0, sp, #8
 80136ac:	2208      	movs	r2, #8
 80136ae:	f7fe fcf3 	bl	8012098 <ucdr_init_buffer>
 80136b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136b6:	9400      	str	r4, [sp, #0]
 80136b8:	2300      	movs	r3, #0
 80136ba:	a802      	add	r0, sp, #8
 80136bc:	f001 0180 	and.w	r1, r1, #128	; 0x80
 80136c0:	461a      	mov	r2, r3
 80136c2:	f001 f845 	bl	8014750 <uxr_serialize_message_header>
 80136c6:	b00a      	add	sp, #40	; 0x28
 80136c8:	bd10      	pop	{r4, pc}
 80136ca:	bf00      	nop

080136cc <uxr_stamp_session_header>:
 80136cc:	b570      	push	{r4, r5, r6, lr}
 80136ce:	4604      	mov	r4, r0
 80136d0:	b08c      	sub	sp, #48	; 0x30
 80136d2:	460d      	mov	r5, r1
 80136d4:	4616      	mov	r6, r2
 80136d6:	4619      	mov	r1, r3
 80136d8:	a804      	add	r0, sp, #16
 80136da:	2208      	movs	r2, #8
 80136dc:	9603      	str	r6, [sp, #12]
 80136de:	f7fe fcdb 	bl	8012098 <ucdr_init_buffer>
 80136e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80136e6:	9b03      	ldr	r3, [sp, #12]
 80136e8:	9400      	str	r4, [sp, #0]
 80136ea:	462a      	mov	r2, r5
 80136ec:	a804      	add	r0, sp, #16
 80136ee:	f001 f82f 	bl	8014750 <uxr_serialize_message_header>
 80136f2:	b00c      	add	sp, #48	; 0x30
 80136f4:	bd70      	pop	{r4, r5, r6, pc}
 80136f6:	bf00      	nop

080136f8 <uxr_read_session_header>:
 80136f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136fc:	4607      	mov	r7, r0
 80136fe:	b084      	sub	sp, #16
 8013700:	4608      	mov	r0, r1
 8013702:	460c      	mov	r4, r1
 8013704:	4615      	mov	r5, r2
 8013706:	461e      	mov	r6, r3
 8013708:	f7fe fcf8 	bl	80120fc <ucdr_buffer_remaining>
 801370c:	2808      	cmp	r0, #8
 801370e:	d803      	bhi.n	8013718 <uxr_read_session_header+0x20>
 8013710:	2000      	movs	r0, #0
 8013712:	b004      	add	sp, #16
 8013714:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013718:	f10d 080c 	add.w	r8, sp, #12
 801371c:	4633      	mov	r3, r6
 801371e:	462a      	mov	r2, r5
 8013720:	4620      	mov	r0, r4
 8013722:	f8cd 8000 	str.w	r8, [sp]
 8013726:	f10d 010b 	add.w	r1, sp, #11
 801372a:	f001 f82f 	bl	801478c <uxr_deserialize_message_header>
 801372e:	783a      	ldrb	r2, [r7, #0]
 8013730:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8013734:	4293      	cmp	r3, r2
 8013736:	d1eb      	bne.n	8013710 <uxr_read_session_header+0x18>
 8013738:	061b      	lsls	r3, r3, #24
 801373a:	d41c      	bmi.n	8013776 <uxr_read_session_header+0x7e>
 801373c:	f898 2000 	ldrb.w	r2, [r8]
 8013740:	787b      	ldrb	r3, [r7, #1]
 8013742:	429a      	cmp	r2, r3
 8013744:	d003      	beq.n	801374e <uxr_read_session_header+0x56>
 8013746:	2001      	movs	r0, #1
 8013748:	f080 0001 	eor.w	r0, r0, #1
 801374c:	e7e1      	b.n	8013712 <uxr_read_session_header+0x1a>
 801374e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8013752:	78bb      	ldrb	r3, [r7, #2]
 8013754:	429a      	cmp	r2, r3
 8013756:	f107 0102 	add.w	r1, r7, #2
 801375a:	d1f4      	bne.n	8013746 <uxr_read_session_header+0x4e>
 801375c:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8013760:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8013764:	429a      	cmp	r2, r3
 8013766:	d1ee      	bne.n	8013746 <uxr_read_session_header+0x4e>
 8013768:	784b      	ldrb	r3, [r1, #1]
 801376a:	f89d 200f 	ldrb.w	r2, [sp, #15]
 801376e:	429a      	cmp	r2, r3
 8013770:	d1e9      	bne.n	8013746 <uxr_read_session_header+0x4e>
 8013772:	2000      	movs	r0, #0
 8013774:	e7e8      	b.n	8013748 <uxr_read_session_header+0x50>
 8013776:	2001      	movs	r0, #1
 8013778:	e7cb      	b.n	8013712 <uxr_read_session_header+0x1a>
 801377a:	bf00      	nop

0801377c <uxr_session_header_offset>:
 801377c:	f990 3000 	ldrsb.w	r3, [r0]
 8013780:	2b00      	cmp	r3, #0
 8013782:	bfac      	ite	ge
 8013784:	2008      	movge	r0, #8
 8013786:	2004      	movlt	r0, #4
 8013788:	4770      	bx	lr
 801378a:	bf00      	nop

0801378c <uxr_init_base_object_request>:
 801378c:	b530      	push	{r4, r5, lr}
 801378e:	88c3      	ldrh	r3, [r0, #6]
 8013790:	b083      	sub	sp, #12
 8013792:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8013796:	9101      	str	r1, [sp, #4]
 8013798:	f1a3 010a 	sub.w	r1, r3, #10
 801379c:	b289      	uxth	r1, r1
 801379e:	42a1      	cmp	r1, r4
 80137a0:	d80e      	bhi.n	80137c0 <uxr_init_base_object_request+0x34>
 80137a2:	3301      	adds	r3, #1
 80137a4:	b29c      	uxth	r4, r3
 80137a6:	f3c3 2507 	ubfx	r5, r3, #8, #8
 80137aa:	b2db      	uxtb	r3, r3
 80137ac:	80c4      	strh	r4, [r0, #6]
 80137ae:	1c91      	adds	r1, r2, #2
 80137b0:	9801      	ldr	r0, [sp, #4]
 80137b2:	7015      	strb	r5, [r2, #0]
 80137b4:	7053      	strb	r3, [r2, #1]
 80137b6:	f7ff f83d 	bl	8012834 <uxr_object_id_to_raw>
 80137ba:	4620      	mov	r0, r4
 80137bc:	b003      	add	sp, #12
 80137be:	bd30      	pop	{r4, r5, pc}
 80137c0:	230a      	movs	r3, #10
 80137c2:	461c      	mov	r4, r3
 80137c4:	2500      	movs	r5, #0
 80137c6:	e7f1      	b.n	80137ac <uxr_init_base_object_request+0x20>

080137c8 <uxr_parse_base_object_request>:
 80137c8:	b570      	push	{r4, r5, r6, lr}
 80137ca:	4604      	mov	r4, r0
 80137cc:	3002      	adds	r0, #2
 80137ce:	460d      	mov	r5, r1
 80137d0:	4616      	mov	r6, r2
 80137d2:	f7ff f81b 	bl	801280c <uxr_object_id_from_raw>
 80137d6:	f3c0 430f 	ubfx	r3, r0, #16, #16
 80137da:	8028      	strh	r0, [r5, #0]
 80137dc:	806b      	strh	r3, [r5, #2]
 80137de:	7822      	ldrb	r2, [r4, #0]
 80137e0:	7863      	ldrb	r3, [r4, #1]
 80137e2:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 80137e6:	8033      	strh	r3, [r6, #0]
 80137e8:	bd70      	pop	{r4, r5, r6, pc}
 80137ea:	bf00      	nop

080137ec <uxr_init_framing_io>:
 80137ec:	2300      	movs	r3, #0
 80137ee:	7041      	strb	r1, [r0, #1]
 80137f0:	7003      	strb	r3, [r0, #0]
 80137f2:	8583      	strh	r3, [r0, #44]	; 0x2c
 80137f4:	4770      	bx	lr
 80137f6:	bf00      	nop

080137f8 <uxr_write_framed_msg>:
 80137f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137fc:	7845      	ldrb	r5, [r0, #1]
 80137fe:	b085      	sub	sp, #20
 8013800:	4604      	mov	r4, r0
 8013802:	f1a5 0c7d 	sub.w	ip, r5, #125	; 0x7d
 8013806:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
 801380a:	f1bc 0f01 	cmp.w	ip, #1
 801380e:	f89d 003c 	ldrb.w	r0, [sp, #60]	; 0x3c
 8013812:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8013816:	f884 e038 	strb.w	lr, [r4, #56]	; 0x38
 801381a:	460e      	mov	r6, r1
 801381c:	4617      	mov	r7, r2
 801381e:	469b      	mov	fp, r3
 8013820:	f240 811c 	bls.w	8013a5c <uxr_write_framed_msg+0x264>
 8013824:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8013828:	2302      	movs	r3, #2
 801382a:	2a01      	cmp	r2, #1
 801382c:	f884 5039 	strb.w	r5, [r4, #57]	; 0x39
 8013830:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8013834:	f240 8096 	bls.w	8013964 <uxr_write_framed_msg+0x16c>
 8013838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801383a:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 801383e:	b2d9      	uxtb	r1, r3
 8013840:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8013844:	2203      	movs	r2, #3
 8013846:	2b01      	cmp	r3, #1
 8013848:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801384c:	f240 809f 	bls.w	801398e <uxr_write_framed_msg+0x196>
 8013850:	18a3      	adds	r3, r4, r2
 8013852:	3201      	adds	r2, #1
 8013854:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 8013858:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801385c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801385e:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8013862:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 8013866:	2901      	cmp	r1, #1
 8013868:	eb04 0102 	add.w	r1, r4, r2
 801386c:	f240 8107 	bls.w	8013a7e <uxr_write_framed_msg+0x286>
 8013870:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
 8013874:	3201      	adds	r2, #1
 8013876:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013878:	b2d2      	uxtb	r2, r2
 801387a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801387e:	2b00      	cmp	r3, #0
 8013880:	f000 810c 	beq.w	8013a9c <uxr_write_framed_msg+0x2a4>
 8013884:	f04f 0a00 	mov.w	sl, #0
 8013888:	46d1      	mov	r9, sl
 801388a:	4653      	mov	r3, sl
 801388c:	f81b 3003 	ldrb.w	r3, [fp, r3]
 8013890:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 8013894:	2901      	cmp	r1, #1
 8013896:	f240 80a8 	bls.w	80139ea <uxr_write_framed_msg+0x1f2>
 801389a:	2a29      	cmp	r2, #41	; 0x29
 801389c:	f200 8083 	bhi.w	80139a6 <uxr_write_framed_msg+0x1ae>
 80138a0:	18a1      	adds	r1, r4, r2
 80138a2:	3201      	adds	r2, #1
 80138a4:	b2d2      	uxtb	r2, r2
 80138a6:	f881 3038 	strb.w	r3, [r1, #56]	; 0x38
 80138aa:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80138ae:	ea8a 0303 	eor.w	r3, sl, r3
 80138b2:	4986      	ldr	r1, [pc, #536]	; (8013acc <uxr_write_framed_msg+0x2d4>)
 80138b4:	b2db      	uxtb	r3, r3
 80138b6:	f109 0901 	add.w	r9, r9, #1
 80138ba:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80138be:	990e      	ldr	r1, [sp, #56]	; 0x38
 80138c0:	fa1f f989 	uxth.w	r9, r9
 80138c4:	4549      	cmp	r1, r9
 80138c6:	ea83 2a1a 	eor.w	sl, r3, sl, lsr #8
 80138ca:	464b      	mov	r3, r9
 80138cc:	d8de      	bhi.n	801388c <uxr_write_framed_msg+0x94>
 80138ce:	ea4f 231a 	mov.w	r3, sl, lsr #8
 80138d2:	fa5f f98a 	uxtb.w	r9, sl
 80138d6:	9301      	str	r3, [sp, #4]
 80138d8:	f04f 0b00 	mov.w	fp, #0
 80138dc:	f88d 900c 	strb.w	r9, [sp, #12]
 80138e0:	f88d 300d 	strb.w	r3, [sp, #13]
 80138e4:	f1a9 0a7d 	sub.w	sl, r9, #125	; 0x7d
 80138e8:	fa5f f18a 	uxtb.w	r1, sl
 80138ec:	2901      	cmp	r1, #1
 80138ee:	d920      	bls.n	8013932 <uxr_write_framed_msg+0x13a>
 80138f0:	2a29      	cmp	r2, #41	; 0x29
 80138f2:	f240 808c 	bls.w	8013a0e <uxr_write_framed_msg+0x216>
 80138f6:	2500      	movs	r5, #0
 80138f8:	e000      	b.n	80138fc <uxr_write_framed_msg+0x104>
 80138fa:	b160      	cbz	r0, 8013916 <uxr_write_framed_msg+0x11e>
 80138fc:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8013900:	1b52      	subs	r2, r2, r5
 8013902:	4421      	add	r1, r4
 8013904:	4643      	mov	r3, r8
 8013906:	4638      	mov	r0, r7
 8013908:	47b0      	blx	r6
 801390a:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 801390e:	4405      	add	r5, r0
 8013910:	4295      	cmp	r5, r2
 8013912:	d3f2      	bcc.n	80138fa <uxr_write_framed_msg+0x102>
 8013914:	d003      	beq.n	801391e <uxr_write_framed_msg+0x126>
 8013916:	2000      	movs	r0, #0
 8013918:	b005      	add	sp, #20
 801391a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801391e:	fa5f f18a 	uxtb.w	r1, sl
 8013922:	f04f 0300 	mov.w	r3, #0
 8013926:	2901      	cmp	r1, #1
 8013928:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 801392c:	f04f 0200 	mov.w	r2, #0
 8013930:	d86d      	bhi.n	8013a0e <uxr_write_framed_msg+0x216>
 8013932:	1c51      	adds	r1, r2, #1
 8013934:	b2c9      	uxtb	r1, r1
 8013936:	2929      	cmp	r1, #41	; 0x29
 8013938:	d8dd      	bhi.n	80138f6 <uxr_write_framed_msg+0xfe>
 801393a:	18a0      	adds	r0, r4, r2
 801393c:	3202      	adds	r2, #2
 801393e:	f089 0920 	eor.w	r9, r9, #32
 8013942:	b2d2      	uxtb	r2, r2
 8013944:	4659      	mov	r1, fp
 8013946:	f04f 037d 	mov.w	r3, #125	; 0x7d
 801394a:	f880 9039 	strb.w	r9, [r0, #57]	; 0x39
 801394e:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8013952:	f04f 0b01 	mov.w	fp, #1
 8013956:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801395a:	2900      	cmp	r1, #0
 801395c:	d163      	bne.n	8013a26 <uxr_write_framed_msg+0x22e>
 801395e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8013962:	e7bf      	b.n	80138e4 <uxr_write_framed_msg+0xec>
 8013964:	2204      	movs	r2, #4
 8013966:	2503      	movs	r5, #3
 8013968:	990e      	ldr	r1, [sp, #56]	; 0x38
 801396a:	4423      	add	r3, r4
 801396c:	b2c9      	uxtb	r1, r1
 801396e:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8013972:	f883 c038 	strb.w	ip, [r3, #56]	; 0x38
 8013976:	4425      	add	r5, r4
 8013978:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 801397c:	f080 0020 	eor.w	r0, r0, #32
 8013980:	2b01      	cmp	r3, #1
 8013982:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 8013986:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801398a:	f63f af61 	bhi.w	8013850 <uxr_write_framed_msg+0x58>
 801398e:	18a3      	adds	r3, r4, r2
 8013990:	f081 0120 	eor.w	r1, r1, #32
 8013994:	3202      	adds	r2, #2
 8013996:	207d      	movs	r0, #125	; 0x7d
 8013998:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 801399c:	f883 0038 	strb.w	r0, [r3, #56]	; 0x38
 80139a0:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80139a4:	e75a      	b.n	801385c <uxr_write_framed_msg+0x64>
 80139a6:	2500      	movs	r5, #0
 80139a8:	e001      	b.n	80139ae <uxr_write_framed_msg+0x1b6>
 80139aa:	2800      	cmp	r0, #0
 80139ac:	d0b3      	beq.n	8013916 <uxr_write_framed_msg+0x11e>
 80139ae:	f105 0138 	add.w	r1, r5, #56	; 0x38
 80139b2:	1b52      	subs	r2, r2, r5
 80139b4:	4421      	add	r1, r4
 80139b6:	4643      	mov	r3, r8
 80139b8:	4638      	mov	r0, r7
 80139ba:	47b0      	blx	r6
 80139bc:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80139c0:	4405      	add	r5, r0
 80139c2:	4295      	cmp	r5, r2
 80139c4:	d3f1      	bcc.n	80139aa <uxr_write_framed_msg+0x1b2>
 80139c6:	d1a6      	bne.n	8013916 <uxr_write_framed_msg+0x11e>
 80139c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80139ca:	f04f 0300 	mov.w	r3, #0
 80139ce:	454a      	cmp	r2, r9
 80139d0:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 80139d4:	464b      	mov	r3, r9
 80139d6:	d971      	bls.n	8013abc <uxr_write_framed_msg+0x2c4>
 80139d8:	f81b 3003 	ldrb.w	r3, [fp, r3]
 80139dc:	f1a3 017d 	sub.w	r1, r3, #125	; 0x7d
 80139e0:	2901      	cmp	r1, #1
 80139e2:	f04f 0200 	mov.w	r2, #0
 80139e6:	f63f af58 	bhi.w	801389a <uxr_write_framed_msg+0xa2>
 80139ea:	1c51      	adds	r1, r2, #1
 80139ec:	b2c9      	uxtb	r1, r1
 80139ee:	2929      	cmp	r1, #41	; 0x29
 80139f0:	d8d9      	bhi.n	80139a6 <uxr_write_framed_msg+0x1ae>
 80139f2:	18a0      	adds	r0, r4, r2
 80139f4:	3202      	adds	r2, #2
 80139f6:	b2d2      	uxtb	r2, r2
 80139f8:	f083 0120 	eor.w	r1, r3, #32
 80139fc:	f04f 057d 	mov.w	r5, #125	; 0x7d
 8013a00:	f880 5038 	strb.w	r5, [r0, #56]	; 0x38
 8013a04:	f880 1039 	strb.w	r1, [r0, #57]	; 0x39
 8013a08:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8013a0c:	e74f      	b.n	80138ae <uxr_write_framed_msg+0xb6>
 8013a0e:	18a0      	adds	r0, r4, r2
 8013a10:	3201      	adds	r2, #1
 8013a12:	b2d2      	uxtb	r2, r2
 8013a14:	4659      	mov	r1, fp
 8013a16:	f880 9038 	strb.w	r9, [r0, #56]	; 0x38
 8013a1a:	f04f 0b01 	mov.w	fp, #1
 8013a1e:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8013a22:	2900      	cmp	r1, #0
 8013a24:	d09b      	beq.n	801395e <uxr_write_framed_msg+0x166>
 8013a26:	2500      	movs	r5, #0
 8013a28:	e002      	b.n	8013a30 <uxr_write_framed_msg+0x238>
 8013a2a:	2800      	cmp	r0, #0
 8013a2c:	f43f af73 	beq.w	8013916 <uxr_write_framed_msg+0x11e>
 8013a30:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8013a34:	1b52      	subs	r2, r2, r5
 8013a36:	4421      	add	r1, r4
 8013a38:	4643      	mov	r3, r8
 8013a3a:	4638      	mov	r0, r7
 8013a3c:	47b0      	blx	r6
 8013a3e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8013a42:	4405      	add	r5, r0
 8013a44:	4295      	cmp	r5, r2
 8013a46:	d3f0      	bcc.n	8013a2a <uxr_write_framed_msg+0x232>
 8013a48:	f47f af65 	bne.w	8013916 <uxr_write_framed_msg+0x11e>
 8013a4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013a4e:	2300      	movs	r3, #0
 8013a50:	b290      	uxth	r0, r2
 8013a52:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8013a56:	b005      	add	sp, #20
 8013a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a5c:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8013a60:	f085 0520 	eor.w	r5, r5, #32
 8013a64:	2303      	movs	r3, #3
 8013a66:	217d      	movs	r1, #125	; 0x7d
 8013a68:	2a01      	cmp	r2, #1
 8013a6a:	f884 503a 	strb.w	r5, [r4, #58]	; 0x3a
 8013a6e:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8013a72:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 8013a76:	d814      	bhi.n	8013aa2 <uxr_write_framed_msg+0x2aa>
 8013a78:	2205      	movs	r2, #5
 8013a7a:	2504      	movs	r5, #4
 8013a7c:	e774      	b.n	8013968 <uxr_write_framed_msg+0x170>
 8013a7e:	f083 0320 	eor.w	r3, r3, #32
 8013a82:	f881 3039 	strb.w	r3, [r1, #57]	; 0x39
 8013a86:	3202      	adds	r2, #2
 8013a88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013a8a:	b2d2      	uxtb	r2, r2
 8013a8c:	207d      	movs	r0, #125	; 0x7d
 8013a8e:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8013a92:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8013a96:	2b00      	cmp	r3, #0
 8013a98:	f47f aef4 	bne.w	8013884 <uxr_write_framed_msg+0x8c>
 8013a9c:	9301      	str	r3, [sp, #4]
 8013a9e:	4699      	mov	r9, r3
 8013aa0:	e71a      	b.n	80138d8 <uxr_write_framed_msg+0xe0>
 8013aa2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013aa4:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 8013aa8:	b2d9      	uxtb	r1, r3
 8013aaa:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 8013aae:	2204      	movs	r2, #4
 8013ab0:	2b01      	cmp	r3, #1
 8013ab2:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8013ab6:	f63f aecb 	bhi.w	8013850 <uxr_write_framed_msg+0x58>
 8013aba:	e768      	b.n	801398e <uxr_write_framed_msg+0x196>
 8013abc:	ea4f 231a 	mov.w	r3, sl, lsr #8
 8013ac0:	fa5f f98a 	uxtb.w	r9, sl
 8013ac4:	9301      	str	r3, [sp, #4]
 8013ac6:	2200      	movs	r2, #0
 8013ac8:	e706      	b.n	80138d8 <uxr_write_framed_msg+0xe0>
 8013aca:	bf00      	nop
 8013acc:	0801ef10 	.word	0x0801ef10

08013ad0 <uxr_framing_read_transport>:
 8013ad0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ad4:	4604      	mov	r4, r0
 8013ad6:	b083      	sub	sp, #12
 8013ad8:	461f      	mov	r7, r3
 8013ada:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8013ade:	4689      	mov	r9, r1
 8013ae0:	4692      	mov	sl, r2
 8013ae2:	f000 fc87 	bl	80143f4 <uxr_millis>
 8013ae6:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013aea:	f894 602d 	ldrb.w	r6, [r4, #45]	; 0x2d
 8013aee:	42b3      	cmp	r3, r6
 8013af0:	4680      	mov	r8, r0
 8013af2:	d05f      	beq.n	8013bb4 <uxr_framing_read_transport+0xe4>
 8013af4:	d81b      	bhi.n	8013b2e <uxr_framing_read_transport+0x5e>
 8013af6:	1e75      	subs	r5, r6, #1
 8013af8:	1aed      	subs	r5, r5, r3
 8013afa:	b2ed      	uxtb	r5, r5
 8013afc:	2600      	movs	r6, #0
 8013afe:	455d      	cmp	r5, fp
 8013b00:	d81e      	bhi.n	8013b40 <uxr_framing_read_transport+0x70>
 8013b02:	19ab      	adds	r3, r5, r6
 8013b04:	455b      	cmp	r3, fp
 8013b06:	bf84      	itt	hi
 8013b08:	ebab 0605 	subhi.w	r6, fp, r5
 8013b0c:	b2f6      	uxtbhi	r6, r6
 8013b0e:	b9e5      	cbnz	r5, 8013b4a <uxr_framing_read_transport+0x7a>
 8013b10:	f04f 0b00 	mov.w	fp, #0
 8013b14:	f000 fc6e 	bl	80143f4 <uxr_millis>
 8013b18:	683b      	ldr	r3, [r7, #0]
 8013b1a:	eba0 0008 	sub.w	r0, r0, r8
 8013b1e:	1a1b      	subs	r3, r3, r0
 8013b20:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013b24:	4658      	mov	r0, fp
 8013b26:	603b      	str	r3, [r7, #0]
 8013b28:	b003      	add	sp, #12
 8013b2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b2e:	2e00      	cmp	r6, #0
 8013b30:	d048      	beq.n	8013bc4 <uxr_framing_read_transport+0xf4>
 8013b32:	f1c3 052a 	rsb	r5, r3, #42	; 0x2a
 8013b36:	b2ed      	uxtb	r5, r5
 8013b38:	3e01      	subs	r6, #1
 8013b3a:	455d      	cmp	r5, fp
 8013b3c:	b2f6      	uxtb	r6, r6
 8013b3e:	d9e0      	bls.n	8013b02 <uxr_framing_read_transport+0x32>
 8013b40:	fa5f f58b 	uxtb.w	r5, fp
 8013b44:	2600      	movs	r6, #0
 8013b46:	2d00      	cmp	r5, #0
 8013b48:	d0e2      	beq.n	8013b10 <uxr_framing_read_transport+0x40>
 8013b4a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8013b4e:	3102      	adds	r1, #2
 8013b50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013b52:	9300      	str	r3, [sp, #0]
 8013b54:	683b      	ldr	r3, [r7, #0]
 8013b56:	4421      	add	r1, r4
 8013b58:	462a      	mov	r2, r5
 8013b5a:	4650      	mov	r0, sl
 8013b5c:	47c8      	blx	r9
 8013b5e:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013b62:	4a1b      	ldr	r2, [pc, #108]	; (8013bd0 <uxr_framing_read_transport+0x100>)
 8013b64:	4403      	add	r3, r0
 8013b66:	0859      	lsrs	r1, r3, #1
 8013b68:	fba2 2101 	umull	r2, r1, r2, r1
 8013b6c:	0889      	lsrs	r1, r1, #2
 8013b6e:	222a      	movs	r2, #42	; 0x2a
 8013b70:	fb02 3111 	mls	r1, r2, r1, r3
 8013b74:	4683      	mov	fp, r0
 8013b76:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8013b7a:	2800      	cmp	r0, #0
 8013b7c:	d0c8      	beq.n	8013b10 <uxr_framing_read_transport+0x40>
 8013b7e:	42a8      	cmp	r0, r5
 8013b80:	d1c8      	bne.n	8013b14 <uxr_framing_read_transport+0x44>
 8013b82:	b31e      	cbz	r6, 8013bcc <uxr_framing_read_transport+0xfc>
 8013b84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8013b86:	9300      	str	r3, [sp, #0]
 8013b88:	3102      	adds	r1, #2
 8013b8a:	4421      	add	r1, r4
 8013b8c:	4632      	mov	r2, r6
 8013b8e:	2300      	movs	r3, #0
 8013b90:	4650      	mov	r0, sl
 8013b92:	47c8      	blx	r9
 8013b94:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013b98:	490d      	ldr	r1, [pc, #52]	; (8013bd0 <uxr_framing_read_transport+0x100>)
 8013b9a:	181a      	adds	r2, r3, r0
 8013b9c:	0853      	lsrs	r3, r2, #1
 8013b9e:	fba1 1303 	umull	r1, r3, r1, r3
 8013ba2:	089b      	lsrs	r3, r3, #2
 8013ba4:	212a      	movs	r1, #42	; 0x2a
 8013ba6:	fb01 2313 	mls	r3, r1, r3, r2
 8013baa:	eb00 0b05 	add.w	fp, r0, r5
 8013bae:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 8013bb2:	e7af      	b.n	8013b14 <uxr_framing_read_transport+0x44>
 8013bb4:	2600      	movs	r6, #0
 8013bb6:	f1bb 0f28 	cmp.w	fp, #40	; 0x28
 8013bba:	85a6      	strh	r6, [r4, #44]	; 0x2c
 8013bbc:	d9c0      	bls.n	8013b40 <uxr_framing_read_transport+0x70>
 8013bbe:	2102      	movs	r1, #2
 8013bc0:	2529      	movs	r5, #41	; 0x29
 8013bc2:	e7c5      	b.n	8013b50 <uxr_framing_read_transport+0x80>
 8013bc4:	f1c3 0529 	rsb	r5, r3, #41	; 0x29
 8013bc8:	b2ed      	uxtb	r5, r5
 8013bca:	e798      	b.n	8013afe <uxr_framing_read_transport+0x2e>
 8013bcc:	46ab      	mov	fp, r5
 8013bce:	e7a1      	b.n	8013b14 <uxr_framing_read_transport+0x44>
 8013bd0:	30c30c31 	.word	0x30c30c31

08013bd4 <uxr_read_framed_msg>:
 8013bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013bd8:	f890 602c 	ldrb.w	r6, [r0, #44]	; 0x2c
 8013bdc:	f890 502d 	ldrb.w	r5, [r0, #45]	; 0x2d
 8013be0:	42ae      	cmp	r6, r5
 8013be2:	b083      	sub	sp, #12
 8013be4:	4604      	mov	r4, r0
 8013be6:	461f      	mov	r7, r3
 8013be8:	4689      	mov	r9, r1
 8013bea:	4692      	mov	sl, r2
 8013bec:	f000 817d 	beq.w	8013eea <uxr_read_framed_msg+0x316>
 8013bf0:	7823      	ldrb	r3, [r4, #0]
 8013bf2:	4ecc      	ldr	r6, [pc, #816]	; (8013f24 <uxr_read_framed_msg+0x350>)
 8013bf4:	f8df 8330 	ldr.w	r8, [pc, #816]	; 8013f28 <uxr_read_framed_msg+0x354>
 8013bf8:	2b07      	cmp	r3, #7
 8013bfa:	d8fd      	bhi.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013bfc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8013c00:	00f40113 	.word	0x00f40113
 8013c04:	00b700d4 	.word	0x00b700d4
 8013c08:	004d008e 	.word	0x004d008e
 8013c0c:	00080030 	.word	0x00080030
 8013c10:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013c14:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013c18:	4298      	cmp	r0, r3
 8013c1a:	f000 8141 	beq.w	8013ea0 <uxr_read_framed_msg+0x2cc>
 8013c1e:	18e2      	adds	r2, r4, r3
 8013c20:	7891      	ldrb	r1, [r2, #2]
 8013c22:	297d      	cmp	r1, #125	; 0x7d
 8013c24:	f000 81a2 	beq.w	8013f6c <uxr_read_framed_msg+0x398>
 8013c28:	3301      	adds	r3, #1
 8013c2a:	085a      	lsrs	r2, r3, #1
 8013c2c:	fba6 0202 	umull	r0, r2, r6, r2
 8013c30:	0892      	lsrs	r2, r2, #2
 8013c32:	202a      	movs	r0, #42	; 0x2a
 8013c34:	fb00 3312 	mls	r3, r0, r2, r3
 8013c38:	297e      	cmp	r1, #126	; 0x7e
 8013c3a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013c3e:	f000 8251 	beq.w	80140e4 <uxr_read_framed_msg+0x510>
 8013c42:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 8013c44:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8013c46:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8013c4a:	b29b      	uxth	r3, r3
 8013c4c:	2100      	movs	r1, #0
 8013c4e:	429a      	cmp	r2, r3
 8013c50:	86a3      	strh	r3, [r4, #52]	; 0x34
 8013c52:	7021      	strb	r1, [r4, #0]
 8013c54:	f000 8182 	beq.w	8013f5c <uxr_read_framed_msg+0x388>
 8013c58:	2000      	movs	r0, #0
 8013c5a:	b003      	add	sp, #12
 8013c5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c60:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013c64:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013c68:	4298      	cmp	r0, r3
 8013c6a:	f000 8128 	beq.w	8013ebe <uxr_read_framed_msg+0x2ea>
 8013c6e:	18e2      	adds	r2, r4, r3
 8013c70:	7891      	ldrb	r1, [r2, #2]
 8013c72:	297d      	cmp	r1, #125	; 0x7d
 8013c74:	f000 8196 	beq.w	8013fa4 <uxr_read_framed_msg+0x3d0>
 8013c78:	3301      	adds	r3, #1
 8013c7a:	085a      	lsrs	r2, r3, #1
 8013c7c:	fba6 0202 	umull	r0, r2, r6, r2
 8013c80:	0892      	lsrs	r2, r2, #2
 8013c82:	202a      	movs	r0, #42	; 0x2a
 8013c84:	fb00 3312 	mls	r3, r0, r2, r3
 8013c88:	297e      	cmp	r1, #126	; 0x7e
 8013c8a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013c8e:	f000 8219 	beq.w	80140c4 <uxr_read_framed_msg+0x4f0>
 8013c92:	2307      	movs	r3, #7
 8013c94:	86a1      	strh	r1, [r4, #52]	; 0x34
 8013c96:	7023      	strb	r3, [r4, #0]
 8013c98:	e7ae      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013c9a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8013c9c:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8013c9e:	429d      	cmp	r5, r3
 8013ca0:	d937      	bls.n	8013d12 <uxr_read_framed_msg+0x13e>
 8013ca2:	ee07 9a90 	vmov	s15, r9
 8013ca6:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8013caa:	e01e      	b.n	8013cea <uxr_read_framed_msg+0x116>
 8013cac:	f89e e002 	ldrb.w	lr, [lr, #2]
 8013cb0:	f1be 0f7d 	cmp.w	lr, #125	; 0x7d
 8013cb4:	f000 80d2 	beq.w	8013e5c <uxr_read_framed_msg+0x288>
 8013cb8:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8013cbc:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013cc0:	f000 8214 	beq.w	80140ec <uxr_read_framed_msg+0x518>
 8013cc4:	f807 e003 	strb.w	lr, [r7, r3]
 8013cc8:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 8013cca:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 8013ccc:	8e25      	ldrh	r5, [r4, #48]	; 0x30
 8013cce:	ea80 010e 	eor.w	r1, r0, lr
 8013cd2:	b2c9      	uxtb	r1, r1
 8013cd4:	3301      	adds	r3, #1
 8013cd6:	f838 2011 	ldrh.w	r2, [r8, r1, lsl #1]
 8013cda:	b29b      	uxth	r3, r3
 8013cdc:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 8013ce0:	42ab      	cmp	r3, r5
 8013ce2:	86e2      	strh	r2, [r4, #54]	; 0x36
 8013ce4:	8663      	strh	r3, [r4, #50]	; 0x32
 8013ce6:	f080 8121 	bcs.w	8013f2c <uxr_read_framed_msg+0x358>
 8013cea:	f894 102d 	ldrb.w	r1, [r4, #45]	; 0x2d
 8013cee:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013cf2:	f101 0b01 	add.w	fp, r1, #1
 8013cf6:	ea4f 025b 	mov.w	r2, fp, lsr #1
 8013cfa:	fba6 9202 	umull	r9, r2, r6, r2
 8013cfe:	0892      	lsrs	r2, r2, #2
 8013d00:	4288      	cmp	r0, r1
 8013d02:	eb04 0e01 	add.w	lr, r4, r1
 8013d06:	fb0c b212 	mls	r2, ip, r2, fp
 8013d0a:	d1cf      	bne.n	8013cac <uxr_read_framed_msg+0xd8>
 8013d0c:	ee17 9a90 	vmov	r9, s15
 8013d10:	429d      	cmp	r5, r3
 8013d12:	f040 8112 	bne.w	8013f3a <uxr_read_framed_msg+0x366>
 8013d16:	2306      	movs	r3, #6
 8013d18:	7023      	strb	r3, [r4, #0]
 8013d1a:	e76d      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013d1c:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013d20:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013d24:	4298      	cmp	r0, r3
 8013d26:	f000 80bb 	beq.w	8013ea0 <uxr_read_framed_msg+0x2cc>
 8013d2a:	18e2      	adds	r2, r4, r3
 8013d2c:	7891      	ldrb	r1, [r2, #2]
 8013d2e:	297d      	cmp	r1, #125	; 0x7d
 8013d30:	f000 8153 	beq.w	8013fda <uxr_read_framed_msg+0x406>
 8013d34:	3301      	adds	r3, #1
 8013d36:	085a      	lsrs	r2, r3, #1
 8013d38:	fba6 0202 	umull	r0, r2, r6, r2
 8013d3c:	0892      	lsrs	r2, r2, #2
 8013d3e:	202a      	movs	r0, #42	; 0x2a
 8013d40:	fb00 3212 	mls	r2, r0, r2, r3
 8013d44:	297e      	cmp	r1, #126	; 0x7e
 8013d46:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013d4a:	f000 81cb 	beq.w	80140e4 <uxr_read_framed_msg+0x510>
 8013d4e:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8013d50:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8013d54:	990c      	ldr	r1, [sp, #48]	; 0x30
 8013d56:	b29b      	uxth	r3, r3
 8013d58:	2000      	movs	r0, #0
 8013d5a:	428b      	cmp	r3, r1
 8013d5c:	8623      	strh	r3, [r4, #48]	; 0x30
 8013d5e:	8660      	strh	r0, [r4, #50]	; 0x32
 8013d60:	86e0      	strh	r0, [r4, #54]	; 0x36
 8013d62:	f240 80db 	bls.w	8013f1c <uxr_read_framed_msg+0x348>
 8013d66:	7020      	strb	r0, [r4, #0]
 8013d68:	b003      	add	sp, #12
 8013d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d6e:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013d72:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013d76:	4298      	cmp	r0, r3
 8013d78:	f000 80a1 	beq.w	8013ebe <uxr_read_framed_msg+0x2ea>
 8013d7c:	18e2      	adds	r2, r4, r3
 8013d7e:	7891      	ldrb	r1, [r2, #2]
 8013d80:	297d      	cmp	r1, #125	; 0x7d
 8013d82:	f000 8167 	beq.w	8014054 <uxr_read_framed_msg+0x480>
 8013d86:	3301      	adds	r3, #1
 8013d88:	085a      	lsrs	r2, r3, #1
 8013d8a:	fba6 0202 	umull	r0, r2, r6, r2
 8013d8e:	0892      	lsrs	r2, r2, #2
 8013d90:	202a      	movs	r0, #42	; 0x2a
 8013d92:	fb00 3312 	mls	r3, r0, r2, r3
 8013d96:	297e      	cmp	r1, #126	; 0x7e
 8013d98:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013d9c:	f000 8192 	beq.w	80140c4 <uxr_read_framed_msg+0x4f0>
 8013da0:	2304      	movs	r3, #4
 8013da2:	8621      	strh	r1, [r4, #48]	; 0x30
 8013da4:	7023      	strb	r3, [r4, #0]
 8013da6:	e727      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013da8:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8013dac:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8013db0:	4290      	cmp	r0, r2
 8013db2:	f000 80b1 	beq.w	8013f18 <uxr_read_framed_msg+0x344>
 8013db6:	18a3      	adds	r3, r4, r2
 8013db8:	7899      	ldrb	r1, [r3, #2]
 8013dba:	297d      	cmp	r1, #125	; 0x7d
 8013dbc:	f000 8166 	beq.w	801408c <uxr_read_framed_msg+0x4b8>
 8013dc0:	3201      	adds	r2, #1
 8013dc2:	0850      	lsrs	r0, r2, #1
 8013dc4:	fba6 3000 	umull	r3, r0, r6, r0
 8013dc8:	0880      	lsrs	r0, r0, #2
 8013dca:	232a      	movs	r3, #42	; 0x2a
 8013dcc:	fb03 2210 	mls	r2, r3, r0, r2
 8013dd0:	297e      	cmp	r1, #126	; 0x7e
 8013dd2:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013dd6:	f000 8187 	beq.w	80140e8 <uxr_read_framed_msg+0x514>
 8013dda:	7863      	ldrb	r3, [r4, #1]
 8013ddc:	428b      	cmp	r3, r1
 8013dde:	bf0c      	ite	eq
 8013de0:	2303      	moveq	r3, #3
 8013de2:	2300      	movne	r3, #0
 8013de4:	7023      	strb	r3, [r4, #0]
 8013de6:	e707      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013de8:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8013dec:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8013df0:	2200      	movs	r2, #0
 8013df2:	4299      	cmp	r1, r3
 8013df4:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
 8013df8:	d063      	beq.n	8013ec2 <uxr_read_framed_msg+0x2ee>
 8013dfa:	18e2      	adds	r2, r4, r3
 8013dfc:	7892      	ldrb	r2, [r2, #2]
 8013dfe:	2a7d      	cmp	r2, #125	; 0x7d
 8013e00:	f000 8107 	beq.w	8014012 <uxr_read_framed_msg+0x43e>
 8013e04:	1c59      	adds	r1, r3, #1
 8013e06:	084b      	lsrs	r3, r1, #1
 8013e08:	fba6 0303 	umull	r0, r3, r6, r3
 8013e0c:	089b      	lsrs	r3, r3, #2
 8013e0e:	202a      	movs	r0, #42	; 0x2a
 8013e10:	fb00 1313 	mls	r3, r0, r3, r1
 8013e14:	2a7e      	cmp	r2, #126	; 0x7e
 8013e16:	f884 202e 	strb.w	r2, [r4, #46]	; 0x2e
 8013e1a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013e1e:	d050      	beq.n	8013ec2 <uxr_read_framed_msg+0x2ee>
 8013e20:	2302      	movs	r3, #2
 8013e22:	7023      	strb	r3, [r4, #0]
 8013e24:	e6e8      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013e26:	f894 e02c 	ldrb.w	lr, [r4, #44]	; 0x2c
 8013e2a:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8013e2e:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8013e32:	1c51      	adds	r1, r2, #1
 8013e34:	084b      	lsrs	r3, r1, #1
 8013e36:	fba6 5303 	umull	r5, r3, r6, r3
 8013e3a:	089b      	lsrs	r3, r3, #2
 8013e3c:	fb0c 1313 	mls	r3, ip, r3, r1
 8013e40:	4596      	cmp	lr, r2
 8013e42:	eb04 0002 	add.w	r0, r4, r2
 8013e46:	b2da      	uxtb	r2, r3
 8013e48:	f43f af06 	beq.w	8013c58 <uxr_read_framed_msg+0x84>
 8013e4c:	7883      	ldrb	r3, [r0, #2]
 8013e4e:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8013e52:	2b7e      	cmp	r3, #126	; 0x7e
 8013e54:	d1ed      	bne.n	8013e32 <uxr_read_framed_msg+0x25e>
 8013e56:	2301      	movs	r3, #1
 8013e58:	7023      	strb	r3, [r4, #0]
 8013e5a:	e6cd      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013e5c:	f101 0b01 	add.w	fp, r1, #1
 8013e60:	ea4f 025b 	mov.w	r2, fp, lsr #1
 8013e64:	fba6 e202 	umull	lr, r2, r6, r2
 8013e68:	3102      	adds	r1, #2
 8013e6a:	0892      	lsrs	r2, r2, #2
 8013e6c:	ea4f 0e51 	mov.w	lr, r1, lsr #1
 8013e70:	fb0c b212 	mls	r2, ip, r2, fp
 8013e74:	fba6 9e0e 	umull	r9, lr, r6, lr
 8013e78:	eb04 0b02 	add.w	fp, r4, r2
 8013e7c:	b2d2      	uxtb	r2, r2
 8013e7e:	ea4f 0e9e 	mov.w	lr, lr, lsr #2
 8013e82:	4290      	cmp	r0, r2
 8013e84:	fb0c 111e 	mls	r1, ip, lr, r1
 8013e88:	f43f af40 	beq.w	8013d0c <uxr_read_framed_msg+0x138>
 8013e8c:	f89b e002 	ldrb.w	lr, [fp, #2]
 8013e90:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 8013e94:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8013e98:	d036      	beq.n	8013f08 <uxr_read_framed_msg+0x334>
 8013e9a:	f08e 0e20 	eor.w	lr, lr, #32
 8013e9e:	e711      	b.n	8013cc4 <uxr_read_framed_msg+0xf0>
 8013ea0:	2301      	movs	r3, #1
 8013ea2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013ea4:	4649      	mov	r1, r9
 8013ea6:	e9cd 2300 	strd	r2, r3, [sp]
 8013eaa:	4620      	mov	r0, r4
 8013eac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013eae:	4652      	mov	r2, sl
 8013eb0:	f7ff fe0e 	bl	8013ad0 <uxr_framing_read_transport>
 8013eb4:	2800      	cmp	r0, #0
 8013eb6:	f43f aecf 	beq.w	8013c58 <uxr_read_framed_msg+0x84>
 8013eba:	7823      	ldrb	r3, [r4, #0]
 8013ebc:	e69c      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013ebe:	2302      	movs	r3, #2
 8013ec0:	e7ef      	b.n	8013ea2 <uxr_read_framed_msg+0x2ce>
 8013ec2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013ec4:	2304      	movs	r3, #4
 8013ec6:	e9cd 2300 	strd	r2, r3, [sp]
 8013eca:	4649      	mov	r1, r9
 8013ecc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ece:	4652      	mov	r2, sl
 8013ed0:	4620      	mov	r0, r4
 8013ed2:	f7ff fdfd 	bl	8013ad0 <uxr_framing_read_transport>
 8013ed6:	2800      	cmp	r0, #0
 8013ed8:	d1ef      	bne.n	8013eba <uxr_read_framed_msg+0x2e6>
 8013eda:	f894 002e 	ldrb.w	r0, [r4, #46]	; 0x2e
 8013ede:	387e      	subs	r0, #126	; 0x7e
 8013ee0:	bf18      	it	ne
 8013ee2:	2001      	movne	r0, #1
 8013ee4:	2800      	cmp	r0, #0
 8013ee6:	d0e8      	beq.n	8013eba <uxr_read_framed_msg+0x2e6>
 8013ee8:	e6b6      	b.n	8013c58 <uxr_read_framed_msg+0x84>
 8013eea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8013eec:	2305      	movs	r3, #5
 8013eee:	e9cd 5300 	strd	r5, r3, [sp]
 8013ef2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013ef4:	f7ff fdec 	bl	8013ad0 <uxr_framing_read_transport>
 8013ef8:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8013efc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8013f00:	429a      	cmp	r2, r3
 8013f02:	f43f aea9 	beq.w	8013c58 <uxr_read_framed_msg+0x84>
 8013f06:	e673      	b.n	8013bf0 <uxr_read_framed_msg+0x1c>
 8013f08:	429d      	cmp	r5, r3
 8013f0a:	ee17 9a90 	vmov	r9, s15
 8013f0e:	f43f af02 	beq.w	8013d16 <uxr_read_framed_msg+0x142>
 8013f12:	2301      	movs	r3, #1
 8013f14:	7023      	strb	r3, [r4, #0]
 8013f16:	e66f      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013f18:	2303      	movs	r3, #3
 8013f1a:	e7c2      	b.n	8013ea2 <uxr_read_framed_msg+0x2ce>
 8013f1c:	2305      	movs	r3, #5
 8013f1e:	7023      	strb	r3, [r4, #0]
 8013f20:	e66a      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 8013f22:	bf00      	nop
 8013f24:	30c30c31 	.word	0x30c30c31
 8013f28:	0801ef10 	.word	0x0801ef10
 8013f2c:	ee17 9a90 	vmov	r9, s15
 8013f30:	f43f aef1 	beq.w	8013d16 <uxr_read_framed_msg+0x142>
 8013f34:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 8013f38:	d08d      	beq.n	8013e56 <uxr_read_framed_msg+0x282>
 8013f3a:	1aeb      	subs	r3, r5, r3
 8013f3c:	3302      	adds	r3, #2
 8013f3e:	9301      	str	r3, [sp, #4]
 8013f40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013f42:	9300      	str	r3, [sp, #0]
 8013f44:	4652      	mov	r2, sl
 8013f46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013f48:	4649      	mov	r1, r9
 8013f4a:	4620      	mov	r0, r4
 8013f4c:	f7ff fdc0 	bl	8013ad0 <uxr_framing_read_transport>
 8013f50:	fab0 f080 	clz	r0, r0
 8013f54:	0940      	lsrs	r0, r0, #5
 8013f56:	2800      	cmp	r0, #0
 8013f58:	d0af      	beq.n	8013eba <uxr_read_framed_msg+0x2e6>
 8013f5a:	e67d      	b.n	8013c58 <uxr_read_framed_msg+0x84>
 8013f5c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8013f5e:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8013f62:	7013      	strb	r3, [r2, #0]
 8013f64:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 8013f66:	b003      	add	sp, #12
 8013f68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f6c:	1c59      	adds	r1, r3, #1
 8013f6e:	084a      	lsrs	r2, r1, #1
 8013f70:	fba6 5202 	umull	r5, r2, r6, r2
 8013f74:	0892      	lsrs	r2, r2, #2
 8013f76:	252a      	movs	r5, #42	; 0x2a
 8013f78:	fb05 1212 	mls	r2, r5, r2, r1
 8013f7c:	b2d1      	uxtb	r1, r2
 8013f7e:	4288      	cmp	r0, r1
 8013f80:	d08e      	beq.n	8013ea0 <uxr_read_framed_msg+0x2cc>
 8013f82:	3302      	adds	r3, #2
 8013f84:	4422      	add	r2, r4
 8013f86:	0858      	lsrs	r0, r3, #1
 8013f88:	fba6 1000 	umull	r1, r0, r6, r0
 8013f8c:	7891      	ldrb	r1, [r2, #2]
 8013f8e:	0882      	lsrs	r2, r0, #2
 8013f90:	fb05 3312 	mls	r3, r5, r2, r3
 8013f94:	297e      	cmp	r1, #126	; 0x7e
 8013f96:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013f9a:	f000 80a3 	beq.w	80140e4 <uxr_read_framed_msg+0x510>
 8013f9e:	f081 0120 	eor.w	r1, r1, #32
 8013fa2:	e64e      	b.n	8013c42 <uxr_read_framed_msg+0x6e>
 8013fa4:	1c59      	adds	r1, r3, #1
 8013fa6:	084a      	lsrs	r2, r1, #1
 8013fa8:	fba6 5202 	umull	r5, r2, r6, r2
 8013fac:	0892      	lsrs	r2, r2, #2
 8013fae:	252a      	movs	r5, #42	; 0x2a
 8013fb0:	fb05 1212 	mls	r2, r5, r2, r1
 8013fb4:	b2d1      	uxtb	r1, r2
 8013fb6:	4288      	cmp	r0, r1
 8013fb8:	d081      	beq.n	8013ebe <uxr_read_framed_msg+0x2ea>
 8013fba:	3302      	adds	r3, #2
 8013fbc:	4422      	add	r2, r4
 8013fbe:	0858      	lsrs	r0, r3, #1
 8013fc0:	fba6 1000 	umull	r1, r0, r6, r0
 8013fc4:	7891      	ldrb	r1, [r2, #2]
 8013fc6:	0882      	lsrs	r2, r0, #2
 8013fc8:	fb05 3312 	mls	r3, r5, r2, r3
 8013fcc:	297e      	cmp	r1, #126	; 0x7e
 8013fce:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8013fd2:	d077      	beq.n	80140c4 <uxr_read_framed_msg+0x4f0>
 8013fd4:	f081 0120 	eor.w	r1, r1, #32
 8013fd8:	e65b      	b.n	8013c92 <uxr_read_framed_msg+0xbe>
 8013fda:	1c59      	adds	r1, r3, #1
 8013fdc:	084a      	lsrs	r2, r1, #1
 8013fde:	fba6 5202 	umull	r5, r2, r6, r2
 8013fe2:	0892      	lsrs	r2, r2, #2
 8013fe4:	252a      	movs	r5, #42	; 0x2a
 8013fe6:	fb05 1212 	mls	r2, r5, r2, r1
 8013fea:	b2d1      	uxtb	r1, r2
 8013fec:	4288      	cmp	r0, r1
 8013fee:	f43f af57 	beq.w	8013ea0 <uxr_read_framed_msg+0x2cc>
 8013ff2:	3302      	adds	r3, #2
 8013ff4:	4422      	add	r2, r4
 8013ff6:	0858      	lsrs	r0, r3, #1
 8013ff8:	fba6 1000 	umull	r1, r0, r6, r0
 8013ffc:	7891      	ldrb	r1, [r2, #2]
 8013ffe:	0882      	lsrs	r2, r0, #2
 8014000:	fb05 3312 	mls	r3, r5, r2, r3
 8014004:	297e      	cmp	r1, #126	; 0x7e
 8014006:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801400a:	d06b      	beq.n	80140e4 <uxr_read_framed_msg+0x510>
 801400c:	f081 0120 	eor.w	r1, r1, #32
 8014010:	e69d      	b.n	8013d4e <uxr_read_framed_msg+0x17a>
 8014012:	1c5d      	adds	r5, r3, #1
 8014014:	086a      	lsrs	r2, r5, #1
 8014016:	fba6 0202 	umull	r0, r2, r6, r2
 801401a:	0892      	lsrs	r2, r2, #2
 801401c:	202a      	movs	r0, #42	; 0x2a
 801401e:	fb00 5212 	mls	r2, r0, r2, r5
 8014022:	b2d5      	uxtb	r5, r2
 8014024:	42a9      	cmp	r1, r5
 8014026:	f43f af4c 	beq.w	8013ec2 <uxr_read_framed_msg+0x2ee>
 801402a:	3302      	adds	r3, #2
 801402c:	4422      	add	r2, r4
 801402e:	0859      	lsrs	r1, r3, #1
 8014030:	fba6 5101 	umull	r5, r1, r6, r1
 8014034:	7895      	ldrb	r5, [r2, #2]
 8014036:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
 801403a:	088a      	lsrs	r2, r1, #2
 801403c:	fb00 3312 	mls	r3, r0, r2, r3
 8014040:	2d7e      	cmp	r5, #126	; 0x7e
 8014042:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014046:	f43f af3c 	beq.w	8013ec2 <uxr_read_framed_msg+0x2ee>
 801404a:	f085 0520 	eor.w	r5, r5, #32
 801404e:	f884 502e 	strb.w	r5, [r4, #46]	; 0x2e
 8014052:	e6e5      	b.n	8013e20 <uxr_read_framed_msg+0x24c>
 8014054:	1c59      	adds	r1, r3, #1
 8014056:	084a      	lsrs	r2, r1, #1
 8014058:	fba6 5202 	umull	r5, r2, r6, r2
 801405c:	0892      	lsrs	r2, r2, #2
 801405e:	252a      	movs	r5, #42	; 0x2a
 8014060:	fb05 1212 	mls	r2, r5, r2, r1
 8014064:	b2d1      	uxtb	r1, r2
 8014066:	4288      	cmp	r0, r1
 8014068:	f43f af29 	beq.w	8013ebe <uxr_read_framed_msg+0x2ea>
 801406c:	3302      	adds	r3, #2
 801406e:	4422      	add	r2, r4
 8014070:	0858      	lsrs	r0, r3, #1
 8014072:	fba6 1000 	umull	r1, r0, r6, r0
 8014076:	7891      	ldrb	r1, [r2, #2]
 8014078:	0882      	lsrs	r2, r0, #2
 801407a:	fb05 3312 	mls	r3, r5, r2, r3
 801407e:	297e      	cmp	r1, #126	; 0x7e
 8014080:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8014084:	d01e      	beq.n	80140c4 <uxr_read_framed_msg+0x4f0>
 8014086:	f081 0120 	eor.w	r1, r1, #32
 801408a:	e689      	b.n	8013da0 <uxr_read_framed_msg+0x1cc>
 801408c:	1c51      	adds	r1, r2, #1
 801408e:	084b      	lsrs	r3, r1, #1
 8014090:	fba6 5303 	umull	r5, r3, r6, r3
 8014094:	089b      	lsrs	r3, r3, #2
 8014096:	252a      	movs	r5, #42	; 0x2a
 8014098:	fb05 1313 	mls	r3, r5, r3, r1
 801409c:	b2d9      	uxtb	r1, r3
 801409e:	4288      	cmp	r0, r1
 80140a0:	f43f af3a 	beq.w	8013f18 <uxr_read_framed_msg+0x344>
 80140a4:	3202      	adds	r2, #2
 80140a6:	4423      	add	r3, r4
 80140a8:	0850      	lsrs	r0, r2, #1
 80140aa:	789b      	ldrb	r3, [r3, #2]
 80140ac:	fba6 1000 	umull	r1, r0, r6, r0
 80140b0:	0880      	lsrs	r0, r0, #2
 80140b2:	fb05 2210 	mls	r2, r5, r0, r2
 80140b6:	2b7e      	cmp	r3, #126	; 0x7e
 80140b8:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80140bc:	d014      	beq.n	80140e8 <uxr_read_framed_msg+0x514>
 80140be:	f083 0120 	eor.w	r1, r3, #32
 80140c2:	e68a      	b.n	8013dda <uxr_read_framed_msg+0x206>
 80140c4:	2302      	movs	r3, #2
 80140c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80140c8:	4649      	mov	r1, r9
 80140ca:	e9cd 2300 	strd	r2, r3, [sp]
 80140ce:	4620      	mov	r0, r4
 80140d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80140d2:	4652      	mov	r2, sl
 80140d4:	f7ff fcfc 	bl	8013ad0 <uxr_framing_read_transport>
 80140d8:	2800      	cmp	r0, #0
 80140da:	f47f aeee 	bne.w	8013eba <uxr_read_framed_msg+0x2e6>
 80140de:	2301      	movs	r3, #1
 80140e0:	7023      	strb	r3, [r4, #0]
 80140e2:	e589      	b.n	8013bf8 <uxr_read_framed_msg+0x24>
 80140e4:	2301      	movs	r3, #1
 80140e6:	e7ee      	b.n	80140c6 <uxr_read_framed_msg+0x4f2>
 80140e8:	2303      	movs	r3, #3
 80140ea:	e7ec      	b.n	80140c6 <uxr_read_framed_msg+0x4f2>
 80140ec:	ee17 9a90 	vmov	r9, s15
 80140f0:	e6b1      	b.n	8013e56 <uxr_read_framed_msg+0x282>
 80140f2:	bf00      	nop

080140f4 <uxr_stream_id>:
 80140f4:	b410      	push	{r4}
 80140f6:	2901      	cmp	r1, #1
 80140f8:	b083      	sub	sp, #12
 80140fa:	d01f      	beq.n	801413c <uxr_stream_id+0x48>
 80140fc:	2902      	cmp	r1, #2
 80140fe:	f04f 0400 	mov.w	r4, #0
 8014102:	d01e      	beq.n	8014142 <uxr_stream_id+0x4e>
 8014104:	2300      	movs	r3, #0
 8014106:	f364 0307 	bfi	r3, r4, #0, #8
 801410a:	f360 230f 	bfi	r3, r0, #8, #8
 801410e:	f361 4317 	bfi	r3, r1, #16, #8
 8014112:	f362 631f 	bfi	r3, r2, #24, #8
 8014116:	b2da      	uxtb	r2, r3
 8014118:	2000      	movs	r0, #0
 801411a:	f362 0007 	bfi	r0, r2, #0, #8
 801411e:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8014122:	f362 200f 	bfi	r0, r2, #8, #8
 8014126:	f3c3 4207 	ubfx	r2, r3, #16, #8
 801412a:	f362 4017 	bfi	r0, r2, #16, #8
 801412e:	0e1b      	lsrs	r3, r3, #24
 8014130:	f363 601f 	bfi	r0, r3, #24, #8
 8014134:	b003      	add	sp, #12
 8014136:	f85d 4b04 	ldr.w	r4, [sp], #4
 801413a:	4770      	bx	lr
 801413c:	1c44      	adds	r4, r0, #1
 801413e:	b2e4      	uxtb	r4, r4
 8014140:	e7e0      	b.n	8014104 <uxr_stream_id+0x10>
 8014142:	f080 0480 	eor.w	r4, r0, #128	; 0x80
 8014146:	e7dd      	b.n	8014104 <uxr_stream_id+0x10>

08014148 <uxr_stream_id_from_raw>:
 8014148:	b410      	push	{r4}
 801414a:	b083      	sub	sp, #12
 801414c:	b128      	cbz	r0, 801415a <uxr_stream_id_from_raw+0x12>
 801414e:	0603      	lsls	r3, r0, #24
 8014150:	d421      	bmi.n	8014196 <uxr_stream_id_from_raw+0x4e>
 8014152:	1e42      	subs	r2, r0, #1
 8014154:	b2d2      	uxtb	r2, r2
 8014156:	2401      	movs	r4, #1
 8014158:	e001      	b.n	801415e <uxr_stream_id_from_raw+0x16>
 801415a:	4604      	mov	r4, r0
 801415c:	4602      	mov	r2, r0
 801415e:	2300      	movs	r3, #0
 8014160:	f360 0307 	bfi	r3, r0, #0, #8
 8014164:	f362 230f 	bfi	r3, r2, #8, #8
 8014168:	f364 4317 	bfi	r3, r4, #16, #8
 801416c:	f361 631f 	bfi	r3, r1, #24, #8
 8014170:	b2da      	uxtb	r2, r3
 8014172:	2000      	movs	r0, #0
 8014174:	f362 0007 	bfi	r0, r2, #0, #8
 8014178:	f3c3 2207 	ubfx	r2, r3, #8, #8
 801417c:	f362 200f 	bfi	r0, r2, #8, #8
 8014180:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8014184:	f362 4017 	bfi	r0, r2, #16, #8
 8014188:	0e1b      	lsrs	r3, r3, #24
 801418a:	f363 601f 	bfi	r0, r3, #24, #8
 801418e:	b003      	add	sp, #12
 8014190:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014194:	4770      	bx	lr
 8014196:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 801419a:	2402      	movs	r4, #2
 801419c:	e7df      	b.n	801415e <uxr_stream_id_from_raw+0x16>
 801419e:	bf00      	nop

080141a0 <uxr_init_stream_storage>:
 80141a0:	2300      	movs	r3, #0
 80141a2:	7403      	strb	r3, [r0, #16]
 80141a4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80141a8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80141ac:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 80141b0:	4770      	bx	lr
 80141b2:	bf00      	nop

080141b4 <uxr_reset_stream_storage>:
 80141b4:	b570      	push	{r4, r5, r6, lr}
 80141b6:	7c03      	ldrb	r3, [r0, #16]
 80141b8:	4604      	mov	r4, r0
 80141ba:	b153      	cbz	r3, 80141d2 <uxr_reset_stream_storage+0x1e>
 80141bc:	4606      	mov	r6, r0
 80141be:	2500      	movs	r5, #0
 80141c0:	4630      	mov	r0, r6
 80141c2:	f004 fc39 	bl	8018a38 <uxr_reset_output_best_effort_stream>
 80141c6:	7c23      	ldrb	r3, [r4, #16]
 80141c8:	3501      	adds	r5, #1
 80141ca:	42ab      	cmp	r3, r5
 80141cc:	f106 0610 	add.w	r6, r6, #16
 80141d0:	d8f6      	bhi.n	80141c0 <uxr_reset_stream_storage+0xc>
 80141d2:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80141d6:	b163      	cbz	r3, 80141f2 <uxr_reset_stream_storage+0x3e>
 80141d8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80141dc:	2500      	movs	r5, #0
 80141de:	4630      	mov	r0, r6
 80141e0:	f004 fa36 	bl	8018650 <uxr_reset_input_best_effort_stream>
 80141e4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80141e8:	3501      	adds	r5, #1
 80141ea:	42ab      	cmp	r3, r5
 80141ec:	f106 0602 	add.w	r6, r6, #2
 80141f0:	d8f5      	bhi.n	80141de <uxr_reset_stream_storage+0x2a>
 80141f2:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 80141f6:	b163      	cbz	r3, 8014212 <uxr_reset_stream_storage+0x5e>
 80141f8:	f104 0618 	add.w	r6, r4, #24
 80141fc:	2500      	movs	r5, #0
 80141fe:	4630      	mov	r0, r6
 8014200:	f004 fcba 	bl	8018b78 <uxr_reset_output_reliable_stream>
 8014204:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8014208:	3501      	adds	r5, #1
 801420a:	42ab      	cmp	r3, r5
 801420c:	f106 0628 	add.w	r6, r6, #40	; 0x28
 8014210:	d8f5      	bhi.n	80141fe <uxr_reset_stream_storage+0x4a>
 8014212:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8014216:	b163      	cbz	r3, 8014232 <uxr_reset_stream_storage+0x7e>
 8014218:	f104 0648 	add.w	r6, r4, #72	; 0x48
 801421c:	2500      	movs	r5, #0
 801421e:	4630      	mov	r0, r6
 8014220:	f004 fa7e 	bl	8018720 <uxr_reset_input_reliable_stream>
 8014224:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8014228:	3501      	adds	r5, #1
 801422a:	42ab      	cmp	r3, r5
 801422c:	f106 0618 	add.w	r6, r6, #24
 8014230:	d8f5      	bhi.n	801421e <uxr_reset_stream_storage+0x6a>
 8014232:	bd70      	pop	{r4, r5, r6, pc}

08014234 <uxr_add_output_best_effort_buffer>:
 8014234:	b530      	push	{r4, r5, lr}
 8014236:	7c04      	ldrb	r4, [r0, #16]
 8014238:	1c65      	adds	r5, r4, #1
 801423a:	b083      	sub	sp, #12
 801423c:	7405      	strb	r5, [r0, #16]
 801423e:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8014242:	f004 fbed 	bl	8018a20 <uxr_init_output_best_effort_stream>
 8014246:	2201      	movs	r2, #1
 8014248:	4620      	mov	r0, r4
 801424a:	4611      	mov	r1, r2
 801424c:	b003      	add	sp, #12
 801424e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014252:	f7ff bf4f 	b.w	80140f4 <uxr_stream_id>
 8014256:	bf00      	nop

08014258 <uxr_add_output_reliable_buffer>:
 8014258:	b570      	push	{r4, r5, r6, lr}
 801425a:	b084      	sub	sp, #16
 801425c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8014260:	f89d 6020 	ldrb.w	r6, [sp, #32]
 8014264:	9600      	str	r6, [sp, #0]
 8014266:	2528      	movs	r5, #40	; 0x28
 8014268:	1c66      	adds	r6, r4, #1
 801426a:	fb05 0504 	mla	r5, r5, r4, r0
 801426e:	f880 6040 	strb.w	r6, [r0, #64]	; 0x40
 8014272:	f105 0018 	add.w	r0, r5, #24
 8014276:	f004 fc4d 	bl	8018b14 <uxr_init_output_reliable_stream>
 801427a:	4620      	mov	r0, r4
 801427c:	2201      	movs	r2, #1
 801427e:	2102      	movs	r1, #2
 8014280:	b004      	add	sp, #16
 8014282:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014286:	f7ff bf35 	b.w	80140f4 <uxr_stream_id>
 801428a:	bf00      	nop

0801428c <uxr_add_input_best_effort_buffer>:
 801428c:	b510      	push	{r4, lr}
 801428e:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 8014292:	1c62      	adds	r2, r4, #1
 8014294:	f104 0321 	add.w	r3, r4, #33	; 0x21
 8014298:	b082      	sub	sp, #8
 801429a:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 801429e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80142a2:	f004 f9d1 	bl	8018648 <uxr_init_input_best_effort_stream>
 80142a6:	4620      	mov	r0, r4
 80142a8:	2200      	movs	r2, #0
 80142aa:	2101      	movs	r1, #1
 80142ac:	b002      	add	sp, #8
 80142ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80142b2:	f7ff bf1f 	b.w	80140f4 <uxr_stream_id>
 80142b6:	bf00      	nop

080142b8 <uxr_add_input_reliable_buffer>:
 80142b8:	b570      	push	{r4, r5, r6, lr}
 80142ba:	b084      	sub	sp, #16
 80142bc:	f890 4060 	ldrb.w	r4, [r0, #96]	; 0x60
 80142c0:	9e08      	ldr	r6, [sp, #32]
 80142c2:	9600      	str	r6, [sp, #0]
 80142c4:	2518      	movs	r5, #24
 80142c6:	1c66      	adds	r6, r4, #1
 80142c8:	fb05 0504 	mla	r5, r5, r4, r0
 80142cc:	f880 6060 	strb.w	r6, [r0, #96]	; 0x60
 80142d0:	f105 0048 	add.w	r0, r5, #72	; 0x48
 80142d4:	f004 fa00 	bl	80186d8 <uxr_init_input_reliable_stream>
 80142d8:	4620      	mov	r0, r4
 80142da:	2200      	movs	r2, #0
 80142dc:	2102      	movs	r1, #2
 80142de:	b004      	add	sp, #16
 80142e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80142e4:	f7ff bf06 	b.w	80140f4 <uxr_stream_id>

080142e8 <uxr_get_output_best_effort_stream>:
 80142e8:	7c03      	ldrb	r3, [r0, #16]
 80142ea:	428b      	cmp	r3, r1
 80142ec:	bf8c      	ite	hi
 80142ee:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 80142f2:	2000      	movls	r0, #0
 80142f4:	4770      	bx	lr
 80142f6:	bf00      	nop

080142f8 <uxr_get_output_reliable_stream>:
 80142f8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80142fc:	428b      	cmp	r3, r1
 80142fe:	bf83      	ittte	hi
 8014300:	2328      	movhi	r3, #40	; 0x28
 8014302:	fb03 0101 	mlahi	r1, r3, r1, r0
 8014306:	f101 0018 	addhi.w	r0, r1, #24
 801430a:	2000      	movls	r0, #0
 801430c:	4770      	bx	lr
 801430e:	bf00      	nop

08014310 <uxr_get_input_best_effort_stream>:
 8014310:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8014314:	428b      	cmp	r3, r1
 8014316:	bf86      	itte	hi
 8014318:	3121      	addhi	r1, #33	; 0x21
 801431a:	eb00 0041 	addhi.w	r0, r0, r1, lsl #1
 801431e:	2000      	movls	r0, #0
 8014320:	4770      	bx	lr
 8014322:	bf00      	nop

08014324 <uxr_get_input_reliable_stream>:
 8014324:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8014328:	428b      	cmp	r3, r1
 801432a:	bf83      	ittte	hi
 801432c:	2318      	movhi	r3, #24
 801432e:	fb03 0101 	mlahi	r1, r3, r1, r0
 8014332:	f101 0048 	addhi.w	r0, r1, #72	; 0x48
 8014336:	2000      	movls	r0, #0
 8014338:	4770      	bx	lr
 801433a:	bf00      	nop

0801433c <uxr_output_streams_confirmed>:
 801433c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8014340:	b183      	cbz	r3, 8014364 <uxr_output_streams_confirmed+0x28>
 8014342:	b570      	push	{r4, r5, r6, lr}
 8014344:	4606      	mov	r6, r0
 8014346:	f100 0518 	add.w	r5, r0, #24
 801434a:	2400      	movs	r4, #0
 801434c:	e001      	b.n	8014352 <uxr_output_streams_confirmed+0x16>
 801434e:	3528      	adds	r5, #40	; 0x28
 8014350:	b138      	cbz	r0, 8014362 <uxr_output_streams_confirmed+0x26>
 8014352:	4628      	mov	r0, r5
 8014354:	f004 fe6a 	bl	801902c <uxr_is_output_up_to_date>
 8014358:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 801435c:	3401      	adds	r4, #1
 801435e:	42a3      	cmp	r3, r4
 8014360:	d8f5      	bhi.n	801434e <uxr_output_streams_confirmed+0x12>
 8014362:	bd70      	pop	{r4, r5, r6, pc}
 8014364:	2001      	movs	r0, #1
 8014366:	4770      	bx	lr

08014368 <uxr_buffer_submessage_header>:
 8014368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801436a:	4604      	mov	r4, r0
 801436c:	460e      	mov	r6, r1
 801436e:	2104      	movs	r1, #4
 8014370:	4615      	mov	r5, r2
 8014372:	461f      	mov	r7, r3
 8014374:	f7fd feac 	bl	80120d0 <ucdr_align_to>
 8014378:	2301      	movs	r3, #1
 801437a:	ea47 0203 	orr.w	r2, r7, r3
 801437e:	4631      	mov	r1, r6
 8014380:	7523      	strb	r3, [r4, #20]
 8014382:	4620      	mov	r0, r4
 8014384:	462b      	mov	r3, r5
 8014386:	f000 fa21 	bl	80147cc <uxr_serialize_submessage_header>
 801438a:	4620      	mov	r0, r4
 801438c:	f7fd feb6 	bl	80120fc <ucdr_buffer_remaining>
 8014390:	42a8      	cmp	r0, r5
 8014392:	bf34      	ite	cc
 8014394:	2000      	movcc	r0, #0
 8014396:	2001      	movcs	r0, #1
 8014398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801439a:	bf00      	nop

0801439c <uxr_read_submessage_header>:
 801439c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80143a0:	4604      	mov	r4, r0
 80143a2:	460d      	mov	r5, r1
 80143a4:	2104      	movs	r1, #4
 80143a6:	4616      	mov	r6, r2
 80143a8:	4698      	mov	r8, r3
 80143aa:	f7fd fe91 	bl	80120d0 <ucdr_align_to>
 80143ae:	4620      	mov	r0, r4
 80143b0:	f7fd fea4 	bl	80120fc <ucdr_buffer_remaining>
 80143b4:	2803      	cmp	r0, #3
 80143b6:	bf8c      	ite	hi
 80143b8:	2701      	movhi	r7, #1
 80143ba:	2700      	movls	r7, #0
 80143bc:	d802      	bhi.n	80143c4 <uxr_read_submessage_header+0x28>
 80143be:	4638      	mov	r0, r7
 80143c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80143c4:	4633      	mov	r3, r6
 80143c6:	4642      	mov	r2, r8
 80143c8:	4620      	mov	r0, r4
 80143ca:	4629      	mov	r1, r5
 80143cc:	f000 fa12 	bl	80147f4 <uxr_deserialize_submessage_header>
 80143d0:	f898 3000 	ldrb.w	r3, [r8]
 80143d4:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 80143d8:	f003 0301 	and.w	r3, r3, #1
 80143dc:	f888 2000 	strb.w	r2, [r8]
 80143e0:	7523      	strb	r3, [r4, #20]
 80143e2:	4638      	mov	r0, r7
 80143e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080143e8 <uxr_submessage_padding>:
 80143e8:	f010 0003 	ands.w	r0, r0, #3
 80143ec:	bf18      	it	ne
 80143ee:	f1c0 0004 	rsbne	r0, r0, #4
 80143f2:	4770      	bx	lr

080143f4 <uxr_millis>:
 80143f4:	b510      	push	{r4, lr}
 80143f6:	b084      	sub	sp, #16
 80143f8:	4669      	mov	r1, sp
 80143fa:	2001      	movs	r0, #1
 80143fc:	f7ee fb80 	bl	8002b00 <clock_gettime>
 8014400:	e9dd 2400 	ldrd	r2, r4, [sp]
 8014404:	4907      	ldr	r1, [pc, #28]	; (8014424 <uxr_millis+0x30>)
 8014406:	9802      	ldr	r0, [sp, #8]
 8014408:	fba2 2301 	umull	r2, r3, r2, r1
 801440c:	fb01 3304 	mla	r3, r1, r4, r3
 8014410:	4604      	mov	r4, r0
 8014412:	1810      	adds	r0, r2, r0
 8014414:	eb43 71e4 	adc.w	r1, r3, r4, asr #31
 8014418:	4a03      	ldr	r2, [pc, #12]	; (8014428 <uxr_millis+0x34>)
 801441a:	2300      	movs	r3, #0
 801441c:	f7ec fc44 	bl	8000ca8 <__aeabi_ldivmod>
 8014420:	b004      	add	sp, #16
 8014422:	bd10      	pop	{r4, pc}
 8014424:	3b9aca00 	.word	0x3b9aca00
 8014428:	000f4240 	.word	0x000f4240

0801442c <uxr_nanos>:
 801442c:	b510      	push	{r4, lr}
 801442e:	b084      	sub	sp, #16
 8014430:	4669      	mov	r1, sp
 8014432:	2001      	movs	r0, #1
 8014434:	f7ee fb64 	bl	8002b00 <clock_gettime>
 8014438:	e9dd 2400 	ldrd	r2, r4, [sp]
 801443c:	4905      	ldr	r1, [pc, #20]	; (8014454 <uxr_nanos+0x28>)
 801443e:	9802      	ldr	r0, [sp, #8]
 8014440:	fba2 2301 	umull	r2, r3, r2, r1
 8014444:	fb01 3304 	mla	r3, r1, r4, r3
 8014448:	4604      	mov	r4, r0
 801444a:	1810      	adds	r0, r2, r0
 801444c:	eb43 71e4 	adc.w	r1, r3, r4, asr #31
 8014450:	b004      	add	sp, #16
 8014452:	bd10      	pop	{r4, pc}
 8014454:	3b9aca00 	.word	0x3b9aca00

08014458 <on_full_output_buffer_fragmented>:
 8014458:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801445c:	460c      	mov	r4, r1
 801445e:	b08a      	sub	sp, #40	; 0x28
 8014460:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 8014464:	4606      	mov	r6, r0
 8014466:	f104 0008 	add.w	r0, r4, #8
 801446a:	f7ff ff45 	bl	80142f8 <uxr_get_output_reliable_stream>
 801446e:	4605      	mov	r5, r0
 8014470:	f004 fde6 	bl	8019040 <get_available_free_slots>
 8014474:	b968      	cbnz	r0, 8014492 <on_full_output_buffer_fragmented+0x3a>
 8014476:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 801447a:	4620      	mov	r0, r4
 801447c:	4798      	blx	r3
 801447e:	b918      	cbnz	r0, 8014488 <on_full_output_buffer_fragmented+0x30>
 8014480:	2001      	movs	r0, #1
 8014482:	b00a      	add	sp, #40	; 0x28
 8014484:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014488:	4628      	mov	r0, r5
 801448a:	f004 fdd9 	bl	8019040 <get_available_free_slots>
 801448e:	2800      	cmp	r0, #0
 8014490:	d0f6      	beq.n	8014480 <on_full_output_buffer_fragmented+0x28>
 8014492:	8928      	ldrh	r0, [r5, #8]
 8014494:	89eb      	ldrh	r3, [r5, #14]
 8014496:	7b2a      	ldrb	r2, [r5, #12]
 8014498:	fbb3 f1f0 	udiv	r1, r3, r0
 801449c:	f5c2 427f 	rsb	r2, r2, #65280	; 0xff00
 80144a0:	fb00 3111 	mls	r1, r0, r1, r3
 80144a4:	b28b      	uxth	r3, r1
 80144a6:	32fc      	adds	r2, #252	; 0xfc
 80144a8:	6869      	ldr	r1, [r5, #4]
 80144aa:	fbb1 f1f0 	udiv	r1, r1, r0
 80144ae:	1f0f      	subs	r7, r1, #4
 80144b0:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 80144b4:	fb01 f103 	mul.w	r1, r1, r3
 80144b8:	443a      	add	r2, r7
 80144ba:	682b      	ldr	r3, [r5, #0]
 80144bc:	fa1f f882 	uxth.w	r8, r2
 80144c0:	3104      	adds	r1, #4
 80144c2:	4419      	add	r1, r3
 80144c4:	eba0 0008 	sub.w	r0, r0, r8
 80144c8:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 80144cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80144d0:	9300      	str	r3, [sp, #0]
 80144d2:	463a      	mov	r2, r7
 80144d4:	a802      	add	r0, sp, #8
 80144d6:	2300      	movs	r3, #0
 80144d8:	f7fd fdcc 	bl	8012074 <ucdr_init_buffer_origin_offset>
 80144dc:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 80144e0:	42ba      	cmp	r2, r7
 80144e2:	d927      	bls.n	8014534 <on_full_output_buffer_fragmented+0xdc>
 80144e4:	4642      	mov	r2, r8
 80144e6:	2300      	movs	r3, #0
 80144e8:	210d      	movs	r1, #13
 80144ea:	a802      	add	r0, sp, #8
 80144ec:	f7ff ff3c 	bl	8014368 <uxr_buffer_submessage_header>
 80144f0:	8928      	ldrh	r0, [r5, #8]
 80144f2:	89eb      	ldrh	r3, [r5, #14]
 80144f4:	fbb3 f1f0 	udiv	r1, r3, r0
 80144f8:	fb00 3111 	mls	r1, r0, r1, r3
 80144fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014500:	b289      	uxth	r1, r1
 8014502:	fbb3 f3f0 	udiv	r3, r3, r0
 8014506:	fb03 f301 	mul.w	r3, r3, r1
 801450a:	50d7      	str	r7, [r2, r3]
 801450c:	89e8      	ldrh	r0, [r5, #14]
 801450e:	2101      	movs	r1, #1
 8014510:	f004 fdb6 	bl	8019080 <uxr_seq_num_add>
 8014514:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8014518:	81e8      	strh	r0, [r5, #14]
 801451a:	1a52      	subs	r2, r2, r1
 801451c:	4630      	mov	r0, r6
 801451e:	f7fd fdbb 	bl	8012098 <ucdr_init_buffer>
 8014522:	4630      	mov	r0, r6
 8014524:	490f      	ldr	r1, [pc, #60]	; (8014564 <on_full_output_buffer_fragmented+0x10c>)
 8014526:	4622      	mov	r2, r4
 8014528:	f7fd fd8c 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 801452c:	2000      	movs	r0, #0
 801452e:	b00a      	add	sp, #40	; 0x28
 8014530:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014534:	b292      	uxth	r2, r2
 8014536:	2302      	movs	r3, #2
 8014538:	210d      	movs	r1, #13
 801453a:	a802      	add	r0, sp, #8
 801453c:	f7ff ff14 	bl	8014368 <uxr_buffer_submessage_header>
 8014540:	8928      	ldrh	r0, [r5, #8]
 8014542:	89eb      	ldrh	r3, [r5, #14]
 8014544:	fbb3 f2f0 	udiv	r2, r3, r0
 8014548:	fb00 3212 	mls	r2, r0, r2, r3
 801454c:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8014550:	686b      	ldr	r3, [r5, #4]
 8014552:	fbb3 f3f0 	udiv	r3, r3, r0
 8014556:	b292      	uxth	r2, r2
 8014558:	6828      	ldr	r0, [r5, #0]
 801455a:	fb03 f302 	mul.w	r3, r3, r2
 801455e:	3108      	adds	r1, #8
 8014560:	50c1      	str	r1, [r0, r3]
 8014562:	e7d3      	b.n	801450c <on_full_output_buffer_fragmented+0xb4>
 8014564:	08014459 	.word	0x08014459

08014568 <uxr_prepare_output_stream>:
 8014568:	b5f0      	push	{r4, r5, r6, r7, lr}
 801456a:	b087      	sub	sp, #28
 801456c:	2407      	movs	r4, #7
 801456e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8014570:	9202      	str	r2, [sp, #8]
 8014572:	2500      	movs	r5, #0
 8014574:	1d32      	adds	r2, r6, #4
 8014576:	e9cd 4500 	strd	r4, r5, [sp]
 801457a:	9103      	str	r1, [sp, #12]
 801457c:	461c      	mov	r4, r3
 801457e:	4606      	mov	r6, r0
 8014580:	f7fe ffce 	bl	8013520 <uxr_prepare_stream_to_write_submessage>
 8014584:	f080 0201 	eor.w	r2, r0, #1
 8014588:	b2d2      	uxtb	r2, r2
 801458a:	75a2      	strb	r2, [r4, #22]
 801458c:	b112      	cbz	r2, 8014594 <uxr_prepare_output_stream+0x2c>
 801458e:	4628      	mov	r0, r5
 8014590:	b007      	add	sp, #28
 8014592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014594:	aa05      	add	r2, sp, #20
 8014596:	9902      	ldr	r1, [sp, #8]
 8014598:	4630      	mov	r0, r6
 801459a:	f7ff f8f7 	bl	801378c <uxr_init_base_object_request>
 801459e:	a905      	add	r1, sp, #20
 80145a0:	4605      	mov	r5, r0
 80145a2:	4620      	mov	r0, r4
 80145a4:	f000 fda4 	bl	80150f0 <uxr_serialize_WRITE_DATA_Payload_Data>
 80145a8:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 80145ac:	e9d4 6706 	ldrd	r6, r7, [r4, #24]
 80145b0:	1a52      	subs	r2, r2, r1
 80145b2:	4620      	mov	r0, r4
 80145b4:	f7fd fd70 	bl	8012098 <ucdr_init_buffer>
 80145b8:	4620      	mov	r0, r4
 80145ba:	463a      	mov	r2, r7
 80145bc:	4631      	mov	r1, r6
 80145be:	f7fd fd41 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 80145c2:	4628      	mov	r0, r5
 80145c4:	b007      	add	sp, #28
 80145c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080145c8 <uxr_prepare_output_stream_fragmented>:
 80145c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80145cc:	b091      	sub	sp, #68	; 0x44
 80145ce:	4605      	mov	r5, r0
 80145d0:	9105      	str	r1, [sp, #20]
 80145d2:	3008      	adds	r0, #8
 80145d4:	f3c1 2107 	ubfx	r1, r1, #8, #8
 80145d8:	9302      	str	r3, [sp, #8]
 80145da:	9204      	str	r2, [sp, #16]
 80145dc:	f7ff fe8c 	bl	80142f8 <uxr_get_output_reliable_stream>
 80145e0:	2800      	cmp	r0, #0
 80145e2:	f000 808d 	beq.w	8014700 <uxr_prepare_output_stream_fragmented+0x138>
 80145e6:	4604      	mov	r4, r0
 80145e8:	f004 fd2a 	bl	8019040 <get_available_free_slots>
 80145ec:	2800      	cmp	r0, #0
 80145ee:	f000 8082 	beq.w	80146f6 <uxr_prepare_output_stream_fragmented+0x12e>
 80145f2:	8922      	ldrh	r2, [r4, #8]
 80145f4:	89e7      	ldrh	r7, [r4, #14]
 80145f6:	fbb7 f8f2 	udiv	r8, r7, r2
 80145fa:	e9d4 3100 	ldrd	r3, r1, [r4]
 80145fe:	fb02 7818 	mls	r8, r2, r8, r7
 8014602:	fa1f f888 	uxth.w	r8, r8
 8014606:	fbb1 f2f2 	udiv	r2, r1, r2
 801460a:	fb02 f808 	mul.w	r8, r2, r8
 801460e:	f108 0804 	add.w	r8, r8, #4
 8014612:	4498      	add	r8, r3
 8014614:	7b23      	ldrb	r3, [r4, #12]
 8014616:	f858 ac04 	ldr.w	sl, [r8, #-4]
 801461a:	9203      	str	r2, [sp, #12]
 801461c:	4553      	cmp	r3, sl
 801461e:	f1a2 0b04 	sub.w	fp, r2, #4
 8014622:	d379      	bcc.n	8014718 <uxr_prepare_output_stream_fragmented+0x150>
 8014624:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8014626:	f8cd a000 	str.w	sl, [sp]
 801462a:	f1ab 0904 	sub.w	r9, fp, #4
 801462e:	eba9 0903 	sub.w	r9, r9, r3
 8014632:	a808      	add	r0, sp, #32
 8014634:	465a      	mov	r2, fp
 8014636:	4641      	mov	r1, r8
 8014638:	3608      	adds	r6, #8
 801463a:	fa1f f989 	uxth.w	r9, r9
 801463e:	2300      	movs	r3, #0
 8014640:	f7fd fd18 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8014644:	455e      	cmp	r6, fp
 8014646:	bf34      	ite	cc
 8014648:	2302      	movcc	r3, #2
 801464a:	2300      	movcs	r3, #0
 801464c:	464a      	mov	r2, r9
 801464e:	a808      	add	r0, sp, #32
 8014650:	210d      	movs	r1, #13
 8014652:	f7ff fe89 	bl	8014368 <uxr_buffer_submessage_header>
 8014656:	8920      	ldrh	r0, [r4, #8]
 8014658:	fbb7 f3f0 	udiv	r3, r7, r0
 801465c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8014660:	fb00 7313 	mls	r3, r0, r3, r7
 8014664:	b29b      	uxth	r3, r3
 8014666:	fbb1 f1f0 	udiv	r1, r1, r0
 801466a:	fb03 f301 	mul.w	r3, r3, r1
 801466e:	4638      	mov	r0, r7
 8014670:	f842 b003 	str.w	fp, [r2, r3]
 8014674:	2101      	movs	r1, #1
 8014676:	f004 fd03 	bl	8019080 <uxr_seq_num_add>
 801467a:	9a03      	ldr	r2, [sp, #12]
 801467c:	f10a 0104 	add.w	r1, sl, #4
 8014680:	4441      	add	r1, r8
 8014682:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8014686:	3a08      	subs	r2, #8
 8014688:	4607      	mov	r7, r0
 801468a:	eba2 020a 	sub.w	r2, r2, sl
 801468e:	4640      	mov	r0, r8
 8014690:	f7fd fd02 	bl	8012098 <ucdr_init_buffer>
 8014694:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8014696:	81e7      	strh	r7, [r4, #14]
 8014698:	3204      	adds	r2, #4
 801469a:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 801469e:	bf28      	it	cs
 80146a0:	2200      	movcs	r2, #0
 80146a2:	2300      	movs	r3, #0
 80146a4:	b292      	uxth	r2, r2
 80146a6:	2107      	movs	r1, #7
 80146a8:	4640      	mov	r0, r8
 80146aa:	f7ff fe5d 	bl	8014368 <uxr_buffer_submessage_header>
 80146ae:	aa07      	add	r2, sp, #28
 80146b0:	9904      	ldr	r1, [sp, #16]
 80146b2:	4628      	mov	r0, r5
 80146b4:	f7ff f86a 	bl	801378c <uxr_init_base_object_request>
 80146b8:	a907      	add	r1, sp, #28
 80146ba:	4604      	mov	r4, r0
 80146bc:	4640      	mov	r0, r8
 80146be:	f000 fd17 	bl	80150f0 <uxr_serialize_WRITE_DATA_Payload_Data>
 80146c2:	e9d8 2101 	ldrd	r2, r1, [r8, #4]
 80146c6:	4640      	mov	r0, r8
 80146c8:	1a52      	subs	r2, r2, r1
 80146ca:	f7fd fce5 	bl	8012098 <ucdr_init_buffer>
 80146ce:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80146d0:	9b05      	ldr	r3, [sp, #20]
 80146d2:	f8c5 20b8 	str.w	r2, [r5, #184]	; 0xb8
 80146d6:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80146d8:	f8c5 20bc 	str.w	r2, [r5, #188]	; 0xbc
 80146dc:	4640      	mov	r0, r8
 80146de:	491b      	ldr	r1, [pc, #108]	; (801474c <uxr_prepare_output_stream_fragmented+0x184>)
 80146e0:	f8c5 60c4 	str.w	r6, [r5, #196]	; 0xc4
 80146e4:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 80146e8:	462a      	mov	r2, r5
 80146ea:	f7fd fcab 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 80146ee:	4620      	mov	r0, r4
 80146f0:	b011      	add	sp, #68	; 0x44
 80146f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146f6:	991c      	ldr	r1, [sp, #112]	; 0x70
 80146f8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80146fa:	4628      	mov	r0, r5
 80146fc:	4798      	blx	r3
 80146fe:	b920      	cbnz	r0, 801470a <uxr_prepare_output_stream_fragmented+0x142>
 8014700:	2400      	movs	r4, #0
 8014702:	4620      	mov	r0, r4
 8014704:	b011      	add	sp, #68	; 0x44
 8014706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801470a:	4620      	mov	r0, r4
 801470c:	f004 fc98 	bl	8019040 <get_available_free_slots>
 8014710:	2800      	cmp	r0, #0
 8014712:	f47f af6e 	bne.w	80145f2 <uxr_prepare_output_stream_fragmented+0x2a>
 8014716:	e7f3      	b.n	8014700 <uxr_prepare_output_stream_fragmented+0x138>
 8014718:	4638      	mov	r0, r7
 801471a:	2101      	movs	r1, #1
 801471c:	f004 fcb0 	bl	8019080 <uxr_seq_num_add>
 8014720:	8922      	ldrh	r2, [r4, #8]
 8014722:	fbb0 f8f2 	udiv	r8, r0, r2
 8014726:	fb02 0818 	mls	r8, r2, r8, r0
 801472a:	fa1f f888 	uxth.w	r8, r8
 801472e:	6863      	ldr	r3, [r4, #4]
 8014730:	fbb3 f3f2 	udiv	r3, r3, r2
 8014734:	6822      	ldr	r2, [r4, #0]
 8014736:	fb08 f803 	mul.w	r8, r8, r3
 801473a:	f108 0804 	add.w	r8, r8, #4
 801473e:	4490      	add	r8, r2
 8014740:	7b23      	ldrb	r3, [r4, #12]
 8014742:	f858 ac04 	ldr.w	sl, [r8, #-4]
 8014746:	4607      	mov	r7, r0
 8014748:	e76c      	b.n	8014624 <uxr_prepare_output_stream_fragmented+0x5c>
 801474a:	bf00      	nop
 801474c:	08014459 	.word	0x08014459

08014750 <uxr_serialize_message_header>:
 8014750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014752:	b083      	sub	sp, #12
 8014754:	4616      	mov	r6, r2
 8014756:	4604      	mov	r4, r0
 8014758:	9301      	str	r3, [sp, #4]
 801475a:	460d      	mov	r5, r1
 801475c:	9f08      	ldr	r7, [sp, #32]
 801475e:	f7fd f8ab 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014762:	4631      	mov	r1, r6
 8014764:	4620      	mov	r0, r4
 8014766:	f7fd f8a7 	bl	80118b8 <ucdr_serialize_uint8_t>
 801476a:	9a01      	ldr	r2, [sp, #4]
 801476c:	4620      	mov	r0, r4
 801476e:	2101      	movs	r1, #1
 8014770:	f7fd f8f6 	bl	8011960 <ucdr_serialize_endian_uint16_t>
 8014774:	062b      	lsls	r3, r5, #24
 8014776:	d501      	bpl.n	801477c <uxr_serialize_message_header+0x2c>
 8014778:	b003      	add	sp, #12
 801477a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801477c:	4639      	mov	r1, r7
 801477e:	4620      	mov	r0, r4
 8014780:	2204      	movs	r2, #4
 8014782:	b003      	add	sp, #12
 8014784:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014788:	f7fc be80 	b.w	801148c <ucdr_serialize_array_uint8_t>

0801478c <uxr_deserialize_message_header>:
 801478c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801478e:	b083      	sub	sp, #12
 8014790:	4616      	mov	r6, r2
 8014792:	4604      	mov	r4, r0
 8014794:	9301      	str	r3, [sp, #4]
 8014796:	460d      	mov	r5, r1
 8014798:	9f08      	ldr	r7, [sp, #32]
 801479a:	f7fd f8a3 	bl	80118e4 <ucdr_deserialize_uint8_t>
 801479e:	4631      	mov	r1, r6
 80147a0:	4620      	mov	r0, r4
 80147a2:	f7fd f89f 	bl	80118e4 <ucdr_deserialize_uint8_t>
 80147a6:	9a01      	ldr	r2, [sp, #4]
 80147a8:	4620      	mov	r0, r4
 80147aa:	2101      	movs	r1, #1
 80147ac:	f7fd f92a 	bl	8011a04 <ucdr_deserialize_endian_uint16_t>
 80147b0:	f995 3000 	ldrsb.w	r3, [r5]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	da01      	bge.n	80147bc <uxr_deserialize_message_header+0x30>
 80147b8:	b003      	add	sp, #12
 80147ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80147bc:	4639      	mov	r1, r7
 80147be:	4620      	mov	r0, r4
 80147c0:	2204      	movs	r2, #4
 80147c2:	b003      	add	sp, #12
 80147c4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80147c8:	f7fc bec4 	b.w	8011554 <ucdr_deserialize_array_uint8_t>

080147cc <uxr_serialize_submessage_header>:
 80147cc:	b530      	push	{r4, r5, lr}
 80147ce:	b083      	sub	sp, #12
 80147d0:	4615      	mov	r5, r2
 80147d2:	4604      	mov	r4, r0
 80147d4:	9301      	str	r3, [sp, #4]
 80147d6:	f7fd f86f 	bl	80118b8 <ucdr_serialize_uint8_t>
 80147da:	4629      	mov	r1, r5
 80147dc:	4620      	mov	r0, r4
 80147de:	f7fd f86b 	bl	80118b8 <ucdr_serialize_uint8_t>
 80147e2:	9a01      	ldr	r2, [sp, #4]
 80147e4:	4620      	mov	r0, r4
 80147e6:	2101      	movs	r1, #1
 80147e8:	b003      	add	sp, #12
 80147ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80147ee:	f7fd b8b7 	b.w	8011960 <ucdr_serialize_endian_uint16_t>
 80147f2:	bf00      	nop

080147f4 <uxr_deserialize_submessage_header>:
 80147f4:	b530      	push	{r4, r5, lr}
 80147f6:	b083      	sub	sp, #12
 80147f8:	4615      	mov	r5, r2
 80147fa:	4604      	mov	r4, r0
 80147fc:	9301      	str	r3, [sp, #4]
 80147fe:	f7fd f871 	bl	80118e4 <ucdr_deserialize_uint8_t>
 8014802:	4629      	mov	r1, r5
 8014804:	4620      	mov	r0, r4
 8014806:	f7fd f86d 	bl	80118e4 <ucdr_deserialize_uint8_t>
 801480a:	9a01      	ldr	r2, [sp, #4]
 801480c:	4620      	mov	r0, r4
 801480e:	2101      	movs	r1, #1
 8014810:	b003      	add	sp, #12
 8014812:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8014816:	f7fd b8f5 	b.w	8011a04 <ucdr_deserialize_endian_uint16_t>
 801481a:	bf00      	nop

0801481c <uxr_serialize_CLIENT_Representation>:
 801481c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014820:	2204      	movs	r2, #4
 8014822:	460c      	mov	r4, r1
 8014824:	4605      	mov	r5, r0
 8014826:	f7fc fe31 	bl	801148c <ucdr_serialize_array_uint8_t>
 801482a:	1d21      	adds	r1, r4, #4
 801482c:	4607      	mov	r7, r0
 801482e:	2202      	movs	r2, #2
 8014830:	4628      	mov	r0, r5
 8014832:	f7fc fe2b 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014836:	1da1      	adds	r1, r4, #6
 8014838:	4007      	ands	r7, r0
 801483a:	2202      	movs	r2, #2
 801483c:	4628      	mov	r0, r5
 801483e:	f7fc fe25 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014842:	fa5f f887 	uxtb.w	r8, r7
 8014846:	2204      	movs	r2, #4
 8014848:	4607      	mov	r7, r0
 801484a:	f104 0108 	add.w	r1, r4, #8
 801484e:	4628      	mov	r0, r5
 8014850:	f7fc fe1c 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014854:	ea08 0707 	and.w	r7, r8, r7
 8014858:	7b21      	ldrb	r1, [r4, #12]
 801485a:	4680      	mov	r8, r0
 801485c:	4628      	mov	r0, r5
 801485e:	f7fd f82b 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014862:	ea08 0807 	and.w	r8, r8, r7
 8014866:	7b61      	ldrb	r1, [r4, #13]
 8014868:	4607      	mov	r7, r0
 801486a:	4628      	mov	r0, r5
 801486c:	f7fc fff4 	bl	8011858 <ucdr_serialize_bool>
 8014870:	7b63      	ldrb	r3, [r4, #13]
 8014872:	ea08 0707 	and.w	r7, r8, r7
 8014876:	ea07 0600 	and.w	r6, r7, r0
 801487a:	b933      	cbnz	r3, 801488a <uxr_serialize_CLIENT_Representation+0x6e>
 801487c:	8ba1      	ldrh	r1, [r4, #28]
 801487e:	4628      	mov	r0, r5
 8014880:	f7fd f846 	bl	8011910 <ucdr_serialize_uint16_t>
 8014884:	4030      	ands	r0, r6
 8014886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801488a:	6921      	ldr	r1, [r4, #16]
 801488c:	4628      	mov	r0, r5
 801488e:	f7fd f8e3 	bl	8011a58 <ucdr_serialize_uint32_t>
 8014892:	6923      	ldr	r3, [r4, #16]
 8014894:	b1cb      	cbz	r3, 80148ca <uxr_serialize_CLIENT_Representation+0xae>
 8014896:	b1d0      	cbz	r0, 80148ce <uxr_serialize_CLIENT_Representation+0xb2>
 8014898:	46a0      	mov	r8, r4
 801489a:	f04f 0900 	mov.w	r9, #0
 801489e:	e002      	b.n	80148a6 <uxr_serialize_CLIENT_Representation+0x8a>
 80148a0:	f108 0808 	add.w	r8, r8, #8
 80148a4:	b198      	cbz	r0, 80148ce <uxr_serialize_CLIENT_Representation+0xb2>
 80148a6:	f8d8 1014 	ldr.w	r1, [r8, #20]
 80148aa:	4628      	mov	r0, r5
 80148ac:	f003 febc 	bl	8018628 <ucdr_serialize_string>
 80148b0:	f8d8 1018 	ldr.w	r1, [r8, #24]
 80148b4:	4607      	mov	r7, r0
 80148b6:	4628      	mov	r0, r5
 80148b8:	f003 feb6 	bl	8018628 <ucdr_serialize_string>
 80148bc:	6923      	ldr	r3, [r4, #16]
 80148be:	f109 0901 	add.w	r9, r9, #1
 80148c2:	4038      	ands	r0, r7
 80148c4:	4599      	cmp	r9, r3
 80148c6:	b2c0      	uxtb	r0, r0
 80148c8:	d3ea      	bcc.n	80148a0 <uxr_serialize_CLIENT_Representation+0x84>
 80148ca:	4006      	ands	r6, r0
 80148cc:	e7d6      	b.n	801487c <uxr_serialize_CLIENT_Representation+0x60>
 80148ce:	2600      	movs	r6, #0
 80148d0:	e7d4      	b.n	801487c <uxr_serialize_CLIENT_Representation+0x60>
 80148d2:	bf00      	nop

080148d4 <uxr_serialize_AGENT_Representation>:
 80148d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80148d8:	2204      	movs	r2, #4
 80148da:	460c      	mov	r4, r1
 80148dc:	4605      	mov	r5, r0
 80148de:	f7fc fdd5 	bl	801148c <ucdr_serialize_array_uint8_t>
 80148e2:	1d21      	adds	r1, r4, #4
 80148e4:	4606      	mov	r6, r0
 80148e6:	2202      	movs	r2, #2
 80148e8:	4628      	mov	r0, r5
 80148ea:	f7fc fdcf 	bl	801148c <ucdr_serialize_array_uint8_t>
 80148ee:	1da1      	adds	r1, r4, #6
 80148f0:	4006      	ands	r6, r0
 80148f2:	2202      	movs	r2, #2
 80148f4:	4628      	mov	r0, r5
 80148f6:	f7fc fdc9 	bl	801148c <ucdr_serialize_array_uint8_t>
 80148fa:	b2f6      	uxtb	r6, r6
 80148fc:	4603      	mov	r3, r0
 80148fe:	7a21      	ldrb	r1, [r4, #8]
 8014900:	4628      	mov	r0, r5
 8014902:	401e      	ands	r6, r3
 8014904:	f7fc ffa8 	bl	8011858 <ucdr_serialize_bool>
 8014908:	7a23      	ldrb	r3, [r4, #8]
 801490a:	ea00 0706 	and.w	r7, r0, r6
 801490e:	b913      	cbnz	r3, 8014916 <uxr_serialize_AGENT_Representation+0x42>
 8014910:	4638      	mov	r0, r7
 8014912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014916:	68e1      	ldr	r1, [r4, #12]
 8014918:	4628      	mov	r0, r5
 801491a:	f7fd f89d 	bl	8011a58 <ucdr_serialize_uint32_t>
 801491e:	68e3      	ldr	r3, [r4, #12]
 8014920:	b313      	cbz	r3, 8014968 <uxr_serialize_AGENT_Representation+0x94>
 8014922:	b1e8      	cbz	r0, 8014960 <uxr_serialize_AGENT_Representation+0x8c>
 8014924:	46a0      	mov	r8, r4
 8014926:	f04f 0900 	mov.w	r9, #0
 801492a:	e002      	b.n	8014932 <uxr_serialize_AGENT_Representation+0x5e>
 801492c:	f108 0808 	add.w	r8, r8, #8
 8014930:	b1b3      	cbz	r3, 8014960 <uxr_serialize_AGENT_Representation+0x8c>
 8014932:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014936:	4628      	mov	r0, r5
 8014938:	f003 fe76 	bl	8018628 <ucdr_serialize_string>
 801493c:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8014940:	4606      	mov	r6, r0
 8014942:	4628      	mov	r0, r5
 8014944:	f003 fe70 	bl	8018628 <ucdr_serialize_string>
 8014948:	68e2      	ldr	r2, [r4, #12]
 801494a:	f109 0901 	add.w	r9, r9, #1
 801494e:	ea06 0300 	and.w	r3, r6, r0
 8014952:	4591      	cmp	r9, r2
 8014954:	b2db      	uxtb	r3, r3
 8014956:	d3e9      	bcc.n	801492c <uxr_serialize_AGENT_Representation+0x58>
 8014958:	401f      	ands	r7, r3
 801495a:	4638      	mov	r0, r7
 801495c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014960:	2700      	movs	r7, #0
 8014962:	4638      	mov	r0, r7
 8014964:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014968:	4007      	ands	r7, r0
 801496a:	e7d1      	b.n	8014910 <uxr_serialize_AGENT_Representation+0x3c>

0801496c <uxr_serialize_OBJK_DomainParticipant_Binary>:
 801496c:	b570      	push	{r4, r5, r6, lr}
 801496e:	460d      	mov	r5, r1
 8014970:	7809      	ldrb	r1, [r1, #0]
 8014972:	4606      	mov	r6, r0
 8014974:	f7fc ff70 	bl	8011858 <ucdr_serialize_bool>
 8014978:	782b      	ldrb	r3, [r5, #0]
 801497a:	4604      	mov	r4, r0
 801497c:	b94b      	cbnz	r3, 8014992 <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 801497e:	7a29      	ldrb	r1, [r5, #8]
 8014980:	4630      	mov	r0, r6
 8014982:	f7fc ff69 	bl	8011858 <ucdr_serialize_bool>
 8014986:	7a2b      	ldrb	r3, [r5, #8]
 8014988:	4004      	ands	r4, r0
 801498a:	b2e4      	uxtb	r4, r4
 801498c:	b943      	cbnz	r3, 80149a0 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 801498e:	4620      	mov	r0, r4
 8014990:	bd70      	pop	{r4, r5, r6, pc}
 8014992:	6869      	ldr	r1, [r5, #4]
 8014994:	4630      	mov	r0, r6
 8014996:	f003 fe47 	bl	8018628 <ucdr_serialize_string>
 801499a:	4004      	ands	r4, r0
 801499c:	b2e4      	uxtb	r4, r4
 801499e:	e7ee      	b.n	801497e <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 80149a0:	68e9      	ldr	r1, [r5, #12]
 80149a2:	4630      	mov	r0, r6
 80149a4:	f003 fe40 	bl	8018628 <ucdr_serialize_string>
 80149a8:	4004      	ands	r4, r0
 80149aa:	4620      	mov	r0, r4
 80149ac:	bd70      	pop	{r4, r5, r6, pc}
 80149ae:	bf00      	nop

080149b0 <uxr_serialize_OBJK_Topic_Binary>:
 80149b0:	b570      	push	{r4, r5, r6, lr}
 80149b2:	460d      	mov	r5, r1
 80149b4:	6809      	ldr	r1, [r1, #0]
 80149b6:	4606      	mov	r6, r0
 80149b8:	f003 fe36 	bl	8018628 <ucdr_serialize_string>
 80149bc:	7929      	ldrb	r1, [r5, #4]
 80149be:	4604      	mov	r4, r0
 80149c0:	4630      	mov	r0, r6
 80149c2:	f7fc ff49 	bl	8011858 <ucdr_serialize_bool>
 80149c6:	792b      	ldrb	r3, [r5, #4]
 80149c8:	4004      	ands	r4, r0
 80149ca:	b2e4      	uxtb	r4, r4
 80149cc:	b943      	cbnz	r3, 80149e0 <uxr_serialize_OBJK_Topic_Binary+0x30>
 80149ce:	7b29      	ldrb	r1, [r5, #12]
 80149d0:	4630      	mov	r0, r6
 80149d2:	f7fc ff41 	bl	8011858 <ucdr_serialize_bool>
 80149d6:	7b2b      	ldrb	r3, [r5, #12]
 80149d8:	4004      	ands	r4, r0
 80149da:	b93b      	cbnz	r3, 80149ec <uxr_serialize_OBJK_Topic_Binary+0x3c>
 80149dc:	4620      	mov	r0, r4
 80149de:	bd70      	pop	{r4, r5, r6, pc}
 80149e0:	68a9      	ldr	r1, [r5, #8]
 80149e2:	4630      	mov	r0, r6
 80149e4:	f003 fe20 	bl	8018628 <ucdr_serialize_string>
 80149e8:	4004      	ands	r4, r0
 80149ea:	e7f0      	b.n	80149ce <uxr_serialize_OBJK_Topic_Binary+0x1e>
 80149ec:	6929      	ldr	r1, [r5, #16]
 80149ee:	4630      	mov	r0, r6
 80149f0:	f003 fe1a 	bl	8018628 <ucdr_serialize_string>
 80149f4:	4004      	ands	r4, r0
 80149f6:	b2e4      	uxtb	r4, r4
 80149f8:	4620      	mov	r0, r4
 80149fa:	bd70      	pop	{r4, r5, r6, pc}

080149fc <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 80149fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a00:	460c      	mov	r4, r1
 8014a02:	7809      	ldrb	r1, [r1, #0]
 8014a04:	4606      	mov	r6, r0
 8014a06:	f7fc ff27 	bl	8011858 <ucdr_serialize_bool>
 8014a0a:	7823      	ldrb	r3, [r4, #0]
 8014a0c:	4605      	mov	r5, r0
 8014a0e:	b96b      	cbnz	r3, 8014a2c <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 8014a10:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8014a14:	4630      	mov	r0, r6
 8014a16:	f7fc ff1f 	bl	8011858 <ucdr_serialize_bool>
 8014a1a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8014a1e:	4005      	ands	r5, r0
 8014a20:	b2ed      	uxtb	r5, r5
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d169      	bne.n	8014afa <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 8014a26:	4628      	mov	r0, r5
 8014a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a2c:	6861      	ldr	r1, [r4, #4]
 8014a2e:	4630      	mov	r0, r6
 8014a30:	f7fd f812 	bl	8011a58 <ucdr_serialize_uint32_t>
 8014a34:	6863      	ldr	r3, [r4, #4]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d06b      	beq.n	8014b12 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 8014a3a:	2800      	cmp	r0, #0
 8014a3c:	d067      	beq.n	8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014a3e:	68a1      	ldr	r1, [r4, #8]
 8014a40:	4630      	mov	r0, r6
 8014a42:	f003 fdf1 	bl	8018628 <ucdr_serialize_string>
 8014a46:	6863      	ldr	r3, [r4, #4]
 8014a48:	2b01      	cmp	r3, #1
 8014a4a:	d953      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014a4c:	2800      	cmp	r0, #0
 8014a4e:	d05e      	beq.n	8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014a50:	68e1      	ldr	r1, [r4, #12]
 8014a52:	4630      	mov	r0, r6
 8014a54:	f003 fde8 	bl	8018628 <ucdr_serialize_string>
 8014a58:	6863      	ldr	r3, [r4, #4]
 8014a5a:	2b02      	cmp	r3, #2
 8014a5c:	d94a      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014a5e:	2800      	cmp	r0, #0
 8014a60:	d055      	beq.n	8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014a62:	6921      	ldr	r1, [r4, #16]
 8014a64:	4630      	mov	r0, r6
 8014a66:	f003 fddf 	bl	8018628 <ucdr_serialize_string>
 8014a6a:	6863      	ldr	r3, [r4, #4]
 8014a6c:	2b03      	cmp	r3, #3
 8014a6e:	d941      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014a70:	2800      	cmp	r0, #0
 8014a72:	d04c      	beq.n	8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014a74:	6961      	ldr	r1, [r4, #20]
 8014a76:	4630      	mov	r0, r6
 8014a78:	f003 fdd6 	bl	8018628 <ucdr_serialize_string>
 8014a7c:	6863      	ldr	r3, [r4, #4]
 8014a7e:	2b04      	cmp	r3, #4
 8014a80:	d938      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014a82:	2800      	cmp	r0, #0
 8014a84:	d043      	beq.n	8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014a86:	69a1      	ldr	r1, [r4, #24]
 8014a88:	4630      	mov	r0, r6
 8014a8a:	f003 fdcd 	bl	8018628 <ucdr_serialize_string>
 8014a8e:	6863      	ldr	r3, [r4, #4]
 8014a90:	2b05      	cmp	r3, #5
 8014a92:	d92f      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014a94:	2800      	cmp	r0, #0
 8014a96:	d03a      	beq.n	8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014a98:	69e1      	ldr	r1, [r4, #28]
 8014a9a:	4630      	mov	r0, r6
 8014a9c:	f003 fdc4 	bl	8018628 <ucdr_serialize_string>
 8014aa0:	6863      	ldr	r3, [r4, #4]
 8014aa2:	2b06      	cmp	r3, #6
 8014aa4:	d926      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014aa6:	b390      	cbz	r0, 8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014aa8:	6a21      	ldr	r1, [r4, #32]
 8014aaa:	4630      	mov	r0, r6
 8014aac:	f003 fdbc 	bl	8018628 <ucdr_serialize_string>
 8014ab0:	6863      	ldr	r3, [r4, #4]
 8014ab2:	2b07      	cmp	r3, #7
 8014ab4:	d91e      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014ab6:	b350      	cbz	r0, 8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014ab8:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8014aba:	4630      	mov	r0, r6
 8014abc:	f003 fdb4 	bl	8018628 <ucdr_serialize_string>
 8014ac0:	6863      	ldr	r3, [r4, #4]
 8014ac2:	2b08      	cmp	r3, #8
 8014ac4:	d916      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014ac6:	b310      	cbz	r0, 8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014ac8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8014aca:	4630      	mov	r0, r6
 8014acc:	f003 fdac 	bl	8018628 <ucdr_serialize_string>
 8014ad0:	6863      	ldr	r3, [r4, #4]
 8014ad2:	2b09      	cmp	r3, #9
 8014ad4:	d90e      	bls.n	8014af4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 8014ad6:	b1d0      	cbz	r0, 8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014ad8:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8014adc:	2709      	movs	r7, #9
 8014ade:	e000      	b.n	8014ae2 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 8014ae0:	b1a8      	cbz	r0, 8014b0e <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 8014ae2:	f858 1b04 	ldr.w	r1, [r8], #4
 8014ae6:	4630      	mov	r0, r6
 8014ae8:	f003 fd9e 	bl	8018628 <ucdr_serialize_string>
 8014aec:	6862      	ldr	r2, [r4, #4]
 8014aee:	3701      	adds	r7, #1
 8014af0:	4297      	cmp	r7, r2
 8014af2:	d3f5      	bcc.n	8014ae0 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 8014af4:	4005      	ands	r5, r0
 8014af6:	b2ed      	uxtb	r5, r5
 8014af8:	e78a      	b.n	8014a10 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8014afa:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014afc:	4630      	mov	r0, r6
 8014afe:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8014b02:	f7fd fb69 	bl	80121d8 <ucdr_serialize_sequence_uint8_t>
 8014b06:	4005      	ands	r5, r0
 8014b08:	4628      	mov	r0, r5
 8014b0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b0e:	2500      	movs	r5, #0
 8014b10:	e77e      	b.n	8014a10 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 8014b12:	4028      	ands	r0, r5
 8014b14:	b2c5      	uxtb	r5, r0
 8014b16:	e77b      	b.n	8014a10 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

08014b18 <uxr_serialize_OBJK_Publisher_Binary>:
 8014b18:	b570      	push	{r4, r5, r6, lr}
 8014b1a:	460d      	mov	r5, r1
 8014b1c:	7809      	ldrb	r1, [r1, #0]
 8014b1e:	4606      	mov	r6, r0
 8014b20:	f7fc fe9a 	bl	8011858 <ucdr_serialize_bool>
 8014b24:	782b      	ldrb	r3, [r5, #0]
 8014b26:	4604      	mov	r4, r0
 8014b28:	b94b      	cbnz	r3, 8014b3e <uxr_serialize_OBJK_Publisher_Binary+0x26>
 8014b2a:	7a29      	ldrb	r1, [r5, #8]
 8014b2c:	4630      	mov	r0, r6
 8014b2e:	f7fc fe93 	bl	8011858 <ucdr_serialize_bool>
 8014b32:	7a2b      	ldrb	r3, [r5, #8]
 8014b34:	4004      	ands	r4, r0
 8014b36:	b2e4      	uxtb	r4, r4
 8014b38:	b943      	cbnz	r3, 8014b4c <uxr_serialize_OBJK_Publisher_Binary+0x34>
 8014b3a:	4620      	mov	r0, r4
 8014b3c:	bd70      	pop	{r4, r5, r6, pc}
 8014b3e:	6869      	ldr	r1, [r5, #4]
 8014b40:	4630      	mov	r0, r6
 8014b42:	f003 fd71 	bl	8018628 <ucdr_serialize_string>
 8014b46:	4004      	ands	r4, r0
 8014b48:	b2e4      	uxtb	r4, r4
 8014b4a:	e7ee      	b.n	8014b2a <uxr_serialize_OBJK_Publisher_Binary+0x12>
 8014b4c:	f105 010c 	add.w	r1, r5, #12
 8014b50:	4630      	mov	r0, r6
 8014b52:	f7ff ff53 	bl	80149fc <uxr_serialize_OBJK_Publisher_Binary_Qos>
 8014b56:	4004      	ands	r4, r0
 8014b58:	4620      	mov	r0, r4
 8014b5a:	bd70      	pop	{r4, r5, r6, pc}

08014b5c <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 8014b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b60:	460c      	mov	r4, r1
 8014b62:	7809      	ldrb	r1, [r1, #0]
 8014b64:	4606      	mov	r6, r0
 8014b66:	f7fc fe77 	bl	8011858 <ucdr_serialize_bool>
 8014b6a:	7823      	ldrb	r3, [r4, #0]
 8014b6c:	4605      	mov	r5, r0
 8014b6e:	b96b      	cbnz	r3, 8014b8c <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 8014b70:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 8014b74:	4630      	mov	r0, r6
 8014b76:	f7fc fe6f 	bl	8011858 <ucdr_serialize_bool>
 8014b7a:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 8014b7e:	4005      	ands	r5, r0
 8014b80:	b2ed      	uxtb	r5, r5
 8014b82:	2b00      	cmp	r3, #0
 8014b84:	d169      	bne.n	8014c5a <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 8014b86:	4628      	mov	r0, r5
 8014b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b8c:	6861      	ldr	r1, [r4, #4]
 8014b8e:	4630      	mov	r0, r6
 8014b90:	f7fc ff62 	bl	8011a58 <ucdr_serialize_uint32_t>
 8014b94:	6863      	ldr	r3, [r4, #4]
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d06b      	beq.n	8014c72 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 8014b9a:	2800      	cmp	r0, #0
 8014b9c:	d067      	beq.n	8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014b9e:	68a1      	ldr	r1, [r4, #8]
 8014ba0:	4630      	mov	r0, r6
 8014ba2:	f003 fd41 	bl	8018628 <ucdr_serialize_string>
 8014ba6:	6863      	ldr	r3, [r4, #4]
 8014ba8:	2b01      	cmp	r3, #1
 8014baa:	d953      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014bac:	2800      	cmp	r0, #0
 8014bae:	d05e      	beq.n	8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014bb0:	68e1      	ldr	r1, [r4, #12]
 8014bb2:	4630      	mov	r0, r6
 8014bb4:	f003 fd38 	bl	8018628 <ucdr_serialize_string>
 8014bb8:	6863      	ldr	r3, [r4, #4]
 8014bba:	2b02      	cmp	r3, #2
 8014bbc:	d94a      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014bbe:	2800      	cmp	r0, #0
 8014bc0:	d055      	beq.n	8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014bc2:	6921      	ldr	r1, [r4, #16]
 8014bc4:	4630      	mov	r0, r6
 8014bc6:	f003 fd2f 	bl	8018628 <ucdr_serialize_string>
 8014bca:	6863      	ldr	r3, [r4, #4]
 8014bcc:	2b03      	cmp	r3, #3
 8014bce:	d941      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014bd0:	2800      	cmp	r0, #0
 8014bd2:	d04c      	beq.n	8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014bd4:	6961      	ldr	r1, [r4, #20]
 8014bd6:	4630      	mov	r0, r6
 8014bd8:	f003 fd26 	bl	8018628 <ucdr_serialize_string>
 8014bdc:	6863      	ldr	r3, [r4, #4]
 8014bde:	2b04      	cmp	r3, #4
 8014be0:	d938      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014be2:	2800      	cmp	r0, #0
 8014be4:	d043      	beq.n	8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014be6:	69a1      	ldr	r1, [r4, #24]
 8014be8:	4630      	mov	r0, r6
 8014bea:	f003 fd1d 	bl	8018628 <ucdr_serialize_string>
 8014bee:	6863      	ldr	r3, [r4, #4]
 8014bf0:	2b05      	cmp	r3, #5
 8014bf2:	d92f      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014bf4:	2800      	cmp	r0, #0
 8014bf6:	d03a      	beq.n	8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014bf8:	69e1      	ldr	r1, [r4, #28]
 8014bfa:	4630      	mov	r0, r6
 8014bfc:	f003 fd14 	bl	8018628 <ucdr_serialize_string>
 8014c00:	6863      	ldr	r3, [r4, #4]
 8014c02:	2b06      	cmp	r3, #6
 8014c04:	d926      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014c06:	b390      	cbz	r0, 8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014c08:	6a21      	ldr	r1, [r4, #32]
 8014c0a:	4630      	mov	r0, r6
 8014c0c:	f003 fd0c 	bl	8018628 <ucdr_serialize_string>
 8014c10:	6863      	ldr	r3, [r4, #4]
 8014c12:	2b07      	cmp	r3, #7
 8014c14:	d91e      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014c16:	b350      	cbz	r0, 8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014c18:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8014c1a:	4630      	mov	r0, r6
 8014c1c:	f003 fd04 	bl	8018628 <ucdr_serialize_string>
 8014c20:	6863      	ldr	r3, [r4, #4]
 8014c22:	2b08      	cmp	r3, #8
 8014c24:	d916      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014c26:	b310      	cbz	r0, 8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014c28:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8014c2a:	4630      	mov	r0, r6
 8014c2c:	f003 fcfc 	bl	8018628 <ucdr_serialize_string>
 8014c30:	6863      	ldr	r3, [r4, #4]
 8014c32:	2b09      	cmp	r3, #9
 8014c34:	d90e      	bls.n	8014c54 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 8014c36:	b1d0      	cbz	r0, 8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014c38:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 8014c3c:	2709      	movs	r7, #9
 8014c3e:	e000      	b.n	8014c42 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 8014c40:	b1a8      	cbz	r0, 8014c6e <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 8014c42:	f858 1b04 	ldr.w	r1, [r8], #4
 8014c46:	4630      	mov	r0, r6
 8014c48:	f003 fcee 	bl	8018628 <ucdr_serialize_string>
 8014c4c:	6862      	ldr	r2, [r4, #4]
 8014c4e:	3701      	adds	r7, #1
 8014c50:	4297      	cmp	r7, r2
 8014c52:	d3f5      	bcc.n	8014c40 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 8014c54:	4005      	ands	r5, r0
 8014c56:	b2ed      	uxtb	r5, r5
 8014c58:	e78a      	b.n	8014b70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8014c5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014c5c:	4630      	mov	r0, r6
 8014c5e:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8014c62:	f7fd fab9 	bl	80121d8 <ucdr_serialize_sequence_uint8_t>
 8014c66:	4005      	ands	r5, r0
 8014c68:	4628      	mov	r0, r5
 8014c6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c6e:	2500      	movs	r5, #0
 8014c70:	e77e      	b.n	8014b70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 8014c72:	4028      	ands	r0, r5
 8014c74:	b2c5      	uxtb	r5, r0
 8014c76:	e77b      	b.n	8014b70 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

08014c78 <uxr_serialize_OBJK_Subscriber_Binary>:
 8014c78:	b570      	push	{r4, r5, r6, lr}
 8014c7a:	460d      	mov	r5, r1
 8014c7c:	7809      	ldrb	r1, [r1, #0]
 8014c7e:	4606      	mov	r6, r0
 8014c80:	f7fc fdea 	bl	8011858 <ucdr_serialize_bool>
 8014c84:	782b      	ldrb	r3, [r5, #0]
 8014c86:	4604      	mov	r4, r0
 8014c88:	b94b      	cbnz	r3, 8014c9e <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 8014c8a:	7a29      	ldrb	r1, [r5, #8]
 8014c8c:	4630      	mov	r0, r6
 8014c8e:	f7fc fde3 	bl	8011858 <ucdr_serialize_bool>
 8014c92:	7a2b      	ldrb	r3, [r5, #8]
 8014c94:	4004      	ands	r4, r0
 8014c96:	b2e4      	uxtb	r4, r4
 8014c98:	b943      	cbnz	r3, 8014cac <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 8014c9a:	4620      	mov	r0, r4
 8014c9c:	bd70      	pop	{r4, r5, r6, pc}
 8014c9e:	6869      	ldr	r1, [r5, #4]
 8014ca0:	4630      	mov	r0, r6
 8014ca2:	f003 fcc1 	bl	8018628 <ucdr_serialize_string>
 8014ca6:	4004      	ands	r4, r0
 8014ca8:	b2e4      	uxtb	r4, r4
 8014caa:	e7ee      	b.n	8014c8a <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 8014cac:	f105 010c 	add.w	r1, r5, #12
 8014cb0:	4630      	mov	r0, r6
 8014cb2:	f7ff ff53 	bl	8014b5c <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 8014cb6:	4004      	ands	r4, r0
 8014cb8:	4620      	mov	r0, r4
 8014cba:	bd70      	pop	{r4, r5, r6, pc}

08014cbc <uxr_serialize_OBJK_Endpoint_QosBinary>:
 8014cbc:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 8014cc0:	4688      	mov	r8, r1
 8014cc2:	8809      	ldrh	r1, [r1, #0]
 8014cc4:	4681      	mov	r9, r0
 8014cc6:	f7fc fe23 	bl	8011910 <ucdr_serialize_uint16_t>
 8014cca:	f898 1002 	ldrb.w	r1, [r8, #2]
 8014cce:	4606      	mov	r6, r0
 8014cd0:	4648      	mov	r0, r9
 8014cd2:	f7fc fdc1 	bl	8011858 <ucdr_serialize_bool>
 8014cd6:	f898 3002 	ldrb.w	r3, [r8, #2]
 8014cda:	4030      	ands	r0, r6
 8014cdc:	b2c5      	uxtb	r5, r0
 8014cde:	b9eb      	cbnz	r3, 8014d1c <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 8014ce0:	f898 1006 	ldrb.w	r1, [r8, #6]
 8014ce4:	4648      	mov	r0, r9
 8014ce6:	f7fc fdb7 	bl	8011858 <ucdr_serialize_bool>
 8014cea:	f898 3006 	ldrb.w	r3, [r8, #6]
 8014cee:	4005      	ands	r5, r0
 8014cf0:	bb7b      	cbnz	r3, 8014d52 <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 8014cf2:	f898 100c 	ldrb.w	r1, [r8, #12]
 8014cf6:	4648      	mov	r0, r9
 8014cf8:	f7fc fdae 	bl	8011858 <ucdr_serialize_bool>
 8014cfc:	f898 300c 	ldrb.w	r3, [r8, #12]
 8014d00:	4005      	ands	r5, r0
 8014d02:	b9f3      	cbnz	r3, 8014d42 <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 8014d04:	f898 1014 	ldrb.w	r1, [r8, #20]
 8014d08:	4648      	mov	r0, r9
 8014d0a:	f7fc fda5 	bl	8011858 <ucdr_serialize_bool>
 8014d0e:	f898 3014 	ldrb.w	r3, [r8, #20]
 8014d12:	4005      	ands	r5, r0
 8014d14:	b94b      	cbnz	r3, 8014d2a <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 8014d16:	4628      	mov	r0, r5
 8014d18:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8014d1c:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 8014d20:	4648      	mov	r0, r9
 8014d22:	f7fc fdf5 	bl	8011910 <ucdr_serialize_uint16_t>
 8014d26:	4005      	ands	r5, r0
 8014d28:	e7da      	b.n	8014ce0 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 8014d2a:	f8d8 2018 	ldr.w	r2, [r8, #24]
 8014d2e:	4648      	mov	r0, r9
 8014d30:	f108 011c 	add.w	r1, r8, #28
 8014d34:	f7fd fa50 	bl	80121d8 <ucdr_serialize_sequence_uint8_t>
 8014d38:	4028      	ands	r0, r5
 8014d3a:	b2c5      	uxtb	r5, r0
 8014d3c:	4628      	mov	r0, r5
 8014d3e:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 8014d42:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8014d46:	4648      	mov	r0, r9
 8014d48:	f7fc fe86 	bl	8011a58 <ucdr_serialize_uint32_t>
 8014d4c:	4028      	ands	r0, r5
 8014d4e:	b2c5      	uxtb	r5, r0
 8014d50:	e7d8      	b.n	8014d04 <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 8014d52:	f8d8 1008 	ldr.w	r1, [r8, #8]
 8014d56:	4648      	mov	r0, r9
 8014d58:	f7fc fe7e 	bl	8011a58 <ucdr_serialize_uint32_t>
 8014d5c:	4028      	ands	r0, r5
 8014d5e:	b2c5      	uxtb	r5, r0
 8014d60:	e7c7      	b.n	8014cf2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 8014d62:	bf00      	nop

08014d64 <uxr_serialize_OBJK_DataReader_Binary>:
 8014d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d66:	2202      	movs	r2, #2
 8014d68:	460c      	mov	r4, r1
 8014d6a:	4606      	mov	r6, r0
 8014d6c:	f7fc fb8e 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014d70:	78a1      	ldrb	r1, [r4, #2]
 8014d72:	4605      	mov	r5, r0
 8014d74:	4630      	mov	r0, r6
 8014d76:	f7fc fd6f 	bl	8011858 <ucdr_serialize_bool>
 8014d7a:	78a3      	ldrb	r3, [r4, #2]
 8014d7c:	4005      	ands	r5, r0
 8014d7e:	b2ed      	uxtb	r5, r5
 8014d80:	b90b      	cbnz	r3, 8014d86 <uxr_serialize_OBJK_DataReader_Binary+0x22>
 8014d82:	4628      	mov	r0, r5
 8014d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014d86:	f104 0108 	add.w	r1, r4, #8
 8014d8a:	4630      	mov	r0, r6
 8014d8c:	f7ff ff96 	bl	8014cbc <uxr_serialize_OBJK_Endpoint_QosBinary>
 8014d90:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8014d94:	4607      	mov	r7, r0
 8014d96:	4630      	mov	r0, r6
 8014d98:	f7fc fd5e 	bl	8011858 <ucdr_serialize_bool>
 8014d9c:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8014da0:	4038      	ands	r0, r7
 8014da2:	b2c7      	uxtb	r7, r0
 8014da4:	b95b      	cbnz	r3, 8014dbe <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 8014da6:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 8014daa:	4630      	mov	r0, r6
 8014dac:	f7fc fd54 	bl	8011858 <ucdr_serialize_bool>
 8014db0:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 8014db4:	4007      	ands	r7, r0
 8014db6:	b94b      	cbnz	r3, 8014dcc <uxr_serialize_OBJK_DataReader_Binary+0x68>
 8014db8:	403d      	ands	r5, r7
 8014dba:	4628      	mov	r0, r5
 8014dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014dbe:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 8014dc2:	4630      	mov	r0, r6
 8014dc4:	f7fc ff08 	bl	8011bd8 <ucdr_serialize_uint64_t>
 8014dc8:	4007      	ands	r7, r0
 8014dca:	e7ec      	b.n	8014da6 <uxr_serialize_OBJK_DataReader_Binary+0x42>
 8014dcc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8014dce:	4630      	mov	r0, r6
 8014dd0:	f003 fc2a 	bl	8018628 <ucdr_serialize_string>
 8014dd4:	4007      	ands	r7, r0
 8014dd6:	b2ff      	uxtb	r7, r7
 8014dd8:	e7ee      	b.n	8014db8 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 8014dda:	bf00      	nop

08014ddc <uxr_serialize_OBJK_DataWriter_Binary>:
 8014ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014dde:	2202      	movs	r2, #2
 8014de0:	460d      	mov	r5, r1
 8014de2:	4606      	mov	r6, r0
 8014de4:	f7fc fb52 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014de8:	78a9      	ldrb	r1, [r5, #2]
 8014dea:	4604      	mov	r4, r0
 8014dec:	4630      	mov	r0, r6
 8014dee:	f7fc fd33 	bl	8011858 <ucdr_serialize_bool>
 8014df2:	78ab      	ldrb	r3, [r5, #2]
 8014df4:	4004      	ands	r4, r0
 8014df6:	b2e4      	uxtb	r4, r4
 8014df8:	b90b      	cbnz	r3, 8014dfe <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 8014dfa:	4620      	mov	r0, r4
 8014dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014dfe:	f105 0108 	add.w	r1, r5, #8
 8014e02:	4630      	mov	r0, r6
 8014e04:	f7ff ff5a 	bl	8014cbc <uxr_serialize_OBJK_Endpoint_QosBinary>
 8014e08:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 8014e0c:	4607      	mov	r7, r0
 8014e0e:	4630      	mov	r0, r6
 8014e10:	f7fc fd22 	bl	8011858 <ucdr_serialize_bool>
 8014e14:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 8014e18:	4007      	ands	r7, r0
 8014e1a:	b2ff      	uxtb	r7, r7
 8014e1c:	b913      	cbnz	r3, 8014e24 <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 8014e1e:	403c      	ands	r4, r7
 8014e20:	4620      	mov	r0, r4
 8014e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014e24:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 8014e28:	4630      	mov	r0, r6
 8014e2a:	f7fc fed5 	bl	8011bd8 <ucdr_serialize_uint64_t>
 8014e2e:	4007      	ands	r7, r0
 8014e30:	e7f5      	b.n	8014e1e <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 8014e32:	bf00      	nop

08014e34 <uxr_deserialize_BaseObjectRequest>:
 8014e34:	b570      	push	{r4, r5, r6, lr}
 8014e36:	2202      	movs	r2, #2
 8014e38:	4605      	mov	r5, r0
 8014e3a:	460e      	mov	r6, r1
 8014e3c:	f7fc fb8a 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 8014e40:	1cb1      	adds	r1, r6, #2
 8014e42:	4604      	mov	r4, r0
 8014e44:	2202      	movs	r2, #2
 8014e46:	4628      	mov	r0, r5
 8014e48:	f7fc fb84 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 8014e4c:	4020      	ands	r0, r4
 8014e4e:	b2c0      	uxtb	r0, r0
 8014e50:	bd70      	pop	{r4, r5, r6, pc}
 8014e52:	bf00      	nop

08014e54 <uxr_serialize_ReadSpecification>:
 8014e54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e58:	460e      	mov	r6, r1
 8014e5a:	7809      	ldrb	r1, [r1, #0]
 8014e5c:	4607      	mov	r7, r0
 8014e5e:	f7fc fd2b 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014e62:	7871      	ldrb	r1, [r6, #1]
 8014e64:	4604      	mov	r4, r0
 8014e66:	4638      	mov	r0, r7
 8014e68:	f7fc fd26 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014e6c:	78b1      	ldrb	r1, [r6, #2]
 8014e6e:	4004      	ands	r4, r0
 8014e70:	4638      	mov	r0, r7
 8014e72:	f7fc fcf1 	bl	8011858 <ucdr_serialize_bool>
 8014e76:	78b3      	ldrb	r3, [r6, #2]
 8014e78:	b2e4      	uxtb	r4, r4
 8014e7a:	4004      	ands	r4, r0
 8014e7c:	b94b      	cbnz	r3, 8014e92 <uxr_serialize_ReadSpecification+0x3e>
 8014e7e:	7a31      	ldrb	r1, [r6, #8]
 8014e80:	4638      	mov	r0, r7
 8014e82:	f7fc fce9 	bl	8011858 <ucdr_serialize_bool>
 8014e86:	7a33      	ldrb	r3, [r6, #8]
 8014e88:	4004      	ands	r4, r0
 8014e8a:	b943      	cbnz	r3, 8014e9e <uxr_serialize_ReadSpecification+0x4a>
 8014e8c:	4620      	mov	r0, r4
 8014e8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014e92:	6871      	ldr	r1, [r6, #4]
 8014e94:	4638      	mov	r0, r7
 8014e96:	f003 fbc7 	bl	8018628 <ucdr_serialize_string>
 8014e9a:	4004      	ands	r4, r0
 8014e9c:	e7ef      	b.n	8014e7e <uxr_serialize_ReadSpecification+0x2a>
 8014e9e:	8971      	ldrh	r1, [r6, #10]
 8014ea0:	4638      	mov	r0, r7
 8014ea2:	f7fc fd35 	bl	8011910 <ucdr_serialize_uint16_t>
 8014ea6:	89b1      	ldrh	r1, [r6, #12]
 8014ea8:	4605      	mov	r5, r0
 8014eaa:	4638      	mov	r0, r7
 8014eac:	f7fc fd30 	bl	8011910 <ucdr_serialize_uint16_t>
 8014eb0:	89f1      	ldrh	r1, [r6, #14]
 8014eb2:	4005      	ands	r5, r0
 8014eb4:	4638      	mov	r0, r7
 8014eb6:	f7fc fd2b 	bl	8011910 <ucdr_serialize_uint16_t>
 8014eba:	8a31      	ldrh	r1, [r6, #16]
 8014ebc:	4680      	mov	r8, r0
 8014ebe:	4638      	mov	r0, r7
 8014ec0:	f7fc fd26 	bl	8011910 <ucdr_serialize_uint16_t>
 8014ec4:	b2ed      	uxtb	r5, r5
 8014ec6:	4025      	ands	r5, r4
 8014ec8:	ea08 0505 	and.w	r5, r8, r5
 8014ecc:	ea00 0405 	and.w	r4, r0, r5
 8014ed0:	4620      	mov	r0, r4
 8014ed2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ed6:	bf00      	nop

08014ed8 <uxr_serialize_CREATE_CLIENT_Payload>:
 8014ed8:	f7ff bca0 	b.w	801481c <uxr_serialize_CLIENT_Representation>

08014edc <uxr_serialize_CREATE_Payload>:
 8014edc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ede:	2202      	movs	r2, #2
 8014ee0:	4606      	mov	r6, r0
 8014ee2:	460d      	mov	r5, r1
 8014ee4:	f7fc fad2 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014ee8:	1ca9      	adds	r1, r5, #2
 8014eea:	4604      	mov	r4, r0
 8014eec:	2202      	movs	r2, #2
 8014eee:	4630      	mov	r0, r6
 8014ef0:	f7fc facc 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014ef4:	7929      	ldrb	r1, [r5, #4]
 8014ef6:	4607      	mov	r7, r0
 8014ef8:	4630      	mov	r0, r6
 8014efa:	f7fc fcdd 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014efe:	b328      	cbz	r0, 8014f4c <uxr_serialize_CREATE_Payload+0x70>
 8014f00:	792b      	ldrb	r3, [r5, #4]
 8014f02:	403c      	ands	r4, r7
 8014f04:	3b01      	subs	r3, #1
 8014f06:	b2e4      	uxtb	r4, r4
 8014f08:	2b0d      	cmp	r3, #13
 8014f0a:	d81d      	bhi.n	8014f48 <uxr_serialize_CREATE_Payload+0x6c>
 8014f0c:	e8df f003 	tbb	[pc, r3]
 8014f10:	32320753 	.word	0x32320753
 8014f14:	07070707 	.word	0x07070707
 8014f18:	2121211c 	.word	0x2121211c
 8014f1c:	684c      	.short	0x684c
 8014f1e:	7a29      	ldrb	r1, [r5, #8]
 8014f20:	4630      	mov	r0, r6
 8014f22:	f7fc fcc9 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014f26:	4607      	mov	r7, r0
 8014f28:	b130      	cbz	r0, 8014f38 <uxr_serialize_CREATE_Payload+0x5c>
 8014f2a:	7a2b      	ldrb	r3, [r5, #8]
 8014f2c:	2b02      	cmp	r3, #2
 8014f2e:	d035      	beq.n	8014f9c <uxr_serialize_CREATE_Payload+0xc0>
 8014f30:	2b03      	cmp	r3, #3
 8014f32:	d02b      	beq.n	8014f8c <uxr_serialize_CREATE_Payload+0xb0>
 8014f34:	2b01      	cmp	r3, #1
 8014f36:	d031      	beq.n	8014f9c <uxr_serialize_CREATE_Payload+0xc0>
 8014f38:	f505 7104 	add.w	r1, r5, #528	; 0x210
 8014f3c:	4630      	mov	r0, r6
 8014f3e:	2202      	movs	r2, #2
 8014f40:	f7fc faa4 	bl	801148c <ucdr_serialize_array_uint8_t>
 8014f44:	4038      	ands	r0, r7
 8014f46:	4004      	ands	r4, r0
 8014f48:	4620      	mov	r0, r4
 8014f4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014f4c:	2400      	movs	r4, #0
 8014f4e:	4620      	mov	r0, r4
 8014f50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014f52:	7a29      	ldrb	r1, [r5, #8]
 8014f54:	4630      	mov	r0, r6
 8014f56:	f7fc fcaf 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014f5a:	2800      	cmp	r0, #0
 8014f5c:	d0f6      	beq.n	8014f4c <uxr_serialize_CREATE_Payload+0x70>
 8014f5e:	7a2b      	ldrb	r3, [r5, #8]
 8014f60:	2b01      	cmp	r3, #1
 8014f62:	d001      	beq.n	8014f68 <uxr_serialize_CREATE_Payload+0x8c>
 8014f64:	2b02      	cmp	r3, #2
 8014f66:	d1ef      	bne.n	8014f48 <uxr_serialize_CREATE_Payload+0x6c>
 8014f68:	68e9      	ldr	r1, [r5, #12]
 8014f6a:	4630      	mov	r0, r6
 8014f6c:	f003 fb5c 	bl	8018628 <ucdr_serialize_string>
 8014f70:	4004      	ands	r4, r0
 8014f72:	e7e9      	b.n	8014f48 <uxr_serialize_CREATE_Payload+0x6c>
 8014f74:	7a29      	ldrb	r1, [r5, #8]
 8014f76:	4630      	mov	r0, r6
 8014f78:	f7fc fc9e 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014f7c:	4607      	mov	r7, r0
 8014f7e:	2800      	cmp	r0, #0
 8014f80:	d0da      	beq.n	8014f38 <uxr_serialize_CREATE_Payload+0x5c>
 8014f82:	7a2b      	ldrb	r3, [r5, #8]
 8014f84:	2b02      	cmp	r3, #2
 8014f86:	d009      	beq.n	8014f9c <uxr_serialize_CREATE_Payload+0xc0>
 8014f88:	2b03      	cmp	r3, #3
 8014f8a:	d1d5      	bne.n	8014f38 <uxr_serialize_CREATE_Payload+0x5c>
 8014f8c:	68ea      	ldr	r2, [r5, #12]
 8014f8e:	f105 0110 	add.w	r1, r5, #16
 8014f92:	4630      	mov	r0, r6
 8014f94:	f7fd f920 	bl	80121d8 <ucdr_serialize_sequence_uint8_t>
 8014f98:	4607      	mov	r7, r0
 8014f9a:	e7cd      	b.n	8014f38 <uxr_serialize_CREATE_Payload+0x5c>
 8014f9c:	68e9      	ldr	r1, [r5, #12]
 8014f9e:	4630      	mov	r0, r6
 8014fa0:	f003 fb42 	bl	8018628 <ucdr_serialize_string>
 8014fa4:	4607      	mov	r7, r0
 8014fa6:	e7c7      	b.n	8014f38 <uxr_serialize_CREATE_Payload+0x5c>
 8014fa8:	f105 0108 	add.w	r1, r5, #8
 8014fac:	4630      	mov	r0, r6
 8014fae:	f7ff fc91 	bl	80148d4 <uxr_serialize_AGENT_Representation>
 8014fb2:	4004      	ands	r4, r0
 8014fb4:	e7c8      	b.n	8014f48 <uxr_serialize_CREATE_Payload+0x6c>
 8014fb6:	7a29      	ldrb	r1, [r5, #8]
 8014fb8:	4630      	mov	r0, r6
 8014fba:	f7fc fc7d 	bl	80118b8 <ucdr_serialize_uint8_t>
 8014fbe:	4607      	mov	r7, r0
 8014fc0:	b130      	cbz	r0, 8014fd0 <uxr_serialize_CREATE_Payload+0xf4>
 8014fc2:	7a2b      	ldrb	r3, [r5, #8]
 8014fc4:	2b02      	cmp	r3, #2
 8014fc6:	d012      	beq.n	8014fee <uxr_serialize_CREATE_Payload+0x112>
 8014fc8:	2b03      	cmp	r3, #3
 8014fca:	d016      	beq.n	8014ffa <uxr_serialize_CREATE_Payload+0x11e>
 8014fcc:	2b01      	cmp	r3, #1
 8014fce:	d00e      	beq.n	8014fee <uxr_serialize_CREATE_Payload+0x112>
 8014fd0:	f9b5 1210 	ldrsh.w	r1, [r5, #528]	; 0x210
 8014fd4:	4630      	mov	r0, r6
 8014fd6:	f7fc fe75 	bl	8011cc4 <ucdr_serialize_int16_t>
 8014fda:	4038      	ands	r0, r7
 8014fdc:	4004      	ands	r4, r0
 8014fde:	e7b3      	b.n	8014f48 <uxr_serialize_CREATE_Payload+0x6c>
 8014fe0:	f105 0108 	add.w	r1, r5, #8
 8014fe4:	4630      	mov	r0, r6
 8014fe6:	f7ff fc19 	bl	801481c <uxr_serialize_CLIENT_Representation>
 8014fea:	4004      	ands	r4, r0
 8014fec:	e7ac      	b.n	8014f48 <uxr_serialize_CREATE_Payload+0x6c>
 8014fee:	68e9      	ldr	r1, [r5, #12]
 8014ff0:	4630      	mov	r0, r6
 8014ff2:	f003 fb19 	bl	8018628 <ucdr_serialize_string>
 8014ff6:	4607      	mov	r7, r0
 8014ff8:	e7ea      	b.n	8014fd0 <uxr_serialize_CREATE_Payload+0xf4>
 8014ffa:	68ea      	ldr	r2, [r5, #12]
 8014ffc:	f105 0110 	add.w	r1, r5, #16
 8015000:	4630      	mov	r0, r6
 8015002:	f7fd f8e9 	bl	80121d8 <ucdr_serialize_sequence_uint8_t>
 8015006:	4607      	mov	r7, r0
 8015008:	e7e2      	b.n	8014fd0 <uxr_serialize_CREATE_Payload+0xf4>
 801500a:	bf00      	nop

0801500c <uxr_serialize_DELETE_Payload>:
 801500c:	b570      	push	{r4, r5, r6, lr}
 801500e:	2202      	movs	r2, #2
 8015010:	4605      	mov	r5, r0
 8015012:	460e      	mov	r6, r1
 8015014:	f7fc fa3a 	bl	801148c <ucdr_serialize_array_uint8_t>
 8015018:	1cb1      	adds	r1, r6, #2
 801501a:	4604      	mov	r4, r0
 801501c:	2202      	movs	r2, #2
 801501e:	4628      	mov	r0, r5
 8015020:	f7fc fa34 	bl	801148c <ucdr_serialize_array_uint8_t>
 8015024:	4020      	ands	r0, r4
 8015026:	b2c0      	uxtb	r0, r0
 8015028:	bd70      	pop	{r4, r5, r6, pc}
 801502a:	bf00      	nop

0801502c <uxr_deserialize_STATUS_AGENT_Payload>:
 801502c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015030:	4606      	mov	r6, r0
 8015032:	460f      	mov	r7, r1
 8015034:	f7fc fc56 	bl	80118e4 <ucdr_deserialize_uint8_t>
 8015038:	1c79      	adds	r1, r7, #1
 801503a:	4605      	mov	r5, r0
 801503c:	4630      	mov	r0, r6
 801503e:	f7fc fc51 	bl	80118e4 <ucdr_deserialize_uint8_t>
 8015042:	1d39      	adds	r1, r7, #4
 8015044:	4681      	mov	r9, r0
 8015046:	2204      	movs	r2, #4
 8015048:	4630      	mov	r0, r6
 801504a:	f7fc fa83 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 801504e:	f107 0108 	add.w	r1, r7, #8
 8015052:	4604      	mov	r4, r0
 8015054:	2202      	movs	r2, #2
 8015056:	4630      	mov	r0, r6
 8015058:	f7fc fa7c 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 801505c:	f107 010a 	add.w	r1, r7, #10
 8015060:	4680      	mov	r8, r0
 8015062:	2202      	movs	r2, #2
 8015064:	4630      	mov	r0, r6
 8015066:	f7fc fa75 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 801506a:	ea05 0509 	and.w	r5, r5, r9
 801506e:	b2ed      	uxtb	r5, r5
 8015070:	402c      	ands	r4, r5
 8015072:	f107 010c 	add.w	r1, r7, #12
 8015076:	4605      	mov	r5, r0
 8015078:	4630      	mov	r0, r6
 801507a:	f7fc fc03 	bl	8011884 <ucdr_deserialize_bool>
 801507e:	ea08 0404 	and.w	r4, r8, r4
 8015082:	4025      	ands	r5, r4
 8015084:	4028      	ands	r0, r5
 8015086:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801508a:	bf00      	nop

0801508c <uxr_deserialize_STATUS_Payload>:
 801508c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015090:	2202      	movs	r2, #2
 8015092:	4606      	mov	r6, r0
 8015094:	460f      	mov	r7, r1
 8015096:	f7fc fa5d 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 801509a:	2202      	movs	r2, #2
 801509c:	1cb9      	adds	r1, r7, #2
 801509e:	4605      	mov	r5, r0
 80150a0:	4630      	mov	r0, r6
 80150a2:	f7fc fa57 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 80150a6:	1d39      	adds	r1, r7, #4
 80150a8:	4680      	mov	r8, r0
 80150aa:	4630      	mov	r0, r6
 80150ac:	f7fc fc1a 	bl	80118e4 <ucdr_deserialize_uint8_t>
 80150b0:	1d79      	adds	r1, r7, #5
 80150b2:	4604      	mov	r4, r0
 80150b4:	4630      	mov	r0, r6
 80150b6:	f7fc fc15 	bl	80118e4 <ucdr_deserialize_uint8_t>
 80150ba:	ea05 0508 	and.w	r5, r5, r8
 80150be:	402c      	ands	r4, r5
 80150c0:	4020      	ands	r0, r4
 80150c2:	b2c0      	uxtb	r0, r0
 80150c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080150c8 <uxr_serialize_READ_DATA_Payload>:
 80150c8:	b570      	push	{r4, r5, r6, lr}
 80150ca:	2202      	movs	r2, #2
 80150cc:	4605      	mov	r5, r0
 80150ce:	460e      	mov	r6, r1
 80150d0:	f7fc f9dc 	bl	801148c <ucdr_serialize_array_uint8_t>
 80150d4:	1cb1      	adds	r1, r6, #2
 80150d6:	2202      	movs	r2, #2
 80150d8:	4604      	mov	r4, r0
 80150da:	4628      	mov	r0, r5
 80150dc:	f7fc f9d6 	bl	801148c <ucdr_serialize_array_uint8_t>
 80150e0:	1d31      	adds	r1, r6, #4
 80150e2:	4004      	ands	r4, r0
 80150e4:	4628      	mov	r0, r5
 80150e6:	f7ff feb5 	bl	8014e54 <uxr_serialize_ReadSpecification>
 80150ea:	b2e4      	uxtb	r4, r4
 80150ec:	4020      	ands	r0, r4
 80150ee:	bd70      	pop	{r4, r5, r6, pc}

080150f0 <uxr_serialize_WRITE_DATA_Payload_Data>:
 80150f0:	b570      	push	{r4, r5, r6, lr}
 80150f2:	2202      	movs	r2, #2
 80150f4:	4605      	mov	r5, r0
 80150f6:	460e      	mov	r6, r1
 80150f8:	f7fc f9c8 	bl	801148c <ucdr_serialize_array_uint8_t>
 80150fc:	1cb1      	adds	r1, r6, #2
 80150fe:	4604      	mov	r4, r0
 8015100:	2202      	movs	r2, #2
 8015102:	4628      	mov	r0, r5
 8015104:	f7fc f9c2 	bl	801148c <ucdr_serialize_array_uint8_t>
 8015108:	4020      	ands	r0, r4
 801510a:	b2c0      	uxtb	r0, r0
 801510c:	bd70      	pop	{r4, r5, r6, pc}
 801510e:	bf00      	nop

08015110 <uxr_serialize_ACKNACK_Payload>:
 8015110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015112:	460f      	mov	r7, r1
 8015114:	460e      	mov	r6, r1
 8015116:	f837 1b02 	ldrh.w	r1, [r7], #2
 801511a:	4605      	mov	r5, r0
 801511c:	f7fc fbf8 	bl	8011910 <ucdr_serialize_uint16_t>
 8015120:	4639      	mov	r1, r7
 8015122:	2202      	movs	r2, #2
 8015124:	4604      	mov	r4, r0
 8015126:	4628      	mov	r0, r5
 8015128:	f7fc f9b0 	bl	801148c <ucdr_serialize_array_uint8_t>
 801512c:	7931      	ldrb	r1, [r6, #4]
 801512e:	4004      	ands	r4, r0
 8015130:	4628      	mov	r0, r5
 8015132:	f7fc fbc1 	bl	80118b8 <ucdr_serialize_uint8_t>
 8015136:	b2e4      	uxtb	r4, r4
 8015138:	4020      	ands	r0, r4
 801513a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801513c <uxr_deserialize_ACKNACK_Payload>:
 801513c:	b570      	push	{r4, r5, r6, lr}
 801513e:	4605      	mov	r5, r0
 8015140:	460e      	mov	r6, r1
 8015142:	f7fc fc35 	bl	80119b0 <ucdr_deserialize_uint16_t>
 8015146:	1cb1      	adds	r1, r6, #2
 8015148:	2202      	movs	r2, #2
 801514a:	4604      	mov	r4, r0
 801514c:	4628      	mov	r0, r5
 801514e:	f7fc fa01 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 8015152:	1d31      	adds	r1, r6, #4
 8015154:	4004      	ands	r4, r0
 8015156:	4628      	mov	r0, r5
 8015158:	f7fc fbc4 	bl	80118e4 <ucdr_deserialize_uint8_t>
 801515c:	b2e4      	uxtb	r4, r4
 801515e:	4020      	ands	r0, r4
 8015160:	bd70      	pop	{r4, r5, r6, pc}
 8015162:	bf00      	nop

08015164 <uxr_serialize_HEARTBEAT_Payload>:
 8015164:	b570      	push	{r4, r5, r6, lr}
 8015166:	460d      	mov	r5, r1
 8015168:	8809      	ldrh	r1, [r1, #0]
 801516a:	4606      	mov	r6, r0
 801516c:	f7fc fbd0 	bl	8011910 <ucdr_serialize_uint16_t>
 8015170:	8869      	ldrh	r1, [r5, #2]
 8015172:	4604      	mov	r4, r0
 8015174:	4630      	mov	r0, r6
 8015176:	f7fc fbcb 	bl	8011910 <ucdr_serialize_uint16_t>
 801517a:	7929      	ldrb	r1, [r5, #4]
 801517c:	4004      	ands	r4, r0
 801517e:	4630      	mov	r0, r6
 8015180:	f7fc fb9a 	bl	80118b8 <ucdr_serialize_uint8_t>
 8015184:	b2e4      	uxtb	r4, r4
 8015186:	4020      	ands	r0, r4
 8015188:	bd70      	pop	{r4, r5, r6, pc}
 801518a:	bf00      	nop

0801518c <uxr_deserialize_HEARTBEAT_Payload>:
 801518c:	b570      	push	{r4, r5, r6, lr}
 801518e:	4605      	mov	r5, r0
 8015190:	460e      	mov	r6, r1
 8015192:	f7fc fc0d 	bl	80119b0 <ucdr_deserialize_uint16_t>
 8015196:	1cb1      	adds	r1, r6, #2
 8015198:	4604      	mov	r4, r0
 801519a:	4628      	mov	r0, r5
 801519c:	f7fc fc08 	bl	80119b0 <ucdr_deserialize_uint16_t>
 80151a0:	1d31      	adds	r1, r6, #4
 80151a2:	4004      	ands	r4, r0
 80151a4:	4628      	mov	r0, r5
 80151a6:	f7fc fb9d 	bl	80118e4 <ucdr_deserialize_uint8_t>
 80151aa:	b2e4      	uxtb	r4, r4
 80151ac:	4020      	ands	r0, r4
 80151ae:	bd70      	pop	{r4, r5, r6, pc}

080151b0 <uxr_serialize_TIMESTAMP_Payload>:
 80151b0:	b570      	push	{r4, r5, r6, lr}
 80151b2:	460d      	mov	r5, r1
 80151b4:	6809      	ldr	r1, [r1, #0]
 80151b6:	4606      	mov	r6, r0
 80151b8:	f7fc fdac 	bl	8011d14 <ucdr_serialize_int32_t>
 80151bc:	6869      	ldr	r1, [r5, #4]
 80151be:	4604      	mov	r4, r0
 80151c0:	4630      	mov	r0, r6
 80151c2:	f7fc fc49 	bl	8011a58 <ucdr_serialize_uint32_t>
 80151c6:	4020      	ands	r0, r4
 80151c8:	b2c0      	uxtb	r0, r0
 80151ca:	bd70      	pop	{r4, r5, r6, pc}

080151cc <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 80151cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80151d0:	4605      	mov	r5, r0
 80151d2:	460e      	mov	r6, r1
 80151d4:	f7fc fdce 	bl	8011d74 <ucdr_deserialize_int32_t>
 80151d8:	1d31      	adds	r1, r6, #4
 80151da:	4607      	mov	r7, r0
 80151dc:	4628      	mov	r0, r5
 80151de:	f7fc fc9b 	bl	8011b18 <ucdr_deserialize_uint32_t>
 80151e2:	f106 0108 	add.w	r1, r6, #8
 80151e6:	4680      	mov	r8, r0
 80151e8:	4628      	mov	r0, r5
 80151ea:	f7fc fdc3 	bl	8011d74 <ucdr_deserialize_int32_t>
 80151ee:	f106 010c 	add.w	r1, r6, #12
 80151f2:	4604      	mov	r4, r0
 80151f4:	4628      	mov	r0, r5
 80151f6:	f7fc fc8f 	bl	8011b18 <ucdr_deserialize_uint32_t>
 80151fa:	ea07 0708 	and.w	r7, r7, r8
 80151fe:	403c      	ands	r4, r7
 8015200:	f106 0110 	add.w	r1, r6, #16
 8015204:	4004      	ands	r4, r0
 8015206:	4628      	mov	r0, r5
 8015208:	f7fc fdb4 	bl	8011d74 <ucdr_deserialize_int32_t>
 801520c:	f106 0114 	add.w	r1, r6, #20
 8015210:	4603      	mov	r3, r0
 8015212:	4628      	mov	r0, r5
 8015214:	461d      	mov	r5, r3
 8015216:	f7fc fc7f 	bl	8011b18 <ucdr_deserialize_uint32_t>
 801521a:	b2e4      	uxtb	r4, r4
 801521c:	402c      	ands	r4, r5
 801521e:	4020      	ands	r0, r4
 8015220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015224 <uxr_serialize_SampleIdentity>:
 8015224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015228:	220c      	movs	r2, #12
 801522a:	4604      	mov	r4, r0
 801522c:	460d      	mov	r5, r1
 801522e:	f7fc f92d 	bl	801148c <ucdr_serialize_array_uint8_t>
 8015232:	2203      	movs	r2, #3
 8015234:	f105 010c 	add.w	r1, r5, #12
 8015238:	4607      	mov	r7, r0
 801523a:	4620      	mov	r0, r4
 801523c:	f7fc f926 	bl	801148c <ucdr_serialize_array_uint8_t>
 8015240:	7be9      	ldrb	r1, [r5, #15]
 8015242:	4680      	mov	r8, r0
 8015244:	4620      	mov	r0, r4
 8015246:	f7fc fb37 	bl	80118b8 <ucdr_serialize_uint8_t>
 801524a:	6929      	ldr	r1, [r5, #16]
 801524c:	4606      	mov	r6, r0
 801524e:	4620      	mov	r0, r4
 8015250:	f7fc fd60 	bl	8011d14 <ucdr_serialize_int32_t>
 8015254:	6969      	ldr	r1, [r5, #20]
 8015256:	4603      	mov	r3, r0
 8015258:	4620      	mov	r0, r4
 801525a:	ea07 0708 	and.w	r7, r7, r8
 801525e:	461c      	mov	r4, r3
 8015260:	f7fc fbfa 	bl	8011a58 <ucdr_serialize_uint32_t>
 8015264:	403e      	ands	r6, r7
 8015266:	4034      	ands	r4, r6
 8015268:	4020      	ands	r0, r4
 801526a:	b2c0      	uxtb	r0, r0
 801526c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08015270 <uxr_deserialize_SampleIdentity>:
 8015270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015274:	220c      	movs	r2, #12
 8015276:	4604      	mov	r4, r0
 8015278:	460d      	mov	r5, r1
 801527a:	f7fc f96b 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 801527e:	2203      	movs	r2, #3
 8015280:	f105 010c 	add.w	r1, r5, #12
 8015284:	4607      	mov	r7, r0
 8015286:	4620      	mov	r0, r4
 8015288:	f7fc f964 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 801528c:	f105 010f 	add.w	r1, r5, #15
 8015290:	4680      	mov	r8, r0
 8015292:	4620      	mov	r0, r4
 8015294:	f7fc fb26 	bl	80118e4 <ucdr_deserialize_uint8_t>
 8015298:	f105 0110 	add.w	r1, r5, #16
 801529c:	4606      	mov	r6, r0
 801529e:	4620      	mov	r0, r4
 80152a0:	f7fc fd68 	bl	8011d74 <ucdr_deserialize_int32_t>
 80152a4:	f105 0114 	add.w	r1, r5, #20
 80152a8:	4603      	mov	r3, r0
 80152aa:	4620      	mov	r0, r4
 80152ac:	ea07 0708 	and.w	r7, r7, r8
 80152b0:	461c      	mov	r4, r3
 80152b2:	f7fc fc31 	bl	8011b18 <ucdr_deserialize_uint32_t>
 80152b6:	403e      	ands	r6, r7
 80152b8:	4034      	ands	r4, r6
 80152ba:	4020      	ands	r0, r4
 80152bc:	b2c0      	uxtb	r0, r0
 80152be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80152c2:	bf00      	nop

080152c4 <rcl_client_get_rmw_handle>:
 80152c4:	b110      	cbz	r0, 80152cc <rcl_client_get_rmw_handle+0x8>
 80152c6:	6800      	ldr	r0, [r0, #0]
 80152c8:	b100      	cbz	r0, 80152cc <rcl_client_get_rmw_handle+0x8>
 80152ca:	6e80      	ldr	r0, [r0, #104]	; 0x68
 80152cc:	4770      	bx	lr
 80152ce:	bf00      	nop

080152d0 <rcl_take_response>:
 80152d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80152d2:	460e      	mov	r6, r1
 80152d4:	460c      	mov	r4, r1
 80152d6:	4607      	mov	r7, r0
 80152d8:	4694      	mov	ip, r2
 80152da:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80152dc:	b08d      	sub	sp, #52	; 0x34
 80152de:	ad06      	add	r5, sp, #24
 80152e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80152e2:	e896 0003 	ldmia.w	r6, {r0, r1}
 80152e6:	e885 0003 	stmia.w	r5, {r0, r1}
 80152ea:	b337      	cbz	r7, 801533a <rcl_take_response+0x6a>
 80152ec:	683b      	ldr	r3, [r7, #0]
 80152ee:	b323      	cbz	r3, 801533a <rcl_take_response+0x6a>
 80152f0:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80152f2:	b310      	cbz	r0, 801533a <rcl_take_response+0x6a>
 80152f4:	4662      	mov	r2, ip
 80152f6:	b31a      	cbz	r2, 8015340 <rcl_take_response+0x70>
 80152f8:	2300      	movs	r3, #0
 80152fa:	2600      	movs	r6, #0
 80152fc:	2700      	movs	r7, #0
 80152fe:	f88d 3007 	strb.w	r3, [sp, #7]
 8015302:	a902      	add	r1, sp, #8
 8015304:	f10d 0307 	add.w	r3, sp, #7
 8015308:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801530c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015310:	f002 fee0 	bl	80180d4 <rmw_take_response>
 8015314:	4606      	mov	r6, r0
 8015316:	b9a8      	cbnz	r0, 8015344 <rcl_take_response+0x74>
 8015318:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801531c:	f240 13f5 	movw	r3, #501	; 0x1f5
 8015320:	2a00      	cmp	r2, #0
 8015322:	bf08      	it	eq
 8015324:	461e      	moveq	r6, r3
 8015326:	ad06      	add	r5, sp, #24
 8015328:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801532a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801532c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8015330:	e884 0003 	stmia.w	r4, {r0, r1}
 8015334:	4630      	mov	r0, r6
 8015336:	b00d      	add	sp, #52	; 0x34
 8015338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801533a:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 801533e:	e7f2      	b.n	8015326 <rcl_take_response+0x56>
 8015340:	260b      	movs	r6, #11
 8015342:	e7f0      	b.n	8015326 <rcl_take_response+0x56>
 8015344:	2601      	movs	r6, #1
 8015346:	e7ee      	b.n	8015326 <rcl_take_response+0x56>

08015348 <rcl_convert_rmw_ret_to_rcl_ret>:
 8015348:	280b      	cmp	r0, #11
 801534a:	dc0d      	bgt.n	8015368 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 801534c:	2800      	cmp	r0, #0
 801534e:	db09      	blt.n	8015364 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8015350:	280b      	cmp	r0, #11
 8015352:	d807      	bhi.n	8015364 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 8015354:	e8df f000 	tbb	[pc, r0]
 8015358:	07060607 	.word	0x07060607
 801535c:	06060606 	.word	0x06060606
 8015360:	07070606 	.word	0x07070606
 8015364:	2001      	movs	r0, #1
 8015366:	4770      	bx	lr
 8015368:	28cb      	cmp	r0, #203	; 0xcb
 801536a:	bf18      	it	ne
 801536c:	2001      	movne	r0, #1
 801536e:	4770      	bx	lr

08015370 <rcl_get_zero_initialized_context>:
 8015370:	4b06      	ldr	r3, [pc, #24]	; (801538c <rcl_get_zero_initialized_context+0x1c>)
 8015372:	b430      	push	{r4, r5}
 8015374:	2400      	movs	r4, #0
 8015376:	2500      	movs	r5, #0
 8015378:	e9c3 4502 	strd	r4, r5, [r3, #8]
 801537c:	4604      	mov	r4, r0
 801537e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015380:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015384:	4620      	mov	r0, r4
 8015386:	bc30      	pop	{r4, r5}
 8015388:	4770      	bx	lr
 801538a:	bf00      	nop
 801538c:	20010468 	.word	0x20010468

08015390 <rcl_context_is_valid>:
 8015390:	b150      	cbz	r0, 80153a8 <rcl_context_is_valid+0x18>
 8015392:	b508      	push	{r3, lr}
 8015394:	3008      	adds	r0, #8
 8015396:	2105      	movs	r1, #5
 8015398:	f002 f912 	bl	80175c0 <__atomic_load_8>
 801539c:	ea51 0300 	orrs.w	r3, r1, r0
 80153a0:	bf14      	ite	ne
 80153a2:	2001      	movne	r0, #1
 80153a4:	2000      	moveq	r0, #0
 80153a6:	bd08      	pop	{r3, pc}
 80153a8:	4770      	bx	lr
 80153aa:	bf00      	nop

080153ac <__cleanup_context>:
 80153ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80153b0:	b087      	sub	sp, #28
 80153b2:	4606      	mov	r6, r0
 80153b4:	2305      	movs	r3, #5
 80153b6:	3008      	adds	r0, #8
 80153b8:	9300      	str	r3, [sp, #0]
 80153ba:	2200      	movs	r2, #0
 80153bc:	2300      	movs	r3, #0
 80153be:	f002 f933 	bl	8017628 <__atomic_store_8>
 80153c2:	6830      	ldr	r0, [r6, #0]
 80153c4:	2800      	cmp	r0, #0
 80153c6:	d056      	beq.n	8015476 <__cleanup_context+0xca>
 80153c8:	6947      	ldr	r7, [r0, #20]
 80153ca:	f8d0 8004 	ldr.w	r8, [r0, #4]
 80153ce:	f8d0 9010 	ldr.w	r9, [r0, #16]
 80153d2:	b137      	cbz	r7, 80153e2 <__cleanup_context+0x36>
 80153d4:	3014      	adds	r0, #20
 80153d6:	f7f8 fe05 	bl	800dfe4 <rcl_init_options_fini>
 80153da:	4607      	mov	r7, r0
 80153dc:	2800      	cmp	r0, #0
 80153de:	d14c      	bne.n	801547a <__cleanup_context+0xce>
 80153e0:	6830      	ldr	r0, [r6, #0]
 80153e2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80153e4:	b143      	cbz	r3, 80153f8 <__cleanup_context+0x4c>
 80153e6:	3028      	adds	r0, #40	; 0x28
 80153e8:	f7fa fc0e 	bl	800fc08 <rmw_context_fini>
 80153ec:	b118      	cbz	r0, 80153f6 <__cleanup_context+0x4a>
 80153ee:	2f00      	cmp	r7, #0
 80153f0:	d046      	beq.n	8015480 <__cleanup_context+0xd4>
 80153f2:	f7f9 ffa3 	bl	800f33c <rcutils_reset_error>
 80153f6:	6830      	ldr	r0, [r6, #0]
 80153f8:	f8d0 c020 	ldr.w	ip, [r0, #32]
 80153fc:	f1bc 0f00 	cmp.w	ip, #0
 8015400:	d01c      	beq.n	801543c <__cleanup_context+0x90>
 8015402:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8015406:	2a01      	cmp	r2, #1
 8015408:	f173 0100 	sbcs.w	r1, r3, #0
 801540c:	db12      	blt.n	8015434 <__cleanup_context+0x88>
 801540e:	2400      	movs	r4, #0
 8015410:	2500      	movs	r5, #0
 8015412:	f85c 0024 	ldr.w	r0, [ip, r4, lsl #2]
 8015416:	4649      	mov	r1, r9
 8015418:	b308      	cbz	r0, 801545e <__cleanup_context+0xb2>
 801541a:	47c0      	blx	r8
 801541c:	6831      	ldr	r1, [r6, #0]
 801541e:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 8015422:	3401      	adds	r4, #1
 8015424:	f145 0500 	adc.w	r5, r5, #0
 8015428:	4294      	cmp	r4, r2
 801542a:	f8d1 c020 	ldr.w	ip, [r1, #32]
 801542e:	eb75 0103 	sbcs.w	r1, r5, r3
 8015432:	dbee      	blt.n	8015412 <__cleanup_context+0x66>
 8015434:	4660      	mov	r0, ip
 8015436:	4649      	mov	r1, r9
 8015438:	47c0      	blx	r8
 801543a:	6830      	ldr	r0, [r6, #0]
 801543c:	4649      	mov	r1, r9
 801543e:	47c0      	blx	r8
 8015440:	4b11      	ldr	r3, [pc, #68]	; (8015488 <__cleanup_context+0xdc>)
 8015442:	2000      	movs	r0, #0
 8015444:	2100      	movs	r1, #0
 8015446:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801544a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801544c:	ac02      	add	r4, sp, #8
 801544e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8015452:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8015456:	4638      	mov	r0, r7
 8015458:	b007      	add	sp, #28
 801545a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801545e:	3401      	adds	r4, #1
 8015460:	f145 0500 	adc.w	r5, r5, #0
 8015464:	4294      	cmp	r4, r2
 8015466:	eb75 0103 	sbcs.w	r1, r5, r3
 801546a:	dbd2      	blt.n	8015412 <__cleanup_context+0x66>
 801546c:	4660      	mov	r0, ip
 801546e:	4649      	mov	r1, r9
 8015470:	47c0      	blx	r8
 8015472:	6830      	ldr	r0, [r6, #0]
 8015474:	e7e2      	b.n	801543c <__cleanup_context+0x90>
 8015476:	4607      	mov	r7, r0
 8015478:	e7e2      	b.n	8015440 <__cleanup_context+0x94>
 801547a:	f7f9 ff5f 	bl	800f33c <rcutils_reset_error>
 801547e:	e7af      	b.n	80153e0 <__cleanup_context+0x34>
 8015480:	f7ff ff62 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 8015484:	4607      	mov	r7, r0
 8015486:	e7b4      	b.n	80153f2 <__cleanup_context+0x46>
 8015488:	20010468 	.word	0x20010468

0801548c <rcl_expand_topic_name>:
 801548c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015490:	b08b      	sub	sp, #44	; 0x2c
 8015492:	9306      	str	r3, [sp, #24]
 8015494:	2800      	cmp	r0, #0
 8015496:	f000 80d2 	beq.w	801563e <rcl_expand_topic_name+0x1b2>
 801549a:	460e      	mov	r6, r1
 801549c:	2900      	cmp	r1, #0
 801549e:	f000 80ce 	beq.w	801563e <rcl_expand_topic_name+0x1b2>
 80154a2:	4617      	mov	r7, r2
 80154a4:	2a00      	cmp	r2, #0
 80154a6:	f000 80ca 	beq.w	801563e <rcl_expand_topic_name+0x1b2>
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	f000 80c7 	beq.w	801563e <rcl_expand_topic_name+0x1b2>
 80154b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80154b2:	2b00      	cmp	r3, #0
 80154b4:	f000 80c3 	beq.w	801563e <rcl_expand_topic_name+0x1b2>
 80154b8:	a909      	add	r1, sp, #36	; 0x24
 80154ba:	2200      	movs	r2, #0
 80154bc:	4680      	mov	r8, r0
 80154be:	f001 f9a1 	bl	8016804 <rcl_validate_topic_name>
 80154c2:	4604      	mov	r4, r0
 80154c4:	2800      	cmp	r0, #0
 80154c6:	f040 80b6 	bne.w	8015636 <rcl_expand_topic_name+0x1aa>
 80154ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	f040 80bf 	bne.w	8015650 <rcl_expand_topic_name+0x1c4>
 80154d2:	4602      	mov	r2, r0
 80154d4:	a909      	add	r1, sp, #36	; 0x24
 80154d6:	4630      	mov	r0, r6
 80154d8:	f002 fb3a 	bl	8017b50 <rmw_validate_node_name>
 80154dc:	2800      	cmp	r0, #0
 80154de:	f040 80b3 	bne.w	8015648 <rcl_expand_topic_name+0x1bc>
 80154e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80154e4:	2a00      	cmp	r2, #0
 80154e6:	f040 80b8 	bne.w	801565a <rcl_expand_topic_name+0x1ce>
 80154ea:	a909      	add	r1, sp, #36	; 0x24
 80154ec:	4638      	mov	r0, r7
 80154ee:	f002 fb11 	bl	8017b14 <rmw_validate_namespace>
 80154f2:	2800      	cmp	r0, #0
 80154f4:	f040 80a8 	bne.w	8015648 <rcl_expand_topic_name+0x1bc>
 80154f8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80154fa:	2c00      	cmp	r4, #0
 80154fc:	f040 80f6 	bne.w	80156ec <rcl_expand_topic_name+0x260>
 8015500:	217b      	movs	r1, #123	; 0x7b
 8015502:	4640      	mov	r0, r8
 8015504:	f004 fd79 	bl	8019ffa <strchr>
 8015508:	f898 3000 	ldrb.w	r3, [r8]
 801550c:	2b2f      	cmp	r3, #47	; 0x2f
 801550e:	4605      	mov	r5, r0
 8015510:	f000 80c4 	beq.w	801569c <rcl_expand_topic_name+0x210>
 8015514:	2b7e      	cmp	r3, #126	; 0x7e
 8015516:	d16f      	bne.n	80155f8 <rcl_expand_topic_name+0x16c>
 8015518:	4638      	mov	r0, r7
 801551a:	f7ea fe63 	bl	80001e4 <strlen>
 801551e:	4b87      	ldr	r3, [pc, #540]	; (801573c <rcl_expand_topic_name+0x2b0>)
 8015520:	4987      	ldr	r1, [pc, #540]	; (8015740 <rcl_expand_topic_name+0x2b4>)
 8015522:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8015524:	9604      	str	r6, [sp, #16]
 8015526:	2801      	cmp	r0, #1
 8015528:	bf0c      	ite	eq
 801552a:	4618      	moveq	r0, r3
 801552c:	4608      	movne	r0, r1
 801552e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8015532:	e9cd 2300 	strd	r2, r3, [sp]
 8015536:	e9cd 0702 	strd	r0, r7, [sp, #8]
 801553a:	f108 0101 	add.w	r1, r8, #1
 801553e:	9105      	str	r1, [sp, #20]
 8015540:	ab14      	add	r3, sp, #80	; 0x50
 8015542:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015544:	f002 f928 	bl	8017798 <rcutils_format_string_limit>
 8015548:	4682      	mov	sl, r0
 801554a:	2800      	cmp	r0, #0
 801554c:	f000 80d0 	beq.w	80156f0 <rcl_expand_topic_name+0x264>
 8015550:	2d00      	cmp	r5, #0
 8015552:	f000 80aa 	beq.w	80156aa <rcl_expand_topic_name+0x21e>
 8015556:	217b      	movs	r1, #123	; 0x7b
 8015558:	f004 fd4f 	bl	8019ffa <strchr>
 801555c:	46d1      	mov	r9, sl
 801555e:	4605      	mov	r5, r0
 8015560:	9407      	str	r4, [sp, #28]
 8015562:	46d3      	mov	fp, sl
 8015564:	464c      	mov	r4, r9
 8015566:	2d00      	cmp	r5, #0
 8015568:	f000 80c7 	beq.w	80156fa <rcl_expand_topic_name+0x26e>
 801556c:	217d      	movs	r1, #125	; 0x7d
 801556e:	4620      	mov	r0, r4
 8015570:	f004 fd43 	bl	8019ffa <strchr>
 8015574:	eba0 0905 	sub.w	r9, r0, r5
 8015578:	f109 0a01 	add.w	sl, r9, #1
 801557c:	4871      	ldr	r0, [pc, #452]	; (8015744 <rcl_expand_topic_name+0x2b8>)
 801557e:	4652      	mov	r2, sl
 8015580:	4629      	mov	r1, r5
 8015582:	f004 fd4f 	bl	801a024 <strncmp>
 8015586:	2800      	cmp	r0, #0
 8015588:	f000 808d 	beq.w	80156a6 <rcl_expand_topic_name+0x21a>
 801558c:	486e      	ldr	r0, [pc, #440]	; (8015748 <rcl_expand_topic_name+0x2bc>)
 801558e:	4652      	mov	r2, sl
 8015590:	4629      	mov	r1, r5
 8015592:	f004 fd47 	bl	801a024 <strncmp>
 8015596:	b130      	cbz	r0, 80155a6 <rcl_expand_topic_name+0x11a>
 8015598:	486c      	ldr	r0, [pc, #432]	; (801574c <rcl_expand_topic_name+0x2c0>)
 801559a:	4652      	mov	r2, sl
 801559c:	4629      	mov	r1, r5
 801559e:	f004 fd41 	bl	801a024 <strncmp>
 80155a2:	2800      	cmp	r0, #0
 80155a4:	d15b      	bne.n	801565e <rcl_expand_topic_name+0x1d2>
 80155a6:	46b9      	mov	r9, r7
 80155a8:	ab16      	add	r3, sp, #88	; 0x58
 80155aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80155ae:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80155b2:	ab14      	add	r3, sp, #80	; 0x50
 80155b4:	4628      	mov	r0, r5
 80155b6:	cb0c      	ldmia	r3, {r2, r3}
 80155b8:	4651      	mov	r1, sl
 80155ba:	f002 fa39 	bl	8017a30 <rcutils_strndup>
 80155be:	4605      	mov	r5, r0
 80155c0:	2800      	cmp	r0, #0
 80155c2:	f000 80a4 	beq.w	801570e <rcl_expand_topic_name+0x282>
 80155c6:	464a      	mov	r2, r9
 80155c8:	4620      	mov	r0, r4
 80155ca:	ab14      	add	r3, sp, #80	; 0x50
 80155cc:	4629      	mov	r1, r5
 80155ce:	f002 f935 	bl	801783c <rcutils_repl_str>
 80155d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80155d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80155d6:	4604      	mov	r4, r0
 80155d8:	4628      	mov	r0, r5
 80155da:	4798      	blx	r3
 80155dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80155de:	9918      	ldr	r1, [sp, #96]	; 0x60
 80155e0:	4658      	mov	r0, fp
 80155e2:	4798      	blx	r3
 80155e4:	2c00      	cmp	r4, #0
 80155e6:	f000 8083 	beq.w	80156f0 <rcl_expand_topic_name+0x264>
 80155ea:	217b      	movs	r1, #123	; 0x7b
 80155ec:	4620      	mov	r0, r4
 80155ee:	f004 fd04 	bl	8019ffa <strchr>
 80155f2:	46a3      	mov	fp, r4
 80155f4:	4605      	mov	r5, r0
 80155f6:	e7b6      	b.n	8015566 <rcl_expand_topic_name+0xda>
 80155f8:	2800      	cmp	r0, #0
 80155fa:	d151      	bne.n	80156a0 <rcl_expand_topic_name+0x214>
 80155fc:	4638      	mov	r0, r7
 80155fe:	f7ea fdf1 	bl	80001e4 <strlen>
 8015602:	4b53      	ldr	r3, [pc, #332]	; (8015750 <rcl_expand_topic_name+0x2c4>)
 8015604:	4a53      	ldr	r2, [pc, #332]	; (8015754 <rcl_expand_topic_name+0x2c8>)
 8015606:	f8cd 8010 	str.w	r8, [sp, #16]
 801560a:	2801      	cmp	r0, #1
 801560c:	bf0c      	ite	eq
 801560e:	4618      	moveq	r0, r3
 8015610:	4610      	movne	r0, r2
 8015612:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8015614:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015618:	e9cd 3200 	strd	r3, r2, [sp]
 801561c:	e9cd 0702 	strd	r0, r7, [sp, #8]
 8015620:	ab14      	add	r3, sp, #80	; 0x50
 8015622:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8015624:	f002 f8b8 	bl	8017798 <rcutils_format_string_limit>
 8015628:	4682      	mov	sl, r0
 801562a:	4653      	mov	r3, sl
 801562c:	2b00      	cmp	r3, #0
 801562e:	d05f      	beq.n	80156f0 <rcl_expand_topic_name+0x264>
 8015630:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015632:	f8c3 a000 	str.w	sl, [r3]
 8015636:	4620      	mov	r0, r4
 8015638:	b00b      	add	sp, #44	; 0x2c
 801563a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801563e:	240b      	movs	r4, #11
 8015640:	4620      	mov	r0, r4
 8015642:	b00b      	add	sp, #44	; 0x2c
 8015644:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015648:	f7ff fe7e 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 801564c:	4604      	mov	r4, r0
 801564e:	e7f2      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 8015650:	2467      	movs	r4, #103	; 0x67
 8015652:	4620      	mov	r0, r4
 8015654:	b00b      	add	sp, #44	; 0x2c
 8015656:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801565a:	24c9      	movs	r4, #201	; 0xc9
 801565c:	e7eb      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 801565e:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 8015662:	9806      	ldr	r0, [sp, #24]
 8015664:	1c69      	adds	r1, r5, #1
 8015666:	f7f9 ff85 	bl	800f574 <rcutils_string_map_getn>
 801566a:	4681      	mov	r9, r0
 801566c:	2800      	cmp	r0, #0
 801566e:	d19b      	bne.n	80155a8 <rcl_expand_topic_name+0x11c>
 8015670:	aa16      	add	r2, sp, #88	; 0x58
 8015672:	ca07      	ldmia	r2, {r0, r1, r2}
 8015674:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015676:	f8c3 9000 	str.w	r9, [r3]
 801567a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801567e:	ab14      	add	r3, sp, #80	; 0x50
 8015680:	cb0c      	ldmia	r3, {r2, r3}
 8015682:	4651      	mov	r1, sl
 8015684:	4628      	mov	r0, r5
 8015686:	f002 f9d3 	bl	8017a30 <rcutils_strndup>
 801568a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801568c:	9918      	ldr	r1, [sp, #96]	; 0x60
 801568e:	4798      	blx	r3
 8015690:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015692:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015694:	4658      	mov	r0, fp
 8015696:	4798      	blx	r3
 8015698:	2469      	movs	r4, #105	; 0x69
 801569a:	e7cc      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 801569c:	2800      	cmp	r0, #0
 801569e:	d03e      	beq.n	801571e <rcl_expand_topic_name+0x292>
 80156a0:	46c1      	mov	r9, r8
 80156a2:	46a2      	mov	sl, r4
 80156a4:	e75c      	b.n	8015560 <rcl_expand_topic_name+0xd4>
 80156a6:	46b1      	mov	r9, r6
 80156a8:	e77e      	b.n	80155a8 <rcl_expand_topic_name+0x11c>
 80156aa:	f89a 3000 	ldrb.w	r3, [sl]
 80156ae:	2b2f      	cmp	r3, #47	; 0x2f
 80156b0:	d0be      	beq.n	8015630 <rcl_expand_topic_name+0x1a4>
 80156b2:	4638      	mov	r0, r7
 80156b4:	f7ea fd96 	bl	80001e4 <strlen>
 80156b8:	4b25      	ldr	r3, [pc, #148]	; (8015750 <rcl_expand_topic_name+0x2c4>)
 80156ba:	4926      	ldr	r1, [pc, #152]	; (8015754 <rcl_expand_topic_name+0x2c8>)
 80156bc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80156be:	f8cd a010 	str.w	sl, [sp, #16]
 80156c2:	2801      	cmp	r0, #1
 80156c4:	bf0c      	ite	eq
 80156c6:	4618      	moveq	r0, r3
 80156c8:	4608      	movne	r0, r1
 80156ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80156ce:	e9cd 2300 	strd	r2, r3, [sp]
 80156d2:	e9cd 0702 	strd	r0, r7, [sp, #8]
 80156d6:	ab14      	add	r3, sp, #80	; 0x50
 80156d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80156da:	f002 f85d 	bl	8017798 <rcutils_format_string_limit>
 80156de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80156e0:	9918      	ldr	r1, [sp, #96]	; 0x60
 80156e2:	4603      	mov	r3, r0
 80156e4:	4650      	mov	r0, sl
 80156e6:	469a      	mov	sl, r3
 80156e8:	4790      	blx	r2
 80156ea:	e79e      	b.n	801562a <rcl_expand_topic_name+0x19e>
 80156ec:	24ca      	movs	r4, #202	; 0xca
 80156ee:	e7a2      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 80156f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80156f2:	2300      	movs	r3, #0
 80156f4:	6013      	str	r3, [r2, #0]
 80156f6:	240a      	movs	r4, #10
 80156f8:	e79d      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 80156fa:	465b      	mov	r3, fp
 80156fc:	9c07      	ldr	r4, [sp, #28]
 80156fe:	46da      	mov	sl, fp
 8015700:	2b00      	cmp	r3, #0
 8015702:	d1d2      	bne.n	80156aa <rcl_expand_topic_name+0x21e>
 8015704:	f898 3000 	ldrb.w	r3, [r8]
 8015708:	2b2f      	cmp	r3, #47	; 0x2f
 801570a:	d091      	beq.n	8015630 <rcl_expand_topic_name+0x1a4>
 801570c:	e776      	b.n	80155fc <rcl_expand_topic_name+0x170>
 801570e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015710:	9918      	ldr	r1, [sp, #96]	; 0x60
 8015712:	601d      	str	r5, [r3, #0]
 8015714:	4658      	mov	r0, fp
 8015716:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015718:	4798      	blx	r3
 801571a:	240a      	movs	r4, #10
 801571c:	e78b      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 801571e:	e9dd 0117 	ldrd	r0, r1, [sp, #92]	; 0x5c
 8015722:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015726:	ab14      	add	r3, sp, #80	; 0x50
 8015728:	cb0e      	ldmia	r3, {r1, r2, r3}
 801572a:	4640      	mov	r0, r8
 801572c:	f002 f95e 	bl	80179ec <rcutils_strdup>
 8015730:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8015732:	2800      	cmp	r0, #0
 8015734:	bf08      	it	eq
 8015736:	240a      	moveq	r4, #10
 8015738:	6018      	str	r0, [r3, #0]
 801573a:	e77c      	b.n	8015636 <rcl_expand_topic_name+0x1aa>
 801573c:	0801ee54 	.word	0x0801ee54
 8015740:	0801f110 	.word	0x0801f110
 8015744:	0801f118 	.word	0x0801f118
 8015748:	0801f120 	.word	0x0801f120
 801574c:	0801f128 	.word	0x0801f128
 8015750:	0801ee64 	.word	0x0801ee64
 8015754:	0801ee1c 	.word	0x0801ee1c

08015758 <rcl_get_default_topic_name_substitutions>:
 8015758:	2800      	cmp	r0, #0
 801575a:	bf0c      	ite	eq
 801575c:	200b      	moveq	r0, #11
 801575e:	2000      	movne	r0, #0
 8015760:	4770      	bx	lr
 8015762:	bf00      	nop

08015764 <rcl_init>:
 8015764:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015768:	1e07      	subs	r7, r0, #0
 801576a:	b0a1      	sub	sp, #132	; 0x84
 801576c:	4688      	mov	r8, r1
 801576e:	4692      	mov	sl, r2
 8015770:	4699      	mov	r9, r3
 8015772:	f340 8096 	ble.w	80158a2 <rcl_init+0x13e>
 8015776:	2900      	cmp	r1, #0
 8015778:	f000 8096 	beq.w	80158a8 <rcl_init+0x144>
 801577c:	1f0d      	subs	r5, r1, #4
 801577e:	2400      	movs	r4, #0
 8015780:	f855 6f04 	ldr.w	r6, [r5, #4]!
 8015784:	3401      	adds	r4, #1
 8015786:	2e00      	cmp	r6, #0
 8015788:	f000 808e 	beq.w	80158a8 <rcl_init+0x144>
 801578c:	42a7      	cmp	r7, r4
 801578e:	d1f7      	bne.n	8015780 <rcl_init+0x1c>
 8015790:	f1ba 0f00 	cmp.w	sl, #0
 8015794:	f000 8088 	beq.w	80158a8 <rcl_init+0x144>
 8015798:	f8da 4000 	ldr.w	r4, [sl]
 801579c:	2c00      	cmp	r4, #0
 801579e:	f000 8083 	beq.w	80158a8 <rcl_init+0x144>
 80157a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80157a4:	ad1b      	add	r5, sp, #108	; 0x6c
 80157a6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80157a8:	6823      	ldr	r3, [r4, #0]
 80157aa:	602b      	str	r3, [r5, #0]
 80157ac:	a81b      	add	r0, sp, #108	; 0x6c
 80157ae:	f7f9 fcd3 	bl	800f158 <rcutils_allocator_is_valid>
 80157b2:	2800      	cmp	r0, #0
 80157b4:	d078      	beq.n	80158a8 <rcl_init+0x144>
 80157b6:	f1b9 0f00 	cmp.w	r9, #0
 80157ba:	d075      	beq.n	80158a8 <rcl_init+0x144>
 80157bc:	f8d9 3000 	ldr.w	r3, [r9]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d176      	bne.n	80158b2 <rcl_init+0x14e>
 80157c4:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 80157c8:	2178      	movs	r1, #120	; 0x78
 80157ca:	2001      	movs	r0, #1
 80157cc:	4798      	blx	r3
 80157ce:	4604      	mov	r4, r0
 80157d0:	f8c9 0000 	str.w	r0, [r9]
 80157d4:	2800      	cmp	r0, #0
 80157d6:	f000 80c6 	beq.w	8015966 <rcl_init+0x202>
 80157da:	a804      	add	r0, sp, #16
 80157dc:	f002 f944 	bl	8017a68 <rmw_get_zero_initialized_context>
 80157e0:	a904      	add	r1, sp, #16
 80157e2:	f104 0028 	add.w	r0, r4, #40	; 0x28
 80157e6:	2250      	movs	r2, #80	; 0x50
 80157e8:	ac1b      	add	r4, sp, #108	; 0x6c
 80157ea:	f003 ffa3 	bl	8019734 <memcpy>
 80157ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80157f0:	f8d9 5000 	ldr.w	r5, [r9]
 80157f4:	6826      	ldr	r6, [r4, #0]
 80157f6:	462c      	mov	r4, r5
 80157f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80157fa:	f105 0114 	add.w	r1, r5, #20
 80157fe:	6026      	str	r6, [r4, #0]
 8015800:	4650      	mov	r0, sl
 8015802:	f7f8 fc13 	bl	800e02c <rcl_init_options_copy>
 8015806:	4606      	mov	r6, r0
 8015808:	2800      	cmp	r0, #0
 801580a:	d143      	bne.n	8015894 <rcl_init+0x130>
 801580c:	f8d9 b000 	ldr.w	fp, [r9]
 8015810:	463c      	mov	r4, r7
 8015812:	17fd      	asrs	r5, r7, #31
 8015814:	e9cb 4506 	strd	r4, r5, [fp, #24]
 8015818:	f8cb 0020 	str.w	r0, [fp, #32]
 801581c:	2f00      	cmp	r7, #0
 801581e:	d04d      	beq.n	80158bc <rcl_init+0x158>
 8015820:	f1b8 0f00 	cmp.w	r8, #0
 8015824:	d04a      	beq.n	80158bc <rcl_init+0x158>
 8015826:	e9dd 321e 	ldrd	r3, r2, [sp, #120]	; 0x78
 801582a:	4638      	mov	r0, r7
 801582c:	2104      	movs	r1, #4
 801582e:	4798      	blx	r3
 8015830:	f8d9 a000 	ldr.w	sl, [r9]
 8015834:	f8cb 0020 	str.w	r0, [fp, #32]
 8015838:	f8da 3020 	ldr.w	r3, [sl, #32]
 801583c:	b34b      	cbz	r3, 8015892 <rcl_init+0x12e>
 801583e:	2f01      	cmp	r7, #1
 8015840:	f175 0300 	sbcs.w	r3, r5, #0
 8015844:	db3a      	blt.n	80158bc <rcl_init+0x158>
 8015846:	f1a8 0804 	sub.w	r8, r8, #4
 801584a:	2600      	movs	r6, #0
 801584c:	2700      	movs	r7, #0
 801584e:	e00c      	b.n	801586a <rcl_init+0x106>
 8015850:	f8d8 1000 	ldr.w	r1, [r8]
 8015854:	f003 ff6e 	bl	8019734 <memcpy>
 8015858:	3601      	adds	r6, #1
 801585a:	f147 0700 	adc.w	r7, r7, #0
 801585e:	42bd      	cmp	r5, r7
 8015860:	bf08      	it	eq
 8015862:	42b4      	cmpeq	r4, r6
 8015864:	d02a      	beq.n	80158bc <rcl_init+0x158>
 8015866:	f8d9 a000 	ldr.w	sl, [r9]
 801586a:	f858 0f04 	ldr.w	r0, [r8, #4]!
 801586e:	f7ea fcb9 	bl	80001e4 <strlen>
 8015872:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8015874:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8015876:	f8da a020 	ldr.w	sl, [sl, #32]
 801587a:	9003      	str	r0, [sp, #12]
 801587c:	4798      	blx	r3
 801587e:	f8d9 1000 	ldr.w	r1, [r9]
 8015882:	9a03      	ldr	r2, [sp, #12]
 8015884:	6a09      	ldr	r1, [r1, #32]
 8015886:	00b3      	lsls	r3, r6, #2
 8015888:	f84a 0003 	str.w	r0, [sl, r3]
 801588c:	58c8      	ldr	r0, [r1, r3]
 801588e:	2800      	cmp	r0, #0
 8015890:	d1de      	bne.n	8015850 <rcl_init+0xec>
 8015892:	260a      	movs	r6, #10
 8015894:	4648      	mov	r0, r9
 8015896:	f7ff fd89 	bl	80153ac <__cleanup_context>
 801589a:	4630      	mov	r0, r6
 801589c:	b021      	add	sp, #132	; 0x84
 801589e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158a2:	2900      	cmp	r1, #0
 80158a4:	f43f af74 	beq.w	8015790 <rcl_init+0x2c>
 80158a8:	260b      	movs	r6, #11
 80158aa:	4630      	mov	r0, r6
 80158ac:	b021      	add	sp, #132	; 0x84
 80158ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158b2:	2664      	movs	r6, #100	; 0x64
 80158b4:	4630      	mov	r0, r6
 80158b6:	b021      	add	sp, #132	; 0x84
 80158b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158bc:	2605      	movs	r6, #5
 80158be:	2300      	movs	r3, #0
 80158c0:	4832      	ldr	r0, [pc, #200]	; (801598c <rcl_init+0x228>)
 80158c2:	9600      	str	r6, [sp, #0]
 80158c4:	2201      	movs	r2, #1
 80158c6:	f001 ff1d 	bl	8017704 <__atomic_fetch_add_8>
 80158ca:	4604      	mov	r4, r0
 80158cc:	460d      	mov	r5, r1
 80158ce:	ea54 0305 	orrs.w	r3, r4, r5
 80158d2:	d03e      	beq.n	8015952 <rcl_init+0x1ee>
 80158d4:	4602      	mov	r2, r0
 80158d6:	460b      	mov	r3, r1
 80158d8:	9600      	str	r6, [sp, #0]
 80158da:	f109 0008 	add.w	r0, r9, #8
 80158de:	f001 fea3 	bl	8017628 <__atomic_store_8>
 80158e2:	f8d9 3000 	ldr.w	r3, [r9]
 80158e6:	695f      	ldr	r7, [r3, #20]
 80158e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80158ea:	3301      	adds	r3, #1
 80158ec:	e9c7 4506 	strd	r4, r5, [r7, #24]
 80158f0:	d03d      	beq.n	801596e <rcl_init+0x20a>
 80158f2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80158f6:	b94b      	cbnz	r3, 801590c <rcl_init+0x1a8>
 80158f8:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80158fc:	f000 f848 	bl	8015990 <rcl_get_localhost_only>
 8015900:	4606      	mov	r6, r0
 8015902:	2800      	cmp	r0, #0
 8015904:	d1c6      	bne.n	8015894 <rcl_init+0x130>
 8015906:	f8d9 3000 	ldr.w	r3, [r9]
 801590a:	695f      	ldr	r7, [r3, #20]
 801590c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801590e:	aa1a      	add	r2, sp, #104	; 0x68
 8015910:	a919      	add	r1, sp, #100	; 0x64
 8015912:	f000 ff65 	bl	80167e0 <rcl_validate_enclave_name>
 8015916:	4606      	mov	r6, r0
 8015918:	2800      	cmp	r0, #0
 801591a:	d1bb      	bne.n	8015894 <rcl_init+0x130>
 801591c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801591e:	bb23      	cbnz	r3, 801596a <rcl_init+0x206>
 8015920:	f8d9 1000 	ldr.w	r1, [r9]
 8015924:	694b      	ldr	r3, [r1, #20]
 8015926:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8015928:	f103 0228 	add.w	r2, r3, #40	; 0x28
 801592c:	f000 fa9e 	bl	8015e6c <rcl_get_security_options_from_environment>
 8015930:	4606      	mov	r6, r0
 8015932:	2800      	cmp	r0, #0
 8015934:	d1ae      	bne.n	8015894 <rcl_init+0x130>
 8015936:	f8d9 1000 	ldr.w	r1, [r9]
 801593a:	6948      	ldr	r0, [r1, #20]
 801593c:	3128      	adds	r1, #40	; 0x28
 801593e:	3018      	adds	r0, #24
 8015940:	f7fa f83c 	bl	800f9bc <rmw_init>
 8015944:	4606      	mov	r6, r0
 8015946:	2800      	cmp	r0, #0
 8015948:	d0af      	beq.n	80158aa <rcl_init+0x146>
 801594a:	f7ff fcfd 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 801594e:	4606      	mov	r6, r0
 8015950:	e7a0      	b.n	8015894 <rcl_init+0x130>
 8015952:	9600      	str	r6, [sp, #0]
 8015954:	480d      	ldr	r0, [pc, #52]	; (801598c <rcl_init+0x228>)
 8015956:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801595a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801595e:	f001 fe63 	bl	8017628 <__atomic_store_8>
 8015962:	2601      	movs	r6, #1
 8015964:	e796      	b.n	8015894 <rcl_init+0x130>
 8015966:	260a      	movs	r6, #10
 8015968:	e79f      	b.n	80158aa <rcl_init+0x146>
 801596a:	2601      	movs	r6, #1
 801596c:	e792      	b.n	8015894 <rcl_init+0x130>
 801596e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8015972:	f003 fba5 	bl	80190c0 <rcl_get_default_domain_id>
 8015976:	4606      	mov	r6, r0
 8015978:	2800      	cmp	r0, #0
 801597a:	d18b      	bne.n	8015894 <rcl_init+0x130>
 801597c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801597e:	3301      	adds	r3, #1
 8015980:	f8d9 3000 	ldr.w	r3, [r9]
 8015984:	bf08      	it	eq
 8015986:	6278      	streq	r0, [r7, #36]	; 0x24
 8015988:	695f      	ldr	r7, [r3, #20]
 801598a:	e7b2      	b.n	80158f2 <rcl_init+0x18e>
 801598c:	20000138 	.word	0x20000138

08015990 <rcl_get_localhost_only>:
 8015990:	b510      	push	{r4, lr}
 8015992:	b082      	sub	sp, #8
 8015994:	2300      	movs	r3, #0
 8015996:	9301      	str	r3, [sp, #4]
 8015998:	b1b8      	cbz	r0, 80159ca <rcl_get_localhost_only+0x3a>
 801599a:	4604      	mov	r4, r0
 801599c:	a901      	add	r1, sp, #4
 801599e:	480c      	ldr	r0, [pc, #48]	; (80159d0 <rcl_get_localhost_only+0x40>)
 80159a0:	f001 ff34 	bl	801780c <rcutils_get_env>
 80159a4:	b110      	cbz	r0, 80159ac <rcl_get_localhost_only+0x1c>
 80159a6:	2001      	movs	r0, #1
 80159a8:	b002      	add	sp, #8
 80159aa:	bd10      	pop	{r4, pc}
 80159ac:	9b01      	ldr	r3, [sp, #4]
 80159ae:	b113      	cbz	r3, 80159b6 <rcl_get_localhost_only+0x26>
 80159b0:	781a      	ldrb	r2, [r3, #0]
 80159b2:	2a31      	cmp	r2, #49	; 0x31
 80159b4:	d004      	beq.n	80159c0 <rcl_get_localhost_only+0x30>
 80159b6:	2302      	movs	r3, #2
 80159b8:	2000      	movs	r0, #0
 80159ba:	7023      	strb	r3, [r4, #0]
 80159bc:	b002      	add	sp, #8
 80159be:	bd10      	pop	{r4, pc}
 80159c0:	785b      	ldrb	r3, [r3, #1]
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	d1f7      	bne.n	80159b6 <rcl_get_localhost_only+0x26>
 80159c6:	2301      	movs	r3, #1
 80159c8:	e7f6      	b.n	80159b8 <rcl_get_localhost_only+0x28>
 80159ca:	200b      	movs	r0, #11
 80159cc:	b002      	add	sp, #8
 80159ce:	bd10      	pop	{r4, pc}
 80159d0:	0801f134 	.word	0x0801f134

080159d4 <rcl_get_zero_initialized_node>:
 80159d4:	4a03      	ldr	r2, [pc, #12]	; (80159e4 <rcl_get_zero_initialized_node+0x10>)
 80159d6:	4603      	mov	r3, r0
 80159d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80159dc:	e883 0003 	stmia.w	r3, {r0, r1}
 80159e0:	4618      	mov	r0, r3
 80159e2:	4770      	bx	lr
 80159e4:	0801f150 	.word	0x0801f150

080159e8 <rcl_node_init>:
 80159e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80159ec:	b09b      	sub	sp, #108	; 0x6c
 80159ee:	4604      	mov	r4, r0
 80159f0:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
 80159f4:	f04f 0c00 	mov.w	ip, #0
 80159f8:	a815      	add	r0, sp, #84	; 0x54
 80159fa:	460e      	mov	r6, r1
 80159fc:	4615      	mov	r5, r2
 80159fe:	461f      	mov	r7, r3
 8015a00:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 8015a04:	f003 fc72 	bl	80192ec <rcl_guard_condition_get_default_options>
 8015a08:	f1b8 0f00 	cmp.w	r8, #0
 8015a0c:	f000 80fd 	beq.w	8015c0a <rcl_node_init+0x222>
 8015a10:	f108 0b04 	add.w	fp, r8, #4
 8015a14:	4658      	mov	r0, fp
 8015a16:	f7f9 fb9f 	bl	800f158 <rcutils_allocator_is_valid>
 8015a1a:	2800      	cmp	r0, #0
 8015a1c:	f000 80f5 	beq.w	8015c0a <rcl_node_init+0x222>
 8015a20:	2e00      	cmp	r6, #0
 8015a22:	f000 80f2 	beq.w	8015c0a <rcl_node_init+0x222>
 8015a26:	2d00      	cmp	r5, #0
 8015a28:	f000 80ef 	beq.w	8015c0a <rcl_node_init+0x222>
 8015a2c:	2c00      	cmp	r4, #0
 8015a2e:	f000 80ec 	beq.w	8015c0a <rcl_node_init+0x222>
 8015a32:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015a36:	f1b9 0f00 	cmp.w	r9, #0
 8015a3a:	f040 8112 	bne.w	8015c62 <rcl_node_init+0x27a>
 8015a3e:	2f00      	cmp	r7, #0
 8015a40:	f000 80e3 	beq.w	8015c0a <rcl_node_init+0x222>
 8015a44:	4638      	mov	r0, r7
 8015a46:	f7ff fca3 	bl	8015390 <rcl_context_is_valid>
 8015a4a:	4682      	mov	sl, r0
 8015a4c:	2800      	cmp	r0, #0
 8015a4e:	f000 80e2 	beq.w	8015c16 <rcl_node_init+0x22e>
 8015a52:	464a      	mov	r2, r9
 8015a54:	a914      	add	r1, sp, #80	; 0x50
 8015a56:	4630      	mov	r0, r6
 8015a58:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
 8015a5c:	f002 f878 	bl	8017b50 <rmw_validate_node_name>
 8015a60:	4681      	mov	r9, r0
 8015a62:	2800      	cmp	r0, #0
 8015a64:	f040 80d3 	bne.w	8015c0e <rcl_node_init+0x226>
 8015a68:	9814      	ldr	r0, [sp, #80]	; 0x50
 8015a6a:	2800      	cmp	r0, #0
 8015a6c:	f040 8105 	bne.w	8015c7a <rcl_node_init+0x292>
 8015a70:	4628      	mov	r0, r5
 8015a72:	f7ea fbb7 	bl	80001e4 <strlen>
 8015a76:	2800      	cmp	r0, #0
 8015a78:	f040 80d0 	bne.w	8015c1c <rcl_node_init+0x234>
 8015a7c:	4d8e      	ldr	r5, [pc, #568]	; (8015cb8 <rcl_node_init+0x2d0>)
 8015a7e:	a914      	add	r1, sp, #80	; 0x50
 8015a80:	2200      	movs	r2, #0
 8015a82:	4628      	mov	r0, r5
 8015a84:	f002 f846 	bl	8017b14 <rmw_validate_namespace>
 8015a88:	4681      	mov	r9, r0
 8015a8a:	2800      	cmp	r0, #0
 8015a8c:	f040 80bf 	bne.w	8015c0e <rcl_node_init+0x226>
 8015a90:	4682      	mov	sl, r0
 8015a92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	f040 80f5 	bne.w	8015c84 <rcl_node_init+0x29c>
 8015a9a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8015a9e:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015aa2:	9307      	str	r3, [sp, #28]
 8015aa4:	2030      	movs	r0, #48	; 0x30
 8015aa6:	4790      	blx	r2
 8015aa8:	4681      	mov	r9, r0
 8015aaa:	6060      	str	r0, [r4, #4]
 8015aac:	2800      	cmp	r0, #0
 8015aae:	f000 80de 	beq.w	8015c6e <rcl_node_init+0x286>
 8015ab2:	9b07      	ldr	r3, [sp, #28]
 8015ab4:	e9c0 3308 	strd	r3, r3, [r0, #32]
 8015ab8:	e9c0 330a 	strd	r3, r3, [r0, #40]	; 0x28
 8015abc:	a80a      	add	r0, sp, #40	; 0x28
 8015abe:	f7f8 fb65 	bl	800e18c <rcl_node_get_default_options>
 8015ac2:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8015ac6:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8015aca:	46cc      	mov	ip, r9
 8015acc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8015ad0:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8015ad4:	e88c 0007 	stmia.w	ip, {r0, r1, r2}
 8015ad8:	6861      	ldr	r1, [r4, #4]
 8015ada:	6027      	str	r7, [r4, #0]
 8015adc:	4640      	mov	r0, r8
 8015ade:	f7f8 fb71 	bl	800e1c4 <rcl_node_options_copy>
 8015ae2:	2800      	cmp	r0, #0
 8015ae4:	d167      	bne.n	8015bb6 <rcl_node_init+0x1ce>
 8015ae6:	4628      	mov	r0, r5
 8015ae8:	f7ea fb7c 	bl	80001e4 <strlen>
 8015aec:	4428      	add	r0, r5
 8015aee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015af2:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 8015af6:	2b2f      	cmp	r3, #47	; 0x2f
 8015af8:	bf08      	it	eq
 8015afa:	4970      	ldreq	r1, [pc, #448]	; (8015cbc <rcl_node_init+0x2d4>)
 8015afc:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015b00:	bf18      	it	ne
 8015b02:	496f      	ldrne	r1, [pc, #444]	; (8015cc0 <rcl_node_init+0x2d8>)
 8015b04:	9604      	str	r6, [sp, #16]
 8015b06:	e9cd 1502 	strd	r1, r5, [sp, #8]
 8015b0a:	e9cd 3200 	strd	r3, r2, [sp]
 8015b0e:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 8015b12:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015b16:	f001 fe3f 	bl	8017798 <rcutils_format_string_limit>
 8015b1a:	f8c9 002c 	str.w	r0, [r9, #44]	; 0x2c
 8015b1e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015b22:	f8d9 3000 	ldr.w	r3, [r9]
 8015b26:	9313      	str	r3, [sp, #76]	; 0x4c
 8015b28:	1c59      	adds	r1, r3, #1
 8015b2a:	f000 80b7 	beq.w	8015c9c <rcl_node_init+0x2b4>
 8015b2e:	683a      	ldr	r2, [r7, #0]
 8015b30:	f8c9 301c 	str.w	r3, [r9, #28]
 8015b34:	6952      	ldr	r2, [r2, #20]
 8015b36:	6821      	ldr	r1, [r4, #0]
 8015b38:	f892 2030 	ldrb.w	r2, [r2, #48]	; 0x30
 8015b3c:	6808      	ldr	r0, [r1, #0]
 8015b3e:	f1a2 0201 	sub.w	r2, r2, #1
 8015b42:	fab2 f282 	clz	r2, r2
 8015b46:	0952      	lsrs	r2, r2, #5
 8015b48:	9200      	str	r2, [sp, #0]
 8015b4a:	4631      	mov	r1, r6
 8015b4c:	3028      	adds	r0, #40	; 0x28
 8015b4e:	462a      	mov	r2, r5
 8015b50:	f7fa f906 	bl	800fd60 <rmw_create_node>
 8015b54:	6863      	ldr	r3, [r4, #4]
 8015b56:	f8c9 0020 	str.w	r0, [r9, #32]
 8015b5a:	6a18      	ldr	r0, [r3, #32]
 8015b5c:	b368      	cbz	r0, 8015bba <rcl_node_init+0x1d2>
 8015b5e:	f7fa f98b 	bl	800fe78 <rmw_node_get_graph_guard_condition>
 8015b62:	4681      	mov	r9, r0
 8015b64:	b338      	cbz	r0, 8015bb6 <rcl_node_init+0x1ce>
 8015b66:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015b6a:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015b6e:	6866      	ldr	r6, [r4, #4]
 8015b70:	2008      	movs	r0, #8
 8015b72:	4798      	blx	r3
 8015b74:	6863      	ldr	r3, [r4, #4]
 8015b76:	6270      	str	r0, [r6, #36]	; 0x24
 8015b78:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 8015b7a:	b1f6      	cbz	r6, 8015bba <rcl_node_init+0x1d2>
 8015b7c:	a808      	add	r0, sp, #32
 8015b7e:	f003 fad3 	bl	8019128 <rcl_get_zero_initialized_guard_condition>
 8015b82:	a808      	add	r0, sp, #32
 8015b84:	c803      	ldmia	r0, {r0, r1}
 8015b86:	e886 0003 	stmia.w	r6, {r0, r1}
 8015b8a:	e8bb 000f 	ldmia.w	fp!, {r0, r1, r2, r3}
 8015b8e:	ae15      	add	r6, sp, #84	; 0x54
 8015b90:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8015b92:	f8db 3000 	ldr.w	r3, [fp]
 8015b96:	6033      	str	r3, [r6, #0]
 8015b98:	ab1a      	add	r3, sp, #104	; 0x68
 8015b9a:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 8015b9e:	6866      	ldr	r6, [r4, #4]
 8015ba0:	6a76      	ldr	r6, [r6, #36]	; 0x24
 8015ba2:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8015ba6:	4649      	mov	r1, r9
 8015ba8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015baa:	4630      	mov	r0, r6
 8015bac:	463a      	mov	r2, r7
 8015bae:	f003 fb1f 	bl	80191f0 <rcl_guard_condition_init_from_rmw>
 8015bb2:	4681      	mov	r9, r0
 8015bb4:	b328      	cbz	r0, 8015c02 <rcl_node_init+0x21a>
 8015bb6:	6863      	ldr	r3, [r4, #4]
 8015bb8:	b1f3      	cbz	r3, 8015bf8 <rcl_node_init+0x210>
 8015bba:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8015bbc:	b128      	cbz	r0, 8015bca <rcl_node_init+0x1e2>
 8015bbe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015bc2:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015bc6:	4798      	blx	r3
 8015bc8:	6863      	ldr	r3, [r4, #4]
 8015bca:	6a18      	ldr	r0, [r3, #32]
 8015bcc:	b110      	cbz	r0, 8015bd4 <rcl_node_init+0x1ec>
 8015bce:	f7fa f8df 	bl	800fd90 <rmw_destroy_node>
 8015bd2:	6863      	ldr	r3, [r4, #4]
 8015bd4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8015bd6:	b148      	cbz	r0, 8015bec <rcl_node_init+0x204>
 8015bd8:	f003 fb62 	bl	80192a0 <rcl_guard_condition_fini>
 8015bdc:	6862      	ldr	r2, [r4, #4]
 8015bde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015be2:	6a50      	ldr	r0, [r2, #36]	; 0x24
 8015be4:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015be8:	4798      	blx	r3
 8015bea:	6863      	ldr	r3, [r4, #4]
 8015bec:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8015bf0:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015bf4:	4618      	mov	r0, r3
 8015bf6:	4790      	blx	r2
 8015bf8:	2300      	movs	r3, #0
 8015bfa:	e9c4 3300 	strd	r3, r3, [r4]
 8015bfe:	f04f 0901 	mov.w	r9, #1
 8015c02:	f1ba 0f00 	cmp.w	sl, #0
 8015c06:	d125      	bne.n	8015c54 <rcl_node_init+0x26c>
 8015c08:	e001      	b.n	8015c0e <rcl_node_init+0x226>
 8015c0a:	f04f 090b 	mov.w	r9, #11
 8015c0e:	4648      	mov	r0, r9
 8015c10:	b01b      	add	sp, #108	; 0x6c
 8015c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c16:	f04f 0965 	mov.w	r9, #101	; 0x65
 8015c1a:	e7f8      	b.n	8015c0e <rcl_node_init+0x226>
 8015c1c:	782b      	ldrb	r3, [r5, #0]
 8015c1e:	2b2f      	cmp	r3, #47	; 0x2f
 8015c20:	f43f af2d 	beq.w	8015a7e <rcl_node_init+0x96>
 8015c24:	4927      	ldr	r1, [pc, #156]	; (8015cc4 <rcl_node_init+0x2dc>)
 8015c26:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015c2a:	9300      	str	r3, [sp, #0]
 8015c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8015c30:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8015c34:	9503      	str	r5, [sp, #12]
 8015c36:	e89b 000f 	ldmia.w	fp, {r0, r1, r2, r3}
 8015c3a:	f001 fdad 	bl	8017798 <rcutils_format_string_limit>
 8015c3e:	4605      	mov	r5, r0
 8015c40:	b348      	cbz	r0, 8015c96 <rcl_node_init+0x2ae>
 8015c42:	2200      	movs	r2, #0
 8015c44:	a914      	add	r1, sp, #80	; 0x50
 8015c46:	9214      	str	r2, [sp, #80]	; 0x50
 8015c48:	f001 ff64 	bl	8017b14 <rmw_validate_namespace>
 8015c4c:	4681      	mov	r9, r0
 8015c4e:	2800      	cmp	r0, #0
 8015c50:	f43f af1f 	beq.w	8015a92 <rcl_node_init+0xaa>
 8015c54:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015c58:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8015c5c:	4628      	mov	r0, r5
 8015c5e:	4798      	blx	r3
 8015c60:	e7d5      	b.n	8015c0e <rcl_node_init+0x226>
 8015c62:	f04f 0964 	mov.w	r9, #100	; 0x64
 8015c66:	4648      	mov	r0, r9
 8015c68:	b01b      	add	sp, #108	; 0x6c
 8015c6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015c6e:	f04f 090a 	mov.w	r9, #10
 8015c72:	f1ba 0f00 	cmp.w	sl, #0
 8015c76:	d1ed      	bne.n	8015c54 <rcl_node_init+0x26c>
 8015c78:	e7c9      	b.n	8015c0e <rcl_node_init+0x226>
 8015c7a:	f001 ffbb 	bl	8017bf4 <rmw_node_name_validation_result_string>
 8015c7e:	f04f 09c9 	mov.w	r9, #201	; 0xc9
 8015c82:	e7c4      	b.n	8015c0e <rcl_node_init+0x226>
 8015c84:	4618      	mov	r0, r3
 8015c86:	f001 ff57 	bl	8017b38 <rmw_namespace_validation_result_string>
 8015c8a:	f04f 09ca 	mov.w	r9, #202	; 0xca
 8015c8e:	f1ba 0f00 	cmp.w	sl, #0
 8015c92:	d1df      	bne.n	8015c54 <rcl_node_init+0x26c>
 8015c94:	e7bb      	b.n	8015c0e <rcl_node_init+0x226>
 8015c96:	f04f 090a 	mov.w	r9, #10
 8015c9a:	e7b8      	b.n	8015c0e <rcl_node_init+0x226>
 8015c9c:	a813      	add	r0, sp, #76	; 0x4c
 8015c9e:	f003 fa0f 	bl	80190c0 <rcl_get_default_domain_id>
 8015ca2:	2800      	cmp	r0, #0
 8015ca4:	d187      	bne.n	8015bb6 <rcl_node_init+0x1ce>
 8015ca6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8015ca8:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015cac:	1c5a      	adds	r2, r3, #1
 8015cae:	bf04      	itt	eq
 8015cb0:	9013      	streq	r0, [sp, #76]	; 0x4c
 8015cb2:	4603      	moveq	r3, r0
 8015cb4:	e73b      	b.n	8015b2e <rcl_node_init+0x146>
 8015cb6:	bf00      	nop
 8015cb8:	0801ee18 	.word	0x0801ee18
 8015cbc:	0801ee64 	.word	0x0801ee64
 8015cc0:	0801ee1c 	.word	0x0801ee1c
 8015cc4:	0801f14c 	.word	0x0801f14c

08015cc8 <rcl_node_is_valid>:
 8015cc8:	b130      	cbz	r0, 8015cd8 <rcl_node_is_valid+0x10>
 8015cca:	6843      	ldr	r3, [r0, #4]
 8015ccc:	b123      	cbz	r3, 8015cd8 <rcl_node_is_valid+0x10>
 8015cce:	6a1b      	ldr	r3, [r3, #32]
 8015cd0:	b113      	cbz	r3, 8015cd8 <rcl_node_is_valid+0x10>
 8015cd2:	6800      	ldr	r0, [r0, #0]
 8015cd4:	f7ff bb5c 	b.w	8015390 <rcl_context_is_valid>
 8015cd8:	2000      	movs	r0, #0
 8015cda:	4770      	bx	lr

08015cdc <rcl_node_get_name>:
 8015cdc:	b120      	cbz	r0, 8015ce8 <rcl_node_get_name+0xc>
 8015cde:	6840      	ldr	r0, [r0, #4]
 8015ce0:	b110      	cbz	r0, 8015ce8 <rcl_node_get_name+0xc>
 8015ce2:	6a00      	ldr	r0, [r0, #32]
 8015ce4:	b100      	cbz	r0, 8015ce8 <rcl_node_get_name+0xc>
 8015ce6:	6880      	ldr	r0, [r0, #8]
 8015ce8:	4770      	bx	lr
 8015cea:	bf00      	nop

08015cec <rcl_node_get_namespace>:
 8015cec:	b120      	cbz	r0, 8015cf8 <rcl_node_get_namespace+0xc>
 8015cee:	6840      	ldr	r0, [r0, #4]
 8015cf0:	b110      	cbz	r0, 8015cf8 <rcl_node_get_namespace+0xc>
 8015cf2:	6a00      	ldr	r0, [r0, #32]
 8015cf4:	b100      	cbz	r0, 8015cf8 <rcl_node_get_namespace+0xc>
 8015cf6:	68c0      	ldr	r0, [r0, #12]
 8015cf8:	4770      	bx	lr
 8015cfa:	bf00      	nop

08015cfc <rcl_node_get_options>:
 8015cfc:	b128      	cbz	r0, 8015d0a <rcl_node_get_options+0xe>
 8015cfe:	6840      	ldr	r0, [r0, #4]
 8015d00:	b118      	cbz	r0, 8015d0a <rcl_node_get_options+0xe>
 8015d02:	6a03      	ldr	r3, [r0, #32]
 8015d04:	2b00      	cmp	r3, #0
 8015d06:	bf08      	it	eq
 8015d08:	2000      	moveq	r0, #0
 8015d0a:	4770      	bx	lr

08015d0c <rcl_node_get_rmw_handle>:
 8015d0c:	b110      	cbz	r0, 8015d14 <rcl_node_get_rmw_handle+0x8>
 8015d0e:	6840      	ldr	r0, [r0, #4]
 8015d10:	b100      	cbz	r0, 8015d14 <rcl_node_get_rmw_handle+0x8>
 8015d12:	6a00      	ldr	r0, [r0, #32]
 8015d14:	4770      	bx	lr
 8015d16:	bf00      	nop

08015d18 <exact_match_lookup>:
 8015d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015d1a:	f102 0708 	add.w	r7, r2, #8
 8015d1e:	460b      	mov	r3, r1
 8015d20:	4614      	mov	r4, r2
 8015d22:	4606      	mov	r6, r0
 8015d24:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8015d28:	b085      	sub	sp, #20
 8015d2a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015d2e:	4618      	mov	r0, r3
 8015d30:	4918      	ldr	r1, [pc, #96]	; (8015d94 <exact_match_lookup+0x7c>)
 8015d32:	e894 000c 	ldmia.w	r4, {r2, r3}
 8015d36:	f001 fd21 	bl	801777c <rcutils_join_path>
 8015d3a:	7833      	ldrb	r3, [r6, #0]
 8015d3c:	2b2f      	cmp	r3, #47	; 0x2f
 8015d3e:	4605      	mov	r5, r0
 8015d40:	d021      	beq.n	8015d86 <exact_match_lookup+0x6e>
 8015d42:	e9d4 0103 	ldrd	r0, r1, [r4, #12]
 8015d46:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015d4a:	1c70      	adds	r0, r6, #1
 8015d4c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8015d50:	f001 fd1a 	bl	8017788 <rcutils_to_native_path>
 8015d54:	4606      	mov	r6, r0
 8015d56:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8015d5a:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8015d5e:	4631      	mov	r1, r6
 8015d60:	e894 000c 	ldmia.w	r4, {r2, r3}
 8015d64:	4628      	mov	r0, r5
 8015d66:	f001 fd09 	bl	801777c <rcutils_join_path>
 8015d6a:	6862      	ldr	r2, [r4, #4]
 8015d6c:	6921      	ldr	r1, [r4, #16]
 8015d6e:	4603      	mov	r3, r0
 8015d70:	4630      	mov	r0, r6
 8015d72:	461e      	mov	r6, r3
 8015d74:	4790      	blx	r2
 8015d76:	4628      	mov	r0, r5
 8015d78:	6863      	ldr	r3, [r4, #4]
 8015d7a:	6921      	ldr	r1, [r4, #16]
 8015d7c:	4798      	blx	r3
 8015d7e:	4635      	mov	r5, r6
 8015d80:	4628      	mov	r0, r5
 8015d82:	b005      	add	sp, #20
 8015d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d86:	7873      	ldrb	r3, [r6, #1]
 8015d88:	2b00      	cmp	r3, #0
 8015d8a:	d1da      	bne.n	8015d42 <exact_match_lookup+0x2a>
 8015d8c:	4628      	mov	r0, r5
 8015d8e:	b005      	add	sp, #20
 8015d90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015d92:	bf00      	nop
 8015d94:	0801f194 	.word	0x0801f194

08015d98 <rcl_get_secure_root>:
 8015d98:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015d9c:	b085      	sub	sp, #20
 8015d9e:	b168      	cbz	r0, 8015dbc <rcl_get_secure_root+0x24>
 8015da0:	4607      	mov	r7, r0
 8015da2:	4608      	mov	r0, r1
 8015da4:	460c      	mov	r4, r1
 8015da6:	f7f9 f9d7 	bl	800f158 <rcutils_allocator_is_valid>
 8015daa:	b138      	cbz	r0, 8015dbc <rcl_get_secure_root+0x24>
 8015dac:	2300      	movs	r3, #0
 8015dae:	482d      	ldr	r0, [pc, #180]	; (8015e64 <rcl_get_secure_root+0xcc>)
 8015db0:	9303      	str	r3, [sp, #12]
 8015db2:	a903      	add	r1, sp, #12
 8015db4:	f001 fd2a 	bl	801780c <rcutils_get_env>
 8015db8:	4605      	mov	r5, r0
 8015dba:	b120      	cbz	r0, 8015dc6 <rcl_get_secure_root+0x2e>
 8015dbc:	2500      	movs	r5, #0
 8015dbe:	4628      	mov	r0, r5
 8015dc0:	b005      	add	sp, #20
 8015dc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015dc6:	9b03      	ldr	r3, [sp, #12]
 8015dc8:	781a      	ldrb	r2, [r3, #0]
 8015dca:	2a00      	cmp	r2, #0
 8015dcc:	d0f6      	beq.n	8015dbc <rcl_get_secure_root+0x24>
 8015dce:	f104 090c 	add.w	r9, r4, #12
 8015dd2:	e899 0003 	ldmia.w	r9, {r0, r1}
 8015dd6:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015dda:	4618      	mov	r0, r3
 8015ddc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8015de0:	f001 fe04 	bl	80179ec <rcutils_strdup>
 8015de4:	4680      	mov	r8, r0
 8015de6:	2800      	cmp	r0, #0
 8015de8:	d0e8      	beq.n	8015dbc <rcl_get_secure_root+0x24>
 8015dea:	481f      	ldr	r0, [pc, #124]	; (8015e68 <rcl_get_secure_root+0xd0>)
 8015dec:	9503      	str	r5, [sp, #12]
 8015dee:	a903      	add	r1, sp, #12
 8015df0:	f001 fd0c 	bl	801780c <rcutils_get_env>
 8015df4:	b160      	cbz	r0, 8015e10 <rcl_get_secure_root+0x78>
 8015df6:	2600      	movs	r6, #0
 8015df8:	6863      	ldr	r3, [r4, #4]
 8015dfa:	6921      	ldr	r1, [r4, #16]
 8015dfc:	4630      	mov	r0, r6
 8015dfe:	4798      	blx	r3
 8015e00:	4640      	mov	r0, r8
 8015e02:	6863      	ldr	r3, [r4, #4]
 8015e04:	6921      	ldr	r1, [r4, #16]
 8015e06:	4798      	blx	r3
 8015e08:	4628      	mov	r0, r5
 8015e0a:	b005      	add	sp, #20
 8015e0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015e10:	9b03      	ldr	r3, [sp, #12]
 8015e12:	781e      	ldrb	r6, [r3, #0]
 8015e14:	b1f6      	cbz	r6, 8015e54 <rcl_get_secure_root+0xbc>
 8015e16:	e899 0003 	ldmia.w	r9, {r0, r1}
 8015e1a:	e88d 0003 	stmia.w	sp, {r0, r1}
 8015e1e:	4618      	mov	r0, r3
 8015e20:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8015e24:	f001 fde2 	bl	80179ec <rcutils_strdup>
 8015e28:	4606      	mov	r6, r0
 8015e2a:	2800      	cmp	r0, #0
 8015e2c:	d0e3      	beq.n	8015df6 <rcl_get_secure_root+0x5e>
 8015e2e:	4622      	mov	r2, r4
 8015e30:	4641      	mov	r1, r8
 8015e32:	f7ff ff71 	bl	8015d18 <exact_match_lookup>
 8015e36:	4605      	mov	r5, r0
 8015e38:	2d00      	cmp	r5, #0
 8015e3a:	d0dd      	beq.n	8015df8 <rcl_get_secure_root+0x60>
 8015e3c:	4628      	mov	r0, r5
 8015e3e:	f001 fc9b 	bl	8017778 <rcutils_is_directory>
 8015e42:	4607      	mov	r7, r0
 8015e44:	2800      	cmp	r0, #0
 8015e46:	d1d7      	bne.n	8015df8 <rcl_get_secure_root+0x60>
 8015e48:	4628      	mov	r0, r5
 8015e4a:	6863      	ldr	r3, [r4, #4]
 8015e4c:	6921      	ldr	r1, [r4, #16]
 8015e4e:	4798      	blx	r3
 8015e50:	463d      	mov	r5, r7
 8015e52:	e7d1      	b.n	8015df8 <rcl_get_secure_root+0x60>
 8015e54:	4638      	mov	r0, r7
 8015e56:	4622      	mov	r2, r4
 8015e58:	4641      	mov	r1, r8
 8015e5a:	f7ff ff5d 	bl	8015d18 <exact_match_lookup>
 8015e5e:	4605      	mov	r5, r0
 8015e60:	e7ea      	b.n	8015e38 <rcl_get_secure_root+0xa0>
 8015e62:	bf00      	nop
 8015e64:	0801f1a0 	.word	0x0801f1a0
 8015e68:	0801f1b8 	.word	0x0801f1b8

08015e6c <rcl_get_security_options_from_environment>:
 8015e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015e70:	b082      	sub	sp, #8
 8015e72:	4607      	mov	r7, r0
 8015e74:	4688      	mov	r8, r1
 8015e76:	2400      	movs	r4, #0
 8015e78:	481d      	ldr	r0, [pc, #116]	; (8015ef0 <rcl_get_security_options_from_environment+0x84>)
 8015e7a:	9401      	str	r4, [sp, #4]
 8015e7c:	a901      	add	r1, sp, #4
 8015e7e:	4616      	mov	r6, r2
 8015e80:	f001 fcc4 	bl	801780c <rcutils_get_env>
 8015e84:	b120      	cbz	r0, 8015e90 <rcl_get_security_options_from_environment+0x24>
 8015e86:	2501      	movs	r5, #1
 8015e88:	4628      	mov	r0, r5
 8015e8a:	b002      	add	sp, #8
 8015e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015e90:	4918      	ldr	r1, [pc, #96]	; (8015ef4 <rcl_get_security_options_from_environment+0x88>)
 8015e92:	4604      	mov	r4, r0
 8015e94:	9801      	ldr	r0, [sp, #4]
 8015e96:	f7ea f99b 	bl	80001d0 <strcmp>
 8015e9a:	4605      	mov	r5, r0
 8015e9c:	b9c8      	cbnz	r0, 8015ed2 <rcl_get_security_options_from_environment+0x66>
 8015e9e:	9001      	str	r0, [sp, #4]
 8015ea0:	b1ee      	cbz	r6, 8015ede <rcl_get_security_options_from_environment+0x72>
 8015ea2:	4815      	ldr	r0, [pc, #84]	; (8015ef8 <rcl_get_security_options_from_environment+0x8c>)
 8015ea4:	a901      	add	r1, sp, #4
 8015ea6:	f001 fcb1 	bl	801780c <rcutils_get_env>
 8015eaa:	2800      	cmp	r0, #0
 8015eac:	d1eb      	bne.n	8015e86 <rcl_get_security_options_from_environment+0x1a>
 8015eae:	4913      	ldr	r1, [pc, #76]	; (8015efc <rcl_get_security_options_from_environment+0x90>)
 8015eb0:	9801      	ldr	r0, [sp, #4]
 8015eb2:	f7ea f98d 	bl	80001d0 <strcmp>
 8015eb6:	fab0 f080 	clz	r0, r0
 8015eba:	0940      	lsrs	r0, r0, #5
 8015ebc:	7030      	strb	r0, [r6, #0]
 8015ebe:	4641      	mov	r1, r8
 8015ec0:	4638      	mov	r0, r7
 8015ec2:	f7ff ff69 	bl	8015d98 <rcl_get_secure_root>
 8015ec6:	b160      	cbz	r0, 8015ee2 <rcl_get_security_options_from_environment+0x76>
 8015ec8:	6070      	str	r0, [r6, #4]
 8015eca:	4628      	mov	r0, r5
 8015ecc:	b002      	add	sp, #8
 8015ece:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ed2:	4625      	mov	r5, r4
 8015ed4:	4628      	mov	r0, r5
 8015ed6:	7034      	strb	r4, [r6, #0]
 8015ed8:	b002      	add	sp, #8
 8015eda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ede:	250b      	movs	r5, #11
 8015ee0:	e7d2      	b.n	8015e88 <rcl_get_security_options_from_environment+0x1c>
 8015ee2:	7835      	ldrb	r5, [r6, #0]
 8015ee4:	f1a5 0501 	sub.w	r5, r5, #1
 8015ee8:	fab5 f585 	clz	r5, r5
 8015eec:	096d      	lsrs	r5, r5, #5
 8015eee:	e7cb      	b.n	8015e88 <rcl_get_security_options_from_environment+0x1c>
 8015ef0:	0801f158 	.word	0x0801f158
 8015ef4:	0801f16c 	.word	0x0801f16c
 8015ef8:	0801f174 	.word	0x0801f174
 8015efc:	0801f18c 	.word	0x0801f18c

08015f00 <rcl_service_get_rmw_handle>:
 8015f00:	b110      	cbz	r0, 8015f08 <rcl_service_get_rmw_handle+0x8>
 8015f02:	6800      	ldr	r0, [r0, #0]
 8015f04:	b100      	cbz	r0, 8015f08 <rcl_service_get_rmw_handle+0x8>
 8015f06:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8015f08:	4770      	bx	lr
 8015f0a:	bf00      	nop

08015f0c <rcl_take_request>:
 8015f0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015f0e:	460e      	mov	r6, r1
 8015f10:	460c      	mov	r4, r1
 8015f12:	4607      	mov	r7, r0
 8015f14:	4694      	mov	ip, r2
 8015f16:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8015f18:	b08d      	sub	sp, #52	; 0x34
 8015f1a:	ad06      	add	r5, sp, #24
 8015f1c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8015f1e:	e896 0003 	ldmia.w	r6, {r0, r1}
 8015f22:	e885 0003 	stmia.w	r5, {r0, r1}
 8015f26:	b1e7      	cbz	r7, 8015f62 <rcl_take_request+0x56>
 8015f28:	683b      	ldr	r3, [r7, #0]
 8015f2a:	b1d3      	cbz	r3, 8015f62 <rcl_take_request+0x56>
 8015f2c:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8015f2e:	b1c0      	cbz	r0, 8015f62 <rcl_take_request+0x56>
 8015f30:	4662      	mov	r2, ip
 8015f32:	b30a      	cbz	r2, 8015f78 <rcl_take_request+0x6c>
 8015f34:	2500      	movs	r5, #0
 8015f36:	f10d 0307 	add.w	r3, sp, #7
 8015f3a:	a902      	add	r1, sp, #8
 8015f3c:	f88d 5007 	strb.w	r5, [sp, #7]
 8015f40:	f002 f816 	bl	8017f70 <rmw_take_request>
 8015f44:	4606      	mov	r6, r0
 8015f46:	b178      	cbz	r0, 8015f68 <rcl_take_request+0x5c>
 8015f48:	280a      	cmp	r0, #10
 8015f4a:	bf18      	it	ne
 8015f4c:	2601      	movne	r6, #1
 8015f4e:	ad06      	add	r5, sp, #24
 8015f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015f54:	e895 0003 	ldmia.w	r5, {r0, r1}
 8015f58:	e884 0003 	stmia.w	r4, {r0, r1}
 8015f5c:	4630      	mov	r0, r6
 8015f5e:	b00d      	add	sp, #52	; 0x34
 8015f60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015f62:	f44f 7616 	mov.w	r6, #600	; 0x258
 8015f66:	e7f2      	b.n	8015f4e <rcl_take_request+0x42>
 8015f68:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8015f6c:	f240 2359 	movw	r3, #601	; 0x259
 8015f70:	2a00      	cmp	r2, #0
 8015f72:	bf08      	it	eq
 8015f74:	461e      	moveq	r6, r3
 8015f76:	e7ea      	b.n	8015f4e <rcl_take_request+0x42>
 8015f78:	260b      	movs	r6, #11
 8015f7a:	e7e8      	b.n	8015f4e <rcl_take_request+0x42>

08015f7c <rcl_send_response>:
 8015f7c:	b160      	cbz	r0, 8015f98 <rcl_send_response+0x1c>
 8015f7e:	6800      	ldr	r0, [r0, #0]
 8015f80:	b150      	cbz	r0, 8015f98 <rcl_send_response+0x1c>
 8015f82:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8015f84:	b140      	cbz	r0, 8015f98 <rcl_send_response+0x1c>
 8015f86:	b151      	cbz	r1, 8015f9e <rcl_send_response+0x22>
 8015f88:	b510      	push	{r4, lr}
 8015f8a:	b152      	cbz	r2, 8015fa2 <rcl_send_response+0x26>
 8015f8c:	f002 f84a 	bl	8018024 <rmw_send_response>
 8015f90:	3800      	subs	r0, #0
 8015f92:	bf18      	it	ne
 8015f94:	2001      	movne	r0, #1
 8015f96:	bd10      	pop	{r4, pc}
 8015f98:	f44f 7016 	mov.w	r0, #600	; 0x258
 8015f9c:	4770      	bx	lr
 8015f9e:	200b      	movs	r0, #11
 8015fa0:	4770      	bx	lr
 8015fa2:	200b      	movs	r0, #11
 8015fa4:	bd10      	pop	{r4, pc}
 8015fa6:	bf00      	nop

08015fa8 <rcl_get_system_time>:
 8015fa8:	4608      	mov	r0, r1
 8015faa:	f7f9 bb15 	b.w	800f5d8 <rcutils_system_time_now>
 8015fae:	bf00      	nop

08015fb0 <rcl_get_steady_time>:
 8015fb0:	4608      	mov	r0, r1
 8015fb2:	f7f9 bb39 	b.w	800f628 <rcutils_steady_time_now>
 8015fb6:	bf00      	nop

08015fb8 <rcl_get_ros_time>:
 8015fb8:	7a03      	ldrb	r3, [r0, #8]
 8015fba:	b510      	push	{r4, lr}
 8015fbc:	460c      	mov	r4, r1
 8015fbe:	b133      	cbz	r3, 8015fce <rcl_get_ros_time+0x16>
 8015fc0:	2105      	movs	r1, #5
 8015fc2:	f001 fafd 	bl	80175c0 <__atomic_load_8>
 8015fc6:	e9c4 0100 	strd	r0, r1, [r4]
 8015fca:	2000      	movs	r0, #0
 8015fcc:	bd10      	pop	{r4, pc}
 8015fce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015fd2:	4608      	mov	r0, r1
 8015fd4:	f7f9 bb00 	b.w	800f5d8 <rcutils_system_time_now>

08015fd8 <rcl_clock_init>:
 8015fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015fdc:	4606      	mov	r6, r0
 8015fde:	4610      	mov	r0, r2
 8015fe0:	4614      	mov	r4, r2
 8015fe2:	460d      	mov	r5, r1
 8015fe4:	f7f9 f8b8 	bl	800f158 <rcutils_allocator_is_valid>
 8015fe8:	b128      	cbz	r0, 8015ff6 <rcl_clock_init+0x1e>
 8015fea:	2e03      	cmp	r6, #3
 8015fec:	d803      	bhi.n	8015ff6 <rcl_clock_init+0x1e>
 8015fee:	e8df f006 	tbb	[pc, r6]
 8015ff2:	2c1b      	.short	0x2c1b
 8015ff4:	0554      	.short	0x0554
 8015ff6:	200b      	movs	r0, #11
 8015ff8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ffc:	2d00      	cmp	r5, #0
 8015ffe:	d0fa      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 8016000:	2c00      	cmp	r4, #0
 8016002:	d0f8      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 8016004:	2600      	movs	r6, #0
 8016006:	702e      	strb	r6, [r5, #0]
 8016008:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801600a:	f105 0714 	add.w	r7, r5, #20
 801600e:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8016012:	612e      	str	r6, [r5, #16]
 8016014:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016016:	6823      	ldr	r3, [r4, #0]
 8016018:	603b      	str	r3, [r7, #0]
 801601a:	2303      	movs	r3, #3
 801601c:	4a2b      	ldr	r2, [pc, #172]	; (80160cc <rcl_clock_init+0xf4>)
 801601e:	702b      	strb	r3, [r5, #0]
 8016020:	4630      	mov	r0, r6
 8016022:	60ea      	str	r2, [r5, #12]
 8016024:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016028:	2d00      	cmp	r5, #0
 801602a:	d0e4      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 801602c:	2600      	movs	r6, #0
 801602e:	702e      	strb	r6, [r5, #0]
 8016030:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8016032:	f105 0714 	add.w	r7, r5, #20
 8016036:	e9c5 6601 	strd	r6, r6, [r5, #4]
 801603a:	e9c5 6603 	strd	r6, r6, [r5, #12]
 801603e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8016040:	6823      	ldr	r3, [r4, #0]
 8016042:	603b      	str	r3, [r7, #0]
 8016044:	4630      	mov	r0, r6
 8016046:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801604a:	2d00      	cmp	r5, #0
 801604c:	d0d3      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 801604e:	2c00      	cmp	r4, #0
 8016050:	d0d1      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 8016052:	2600      	movs	r6, #0
 8016054:	702e      	strb	r6, [r5, #0]
 8016056:	46a4      	mov	ip, r4
 8016058:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801605c:	f105 0714 	add.w	r7, r5, #20
 8016060:	e9c5 6601 	strd	r6, r6, [r5, #4]
 8016064:	e9c5 6603 	strd	r6, r6, [r5, #12]
 8016068:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 801606a:	f8dc 3000 	ldr.w	r3, [ip]
 801606e:	603b      	str	r3, [r7, #0]
 8016070:	6921      	ldr	r1, [r4, #16]
 8016072:	6823      	ldr	r3, [r4, #0]
 8016074:	2010      	movs	r0, #16
 8016076:	4798      	blx	r3
 8016078:	4603      	mov	r3, r0
 801607a:	6128      	str	r0, [r5, #16]
 801607c:	b318      	cbz	r0, 80160c6 <rcl_clock_init+0xee>
 801607e:	f04f 0800 	mov.w	r8, #0
 8016082:	f04f 0900 	mov.w	r9, #0
 8016086:	7206      	strb	r6, [r0, #8]
 8016088:	e9c3 8900 	strd	r8, r9, [r3]
 801608c:	2301      	movs	r3, #1
 801608e:	4a10      	ldr	r2, [pc, #64]	; (80160d0 <rcl_clock_init+0xf8>)
 8016090:	702b      	strb	r3, [r5, #0]
 8016092:	4630      	mov	r0, r6
 8016094:	60ea      	str	r2, [r5, #12]
 8016096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801609a:	2d00      	cmp	r5, #0
 801609c:	d0ab      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 801609e:	2c00      	cmp	r4, #0
 80160a0:	d0a9      	beq.n	8015ff6 <rcl_clock_init+0x1e>
 80160a2:	2600      	movs	r6, #0
 80160a4:	702e      	strb	r6, [r5, #0]
 80160a6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80160a8:	f105 0714 	add.w	r7, r5, #20
 80160ac:	e9c5 6601 	strd	r6, r6, [r5, #4]
 80160b0:	612e      	str	r6, [r5, #16]
 80160b2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80160b4:	6823      	ldr	r3, [r4, #0]
 80160b6:	603b      	str	r3, [r7, #0]
 80160b8:	2302      	movs	r3, #2
 80160ba:	4a06      	ldr	r2, [pc, #24]	; (80160d4 <rcl_clock_init+0xfc>)
 80160bc:	702b      	strb	r3, [r5, #0]
 80160be:	4630      	mov	r0, r6
 80160c0:	60ea      	str	r2, [r5, #12]
 80160c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80160c6:	200a      	movs	r0, #10
 80160c8:	e796      	b.n	8015ff8 <rcl_clock_init+0x20>
 80160ca:	bf00      	nop
 80160cc:	08015fb1 	.word	0x08015fb1
 80160d0:	08015fb9 	.word	0x08015fb9
 80160d4:	08015fa9 	.word	0x08015fa9

080160d8 <rcl_clock_get_now>:
 80160d8:	b140      	cbz	r0, 80160ec <rcl_clock_get_now+0x14>
 80160da:	b139      	cbz	r1, 80160ec <rcl_clock_get_now+0x14>
 80160dc:	7803      	ldrb	r3, [r0, #0]
 80160de:	b11b      	cbz	r3, 80160e8 <rcl_clock_get_now+0x10>
 80160e0:	68c3      	ldr	r3, [r0, #12]
 80160e2:	b10b      	cbz	r3, 80160e8 <rcl_clock_get_now+0x10>
 80160e4:	6900      	ldr	r0, [r0, #16]
 80160e6:	4718      	bx	r3
 80160e8:	2001      	movs	r0, #1
 80160ea:	4770      	bx	lr
 80160ec:	200b      	movs	r0, #11
 80160ee:	4770      	bx	lr

080160f0 <rcl_clock_add_jump_callback>:
 80160f0:	b082      	sub	sp, #8
 80160f2:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80160f6:	a908      	add	r1, sp, #32
 80160f8:	e881 000c 	stmia.w	r1, {r2, r3}
 80160fc:	e9dd 560e 	ldrd	r5, r6, [sp, #56]	; 0x38
 8016100:	b340      	cbz	r0, 8016154 <rcl_clock_add_jump_callback+0x64>
 8016102:	4604      	mov	r4, r0
 8016104:	3014      	adds	r0, #20
 8016106:	f7f9 f827 	bl	800f158 <rcutils_allocator_is_valid>
 801610a:	b318      	cbz	r0, 8016154 <rcl_clock_add_jump_callback+0x64>
 801610c:	b315      	cbz	r5, 8016154 <rcl_clock_add_jump_callback+0x64>
 801610e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8016112:	2a00      	cmp	r2, #0
 8016114:	f173 0300 	sbcs.w	r3, r3, #0
 8016118:	db1c      	blt.n	8016154 <rcl_clock_add_jump_callback+0x64>
 801611a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801611e:	2a01      	cmp	r2, #1
 8016120:	f173 0300 	sbcs.w	r3, r3, #0
 8016124:	da16      	bge.n	8016154 <rcl_clock_add_jump_callback+0x64>
 8016126:	e9d4 0701 	ldrd	r0, r7, [r4, #4]
 801612a:	2f00      	cmp	r7, #0
 801612c:	d03e      	beq.n	80161ac <rcl_clock_add_jump_callback+0xbc>
 801612e:	2300      	movs	r3, #0
 8016130:	f100 0220 	add.w	r2, r0, #32
 8016134:	e003      	b.n	801613e <rcl_clock_add_jump_callback+0x4e>
 8016136:	42bb      	cmp	r3, r7
 8016138:	f102 0228 	add.w	r2, r2, #40	; 0x28
 801613c:	d00f      	beq.n	801615e <rcl_clock_add_jump_callback+0x6e>
 801613e:	f852 1c20 	ldr.w	r1, [r2, #-32]
 8016142:	42a9      	cmp	r1, r5
 8016144:	f103 0301 	add.w	r3, r3, #1
 8016148:	d1f5      	bne.n	8016136 <rcl_clock_add_jump_callback+0x46>
 801614a:	6811      	ldr	r1, [r2, #0]
 801614c:	42b1      	cmp	r1, r6
 801614e:	d1f2      	bne.n	8016136 <rcl_clock_add_jump_callback+0x46>
 8016150:	2001      	movs	r0, #1
 8016152:	e000      	b.n	8016156 <rcl_clock_add_jump_callback+0x66>
 8016154:	200b      	movs	r0, #11
 8016156:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801615a:	b002      	add	sp, #8
 801615c:	4770      	bx	lr
 801615e:	3301      	adds	r3, #1
 8016160:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8016164:	00d9      	lsls	r1, r3, #3
 8016166:	69e3      	ldr	r3, [r4, #28]
 8016168:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801616a:	4798      	blx	r3
 801616c:	4684      	mov	ip, r0
 801616e:	b1d8      	cbz	r0, 80161a8 <rcl_clock_add_jump_callback+0xb8>
 8016170:	af08      	add	r7, sp, #32
 8016172:	f8d4 e008 	ldr.w	lr, [r4, #8]
 8016176:	6060      	str	r0, [r4, #4]
 8016178:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 801617a:	eb0e 098e 	add.w	r9, lr, lr, lsl #2
 801617e:	eb0c 08c9 	add.w	r8, ip, r9, lsl #3
 8016182:	f84c 5039 	str.w	r5, [ip, r9, lsl #3]
 8016186:	f108 0508 	add.w	r5, r8, #8
 801618a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801618c:	e897 0003 	ldmia.w	r7, {r0, r1}
 8016190:	f10e 0301 	add.w	r3, lr, #1
 8016194:	e885 0003 	stmia.w	r5, {r0, r1}
 8016198:	f8c8 6020 	str.w	r6, [r8, #32]
 801619c:	60a3      	str	r3, [r4, #8]
 801619e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80161a2:	2000      	movs	r0, #0
 80161a4:	b002      	add	sp, #8
 80161a6:	4770      	bx	lr
 80161a8:	200a      	movs	r0, #10
 80161aa:	e7d4      	b.n	8016156 <rcl_clock_add_jump_callback+0x66>
 80161ac:	2128      	movs	r1, #40	; 0x28
 80161ae:	e7da      	b.n	8016166 <rcl_clock_add_jump_callback+0x76>

080161b0 <rcl_clock_remove_jump_callback>:
 80161b0:	2800      	cmp	r0, #0
 80161b2:	d057      	beq.n	8016264 <rcl_clock_remove_jump_callback+0xb4>
 80161b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161b8:	4607      	mov	r7, r0
 80161ba:	3014      	adds	r0, #20
 80161bc:	460c      	mov	r4, r1
 80161be:	4615      	mov	r5, r2
 80161c0:	f7f8 ffca 	bl	800f158 <rcutils_allocator_is_valid>
 80161c4:	2800      	cmp	r0, #0
 80161c6:	d03a      	beq.n	801623e <rcl_clock_remove_jump_callback+0x8e>
 80161c8:	2c00      	cmp	r4, #0
 80161ca:	d038      	beq.n	801623e <rcl_clock_remove_jump_callback+0x8e>
 80161cc:	f8d7 8008 	ldr.w	r8, [r7, #8]
 80161d0:	f1b8 0f00 	cmp.w	r8, #0
 80161d4:	d00c      	beq.n	80161f0 <rcl_clock_remove_jump_callback+0x40>
 80161d6:	f8d7 e004 	ldr.w	lr, [r7, #4]
 80161da:	eb08 0c88 	add.w	ip, r8, r8, lsl #2
 80161de:	4676      	mov	r6, lr
 80161e0:	eb0e 0ccc 	add.w	ip, lr, ip, lsl #3
 80161e4:	6833      	ldr	r3, [r6, #0]
 80161e6:	42a3      	cmp	r3, r4
 80161e8:	d005      	beq.n	80161f6 <rcl_clock_remove_jump_callback+0x46>
 80161ea:	3628      	adds	r6, #40	; 0x28
 80161ec:	45b4      	cmp	ip, r6
 80161ee:	d1f9      	bne.n	80161e4 <rcl_clock_remove_jump_callback+0x34>
 80161f0:	2001      	movs	r0, #1
 80161f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80161f6:	6a33      	ldr	r3, [r6, #32]
 80161f8:	3628      	adds	r6, #40	; 0x28
 80161fa:	4566      	cmp	r6, ip
 80161fc:	d02a      	beq.n	8016254 <rcl_clock_remove_jump_callback+0xa4>
 80161fe:	42ab      	cmp	r3, r5
 8016200:	d1f0      	bne.n	80161e4 <rcl_clock_remove_jump_callback+0x34>
 8016202:	4635      	mov	r5, r6
 8016204:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016206:	f1a6 0428 	sub.w	r4, r6, #40	; 0x28
 801620a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801620c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801620e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016210:	e895 0003 	ldmia.w	r5, {r0, r1}
 8016214:	3628      	adds	r6, #40	; 0x28
 8016216:	4566      	cmp	r6, ip
 8016218:	e884 0003 	stmia.w	r4, {r0, r1}
 801621c:	d1f1      	bne.n	8016202 <rcl_clock_remove_jump_callback+0x52>
 801621e:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 8016222:	60bc      	str	r4, [r7, #8]
 8016224:	b174      	cbz	r4, 8016244 <rcl_clock_remove_jump_callback+0x94>
 8016226:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 801622a:	69fb      	ldr	r3, [r7, #28]
 801622c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801622e:	00e1      	lsls	r1, r4, #3
 8016230:	4670      	mov	r0, lr
 8016232:	4798      	blx	r3
 8016234:	b1c0      	cbz	r0, 8016268 <rcl_clock_remove_jump_callback+0xb8>
 8016236:	6078      	str	r0, [r7, #4]
 8016238:	2000      	movs	r0, #0
 801623a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801623e:	200b      	movs	r0, #11
 8016240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016244:	4670      	mov	r0, lr
 8016246:	69bb      	ldr	r3, [r7, #24]
 8016248:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801624a:	4798      	blx	r3
 801624c:	607c      	str	r4, [r7, #4]
 801624e:	4620      	mov	r0, r4
 8016250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016254:	42ab      	cmp	r3, r5
 8016256:	d1cb      	bne.n	80161f0 <rcl_clock_remove_jump_callback+0x40>
 8016258:	f108 34ff 	add.w	r4, r8, #4294967295	; 0xffffffff
 801625c:	60bc      	str	r4, [r7, #8]
 801625e:	2c00      	cmp	r4, #0
 8016260:	d1e1      	bne.n	8016226 <rcl_clock_remove_jump_callback+0x76>
 8016262:	e7ef      	b.n	8016244 <rcl_clock_remove_jump_callback+0x94>
 8016264:	200b      	movs	r0, #11
 8016266:	4770      	bx	lr
 8016268:	200a      	movs	r0, #10
 801626a:	e7e9      	b.n	8016240 <rcl_clock_remove_jump_callback+0x90>

0801626c <_rcl_timer_time_jump>:
 801626c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016270:	4682      	mov	sl, r0
 8016272:	b087      	sub	sp, #28
 8016274:	4614      	mov	r4, r2
 8016276:	b131      	cbz	r1, 8016286 <_rcl_timer_time_jump+0x1a>
 8016278:	7803      	ldrb	r3, [r0, #0]
 801627a:	3b02      	subs	r3, #2
 801627c:	2b01      	cmp	r3, #1
 801627e:	d944      	bls.n	801630a <_rcl_timer_time_jump+0x9e>
 8016280:	b007      	add	sp, #28
 8016282:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016286:	6813      	ldr	r3, [r2, #0]
 8016288:	a904      	add	r1, sp, #16
 801628a:	6818      	ldr	r0, [r3, #0]
 801628c:	f7ff ff24 	bl	80160d8 <rcl_clock_get_now>
 8016290:	2800      	cmp	r0, #0
 8016292:	d1f5      	bne.n	8016280 <_rcl_timer_time_jump+0x14>
 8016294:	6820      	ldr	r0, [r4, #0]
 8016296:	2105      	movs	r1, #5
 8016298:	3020      	adds	r0, #32
 801629a:	f001 f991 	bl	80175c0 <__atomic_load_8>
 801629e:	4602      	mov	r2, r0
 80162a0:	6820      	ldr	r0, [r4, #0]
 80162a2:	460b      	mov	r3, r1
 80162a4:	3028      	adds	r0, #40	; 0x28
 80162a6:	2105      	movs	r1, #5
 80162a8:	4690      	mov	r8, r2
 80162aa:	4699      	mov	r9, r3
 80162ac:	f001 f988 	bl	80175c0 <__atomic_load_8>
 80162b0:	4602      	mov	r2, r0
 80162b2:	6820      	ldr	r0, [r4, #0]
 80162b4:	460b      	mov	r3, r1
 80162b6:	3018      	adds	r0, #24
 80162b8:	2105      	movs	r1, #5
 80162ba:	461f      	mov	r7, r3
 80162bc:	4616      	mov	r6, r2
 80162be:	f001 f97f 	bl	80175c0 <__atomic_load_8>
 80162c2:	f89a 3000 	ldrb.w	r3, [sl]
 80162c6:	9103      	str	r1, [sp, #12]
 80162c8:	3b02      	subs	r3, #2
 80162ca:	2b01      	cmp	r3, #1
 80162cc:	4605      	mov	r5, r0
 80162ce:	d93a      	bls.n	8016346 <_rcl_timer_time_jump+0xda>
 80162d0:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 80162d4:	45b2      	cmp	sl, r6
 80162d6:	eb7b 0307 	sbcs.w	r3, fp, r7
 80162da:	da64      	bge.n	80163a6 <_rcl_timer_time_jump+0x13a>
 80162dc:	45c2      	cmp	sl, r8
 80162de:	eb7b 0309 	sbcs.w	r3, fp, r9
 80162e2:	dacd      	bge.n	8016280 <_rcl_timer_time_jump+0x14>
 80162e4:	6820      	ldr	r0, [r4, #0]
 80162e6:	eb15 020a 	adds.w	r2, r5, sl
 80162ea:	f04f 0505 	mov.w	r5, #5
 80162ee:	eb41 030b 	adc.w	r3, r1, fp
 80162f2:	3028      	adds	r0, #40	; 0x28
 80162f4:	9500      	str	r5, [sp, #0]
 80162f6:	f001 f997 	bl	8017628 <__atomic_store_8>
 80162fa:	6820      	ldr	r0, [r4, #0]
 80162fc:	9500      	str	r5, [sp, #0]
 80162fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016302:	3020      	adds	r0, #32
 8016304:	f001 f990 	bl	8017628 <__atomic_store_8>
 8016308:	e7ba      	b.n	8016280 <_rcl_timer_time_jump+0x14>
 801630a:	6813      	ldr	r3, [r2, #0]
 801630c:	a904      	add	r1, sp, #16
 801630e:	6818      	ldr	r0, [r3, #0]
 8016310:	f7ff fee2 	bl	80160d8 <rcl_clock_get_now>
 8016314:	2800      	cmp	r0, #0
 8016316:	d1b3      	bne.n	8016280 <_rcl_timer_time_jump+0x14>
 8016318:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801631c:	4313      	orrs	r3, r2
 801631e:	d0af      	beq.n	8016280 <_rcl_timer_time_jump+0x14>
 8016320:	6820      	ldr	r0, [r4, #0]
 8016322:	2105      	movs	r1, #5
 8016324:	3028      	adds	r0, #40	; 0x28
 8016326:	f001 f94b 	bl	80175c0 <__atomic_load_8>
 801632a:	9a04      	ldr	r2, [sp, #16]
 801632c:	6823      	ldr	r3, [r4, #0]
 801632e:	9e05      	ldr	r6, [sp, #20]
 8016330:	1a82      	subs	r2, r0, r2
 8016332:	f04f 0405 	mov.w	r4, #5
 8016336:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801633a:	9400      	str	r4, [sp, #0]
 801633c:	eb61 0306 	sbc.w	r3, r1, r6
 8016340:	f001 f972 	bl	8017628 <__atomic_store_8>
 8016344:	e79c      	b.n	8016280 <_rcl_timer_time_jump+0x14>
 8016346:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801634a:	4313      	orrs	r3, r2
 801634c:	d098      	beq.n	8016280 <_rcl_timer_time_jump+0x14>
 801634e:	6820      	ldr	r0, [r4, #0]
 8016350:	f04f 0805 	mov.w	r8, #5
 8016354:	2300      	movs	r3, #0
 8016356:	3030      	adds	r0, #48	; 0x30
 8016358:	f8cd 8000 	str.w	r8, [sp]
 801635c:	2200      	movs	r2, #0
 801635e:	f001 f997 	bl	8017690 <__atomic_exchange_8>
 8016362:	4606      	mov	r6, r0
 8016364:	460f      	mov	r7, r1
 8016366:	ea56 0307 	orrs.w	r3, r6, r7
 801636a:	d089      	beq.n	8016280 <_rcl_timer_time_jump+0x14>
 801636c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016370:	1b92      	subs	r2, r2, r6
 8016372:	eb63 0301 	sbc.w	r3, r3, r1
 8016376:	9903      	ldr	r1, [sp, #12]
 8016378:	6820      	ldr	r0, [r4, #0]
 801637a:	f8cd 8000 	str.w	r8, [sp]
 801637e:	1952      	adds	r2, r2, r5
 8016380:	eb43 0101 	adc.w	r1, r3, r1
 8016384:	460b      	mov	r3, r1
 8016386:	3028      	adds	r0, #40	; 0x28
 8016388:	f001 f94e 	bl	8017628 <__atomic_store_8>
 801638c:	9a04      	ldr	r2, [sp, #16]
 801638e:	6820      	ldr	r0, [r4, #0]
 8016390:	9b05      	ldr	r3, [sp, #20]
 8016392:	f8cd 8000 	str.w	r8, [sp]
 8016396:	1b92      	subs	r2, r2, r6
 8016398:	f100 0020 	add.w	r0, r0, #32
 801639c:	eb63 0307 	sbc.w	r3, r3, r7
 80163a0:	f001 f942 	bl	8017628 <__atomic_store_8>
 80163a4:	e76c      	b.n	8016280 <_rcl_timer_time_jump+0x14>
 80163a6:	6820      	ldr	r0, [r4, #0]
 80163a8:	3008      	adds	r0, #8
 80163aa:	f002 ffb9 	bl	8019320 <rcl_trigger_guard_condition>
 80163ae:	e767      	b.n	8016280 <_rcl_timer_time_jump+0x14>

080163b0 <rcl_get_zero_initialized_timer>:
 80163b0:	4b01      	ldr	r3, [pc, #4]	; (80163b8 <rcl_get_zero_initialized_timer+0x8>)
 80163b2:	6818      	ldr	r0, [r3, #0]
 80163b4:	4770      	bx	lr
 80163b6:	bf00      	nop
 80163b8:	0801f1d8 	.word	0x0801f1d8

080163bc <rcl_timer_init>:
 80163bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163c0:	b0ad      	sub	sp, #180	; 0xb4
 80163c2:	4604      	mov	r4, r0
 80163c4:	a839      	add	r0, sp, #228	; 0xe4
 80163c6:	460d      	mov	r5, r1
 80163c8:	4690      	mov	r8, r2
 80163ca:	f7f8 fec5 	bl	800f158 <rcutils_allocator_is_valid>
 80163ce:	2800      	cmp	r0, #0
 80163d0:	d072      	beq.n	80164b8 <rcl_timer_init+0xfc>
 80163d2:	2c00      	cmp	r4, #0
 80163d4:	d070      	beq.n	80164b8 <rcl_timer_init+0xfc>
 80163d6:	2d00      	cmp	r5, #0
 80163d8:	d06e      	beq.n	80164b8 <rcl_timer_init+0xfc>
 80163da:	e9dd 2336 	ldrd	r2, r3, [sp, #216]	; 0xd8
 80163de:	2a00      	cmp	r2, #0
 80163e0:	f173 0300 	sbcs.w	r3, r3, #0
 80163e4:	db68      	blt.n	80164b8 <rcl_timer_init+0xfc>
 80163e6:	6823      	ldr	r3, [r4, #0]
 80163e8:	b12b      	cbz	r3, 80163f6 <rcl_timer_init+0x3a>
 80163ea:	f04f 0a64 	mov.w	sl, #100	; 0x64
 80163ee:	4650      	mov	r0, sl
 80163f0:	b02d      	add	sp, #180	; 0xb4
 80163f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163f6:	a90a      	add	r1, sp, #40	; 0x28
 80163f8:	4628      	mov	r0, r5
 80163fa:	f7ff fe6d 	bl	80160d8 <rcl_clock_get_now>
 80163fe:	4682      	mov	sl, r0
 8016400:	2800      	cmp	r0, #0
 8016402:	d1f4      	bne.n	80163ee <rcl_timer_init+0x32>
 8016404:	f10d 0920 	add.w	r9, sp, #32
 8016408:	4648      	mov	r0, r9
 801640a:	e9cd 5818 	strd	r5, r8, [sp, #96]	; 0x60
 801640e:	f002 fe8b 	bl	8019128 <rcl_get_zero_initialized_guard_condition>
 8016412:	e899 0003 	ldmia.w	r9, {r0, r1}
 8016416:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 801641a:	f10d 0934 	add.w	r9, sp, #52	; 0x34
 801641e:	e88b 0003 	stmia.w	fp, {r0, r1}
 8016422:	4648      	mov	r0, r9
 8016424:	f002 ff62 	bl	80192ec <rcl_guard_condition_get_default_options>
 8016428:	ab0f      	add	r3, sp, #60	; 0x3c
 801642a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801642e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8016432:	4641      	mov	r1, r8
 8016434:	e899 000c 	ldmia.w	r9, {r2, r3}
 8016438:	4658      	mov	r0, fp
 801643a:	f002 fe7f 	bl	801913c <rcl_guard_condition_init>
 801643e:	4682      	mov	sl, r0
 8016440:	2800      	cmp	r0, #0
 8016442:	d1d4      	bne.n	80163ee <rcl_timer_init+0x32>
 8016444:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8016446:	f893 c000 	ldrb.w	ip, [r3]
 801644a:	f1bc 0f01 	cmp.w	ip, #1
 801644e:	d039      	beq.n	80164c4 <rcl_timer_init+0x108>
 8016450:	f10d 0ce4 	add.w	ip, sp, #228	; 0xe4
 8016454:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8016458:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 801645c:	9e36      	ldr	r6, [sp, #216]	; 0xd8
 801645e:	f10d 0e9c 	add.w	lr, sp, #156	; 0x9c
 8016462:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8016466:	eb18 0606 	adds.w	r6, r8, r6
 801646a:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 801646c:	9606      	str	r6, [sp, #24]
 801646e:	e9dd 6736 	ldrd	r6, r7, [sp, #216]	; 0xd8
 8016472:	eb49 0303 	adc.w	r3, r9, r3
 8016476:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 8016478:	9307      	str	r3, [sp, #28]
 801647a:	921c      	str	r2, [sp, #112]	; 0x70
 801647c:	e9cd 671e 	strd	r6, r7, [sp, #120]	; 0x78
 8016480:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8016484:	f8dc 3000 	ldr.w	r3, [ip]
 8016488:	f8ce 3000 	str.w	r3, [lr]
 801648c:	2000      	movs	r0, #0
 801648e:	2100      	movs	r1, #0
 8016490:	2200      	movs	r2, #0
 8016492:	e9cd 0124 	strd	r0, r1, [sp, #144]	; 0x90
 8016496:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 8016498:	993d      	ldr	r1, [sp, #244]	; 0xf4
 801649a:	e9cd 8920 	strd	r8, r9, [sp, #128]	; 0x80
 801649e:	2050      	movs	r0, #80	; 0x50
 80164a0:	e9cd 6722 	strd	r6, r7, [sp, #136]	; 0x88
 80164a4:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 80164a8:	4798      	blx	r3
 80164aa:	6020      	str	r0, [r4, #0]
 80164ac:	b360      	cbz	r0, 8016508 <rcl_timer_init+0x14c>
 80164ae:	2250      	movs	r2, #80	; 0x50
 80164b0:	a918      	add	r1, sp, #96	; 0x60
 80164b2:	f003 f93f 	bl	8019734 <memcpy>
 80164b6:	e79a      	b.n	80163ee <rcl_timer_init+0x32>
 80164b8:	f04f 0a0b 	mov.w	sl, #11
 80164bc:	4650      	mov	r0, sl
 80164be:	b02d      	add	sp, #180	; 0xb4
 80164c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80164c4:	2201      	movs	r2, #1
 80164c6:	2300      	movs	r3, #0
 80164c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80164cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80164d0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80164d4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80164d8:	ab14      	add	r3, sp, #80	; 0x50
 80164da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80164dc:	f88d c048 	strb.w	ip, [sp, #72]	; 0x48
 80164e0:	f8df c03c 	ldr.w	ip, [pc, #60]	; 8016520 <rcl_timer_init+0x164>
 80164e4:	9405      	str	r4, [sp, #20]
 80164e6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 80164ea:	f8cd c010 	str.w	ip, [sp, #16]
 80164ee:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80164f2:	4628      	mov	r0, r5
 80164f4:	f7ff fdfc 	bl	80160f0 <rcl_clock_add_jump_callback>
 80164f8:	4680      	mov	r8, r0
 80164fa:	2800      	cmp	r0, #0
 80164fc:	d0a8      	beq.n	8016450 <rcl_timer_init+0x94>
 80164fe:	4658      	mov	r0, fp
 8016500:	f002 fece 	bl	80192a0 <rcl_guard_condition_fini>
 8016504:	46c2      	mov	sl, r8
 8016506:	e772      	b.n	80163ee <rcl_timer_init+0x32>
 8016508:	4658      	mov	r0, fp
 801650a:	f002 fec9 	bl	80192a0 <rcl_guard_condition_fini>
 801650e:	4904      	ldr	r1, [pc, #16]	; (8016520 <rcl_timer_init+0x164>)
 8016510:	4622      	mov	r2, r4
 8016512:	4628      	mov	r0, r5
 8016514:	f7ff fe4c 	bl	80161b0 <rcl_clock_remove_jump_callback>
 8016518:	f04f 0a0a 	mov.w	sl, #10
 801651c:	e767      	b.n	80163ee <rcl_timer_init+0x32>
 801651e:	bf00      	nop
 8016520:	0801626d 	.word	0x0801626d

08016524 <rcl_timer_call>:
 8016524:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016528:	b08b      	sub	sp, #44	; 0x2c
 801652a:	2800      	cmp	r0, #0
 801652c:	d06e      	beq.n	801660c <rcl_timer_call+0xe8>
 801652e:	6803      	ldr	r3, [r0, #0]
 8016530:	f3bf 8f5b 	dmb	ish
 8016534:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016538:	f3bf 8f5b 	dmb	ish
 801653c:	4604      	mov	r4, r0
 801653e:	2b00      	cmp	r3, #0
 8016540:	d159      	bne.n	80165f6 <rcl_timer_call+0xd2>
 8016542:	6803      	ldr	r3, [r0, #0]
 8016544:	a908      	add	r1, sp, #32
 8016546:	6818      	ldr	r0, [r3, #0]
 8016548:	f7ff fdc6 	bl	80160d8 <rcl_clock_get_now>
 801654c:	4605      	mov	r5, r0
 801654e:	2800      	cmp	r0, #0
 8016550:	d14d      	bne.n	80165ee <rcl_timer_call+0xca>
 8016552:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016556:	2a00      	cmp	r2, #0
 8016558:	f173 0100 	sbcs.w	r1, r3, #0
 801655c:	db51      	blt.n	8016602 <rcl_timer_call+0xde>
 801655e:	6820      	ldr	r0, [r4, #0]
 8016560:	2605      	movs	r6, #5
 8016562:	9600      	str	r6, [sp, #0]
 8016564:	3020      	adds	r0, #32
 8016566:	f001 f893 	bl	8017690 <__atomic_exchange_8>
 801656a:	6822      	ldr	r2, [r4, #0]
 801656c:	f3bf 8f5b 	dmb	ish
 8016570:	4682      	mov	sl, r0
 8016572:	f8d2 b010 	ldr.w	fp, [r2, #16]
 8016576:	f3bf 8f5b 	dmb	ish
 801657a:	6820      	ldr	r0, [r4, #0]
 801657c:	460b      	mov	r3, r1
 801657e:	3028      	adds	r0, #40	; 0x28
 8016580:	4631      	mov	r1, r6
 8016582:	9305      	str	r3, [sp, #20]
 8016584:	f001 f81c 	bl	80175c0 <__atomic_load_8>
 8016588:	4603      	mov	r3, r0
 801658a:	6820      	ldr	r0, [r4, #0]
 801658c:	460a      	mov	r2, r1
 801658e:	3018      	adds	r0, #24
 8016590:	4631      	mov	r1, r6
 8016592:	e9cd 2303 	strd	r2, r3, [sp, #12]
 8016596:	f001 f813 	bl	80175c0 <__atomic_load_8>
 801659a:	9b04      	ldr	r3, [sp, #16]
 801659c:	9a03      	ldr	r2, [sp, #12]
 801659e:	4606      	mov	r6, r0
 80165a0:	460f      	mov	r7, r1
 80165a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80165a6:	eb13 0806 	adds.w	r8, r3, r6
 80165aa:	eb42 0907 	adc.w	r9, r2, r7
 80165ae:	4580      	cmp	r8, r0
 80165b0:	eb79 0301 	sbcs.w	r3, r9, r1
 80165b4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80165b8:	460a      	mov	r2, r1
 80165ba:	da04      	bge.n	80165c6 <rcl_timer_call+0xa2>
 80165bc:	ea56 0307 	orrs.w	r3, r6, r7
 80165c0:	d129      	bne.n	8016616 <rcl_timer_call+0xf2>
 80165c2:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 80165c6:	6820      	ldr	r0, [r4, #0]
 80165c8:	2105      	movs	r1, #5
 80165ca:	4642      	mov	r2, r8
 80165cc:	464b      	mov	r3, r9
 80165ce:	3028      	adds	r0, #40	; 0x28
 80165d0:	9100      	str	r1, [sp, #0]
 80165d2:	f001 f829 	bl	8017628 <__atomic_store_8>
 80165d6:	f1bb 0f00 	cmp.w	fp, #0
 80165da:	d008      	beq.n	80165ee <rcl_timer_call+0xca>
 80165dc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80165e0:	9905      	ldr	r1, [sp, #20]
 80165e2:	ebb2 020a 	subs.w	r2, r2, sl
 80165e6:	4620      	mov	r0, r4
 80165e8:	eb63 0301 	sbc.w	r3, r3, r1
 80165ec:	47d8      	blx	fp
 80165ee:	4628      	mov	r0, r5
 80165f0:	b00b      	add	sp, #44	; 0x2c
 80165f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80165f6:	f240 3521 	movw	r5, #801	; 0x321
 80165fa:	4628      	mov	r0, r5
 80165fc:	b00b      	add	sp, #44	; 0x2c
 80165fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016602:	2501      	movs	r5, #1
 8016604:	4628      	mov	r0, r5
 8016606:	b00b      	add	sp, #44	; 0x2c
 8016608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801660c:	250b      	movs	r5, #11
 801660e:	4628      	mov	r0, r5
 8016610:	b00b      	add	sp, #44	; 0x2c
 8016612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016616:	ebb0 0008 	subs.w	r0, r0, r8
 801661a:	eb62 0109 	sbc.w	r1, r2, r9
 801661e:	f110 30ff 	adds.w	r0, r0, #4294967295	; 0xffffffff
 8016622:	463b      	mov	r3, r7
 8016624:	f141 31ff 	adc.w	r1, r1, #4294967295	; 0xffffffff
 8016628:	4632      	mov	r2, r6
 801662a:	f7ea fb3d 	bl	8000ca8 <__aeabi_ldivmod>
 801662e:	1c43      	adds	r3, r0, #1
 8016630:	f141 0100 	adc.w	r1, r1, #0
 8016634:	fb00 7007 	mla	r0, r0, r7, r7
 8016638:	fb06 0001 	mla	r0, r6, r1, r0
 801663c:	fba3 6706 	umull	r6, r7, r3, r6
 8016640:	4407      	add	r7, r0
 8016642:	eb18 0806 	adds.w	r8, r8, r6
 8016646:	eb49 0907 	adc.w	r9, r9, r7
 801664a:	e7bc      	b.n	80165c6 <rcl_timer_call+0xa2>

0801664c <rcl_timer_is_ready>:
 801664c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016650:	b082      	sub	sp, #8
 8016652:	b310      	cbz	r0, 801669a <rcl_timer_is_ready+0x4e>
 8016654:	4688      	mov	r8, r1
 8016656:	b301      	cbz	r1, 801669a <rcl_timer_is_ready+0x4e>
 8016658:	6803      	ldr	r3, [r0, #0]
 801665a:	4604      	mov	r4, r0
 801665c:	4669      	mov	r1, sp
 801665e:	6818      	ldr	r0, [r3, #0]
 8016660:	f7ff fd3a 	bl	80160d8 <rcl_clock_get_now>
 8016664:	4605      	mov	r5, r0
 8016666:	b118      	cbz	r0, 8016670 <rcl_timer_is_ready+0x24>
 8016668:	4628      	mov	r0, r5
 801666a:	b002      	add	sp, #8
 801666c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016670:	6820      	ldr	r0, [r4, #0]
 8016672:	2105      	movs	r1, #5
 8016674:	3028      	adds	r0, #40	; 0x28
 8016676:	f000 ffa3 	bl	80175c0 <__atomic_load_8>
 801667a:	e9dd 3200 	ldrd	r3, r2, [sp]
 801667e:	1ac6      	subs	r6, r0, r3
 8016680:	eb61 0702 	sbc.w	r7, r1, r2
 8016684:	2e01      	cmp	r6, #1
 8016686:	f177 0300 	sbcs.w	r3, r7, #0
 801668a:	db0b      	blt.n	80166a4 <rcl_timer_is_ready+0x58>
 801668c:	462b      	mov	r3, r5
 801668e:	4628      	mov	r0, r5
 8016690:	f888 3000 	strb.w	r3, [r8]
 8016694:	b002      	add	sp, #8
 8016696:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801669a:	250b      	movs	r5, #11
 801669c:	4628      	mov	r0, r5
 801669e:	b002      	add	sp, #8
 80166a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80166a4:	6823      	ldr	r3, [r4, #0]
 80166a6:	f3bf 8f5b 	dmb	ish
 80166aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80166ae:	f3bf 8f5b 	dmb	ish
 80166b2:	fab3 f383 	clz	r3, r3
 80166b6:	095b      	lsrs	r3, r3, #5
 80166b8:	e7e9      	b.n	801668e <rcl_timer_is_ready+0x42>
 80166ba:	bf00      	nop

080166bc <rcl_timer_get_time_until_next_call>:
 80166bc:	b570      	push	{r4, r5, r6, lr}
 80166be:	b082      	sub	sp, #8
 80166c0:	b1d8      	cbz	r0, 80166fa <rcl_timer_get_time_until_next_call+0x3e>
 80166c2:	460d      	mov	r5, r1
 80166c4:	b1c9      	cbz	r1, 80166fa <rcl_timer_get_time_until_next_call+0x3e>
 80166c6:	6803      	ldr	r3, [r0, #0]
 80166c8:	4604      	mov	r4, r0
 80166ca:	4669      	mov	r1, sp
 80166cc:	6818      	ldr	r0, [r3, #0]
 80166ce:	f7ff fd03 	bl	80160d8 <rcl_clock_get_now>
 80166d2:	4606      	mov	r6, r0
 80166d4:	b110      	cbz	r0, 80166dc <rcl_timer_get_time_until_next_call+0x20>
 80166d6:	4630      	mov	r0, r6
 80166d8:	b002      	add	sp, #8
 80166da:	bd70      	pop	{r4, r5, r6, pc}
 80166dc:	6820      	ldr	r0, [r4, #0]
 80166de:	2105      	movs	r1, #5
 80166e0:	3028      	adds	r0, #40	; 0x28
 80166e2:	f000 ff6d 	bl	80175c0 <__atomic_load_8>
 80166e6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80166ea:	1ac0      	subs	r0, r0, r3
 80166ec:	eb61 0102 	sbc.w	r1, r1, r2
 80166f0:	e9c5 0100 	strd	r0, r1, [r5]
 80166f4:	4630      	mov	r0, r6
 80166f6:	b002      	add	sp, #8
 80166f8:	bd70      	pop	{r4, r5, r6, pc}
 80166fa:	260b      	movs	r6, #11
 80166fc:	4630      	mov	r0, r6
 80166fe:	b002      	add	sp, #8
 8016700:	bd70      	pop	{r4, r5, r6, pc}
 8016702:	bf00      	nop

08016704 <rcl_timer_is_canceled>:
 8016704:	b168      	cbz	r0, 8016722 <rcl_timer_is_canceled+0x1e>
 8016706:	b161      	cbz	r1, 8016722 <rcl_timer_is_canceled+0x1e>
 8016708:	6803      	ldr	r3, [r0, #0]
 801670a:	f3bf 8f5b 	dmb	ish
 801670e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016712:	f3bf 8f5b 	dmb	ish
 8016716:	3b00      	subs	r3, #0
 8016718:	bf18      	it	ne
 801671a:	2301      	movne	r3, #1
 801671c:	700b      	strb	r3, [r1, #0]
 801671e:	2000      	movs	r0, #0
 8016720:	4770      	bx	lr
 8016722:	200b      	movs	r0, #11
 8016724:	4770      	bx	lr
 8016726:	bf00      	nop

08016728 <rcl_timer_get_guard_condition>:
 8016728:	b130      	cbz	r0, 8016738 <rcl_timer_get_guard_condition+0x10>
 801672a:	6800      	ldr	r0, [r0, #0]
 801672c:	b120      	cbz	r0, 8016738 <rcl_timer_get_guard_condition+0x10>
 801672e:	68c3      	ldr	r3, [r0, #12]
 8016730:	b10b      	cbz	r3, 8016736 <rcl_timer_get_guard_condition+0xe>
 8016732:	3008      	adds	r0, #8
 8016734:	4770      	bx	lr
 8016736:	4618      	mov	r0, r3
 8016738:	4770      	bx	lr
 801673a:	bf00      	nop

0801673c <rcl_validate_enclave_name_with_size>:
 801673c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801673e:	b0c3      	sub	sp, #268	; 0x10c
 8016740:	b1d0      	cbz	r0, 8016778 <rcl_validate_enclave_name_with_size+0x3c>
 8016742:	4615      	mov	r5, r2
 8016744:	b1c2      	cbz	r2, 8016778 <rcl_validate_enclave_name_with_size+0x3c>
 8016746:	461f      	mov	r7, r3
 8016748:	466a      	mov	r2, sp
 801674a:	ab01      	add	r3, sp, #4
 801674c:	460e      	mov	r6, r1
 801674e:	f001 f993 	bl	8017a78 <rmw_validate_namespace_with_size>
 8016752:	4604      	mov	r4, r0
 8016754:	b9e0      	cbnz	r0, 8016790 <rcl_validate_enclave_name_with_size+0x54>
 8016756:	9b00      	ldr	r3, [sp, #0]
 8016758:	b923      	cbnz	r3, 8016764 <rcl_validate_enclave_name_with_size+0x28>
 801675a:	2300      	movs	r3, #0
 801675c:	602b      	str	r3, [r5, #0]
 801675e:	4620      	mov	r0, r4
 8016760:	b043      	add	sp, #268	; 0x10c
 8016762:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016764:	2b07      	cmp	r3, #7
 8016766:	d00b      	beq.n	8016780 <rcl_validate_enclave_name_with_size+0x44>
 8016768:	1e5a      	subs	r2, r3, #1
 801676a:	2a05      	cmp	r2, #5
 801676c:	d82e      	bhi.n	80167cc <rcl_validate_enclave_name_with_size+0x90>
 801676e:	e8df f002 	tbb	[pc, r2]
 8016772:	211e      	.short	0x211e
 8016774:	152a2724 	.word	0x152a2724
 8016778:	240b      	movs	r4, #11
 801677a:	4620      	mov	r0, r4
 801677c:	b043      	add	sp, #268	; 0x10c
 801677e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016780:	2eff      	cmp	r6, #255	; 0xff
 8016782:	d9ea      	bls.n	801675a <rcl_validate_enclave_name_with_size+0x1e>
 8016784:	602b      	str	r3, [r5, #0]
 8016786:	2f00      	cmp	r7, #0
 8016788:	d0e9      	beq.n	801675e <rcl_validate_enclave_name_with_size+0x22>
 801678a:	23fe      	movs	r3, #254	; 0xfe
 801678c:	603b      	str	r3, [r7, #0]
 801678e:	e7e6      	b.n	801675e <rcl_validate_enclave_name_with_size+0x22>
 8016790:	f7fe fdda 	bl	8015348 <rcl_convert_rmw_ret_to_rcl_ret>
 8016794:	4604      	mov	r4, r0
 8016796:	4620      	mov	r0, r4
 8016798:	b043      	add	sp, #268	; 0x10c
 801679a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801679c:	2306      	movs	r3, #6
 801679e:	602b      	str	r3, [r5, #0]
 80167a0:	2f00      	cmp	r7, #0
 80167a2:	d0dc      	beq.n	801675e <rcl_validate_enclave_name_with_size+0x22>
 80167a4:	9b01      	ldr	r3, [sp, #4]
 80167a6:	603b      	str	r3, [r7, #0]
 80167a8:	4620      	mov	r0, r4
 80167aa:	b043      	add	sp, #268	; 0x10c
 80167ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80167ae:	2301      	movs	r3, #1
 80167b0:	602b      	str	r3, [r5, #0]
 80167b2:	e7f5      	b.n	80167a0 <rcl_validate_enclave_name_with_size+0x64>
 80167b4:	2302      	movs	r3, #2
 80167b6:	602b      	str	r3, [r5, #0]
 80167b8:	e7f2      	b.n	80167a0 <rcl_validate_enclave_name_with_size+0x64>
 80167ba:	2303      	movs	r3, #3
 80167bc:	602b      	str	r3, [r5, #0]
 80167be:	e7ef      	b.n	80167a0 <rcl_validate_enclave_name_with_size+0x64>
 80167c0:	2304      	movs	r3, #4
 80167c2:	602b      	str	r3, [r5, #0]
 80167c4:	e7ec      	b.n	80167a0 <rcl_validate_enclave_name_with_size+0x64>
 80167c6:	2305      	movs	r3, #5
 80167c8:	602b      	str	r3, [r5, #0]
 80167ca:	e7e9      	b.n	80167a0 <rcl_validate_enclave_name_with_size+0x64>
 80167cc:	4a03      	ldr	r2, [pc, #12]	; (80167dc <rcl_validate_enclave_name_with_size+0xa0>)
 80167ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80167d2:	a802      	add	r0, sp, #8
 80167d4:	f001 f8de 	bl	8017994 <rcutils_snprintf>
 80167d8:	2401      	movs	r4, #1
 80167da:	e7c0      	b.n	801675e <rcl_validate_enclave_name_with_size+0x22>
 80167dc:	0801f1dc 	.word	0x0801f1dc

080167e0 <rcl_validate_enclave_name>:
 80167e0:	b168      	cbz	r0, 80167fe <rcl_validate_enclave_name+0x1e>
 80167e2:	b570      	push	{r4, r5, r6, lr}
 80167e4:	460d      	mov	r5, r1
 80167e6:	4616      	mov	r6, r2
 80167e8:	4604      	mov	r4, r0
 80167ea:	f7e9 fcfb 	bl	80001e4 <strlen>
 80167ee:	4633      	mov	r3, r6
 80167f0:	4601      	mov	r1, r0
 80167f2:	462a      	mov	r2, r5
 80167f4:	4620      	mov	r0, r4
 80167f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80167fa:	f7ff bf9f 	b.w	801673c <rcl_validate_enclave_name_with_size>
 80167fe:	200b      	movs	r0, #11
 8016800:	4770      	bx	lr
 8016802:	bf00      	nop

08016804 <rcl_validate_topic_name>:
 8016804:	2800      	cmp	r0, #0
 8016806:	f000 808b 	beq.w	8016920 <rcl_validate_topic_name+0x11c>
 801680a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801680e:	460e      	mov	r6, r1
 8016810:	2900      	cmp	r1, #0
 8016812:	f000 808c 	beq.w	801692e <rcl_validate_topic_name+0x12a>
 8016816:	4617      	mov	r7, r2
 8016818:	4605      	mov	r5, r0
 801681a:	f7e9 fce3 	bl	80001e4 <strlen>
 801681e:	b1b0      	cbz	r0, 801684e <rcl_validate_topic_name+0x4a>
 8016820:	f895 9000 	ldrb.w	r9, [r5]
 8016824:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 80169d4 <rcl_validate_topic_name+0x1d0>
 8016828:	f81c 3009 	ldrb.w	r3, [ip, r9]
 801682c:	f013 0304 	ands.w	r3, r3, #4
 8016830:	d178      	bne.n	8016924 <rcl_validate_topic_name+0x120>
 8016832:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8016836:	f815 2008 	ldrb.w	r2, [r5, r8]
 801683a:	2a2f      	cmp	r2, #47	; 0x2f
 801683c:	d10e      	bne.n	801685c <rcl_validate_topic_name+0x58>
 801683e:	2202      	movs	r2, #2
 8016840:	6032      	str	r2, [r6, #0]
 8016842:	b36f      	cbz	r7, 80168a0 <rcl_validate_topic_name+0x9c>
 8016844:	f8c7 8000 	str.w	r8, [r7]
 8016848:	4618      	mov	r0, r3
 801684a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801684e:	2301      	movs	r3, #1
 8016850:	6033      	str	r3, [r6, #0]
 8016852:	b32f      	cbz	r7, 80168a0 <rcl_validate_topic_name+0x9c>
 8016854:	2000      	movs	r0, #0
 8016856:	6038      	str	r0, [r7, #0]
 8016858:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801685c:	461c      	mov	r4, r3
 801685e:	4619      	mov	r1, r3
 8016860:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 8016864:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 8016868:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 801686c:	f1be 0f09 	cmp.w	lr, #9
 8016870:	d946      	bls.n	8016900 <rcl_validate_topic_name+0xfc>
 8016872:	f022 0e20 	bic.w	lr, r2, #32
 8016876:	f1ae 0e41 	sub.w	lr, lr, #65	; 0x41
 801687a:	f1be 0f19 	cmp.w	lr, #25
 801687e:	d93f      	bls.n	8016900 <rcl_validate_topic_name+0xfc>
 8016880:	2a5f      	cmp	r2, #95	; 0x5f
 8016882:	d014      	beq.n	80168ae <rcl_validate_topic_name+0xaa>
 8016884:	2a2f      	cmp	r2, #47	; 0x2f
 8016886:	d05b      	beq.n	8016940 <rcl_validate_topic_name+0x13c>
 8016888:	2a7e      	cmp	r2, #126	; 0x7e
 801688a:	d052      	beq.n	8016932 <rcl_validate_topic_name+0x12e>
 801688c:	2a7b      	cmp	r2, #123	; 0x7b
 801688e:	d00a      	beq.n	80168a6 <rcl_validate_topic_name+0xa2>
 8016890:	2a7d      	cmp	r2, #125	; 0x7d
 8016892:	d16f      	bne.n	8016974 <rcl_validate_topic_name+0x170>
 8016894:	2c00      	cmp	r4, #0
 8016896:	d15e      	bne.n	8016956 <rcl_validate_topic_name+0x152>
 8016898:	2305      	movs	r3, #5
 801689a:	6033      	str	r3, [r6, #0]
 801689c:	b107      	cbz	r7, 80168a0 <rcl_validate_topic_name+0x9c>
 801689e:	6039      	str	r1, [r7, #0]
 80168a0:	2000      	movs	r0, #0
 80168a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80168a6:	2c00      	cmp	r4, #0
 80168a8:	d14c      	bne.n	8016944 <rcl_validate_topic_name+0x140>
 80168aa:	460b      	mov	r3, r1
 80168ac:	2401      	movs	r4, #1
 80168ae:	3101      	adds	r1, #1
 80168b0:	4288      	cmp	r0, r1
 80168b2:	d1d7      	bne.n	8016864 <rcl_validate_topic_name+0x60>
 80168b4:	2c00      	cmp	r4, #0
 80168b6:	d156      	bne.n	8016966 <rcl_validate_topic_name+0x162>
 80168b8:	f1b9 0f7e 	cmp.w	r9, #126	; 0x7e
 80168bc:	4620      	mov	r0, r4
 80168be:	d061      	beq.n	8016984 <rcl_validate_topic_name+0x180>
 80168c0:	f108 0e01 	add.w	lr, r8, #1
 80168c4:	e007      	b.n	80168d6 <rcl_validate_topic_name+0xd2>
 80168c6:	2801      	cmp	r0, #1
 80168c8:	d047      	beq.n	801695a <rcl_validate_topic_name+0x156>
 80168ca:	461a      	mov	r2, r3
 80168cc:	4291      	cmp	r1, r2
 80168ce:	4618      	mov	r0, r3
 80168d0:	f105 0501 	add.w	r5, r5, #1
 80168d4:	d944      	bls.n	8016960 <rcl_validate_topic_name+0x15c>
 80168d6:	4580      	cmp	r8, r0
 80168d8:	f100 0301 	add.w	r3, r0, #1
 80168dc:	d037      	beq.n	801694e <rcl_validate_topic_name+0x14a>
 80168de:	782a      	ldrb	r2, [r5, #0]
 80168e0:	2a2f      	cmp	r2, #47	; 0x2f
 80168e2:	d1f0      	bne.n	80168c6 <rcl_validate_topic_name+0xc2>
 80168e4:	786b      	ldrb	r3, [r5, #1]
 80168e6:	f81c 4003 	ldrb.w	r4, [ip, r3]
 80168ea:	1c43      	adds	r3, r0, #1
 80168ec:	0760      	lsls	r0, r4, #29
 80168ee:	461a      	mov	r2, r3
 80168f0:	d5ec      	bpl.n	80168cc <rcl_validate_topic_name+0xc8>
 80168f2:	2304      	movs	r3, #4
 80168f4:	6033      	str	r3, [r6, #0]
 80168f6:	2f00      	cmp	r7, #0
 80168f8:	d0d2      	beq.n	80168a0 <rcl_validate_topic_name+0x9c>
 80168fa:	603a      	str	r2, [r7, #0]
 80168fc:	2000      	movs	r0, #0
 80168fe:	e7ab      	b.n	8016858 <rcl_validate_topic_name+0x54>
 8016900:	f81c 2002 	ldrb.w	r2, [ip, r2]
 8016904:	0752      	lsls	r2, r2, #29
 8016906:	d5d2      	bpl.n	80168ae <rcl_validate_topic_name+0xaa>
 8016908:	2c00      	cmp	r4, #0
 801690a:	d0d0      	beq.n	80168ae <rcl_validate_topic_name+0xaa>
 801690c:	2900      	cmp	r1, #0
 801690e:	d0ce      	beq.n	80168ae <rcl_validate_topic_name+0xaa>
 8016910:	1e4a      	subs	r2, r1, #1
 8016912:	429a      	cmp	r2, r3
 8016914:	d1cb      	bne.n	80168ae <rcl_validate_topic_name+0xaa>
 8016916:	2309      	movs	r3, #9
 8016918:	6033      	str	r3, [r6, #0]
 801691a:	2f00      	cmp	r7, #0
 801691c:	d1bf      	bne.n	801689e <rcl_validate_topic_name+0x9a>
 801691e:	e7bf      	b.n	80168a0 <rcl_validate_topic_name+0x9c>
 8016920:	200b      	movs	r0, #11
 8016922:	4770      	bx	lr
 8016924:	2304      	movs	r3, #4
 8016926:	6033      	str	r3, [r6, #0]
 8016928:	2f00      	cmp	r7, #0
 801692a:	d193      	bne.n	8016854 <rcl_validate_topic_name+0x50>
 801692c:	e7b8      	b.n	80168a0 <rcl_validate_topic_name+0x9c>
 801692e:	200b      	movs	r0, #11
 8016930:	e792      	b.n	8016858 <rcl_validate_topic_name+0x54>
 8016932:	2900      	cmp	r1, #0
 8016934:	d0bb      	beq.n	80168ae <rcl_validate_topic_name+0xaa>
 8016936:	2306      	movs	r3, #6
 8016938:	6033      	str	r3, [r6, #0]
 801693a:	2f00      	cmp	r7, #0
 801693c:	d1af      	bne.n	801689e <rcl_validate_topic_name+0x9a>
 801693e:	e7af      	b.n	80168a0 <rcl_validate_topic_name+0x9c>
 8016940:	2c00      	cmp	r4, #0
 8016942:	d0b4      	beq.n	80168ae <rcl_validate_topic_name+0xaa>
 8016944:	2308      	movs	r3, #8
 8016946:	6033      	str	r3, [r6, #0]
 8016948:	2f00      	cmp	r7, #0
 801694a:	d1a8      	bne.n	801689e <rcl_validate_topic_name+0x9a>
 801694c:	e7a8      	b.n	80168a0 <rcl_validate_topic_name+0x9c>
 801694e:	4672      	mov	r2, lr
 8016950:	f108 0301 	add.w	r3, r8, #1
 8016954:	e7ba      	b.n	80168cc <rcl_validate_topic_name+0xc8>
 8016956:	2400      	movs	r4, #0
 8016958:	e7a9      	b.n	80168ae <rcl_validate_topic_name+0xaa>
 801695a:	2202      	movs	r2, #2
 801695c:	4613      	mov	r3, r2
 801695e:	e7b5      	b.n	80168cc <rcl_validate_topic_name+0xc8>
 8016960:	2000      	movs	r0, #0
 8016962:	6030      	str	r0, [r6, #0]
 8016964:	e778      	b.n	8016858 <rcl_validate_topic_name+0x54>
 8016966:	2205      	movs	r2, #5
 8016968:	6032      	str	r2, [r6, #0]
 801696a:	2f00      	cmp	r7, #0
 801696c:	d098      	beq.n	80168a0 <rcl_validate_topic_name+0x9c>
 801696e:	603b      	str	r3, [r7, #0]
 8016970:	2000      	movs	r0, #0
 8016972:	e771      	b.n	8016858 <rcl_validate_topic_name+0x54>
 8016974:	2c00      	cmp	r4, #0
 8016976:	bf14      	ite	ne
 8016978:	2308      	movne	r3, #8
 801697a:	2303      	moveq	r3, #3
 801697c:	6033      	str	r3, [r6, #0]
 801697e:	2f00      	cmp	r7, #0
 8016980:	d18d      	bne.n	801689e <rcl_validate_topic_name+0x9a>
 8016982:	e78d      	b.n	80168a0 <rcl_validate_topic_name+0x9c>
 8016984:	f108 0401 	add.w	r4, r8, #1
 8016988:	e007      	b.n	801699a <rcl_validate_topic_name+0x196>
 801698a:	2801      	cmp	r0, #1
 801698c:	d019      	beq.n	80169c2 <rcl_validate_topic_name+0x1be>
 801698e:	461a      	mov	r2, r3
 8016990:	4291      	cmp	r1, r2
 8016992:	4618      	mov	r0, r3
 8016994:	f105 0501 	add.w	r5, r5, #1
 8016998:	d9e2      	bls.n	8016960 <rcl_validate_topic_name+0x15c>
 801699a:	4580      	cmp	r8, r0
 801699c:	f100 0301 	add.w	r3, r0, #1
 80169a0:	d00b      	beq.n	80169ba <rcl_validate_topic_name+0x1b6>
 80169a2:	782a      	ldrb	r2, [r5, #0]
 80169a4:	2a2f      	cmp	r2, #47	; 0x2f
 80169a6:	d1f0      	bne.n	801698a <rcl_validate_topic_name+0x186>
 80169a8:	786b      	ldrb	r3, [r5, #1]
 80169aa:	f81c e003 	ldrb.w	lr, [ip, r3]
 80169ae:	1c43      	adds	r3, r0, #1
 80169b0:	f01e 0f04 	tst.w	lr, #4
 80169b4:	461a      	mov	r2, r3
 80169b6:	d0eb      	beq.n	8016990 <rcl_validate_topic_name+0x18c>
 80169b8:	e79b      	b.n	80168f2 <rcl_validate_topic_name+0xee>
 80169ba:	4622      	mov	r2, r4
 80169bc:	f108 0301 	add.w	r3, r8, #1
 80169c0:	e7e6      	b.n	8016990 <rcl_validate_topic_name+0x18c>
 80169c2:	2307      	movs	r3, #7
 80169c4:	6033      	str	r3, [r6, #0]
 80169c6:	2f00      	cmp	r7, #0
 80169c8:	f43f af6a 	beq.w	80168a0 <rcl_validate_topic_name+0x9c>
 80169cc:	6038      	str	r0, [r7, #0]
 80169ce:	2000      	movs	r0, #0
 80169d0:	e742      	b.n	8016858 <rcl_validate_topic_name+0x54>
 80169d2:	bf00      	nop
 80169d4:	0801f651 	.word	0x0801f651

080169d8 <rcl_get_zero_initialized_wait_set>:
 80169d8:	b470      	push	{r4, r5, r6}
 80169da:	4d07      	ldr	r5, [pc, #28]	; (80169f8 <rcl_get_zero_initialized_wait_set+0x20>)
 80169dc:	4606      	mov	r6, r0
 80169de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80169e0:	4634      	mov	r4, r6
 80169e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80169e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80169e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80169e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80169ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80169ec:	682b      	ldr	r3, [r5, #0]
 80169ee:	6023      	str	r3, [r4, #0]
 80169f0:	4630      	mov	r0, r6
 80169f2:	bc70      	pop	{r4, r5, r6}
 80169f4:	4770      	bx	lr
 80169f6:	bf00      	nop
 80169f8:	0801f23c 	.word	0x0801f23c

080169fc <rcl_wait_set_is_valid>:
 80169fc:	b118      	cbz	r0, 8016a06 <rcl_wait_set_is_valid+0xa>
 80169fe:	6b00      	ldr	r0, [r0, #48]	; 0x30
 8016a00:	3800      	subs	r0, #0
 8016a02:	bf18      	it	ne
 8016a04:	2001      	movne	r0, #1
 8016a06:	4770      	bx	lr

08016a08 <rcl_wait_set_fini>:
 8016a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a0c:	b082      	sub	sp, #8
 8016a0e:	2800      	cmp	r0, #0
 8016a10:	f000 8095 	beq.w	8016b3e <rcl_wait_set_fini+0x136>
 8016a14:	6b06      	ldr	r6, [r0, #48]	; 0x30
 8016a16:	4604      	mov	r4, r0
 8016a18:	2e00      	cmp	r6, #0
 8016a1a:	f000 808c 	beq.w	8016b36 <rcl_wait_set_fini+0x12e>
 8016a1e:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 8016a20:	f001 fd1a 	bl	8018458 <rmw_destroy_wait_set>
 8016a24:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a26:	1e06      	subs	r6, r0, #0
 8016a28:	bf18      	it	ne
 8016a2a:	f44f 7661 	movne.w	r6, #900	; 0x384
 8016a2e:	2d00      	cmp	r5, #0
 8016a30:	f000 8081 	beq.w	8016b36 <rcl_wait_set_fini+0x12e>
 8016a34:	6820      	ldr	r0, [r4, #0]
 8016a36:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8016a3a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016a3c:	2700      	movs	r7, #0
 8016a3e:	6067      	str	r7, [r4, #4]
 8016a40:	602f      	str	r7, [r5, #0]
 8016a42:	b120      	cbz	r0, 8016a4e <rcl_wait_set_fini+0x46>
 8016a44:	9101      	str	r1, [sp, #4]
 8016a46:	47c0      	blx	r8
 8016a48:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a4a:	9901      	ldr	r1, [sp, #4]
 8016a4c:	6027      	str	r7, [r4, #0]
 8016a4e:	68a8      	ldr	r0, [r5, #8]
 8016a50:	b120      	cbz	r0, 8016a5c <rcl_wait_set_fini+0x54>
 8016a52:	47c0      	blx	r8
 8016a54:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a56:	2300      	movs	r3, #0
 8016a58:	e9c5 3301 	strd	r3, r3, [r5, #4]
 8016a5c:	68a0      	ldr	r0, [r4, #8]
 8016a5e:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8016a60:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016a62:	f04f 0800 	mov.w	r8, #0
 8016a66:	f8c4 800c 	str.w	r8, [r4, #12]
 8016a6a:	f8c5 800c 	str.w	r8, [r5, #12]
 8016a6e:	b128      	cbz	r0, 8016a7c <rcl_wait_set_fini+0x74>
 8016a70:	47b8      	blx	r7
 8016a72:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a74:	f8c4 8008 	str.w	r8, [r4, #8]
 8016a78:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8016a7a:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016a7c:	6968      	ldr	r0, [r5, #20]
 8016a7e:	f04f 0800 	mov.w	r8, #0
 8016a82:	f8c5 8010 	str.w	r8, [r5, #16]
 8016a86:	b128      	cbz	r0, 8016a94 <rcl_wait_set_fini+0x8c>
 8016a88:	47b8      	blx	r7
 8016a8a:	f8c5 8014 	str.w	r8, [r5, #20]
 8016a8e:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016a90:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8016a92:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016a94:	6920      	ldr	r0, [r4, #16]
 8016a96:	f04f 0800 	mov.w	r8, #0
 8016a9a:	f8c4 8014 	str.w	r8, [r4, #20]
 8016a9e:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 8016aa2:	b128      	cbz	r0, 8016ab0 <rcl_wait_set_fini+0xa8>
 8016aa4:	47b8      	blx	r7
 8016aa6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016aa8:	f8c4 8010 	str.w	r8, [r4, #16]
 8016aac:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 8016aae:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016ab0:	69a0      	ldr	r0, [r4, #24]
 8016ab2:	f04f 0800 	mov.w	r8, #0
 8016ab6:	f8c4 801c 	str.w	r8, [r4, #28]
 8016aba:	f8c5 8018 	str.w	r8, [r5, #24]
 8016abe:	b128      	cbz	r0, 8016acc <rcl_wait_set_fini+0xc4>
 8016ac0:	9101      	str	r1, [sp, #4]
 8016ac2:	47b8      	blx	r7
 8016ac4:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016ac6:	9901      	ldr	r1, [sp, #4]
 8016ac8:	f8c4 8018 	str.w	r8, [r4, #24]
 8016acc:	6a28      	ldr	r0, [r5, #32]
 8016ace:	b120      	cbz	r0, 8016ada <rcl_wait_set_fini+0xd2>
 8016ad0:	47b8      	blx	r7
 8016ad2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016ad4:	2300      	movs	r3, #0
 8016ad6:	e9c5 3307 	strd	r3, r3, [r5, #28]
 8016ada:	6a20      	ldr	r0, [r4, #32]
 8016adc:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8016ae0:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016ae2:	2700      	movs	r7, #0
 8016ae4:	6267      	str	r7, [r4, #36]	; 0x24
 8016ae6:	626f      	str	r7, [r5, #36]	; 0x24
 8016ae8:	b120      	cbz	r0, 8016af4 <rcl_wait_set_fini+0xec>
 8016aea:	9101      	str	r1, [sp, #4]
 8016aec:	47c0      	blx	r8
 8016aee:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016af0:	9901      	ldr	r1, [sp, #4]
 8016af2:	6227      	str	r7, [r4, #32]
 8016af4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8016af6:	b120      	cbz	r0, 8016b02 <rcl_wait_set_fini+0xfa>
 8016af8:	47c0      	blx	r8
 8016afa:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016afc:	2300      	movs	r3, #0
 8016afe:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 8016b02:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016b04:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 8016b08:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016b0a:	2700      	movs	r7, #0
 8016b0c:	62e7      	str	r7, [r4, #44]	; 0x2c
 8016b0e:	632f      	str	r7, [r5, #48]	; 0x30
 8016b10:	b120      	cbz	r0, 8016b1c <rcl_wait_set_fini+0x114>
 8016b12:	9101      	str	r1, [sp, #4]
 8016b14:	47c0      	blx	r8
 8016b16:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016b18:	9901      	ldr	r1, [sp, #4]
 8016b1a:	62a7      	str	r7, [r4, #40]	; 0x28
 8016b1c:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 8016b1e:	b120      	cbz	r0, 8016b2a <rcl_wait_set_fini+0x122>
 8016b20:	47c0      	blx	r8
 8016b22:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016b24:	2300      	movs	r3, #0
 8016b26:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 8016b2a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8016b2c:	6da9      	ldr	r1, [r5, #88]	; 0x58
 8016b2e:	4628      	mov	r0, r5
 8016b30:	4798      	blx	r3
 8016b32:	2300      	movs	r3, #0
 8016b34:	6323      	str	r3, [r4, #48]	; 0x30
 8016b36:	4630      	mov	r0, r6
 8016b38:	b002      	add	sp, #8
 8016b3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016b3e:	260b      	movs	r6, #11
 8016b40:	4630      	mov	r0, r6
 8016b42:	b002      	add	sp, #8
 8016b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08016b48 <rcl_wait_set_add_subscription>:
 8016b48:	b320      	cbz	r0, 8016b94 <rcl_wait_set_add_subscription+0x4c>
 8016b4a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8016b4c:	b570      	push	{r4, r5, r6, lr}
 8016b4e:	4604      	mov	r4, r0
 8016b50:	b1d3      	cbz	r3, 8016b88 <rcl_wait_set_add_subscription+0x40>
 8016b52:	b319      	cbz	r1, 8016b9c <rcl_wait_set_add_subscription+0x54>
 8016b54:	681d      	ldr	r5, [r3, #0]
 8016b56:	6860      	ldr	r0, [r4, #4]
 8016b58:	4285      	cmp	r5, r0
 8016b5a:	d218      	bcs.n	8016b8e <rcl_wait_set_add_subscription+0x46>
 8016b5c:	6820      	ldr	r0, [r4, #0]
 8016b5e:	1c6e      	adds	r6, r5, #1
 8016b60:	601e      	str	r6, [r3, #0]
 8016b62:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8016b66:	b102      	cbz	r2, 8016b6a <rcl_wait_set_add_subscription+0x22>
 8016b68:	6015      	str	r5, [r2, #0]
 8016b6a:	4608      	mov	r0, r1
 8016b6c:	f7f7 fdfe 	bl	800e76c <rcl_subscription_get_rmw_handle>
 8016b70:	b190      	cbz	r0, 8016b98 <rcl_wait_set_add_subscription+0x50>
 8016b72:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016b74:	6842      	ldr	r2, [r0, #4]
 8016b76:	689b      	ldr	r3, [r3, #8]
 8016b78:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016b7c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8016b7e:	6853      	ldr	r3, [r2, #4]
 8016b80:	3301      	adds	r3, #1
 8016b82:	6053      	str	r3, [r2, #4]
 8016b84:	2000      	movs	r0, #0
 8016b86:	bd70      	pop	{r4, r5, r6, pc}
 8016b88:	f44f 7061 	mov.w	r0, #900	; 0x384
 8016b8c:	bd70      	pop	{r4, r5, r6, pc}
 8016b8e:	f240 3086 	movw	r0, #902	; 0x386
 8016b92:	bd70      	pop	{r4, r5, r6, pc}
 8016b94:	200b      	movs	r0, #11
 8016b96:	4770      	bx	lr
 8016b98:	2001      	movs	r0, #1
 8016b9a:	bd70      	pop	{r4, r5, r6, pc}
 8016b9c:	200b      	movs	r0, #11
 8016b9e:	bd70      	pop	{r4, r5, r6, pc}

08016ba0 <rcl_wait_set_clear>:
 8016ba0:	2800      	cmp	r0, #0
 8016ba2:	d073      	beq.n	8016c8c <rcl_wait_set_clear+0xec>
 8016ba4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8016ba6:	b510      	push	{r4, lr}
 8016ba8:	4604      	mov	r4, r0
 8016baa:	2b00      	cmp	r3, #0
 8016bac:	d070      	beq.n	8016c90 <rcl_wait_set_clear+0xf0>
 8016bae:	6800      	ldr	r0, [r0, #0]
 8016bb0:	b138      	cbz	r0, 8016bc2 <rcl_wait_set_clear+0x22>
 8016bb2:	6862      	ldr	r2, [r4, #4]
 8016bb4:	2100      	movs	r1, #0
 8016bb6:	0092      	lsls	r2, r2, #2
 8016bb8:	f002 fde4 	bl	8019784 <memset>
 8016bbc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016bbe:	2200      	movs	r2, #0
 8016bc0:	601a      	str	r2, [r3, #0]
 8016bc2:	68a0      	ldr	r0, [r4, #8]
 8016bc4:	b138      	cbz	r0, 8016bd6 <rcl_wait_set_clear+0x36>
 8016bc6:	68e2      	ldr	r2, [r4, #12]
 8016bc8:	2100      	movs	r1, #0
 8016bca:	0092      	lsls	r2, r2, #2
 8016bcc:	f002 fdda 	bl	8019784 <memset>
 8016bd0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016bd2:	2200      	movs	r2, #0
 8016bd4:	60da      	str	r2, [r3, #12]
 8016bd6:	69a0      	ldr	r0, [r4, #24]
 8016bd8:	b138      	cbz	r0, 8016bea <rcl_wait_set_clear+0x4a>
 8016bda:	69e2      	ldr	r2, [r4, #28]
 8016bdc:	2100      	movs	r1, #0
 8016bde:	0092      	lsls	r2, r2, #2
 8016be0:	f002 fdd0 	bl	8019784 <memset>
 8016be4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016be6:	2200      	movs	r2, #0
 8016be8:	619a      	str	r2, [r3, #24]
 8016bea:	6a20      	ldr	r0, [r4, #32]
 8016bec:	b138      	cbz	r0, 8016bfe <rcl_wait_set_clear+0x5e>
 8016bee:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8016bf0:	2100      	movs	r1, #0
 8016bf2:	0092      	lsls	r2, r2, #2
 8016bf4:	f002 fdc6 	bl	8019784 <memset>
 8016bf8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016bfa:	2200      	movs	r2, #0
 8016bfc:	625a      	str	r2, [r3, #36]	; 0x24
 8016bfe:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016c00:	b138      	cbz	r0, 8016c12 <rcl_wait_set_clear+0x72>
 8016c02:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8016c04:	2100      	movs	r1, #0
 8016c06:	0092      	lsls	r2, r2, #2
 8016c08:	f002 fdbc 	bl	8019784 <memset>
 8016c0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c0e:	2200      	movs	r2, #0
 8016c10:	631a      	str	r2, [r3, #48]	; 0x30
 8016c12:	6920      	ldr	r0, [r4, #16]
 8016c14:	b138      	cbz	r0, 8016c26 <rcl_wait_set_clear+0x86>
 8016c16:	6962      	ldr	r2, [r4, #20]
 8016c18:	2100      	movs	r1, #0
 8016c1a:	0092      	lsls	r2, r2, #2
 8016c1c:	f002 fdb2 	bl	8019784 <memset>
 8016c20:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c22:	2200      	movs	r2, #0
 8016c24:	641a      	str	r2, [r3, #64]	; 0x40
 8016c26:	6898      	ldr	r0, [r3, #8]
 8016c28:	b138      	cbz	r0, 8016c3a <rcl_wait_set_clear+0x9a>
 8016c2a:	685a      	ldr	r2, [r3, #4]
 8016c2c:	2100      	movs	r1, #0
 8016c2e:	0092      	lsls	r2, r2, #2
 8016c30:	f002 fda8 	bl	8019784 <memset>
 8016c34:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c36:	2200      	movs	r2, #0
 8016c38:	605a      	str	r2, [r3, #4]
 8016c3a:	6958      	ldr	r0, [r3, #20]
 8016c3c:	b138      	cbz	r0, 8016c4e <rcl_wait_set_clear+0xae>
 8016c3e:	691a      	ldr	r2, [r3, #16]
 8016c40:	2100      	movs	r1, #0
 8016c42:	0092      	lsls	r2, r2, #2
 8016c44:	f002 fd9e 	bl	8019784 <memset>
 8016c48:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c4a:	2200      	movs	r2, #0
 8016c4c:	611a      	str	r2, [r3, #16]
 8016c4e:	6a18      	ldr	r0, [r3, #32]
 8016c50:	b138      	cbz	r0, 8016c62 <rcl_wait_set_clear+0xc2>
 8016c52:	69da      	ldr	r2, [r3, #28]
 8016c54:	2100      	movs	r1, #0
 8016c56:	0092      	lsls	r2, r2, #2
 8016c58:	f002 fd94 	bl	8019784 <memset>
 8016c5c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c5e:	2200      	movs	r2, #0
 8016c60:	61da      	str	r2, [r3, #28]
 8016c62:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8016c64:	b138      	cbz	r0, 8016c76 <rcl_wait_set_clear+0xd6>
 8016c66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8016c68:	2100      	movs	r1, #0
 8016c6a:	0092      	lsls	r2, r2, #2
 8016c6c:	f002 fd8a 	bl	8019784 <memset>
 8016c70:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c72:	2200      	movs	r2, #0
 8016c74:	629a      	str	r2, [r3, #40]	; 0x28
 8016c76:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8016c78:	b138      	cbz	r0, 8016c8a <rcl_wait_set_clear+0xea>
 8016c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8016c7c:	2100      	movs	r1, #0
 8016c7e:	0092      	lsls	r2, r2, #2
 8016c80:	f002 fd80 	bl	8019784 <memset>
 8016c84:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016c86:	2000      	movs	r0, #0
 8016c88:	6358      	str	r0, [r3, #52]	; 0x34
 8016c8a:	bd10      	pop	{r4, pc}
 8016c8c:	200b      	movs	r0, #11
 8016c8e:	4770      	bx	lr
 8016c90:	f44f 7061 	mov.w	r0, #900	; 0x384
 8016c94:	bd10      	pop	{r4, pc}
 8016c96:	bf00      	nop

08016c98 <rcl_wait_set_resize>:
 8016c98:	2800      	cmp	r0, #0
 8016c9a:	f000 81a6 	beq.w	8016fea <rcl_wait_set_resize+0x352>
 8016c9e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016ca2:	f8d0 a030 	ldr.w	sl, [r0, #48]	; 0x30
 8016ca6:	b083      	sub	sp, #12
 8016ca8:	4604      	mov	r4, r0
 8016caa:	f1ba 0f00 	cmp.w	sl, #0
 8016cae:	f000 819e 	beq.w	8016fee <rcl_wait_set_resize+0x356>
 8016cb2:	461e      	mov	r6, r3
 8016cb4:	e9da b313 	ldrd	fp, r3, [sl, #76]	; 0x4c
 8016cb8:	f04f 0800 	mov.w	r8, #0
 8016cbc:	f8da 9058 	ldr.w	r9, [sl, #88]	; 0x58
 8016cc0:	9300      	str	r3, [sp, #0]
 8016cc2:	f8c0 8004 	str.w	r8, [r0, #4]
 8016cc6:	460f      	mov	r7, r1
 8016cc8:	4615      	mov	r5, r2
 8016cca:	f8ca 8000 	str.w	r8, [sl]
 8016cce:	2900      	cmp	r1, #0
 8016cd0:	f000 80c9 	beq.w	8016e66 <rcl_wait_set_resize+0x1ce>
 8016cd4:	ea4f 0a81 	mov.w	sl, r1, lsl #2
 8016cd8:	6800      	ldr	r0, [r0, #0]
 8016cda:	4651      	mov	r1, sl
 8016cdc:	464a      	mov	r2, r9
 8016cde:	4798      	blx	r3
 8016ce0:	6020      	str	r0, [r4, #0]
 8016ce2:	2800      	cmp	r0, #0
 8016ce4:	f000 80d8 	beq.w	8016e98 <rcl_wait_set_resize+0x200>
 8016ce8:	4652      	mov	r2, sl
 8016cea:	4641      	mov	r1, r8
 8016cec:	f002 fd4a 	bl	8019784 <memset>
 8016cf0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016cf2:	6067      	str	r7, [r4, #4]
 8016cf4:	6898      	ldr	r0, [r3, #8]
 8016cf6:	f8c3 8004 	str.w	r8, [r3, #4]
 8016cfa:	9301      	str	r3, [sp, #4]
 8016cfc:	464a      	mov	r2, r9
 8016cfe:	9b00      	ldr	r3, [sp, #0]
 8016d00:	4651      	mov	r1, sl
 8016d02:	4798      	blx	r3
 8016d04:	9b01      	ldr	r3, [sp, #4]
 8016d06:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8016d08:	6098      	str	r0, [r3, #8]
 8016d0a:	6897      	ldr	r7, [r2, #8]
 8016d0c:	2f00      	cmp	r7, #0
 8016d0e:	f000 80be 	beq.w	8016e8e <rcl_wait_set_resize+0x1f6>
 8016d12:	4652      	mov	r2, sl
 8016d14:	4641      	mov	r1, r8
 8016d16:	4638      	mov	r0, r7
 8016d18:	f002 fd34 	bl	8019784 <memset>
 8016d1c:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d20:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016d24:	2700      	movs	r7, #0
 8016d26:	e9da 2313 	ldrd	r2, r3, [sl, #76]	; 0x4c
 8016d2a:	60e7      	str	r7, [r4, #12]
 8016d2c:	f8ca 700c 	str.w	r7, [sl, #12]
 8016d30:	2d00      	cmp	r5, #0
 8016d32:	f040 80b5 	bne.w	8016ea0 <rcl_wait_set_resize+0x208>
 8016d36:	68a0      	ldr	r0, [r4, #8]
 8016d38:	b130      	cbz	r0, 8016d48 <rcl_wait_set_resize+0xb0>
 8016d3a:	4641      	mov	r1, r8
 8016d3c:	4790      	blx	r2
 8016d3e:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d42:	60a5      	str	r5, [r4, #8]
 8016d44:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016d48:	2700      	movs	r7, #0
 8016d4a:	19ad      	adds	r5, r5, r6
 8016d4c:	f8ca 7010 	str.w	r7, [sl, #16]
 8016d50:	f040 80be 	bne.w	8016ed0 <rcl_wait_set_resize+0x238>
 8016d54:	f8da 0014 	ldr.w	r0, [sl, #20]
 8016d58:	b148      	cbz	r0, 8016d6e <rcl_wait_set_resize+0xd6>
 8016d5a:	f8da 304c 	ldr.w	r3, [sl, #76]	; 0x4c
 8016d5e:	4641      	mov	r1, r8
 8016d60:	4798      	blx	r3
 8016d62:	f8ca 5014 	str.w	r5, [sl, #20]
 8016d66:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d6a:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016d6e:	2500      	movs	r5, #0
 8016d70:	e9da 9713 	ldrd	r9, r7, [sl, #76]	; 0x4c
 8016d74:	6165      	str	r5, [r4, #20]
 8016d76:	f8ca 5040 	str.w	r5, [sl, #64]	; 0x40
 8016d7a:	2e00      	cmp	r6, #0
 8016d7c:	f040 80bf 	bne.w	8016efe <rcl_wait_set_resize+0x266>
 8016d80:	6920      	ldr	r0, [r4, #16]
 8016d82:	b140      	cbz	r0, 8016d96 <rcl_wait_set_resize+0xfe>
 8016d84:	4641      	mov	r1, r8
 8016d86:	47c8      	blx	r9
 8016d88:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016d8c:	6126      	str	r6, [r4, #16]
 8016d8e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	; 0x4c
 8016d92:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016d96:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016d98:	2500      	movs	r5, #0
 8016d9a:	61e5      	str	r5, [r4, #28]
 8016d9c:	f8ca 5018 	str.w	r5, [sl, #24]
 8016da0:	2b00      	cmp	r3, #0
 8016da2:	f040 80c1 	bne.w	8016f28 <rcl_wait_set_resize+0x290>
 8016da6:	69a0      	ldr	r0, [r4, #24]
 8016da8:	b128      	cbz	r0, 8016db6 <rcl_wait_set_resize+0x11e>
 8016daa:	4641      	mov	r1, r8
 8016dac:	47c8      	blx	r9
 8016dae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016db0:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016db4:	61a3      	str	r3, [r4, #24]
 8016db6:	f8da 0020 	ldr.w	r0, [sl, #32]
 8016dba:	b130      	cbz	r0, 8016dca <rcl_wait_set_resize+0x132>
 8016dbc:	4641      	mov	r1, r8
 8016dbe:	47c8      	blx	r9
 8016dc0:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016dc4:	2300      	movs	r3, #0
 8016dc6:	e9ca 3307 	strd	r3, r3, [sl, #28]
 8016dca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016dcc:	f8da 7058 	ldr.w	r7, [sl, #88]	; 0x58
 8016dd0:	2600      	movs	r6, #0
 8016dd2:	e9da 8913 	ldrd	r8, r9, [sl, #76]	; 0x4c
 8016dd6:	6266      	str	r6, [r4, #36]	; 0x24
 8016dd8:	f8ca 6024 	str.w	r6, [sl, #36]	; 0x24
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	f000 80c8 	beq.w	8016f72 <rcl_wait_set_resize+0x2da>
 8016de2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 8016de6:	6a20      	ldr	r0, [r4, #32]
 8016de8:	4651      	mov	r1, sl
 8016dea:	463a      	mov	r2, r7
 8016dec:	47c8      	blx	r9
 8016dee:	6220      	str	r0, [r4, #32]
 8016df0:	2800      	cmp	r0, #0
 8016df2:	d051      	beq.n	8016e98 <rcl_wait_set_resize+0x200>
 8016df4:	4652      	mov	r2, sl
 8016df6:	4631      	mov	r1, r6
 8016df8:	f002 fcc4 	bl	8019784 <memset>
 8016dfc:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8016dfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016e00:	6263      	str	r3, [r4, #36]	; 0x24
 8016e02:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8016e04:	62ae      	str	r6, [r5, #40]	; 0x28
 8016e06:	463a      	mov	r2, r7
 8016e08:	4651      	mov	r1, sl
 8016e0a:	47c8      	blx	r9
 8016e0c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016e0e:	62e8      	str	r0, [r5, #44]	; 0x2c
 8016e10:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8016e12:	2d00      	cmp	r5, #0
 8016e14:	f000 8105 	beq.w	8017022 <rcl_wait_set_resize+0x38a>
 8016e18:	4652      	mov	r2, sl
 8016e1a:	4631      	mov	r1, r6
 8016e1c:	4628      	mov	r0, r5
 8016e1e:	f002 fcb1 	bl	8019784 <memset>
 8016e22:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016e28:	f8da 6058 	ldr.w	r6, [sl, #88]	; 0x58
 8016e2c:	2500      	movs	r5, #0
 8016e2e:	e9da 7913 	ldrd	r7, r9, [sl, #76]	; 0x4c
 8016e32:	62e5      	str	r5, [r4, #44]	; 0x2c
 8016e34:	f8ca 5030 	str.w	r5, [sl, #48]	; 0x30
 8016e38:	2b00      	cmp	r3, #0
 8016e3a:	f040 80af 	bne.w	8016f9c <rcl_wait_set_resize+0x304>
 8016e3e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016e40:	b128      	cbz	r0, 8016e4e <rcl_wait_set_resize+0x1b6>
 8016e42:	4631      	mov	r1, r6
 8016e44:	47b8      	blx	r7
 8016e46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016e48:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e4c:	62a3      	str	r3, [r4, #40]	; 0x28
 8016e4e:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8016e52:	b310      	cbz	r0, 8016e9a <rcl_wait_set_resize+0x202>
 8016e54:	4631      	mov	r1, r6
 8016e56:	47b8      	blx	r7
 8016e58:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016e5a:	2000      	movs	r0, #0
 8016e5c:	e9c3 000d 	strd	r0, r0, [r3, #52]	; 0x34
 8016e60:	b003      	add	sp, #12
 8016e62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e66:	6800      	ldr	r0, [r0, #0]
 8016e68:	b120      	cbz	r0, 8016e74 <rcl_wait_set_resize+0x1dc>
 8016e6a:	4649      	mov	r1, r9
 8016e6c:	47d8      	blx	fp
 8016e6e:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e72:	6027      	str	r7, [r4, #0]
 8016e74:	f8da 0008 	ldr.w	r0, [sl, #8]
 8016e78:	2800      	cmp	r0, #0
 8016e7a:	f43f af51 	beq.w	8016d20 <rcl_wait_set_resize+0x88>
 8016e7e:	4649      	mov	r1, r9
 8016e80:	47d8      	blx	fp
 8016e82:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016e86:	2300      	movs	r3, #0
 8016e88:	e9ca 3301 	strd	r3, r3, [sl, #4]
 8016e8c:	e748      	b.n	8016d20 <rcl_wait_set_resize+0x88>
 8016e8e:	6820      	ldr	r0, [r4, #0]
 8016e90:	4649      	mov	r1, r9
 8016e92:	47d8      	blx	fp
 8016e94:	e9c4 7700 	strd	r7, r7, [r4]
 8016e98:	200a      	movs	r0, #10
 8016e9a:	b003      	add	sp, #12
 8016e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ea0:	ea4f 0985 	mov.w	r9, r5, lsl #2
 8016ea4:	68a0      	ldr	r0, [r4, #8]
 8016ea6:	4642      	mov	r2, r8
 8016ea8:	4649      	mov	r1, r9
 8016eaa:	4798      	blx	r3
 8016eac:	60a0      	str	r0, [r4, #8]
 8016eae:	2800      	cmp	r0, #0
 8016eb0:	d0f2      	beq.n	8016e98 <rcl_wait_set_resize+0x200>
 8016eb2:	4639      	mov	r1, r7
 8016eb4:	464a      	mov	r2, r9
 8016eb6:	f002 fc65 	bl	8019784 <memset>
 8016eba:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016ebe:	60e5      	str	r5, [r4, #12]
 8016ec0:	2700      	movs	r7, #0
 8016ec2:	19ad      	adds	r5, r5, r6
 8016ec4:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016ec8:	f8ca 7010 	str.w	r7, [sl, #16]
 8016ecc:	f43f af42 	beq.w	8016d54 <rcl_wait_set_resize+0xbc>
 8016ed0:	00ad      	lsls	r5, r5, #2
 8016ed2:	4642      	mov	r2, r8
 8016ed4:	f8da 3050 	ldr.w	r3, [sl, #80]	; 0x50
 8016ed8:	f8da 0014 	ldr.w	r0, [sl, #20]
 8016edc:	4629      	mov	r1, r5
 8016ede:	4798      	blx	r3
 8016ee0:	4680      	mov	r8, r0
 8016ee2:	f8ca 0014 	str.w	r0, [sl, #20]
 8016ee6:	2800      	cmp	r0, #0
 8016ee8:	f000 8084 	beq.w	8016ff4 <rcl_wait_set_resize+0x35c>
 8016eec:	462a      	mov	r2, r5
 8016eee:	4639      	mov	r1, r7
 8016ef0:	f002 fc48 	bl	8019784 <memset>
 8016ef4:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016ef8:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016efc:	e737      	b.n	8016d6e <rcl_wait_set_resize+0xd6>
 8016efe:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8016f02:	6920      	ldr	r0, [r4, #16]
 8016f04:	4642      	mov	r2, r8
 8016f06:	4649      	mov	r1, r9
 8016f08:	47b8      	blx	r7
 8016f0a:	6120      	str	r0, [r4, #16]
 8016f0c:	2800      	cmp	r0, #0
 8016f0e:	d0c3      	beq.n	8016e98 <rcl_wait_set_resize+0x200>
 8016f10:	464a      	mov	r2, r9
 8016f12:	4629      	mov	r1, r5
 8016f14:	f002 fc36 	bl	8019784 <memset>
 8016f18:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016f1c:	6166      	str	r6, [r4, #20]
 8016f1e:	e9da 9713 	ldrd	r9, r7, [sl, #76]	; 0x4c
 8016f22:	f8da 8058 	ldr.w	r8, [sl, #88]	; 0x58
 8016f26:	e736      	b.n	8016d96 <rcl_wait_set_resize+0xfe>
 8016f28:	009e      	lsls	r6, r3, #2
 8016f2a:	69a0      	ldr	r0, [r4, #24]
 8016f2c:	4631      	mov	r1, r6
 8016f2e:	4642      	mov	r2, r8
 8016f30:	47b8      	blx	r7
 8016f32:	61a0      	str	r0, [r4, #24]
 8016f34:	2800      	cmp	r0, #0
 8016f36:	d0af      	beq.n	8016e98 <rcl_wait_set_resize+0x200>
 8016f38:	4632      	mov	r2, r6
 8016f3a:	4629      	mov	r1, r5
 8016f3c:	f002 fc22 	bl	8019784 <memset>
 8016f40:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016f44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016f46:	61e3      	str	r3, [r4, #28]
 8016f48:	f8da 0020 	ldr.w	r0, [sl, #32]
 8016f4c:	f8ca 501c 	str.w	r5, [sl, #28]
 8016f50:	4642      	mov	r2, r8
 8016f52:	4631      	mov	r1, r6
 8016f54:	47b8      	blx	r7
 8016f56:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016f58:	f8ca 0020 	str.w	r0, [sl, #32]
 8016f5c:	6a1f      	ldr	r7, [r3, #32]
 8016f5e:	2f00      	cmp	r7, #0
 8016f60:	d058      	beq.n	8017014 <rcl_wait_set_resize+0x37c>
 8016f62:	4632      	mov	r2, r6
 8016f64:	4629      	mov	r1, r5
 8016f66:	4638      	mov	r0, r7
 8016f68:	f002 fc0c 	bl	8019784 <memset>
 8016f6c:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016f70:	e72b      	b.n	8016dca <rcl_wait_set_resize+0x132>
 8016f72:	6a20      	ldr	r0, [r4, #32]
 8016f74:	b128      	cbz	r0, 8016f82 <rcl_wait_set_resize+0x2ea>
 8016f76:	4639      	mov	r1, r7
 8016f78:	47c0      	blx	r8
 8016f7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016f7c:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016f80:	6223      	str	r3, [r4, #32]
 8016f82:	f8da 002c 	ldr.w	r0, [sl, #44]	; 0x2c
 8016f86:	2800      	cmp	r0, #0
 8016f88:	f43f af4d 	beq.w	8016e26 <rcl_wait_set_resize+0x18e>
 8016f8c:	4639      	mov	r1, r7
 8016f8e:	47c0      	blx	r8
 8016f90:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016f94:	2300      	movs	r3, #0
 8016f96:	e9ca 330a 	strd	r3, r3, [sl, #40]	; 0x28
 8016f9a:	e744      	b.n	8016e26 <rcl_wait_set_resize+0x18e>
 8016f9c:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8016fa0:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8016fa2:	4641      	mov	r1, r8
 8016fa4:	4632      	mov	r2, r6
 8016fa6:	47c8      	blx	r9
 8016fa8:	62a0      	str	r0, [r4, #40]	; 0x28
 8016faa:	2800      	cmp	r0, #0
 8016fac:	f43f af74 	beq.w	8016e98 <rcl_wait_set_resize+0x200>
 8016fb0:	4642      	mov	r2, r8
 8016fb2:	4629      	mov	r1, r5
 8016fb4:	f002 fbe6 	bl	8019784 <memset>
 8016fb8:	f8d4 a030 	ldr.w	sl, [r4, #48]	; 0x30
 8016fbc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016fbe:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016fc0:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 8016fc4:	f8ca 5034 	str.w	r5, [sl, #52]	; 0x34
 8016fc8:	4632      	mov	r2, r6
 8016fca:	4641      	mov	r1, r8
 8016fcc:	47c8      	blx	r9
 8016fce:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016fd0:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 8016fd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016fd6:	b35b      	cbz	r3, 8017030 <rcl_wait_set_resize+0x398>
 8016fd8:	4642      	mov	r2, r8
 8016fda:	4618      	mov	r0, r3
 8016fdc:	4629      	mov	r1, r5
 8016fde:	f002 fbd1 	bl	8019784 <memset>
 8016fe2:	4628      	mov	r0, r5
 8016fe4:	b003      	add	sp, #12
 8016fe6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016fea:	200b      	movs	r0, #11
 8016fec:	4770      	bx	lr
 8016fee:	f44f 7061 	mov.w	r0, #900	; 0x384
 8016ff2:	e752      	b.n	8016e9a <rcl_wait_set_resize+0x202>
 8016ff4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8016ff6:	68a0      	ldr	r0, [r4, #8]
 8016ff8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016ffa:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8016ffc:	4790      	blx	r2
 8016ffe:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017000:	6920      	ldr	r0, [r4, #16]
 8017002:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8017004:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8017006:	e9c4 8802 	strd	r8, r8, [r4, #8]
 801700a:	4790      	blx	r2
 801700c:	e9c4 8804 	strd	r8, r8, [r4, #16]
 8017010:	200a      	movs	r0, #10
 8017012:	e742      	b.n	8016e9a <rcl_wait_set_resize+0x202>
 8017014:	69a0      	ldr	r0, [r4, #24]
 8017016:	4641      	mov	r1, r8
 8017018:	47c8      	blx	r9
 801701a:	e9c4 7706 	strd	r7, r7, [r4, #24]
 801701e:	200a      	movs	r0, #10
 8017020:	e73b      	b.n	8016e9a <rcl_wait_set_resize+0x202>
 8017022:	6a20      	ldr	r0, [r4, #32]
 8017024:	4639      	mov	r1, r7
 8017026:	47c0      	blx	r8
 8017028:	e9c4 5508 	strd	r5, r5, [r4, #32]
 801702c:	200a      	movs	r0, #10
 801702e:	e734      	b.n	8016e9a <rcl_wait_set_resize+0x202>
 8017030:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8017032:	9300      	str	r3, [sp, #0]
 8017034:	4631      	mov	r1, r6
 8017036:	47b8      	blx	r7
 8017038:	9b00      	ldr	r3, [sp, #0]
 801703a:	200a      	movs	r0, #10
 801703c:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 8017040:	e72b      	b.n	8016e9a <rcl_wait_set_resize+0x202>
 8017042:	bf00      	nop

08017044 <rcl_wait_set_init>:
 8017044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017048:	b084      	sub	sp, #16
 801704a:	4604      	mov	r4, r0
 801704c:	a810      	add	r0, sp, #64	; 0x40
 801704e:	f8dd a03c 	ldr.w	sl, [sp, #60]	; 0x3c
 8017052:	460f      	mov	r7, r1
 8017054:	4690      	mov	r8, r2
 8017056:	4699      	mov	r9, r3
 8017058:	f7f8 f87e 	bl	800f158 <rcutils_allocator_is_valid>
 801705c:	2800      	cmp	r0, #0
 801705e:	d06b      	beq.n	8017138 <rcl_wait_set_init+0xf4>
 8017060:	2c00      	cmp	r4, #0
 8017062:	d069      	beq.n	8017138 <rcl_wait_set_init+0xf4>
 8017064:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8017066:	b125      	cbz	r5, 8017072 <rcl_wait_set_init+0x2e>
 8017068:	2564      	movs	r5, #100	; 0x64
 801706a:	4628      	mov	r0, r5
 801706c:	b004      	add	sp, #16
 801706e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017072:	f1ba 0f00 	cmp.w	sl, #0
 8017076:	d05f      	beq.n	8017138 <rcl_wait_set_init+0xf4>
 8017078:	4650      	mov	r0, sl
 801707a:	f7fe f989 	bl	8015390 <rcl_context_is_valid>
 801707e:	2800      	cmp	r0, #0
 8017080:	d067      	beq.n	8017152 <rcl_wait_set_init+0x10e>
 8017082:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017084:	9914      	ldr	r1, [sp, #80]	; 0x50
 8017086:	205c      	movs	r0, #92	; 0x5c
 8017088:	4798      	blx	r3
 801708a:	6320      	str	r0, [r4, #48]	; 0x30
 801708c:	2800      	cmp	r0, #0
 801708e:	d062      	beq.n	8017156 <rcl_wait_set_init+0x112>
 8017090:	225c      	movs	r2, #92	; 0x5c
 8017092:	4629      	mov	r1, r5
 8017094:	f002 fb76 	bl	8019784 <memset>
 8017098:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
 801709c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80170a0:	6b26      	ldr	r6, [r4, #48]	; 0x30
 80170a2:	f8dc e000 	ldr.w	lr, [ip]
 80170a6:	f8c6 a044 	str.w	sl, [r6, #68]	; 0x44
 80170aa:	f106 0c48 	add.w	ip, r6, #72	; 0x48
 80170ae:	e9c6 5504 	strd	r5, r5, [r6, #16]
 80170b2:	e9c6 5507 	strd	r5, r5, [r6, #28]
 80170b6:	e9c6 550a 	strd	r5, r5, [r6, #40]	; 0x28
 80170ba:	e9c6 550d 	strd	r5, r5, [r6, #52]	; 0x34
 80170be:	60b5      	str	r5, [r6, #8]
 80170c0:	6075      	str	r5, [r6, #4]
 80170c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80170c6:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80170ca:	1899      	adds	r1, r3, r2
 80170cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80170ce:	f8da 0000 	ldr.w	r0, [sl]
 80170d2:	f8cc e000 	str.w	lr, [ip]
 80170d6:	4419      	add	r1, r3
 80170d8:	4441      	add	r1, r8
 80170da:	3028      	adds	r0, #40	; 0x28
 80170dc:	eb01 0147 	add.w	r1, r1, r7, lsl #1
 80170e0:	f001 f9b0 	bl	8018444 <rmw_create_wait_set>
 80170e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80170e6:	63f0      	str	r0, [r6, #60]	; 0x3c
 80170e8:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80170ea:	b350      	cbz	r0, 8017142 <rcl_wait_set_init+0xfe>
 80170ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80170ee:	9302      	str	r3, [sp, #8]
 80170f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80170f2:	9301      	str	r3, [sp, #4]
 80170f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80170f6:	9300      	str	r3, [sp, #0]
 80170f8:	4642      	mov	r2, r8
 80170fa:	464b      	mov	r3, r9
 80170fc:	4639      	mov	r1, r7
 80170fe:	4620      	mov	r0, r4
 8017100:	f7ff fdca 	bl	8016c98 <rcl_wait_set_resize>
 8017104:	4605      	mov	r5, r0
 8017106:	2800      	cmp	r0, #0
 8017108:	d0af      	beq.n	801706a <rcl_wait_set_init+0x26>
 801710a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801710c:	bb2b      	cbnz	r3, 801715a <rcl_wait_set_init+0x116>
 801710e:	2600      	movs	r6, #0
 8017110:	e9cd 6601 	strd	r6, r6, [sp, #4]
 8017114:	9600      	str	r6, [sp, #0]
 8017116:	4633      	mov	r3, r6
 8017118:	4632      	mov	r2, r6
 801711a:	4631      	mov	r1, r6
 801711c:	4620      	mov	r0, r4
 801711e:	f7ff fdbb 	bl	8016c98 <rcl_wait_set_resize>
 8017122:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8017124:	2800      	cmp	r0, #0
 8017126:	d0a0      	beq.n	801706a <rcl_wait_set_init+0x26>
 8017128:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801712a:	6d81      	ldr	r1, [r0, #88]	; 0x58
 801712c:	4798      	blx	r3
 801712e:	4628      	mov	r0, r5
 8017130:	6326      	str	r6, [r4, #48]	; 0x30
 8017132:	b004      	add	sp, #16
 8017134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017138:	250b      	movs	r5, #11
 801713a:	4628      	mov	r0, r5
 801713c:	b004      	add	sp, #16
 801713e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017142:	2501      	movs	r5, #1
 8017144:	f001 f988 	bl	8018458 <rmw_destroy_wait_set>
 8017148:	2800      	cmp	r0, #0
 801714a:	bf18      	it	ne
 801714c:	f44f 7561 	movne.w	r5, #900	; 0x384
 8017150:	e7dd      	b.n	801710e <rcl_wait_set_init+0xca>
 8017152:	2565      	movs	r5, #101	; 0x65
 8017154:	e789      	b.n	801706a <rcl_wait_set_init+0x26>
 8017156:	250a      	movs	r5, #10
 8017158:	e787      	b.n	801706a <rcl_wait_set_init+0x26>
 801715a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801715c:	e7f2      	b.n	8017144 <rcl_wait_set_init+0x100>
 801715e:	bf00      	nop

08017160 <rcl_wait_set_add_guard_condition>:
 8017160:	b320      	cbz	r0, 80171ac <rcl_wait_set_add_guard_condition+0x4c>
 8017162:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017164:	b570      	push	{r4, r5, r6, lr}
 8017166:	4604      	mov	r4, r0
 8017168:	b1d3      	cbz	r3, 80171a0 <rcl_wait_set_add_guard_condition+0x40>
 801716a:	b319      	cbz	r1, 80171b4 <rcl_wait_set_add_guard_condition+0x54>
 801716c:	68dd      	ldr	r5, [r3, #12]
 801716e:	68e0      	ldr	r0, [r4, #12]
 8017170:	4285      	cmp	r5, r0
 8017172:	d218      	bcs.n	80171a6 <rcl_wait_set_add_guard_condition+0x46>
 8017174:	68a0      	ldr	r0, [r4, #8]
 8017176:	1c6e      	adds	r6, r5, #1
 8017178:	60de      	str	r6, [r3, #12]
 801717a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801717e:	b102      	cbz	r2, 8017182 <rcl_wait_set_add_guard_condition+0x22>
 8017180:	6015      	str	r5, [r2, #0]
 8017182:	4608      	mov	r0, r1
 8017184:	f002 f8dc 	bl	8019340 <rcl_guard_condition_get_rmw_handle>
 8017188:	b190      	cbz	r0, 80171b0 <rcl_wait_set_add_guard_condition+0x50>
 801718a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801718c:	6842      	ldr	r2, [r0, #4]
 801718e:	695b      	ldr	r3, [r3, #20]
 8017190:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8017194:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8017196:	6913      	ldr	r3, [r2, #16]
 8017198:	3301      	adds	r3, #1
 801719a:	6113      	str	r3, [r2, #16]
 801719c:	2000      	movs	r0, #0
 801719e:	bd70      	pop	{r4, r5, r6, pc}
 80171a0:	f44f 7061 	mov.w	r0, #900	; 0x384
 80171a4:	bd70      	pop	{r4, r5, r6, pc}
 80171a6:	f240 3086 	movw	r0, #902	; 0x386
 80171aa:	bd70      	pop	{r4, r5, r6, pc}
 80171ac:	200b      	movs	r0, #11
 80171ae:	4770      	bx	lr
 80171b0:	2001      	movs	r0, #1
 80171b2:	bd70      	pop	{r4, r5, r6, pc}
 80171b4:	200b      	movs	r0, #11
 80171b6:	bd70      	pop	{r4, r5, r6, pc}

080171b8 <rcl_wait_set_add_timer>:
 80171b8:	b340      	cbz	r0, 801720c <rcl_wait_set_add_timer+0x54>
 80171ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80171bc:	b570      	push	{r4, r5, r6, lr}
 80171be:	4604      	mov	r4, r0
 80171c0:	b1f3      	cbz	r3, 8017200 <rcl_wait_set_add_timer+0x48>
 80171c2:	b329      	cbz	r1, 8017210 <rcl_wait_set_add_timer+0x58>
 80171c4:	6c18      	ldr	r0, [r3, #64]	; 0x40
 80171c6:	6965      	ldr	r5, [r4, #20]
 80171c8:	42a8      	cmp	r0, r5
 80171ca:	d21c      	bcs.n	8017206 <rcl_wait_set_add_timer+0x4e>
 80171cc:	6925      	ldr	r5, [r4, #16]
 80171ce:	1c46      	adds	r6, r0, #1
 80171d0:	641e      	str	r6, [r3, #64]	; 0x40
 80171d2:	f845 1020 	str.w	r1, [r5, r0, lsl #2]
 80171d6:	b102      	cbz	r2, 80171da <rcl_wait_set_add_timer+0x22>
 80171d8:	6010      	str	r0, [r2, #0]
 80171da:	4608      	mov	r0, r1
 80171dc:	f7ff faa4 	bl	8016728 <rcl_timer_get_guard_condition>
 80171e0:	b168      	cbz	r0, 80171fe <rcl_wait_set_add_timer+0x46>
 80171e2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80171e4:	68e3      	ldr	r3, [r4, #12]
 80171e6:	6c15      	ldr	r5, [r2, #64]	; 0x40
 80171e8:	3b01      	subs	r3, #1
 80171ea:	441d      	add	r5, r3
 80171ec:	f002 f8a8 	bl	8019340 <rcl_guard_condition_get_rmw_handle>
 80171f0:	b180      	cbz	r0, 8017214 <rcl_wait_set_add_timer+0x5c>
 80171f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80171f4:	6842      	ldr	r2, [r0, #4]
 80171f6:	695b      	ldr	r3, [r3, #20]
 80171f8:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80171fc:	2000      	movs	r0, #0
 80171fe:	bd70      	pop	{r4, r5, r6, pc}
 8017200:	f44f 7061 	mov.w	r0, #900	; 0x384
 8017204:	bd70      	pop	{r4, r5, r6, pc}
 8017206:	f240 3086 	movw	r0, #902	; 0x386
 801720a:	bd70      	pop	{r4, r5, r6, pc}
 801720c:	200b      	movs	r0, #11
 801720e:	4770      	bx	lr
 8017210:	200b      	movs	r0, #11
 8017212:	bd70      	pop	{r4, r5, r6, pc}
 8017214:	2001      	movs	r0, #1
 8017216:	bd70      	pop	{r4, r5, r6, pc}

08017218 <rcl_wait_set_add_client>:
 8017218:	b320      	cbz	r0, 8017264 <rcl_wait_set_add_client+0x4c>
 801721a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801721c:	b570      	push	{r4, r5, r6, lr}
 801721e:	4604      	mov	r4, r0
 8017220:	b1d3      	cbz	r3, 8017258 <rcl_wait_set_add_client+0x40>
 8017222:	b319      	cbz	r1, 801726c <rcl_wait_set_add_client+0x54>
 8017224:	699d      	ldr	r5, [r3, #24]
 8017226:	69e0      	ldr	r0, [r4, #28]
 8017228:	4285      	cmp	r5, r0
 801722a:	d218      	bcs.n	801725e <rcl_wait_set_add_client+0x46>
 801722c:	69a0      	ldr	r0, [r4, #24]
 801722e:	1c6e      	adds	r6, r5, #1
 8017230:	619e      	str	r6, [r3, #24]
 8017232:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 8017236:	b102      	cbz	r2, 801723a <rcl_wait_set_add_client+0x22>
 8017238:	6015      	str	r5, [r2, #0]
 801723a:	4608      	mov	r0, r1
 801723c:	f7fe f842 	bl	80152c4 <rcl_client_get_rmw_handle>
 8017240:	b190      	cbz	r0, 8017268 <rcl_wait_set_add_client+0x50>
 8017242:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017244:	6842      	ldr	r2, [r0, #4]
 8017246:	6a1b      	ldr	r3, [r3, #32]
 8017248:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801724c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801724e:	69d3      	ldr	r3, [r2, #28]
 8017250:	3301      	adds	r3, #1
 8017252:	61d3      	str	r3, [r2, #28]
 8017254:	2000      	movs	r0, #0
 8017256:	bd70      	pop	{r4, r5, r6, pc}
 8017258:	f44f 7061 	mov.w	r0, #900	; 0x384
 801725c:	bd70      	pop	{r4, r5, r6, pc}
 801725e:	f240 3086 	movw	r0, #902	; 0x386
 8017262:	bd70      	pop	{r4, r5, r6, pc}
 8017264:	200b      	movs	r0, #11
 8017266:	4770      	bx	lr
 8017268:	2001      	movs	r0, #1
 801726a:	bd70      	pop	{r4, r5, r6, pc}
 801726c:	200b      	movs	r0, #11
 801726e:	bd70      	pop	{r4, r5, r6, pc}

08017270 <rcl_wait_set_add_service>:
 8017270:	b320      	cbz	r0, 80172bc <rcl_wait_set_add_service+0x4c>
 8017272:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8017274:	b570      	push	{r4, r5, r6, lr}
 8017276:	4604      	mov	r4, r0
 8017278:	b1d3      	cbz	r3, 80172b0 <rcl_wait_set_add_service+0x40>
 801727a:	b319      	cbz	r1, 80172c4 <rcl_wait_set_add_service+0x54>
 801727c:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801727e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8017280:	4285      	cmp	r5, r0
 8017282:	d218      	bcs.n	80172b6 <rcl_wait_set_add_service+0x46>
 8017284:	6a20      	ldr	r0, [r4, #32]
 8017286:	1c6e      	adds	r6, r5, #1
 8017288:	625e      	str	r6, [r3, #36]	; 0x24
 801728a:	f840 1025 	str.w	r1, [r0, r5, lsl #2]
 801728e:	b102      	cbz	r2, 8017292 <rcl_wait_set_add_service+0x22>
 8017290:	6015      	str	r5, [r2, #0]
 8017292:	4608      	mov	r0, r1
 8017294:	f7fe fe34 	bl	8015f00 <rcl_service_get_rmw_handle>
 8017298:	b190      	cbz	r0, 80172c0 <rcl_wait_set_add_service+0x50>
 801729a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801729c:	6842      	ldr	r2, [r0, #4]
 801729e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80172a0:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80172a4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80172a6:	6a93      	ldr	r3, [r2, #40]	; 0x28
 80172a8:	3301      	adds	r3, #1
 80172aa:	6293      	str	r3, [r2, #40]	; 0x28
 80172ac:	2000      	movs	r0, #0
 80172ae:	bd70      	pop	{r4, r5, r6, pc}
 80172b0:	f44f 7061 	mov.w	r0, #900	; 0x384
 80172b4:	bd70      	pop	{r4, r5, r6, pc}
 80172b6:	f240 3086 	movw	r0, #902	; 0x386
 80172ba:	bd70      	pop	{r4, r5, r6, pc}
 80172bc:	200b      	movs	r0, #11
 80172be:	4770      	bx	lr
 80172c0:	2001      	movs	r0, #1
 80172c2:	bd70      	pop	{r4, r5, r6, pc}
 80172c4:	200b      	movs	r0, #11
 80172c6:	bd70      	pop	{r4, r5, r6, pc}

080172c8 <rcl_wait>:
 80172c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172cc:	b08f      	sub	sp, #60	; 0x3c
 80172ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80172d2:	2800      	cmp	r0, #0
 80172d4:	f000 814c 	beq.w	8017570 <rcl_wait+0x2a8>
 80172d8:	6b05      	ldr	r5, [r0, #48]	; 0x30
 80172da:	4604      	mov	r4, r0
 80172dc:	2d00      	cmp	r5, #0
 80172de:	f000 80bc 	beq.w	801745a <rcl_wait+0x192>
 80172e2:	6843      	ldr	r3, [r0, #4]
 80172e4:	b973      	cbnz	r3, 8017304 <rcl_wait+0x3c>
 80172e6:	68e3      	ldr	r3, [r4, #12]
 80172e8:	b963      	cbnz	r3, 8017304 <rcl_wait+0x3c>
 80172ea:	6963      	ldr	r3, [r4, #20]
 80172ec:	b953      	cbnz	r3, 8017304 <rcl_wait+0x3c>
 80172ee:	69e3      	ldr	r3, [r4, #28]
 80172f0:	b943      	cbnz	r3, 8017304 <rcl_wait+0x3c>
 80172f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80172f4:	b933      	cbnz	r3, 8017304 <rcl_wait+0x3c>
 80172f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80172f8:	b923      	cbnz	r3, 8017304 <rcl_wait+0x3c>
 80172fa:	f240 3085 	movw	r0, #901	; 0x385
 80172fe:	b00f      	add	sp, #60	; 0x3c
 8017300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017304:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017308:	2a01      	cmp	r2, #1
 801730a:	f173 0300 	sbcs.w	r3, r3, #0
 801730e:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8017310:	db56      	blt.n	80173c0 <rcl_wait+0xf8>
 8017312:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8017316:	2900      	cmp	r1, #0
 8017318:	f000 8149 	beq.w	80175ae <rcl_wait+0x2e6>
 801731c:	2300      	movs	r3, #0
 801731e:	9307      	str	r3, [sp, #28]
 8017320:	469b      	mov	fp, r3
 8017322:	f04f 0800 	mov.w	r8, #0
 8017326:	f04f 0900 	mov.w	r9, #0
 801732a:	e00d      	b.n	8017348 <rcl_wait+0x80>
 801732c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801732e:	6922      	ldr	r2, [r4, #16]
 8017330:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8017332:	f842 000a 	str.w	r0, [r2, sl]
 8017336:	f118 0801 	adds.w	r8, r8, #1
 801733a:	f149 0900 	adc.w	r9, r9, #0
 801733e:	2300      	movs	r3, #0
 8017340:	4599      	cmp	r9, r3
 8017342:	bf08      	it	eq
 8017344:	4588      	cmpeq	r8, r1
 8017346:	d243      	bcs.n	80173d0 <rcl_wait+0x108>
 8017348:	6922      	ldr	r2, [r4, #16]
 801734a:	ea4f 0a88 	mov.w	sl, r8, lsl #2
 801734e:	f852 000a 	ldr.w	r0, [r2, sl]
 8017352:	2800      	cmp	r0, #0
 8017354:	d0ef      	beq.n	8017336 <rcl_wait+0x6e>
 8017356:	68e2      	ldr	r2, [r4, #12]
 8017358:	6969      	ldr	r1, [r5, #20]
 801735a:	4442      	add	r2, r8
 801735c:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 8017360:	b13b      	cbz	r3, 8017372 <rcl_wait+0xaa>
 8017362:	692a      	ldr	r2, [r5, #16]
 8017364:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8017368:	6921      	ldr	r1, [r4, #16]
 801736a:	3201      	adds	r2, #1
 801736c:	f851 000a 	ldr.w	r0, [r1, sl]
 8017370:	612a      	str	r2, [r5, #16]
 8017372:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8017376:	f88d b027 	strb.w	fp, [sp, #39]	; 0x27
 801737a:	f7ff f9c3 	bl	8016704 <rcl_timer_is_canceled>
 801737e:	2800      	cmp	r0, #0
 8017380:	d1bd      	bne.n	80172fe <rcl_wait+0x36>
 8017382:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 8017386:	2a00      	cmp	r2, #0
 8017388:	d1d0      	bne.n	801732c <rcl_wait+0x64>
 801738a:	6922      	ldr	r2, [r4, #16]
 801738c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8017390:	f852 000a 	ldr.w	r0, [r2, sl]
 8017394:	a90a      	add	r1, sp, #40	; 0x28
 8017396:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801739a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801739e:	f7ff f98d 	bl	80166bc <rcl_timer_get_time_until_next_call>
 80173a2:	2800      	cmp	r0, #0
 80173a4:	d1ab      	bne.n	80172fe <rcl_wait+0x36>
 80173a6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80173aa:	42b2      	cmp	r2, r6
 80173ac:	eb73 0107 	sbcs.w	r1, r3, r7
 80173b0:	da03      	bge.n	80173ba <rcl_wait+0xf2>
 80173b2:	461f      	mov	r7, r3
 80173b4:	2301      	movs	r3, #1
 80173b6:	4616      	mov	r6, r2
 80173b8:	9307      	str	r3, [sp, #28]
 80173ba:	6b25      	ldr	r5, [r4, #48]	; 0x30
 80173bc:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80173be:	e7ba      	b.n	8017336 <rcl_wait+0x6e>
 80173c0:	2900      	cmp	r1, #0
 80173c2:	f000 80de 	beq.w	8017582 <rcl_wait+0x2ba>
 80173c6:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 80173ca:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 80173ce:	e7a5      	b.n	801731c <rcl_wait+0x54>
 80173d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80173d4:	4313      	orrs	r3, r2
 80173d6:	d145      	bne.n	8017464 <rcl_wait+0x19c>
 80173d8:	2300      	movs	r3, #0
 80173da:	2200      	movs	r2, #0
 80173dc:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80173e0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80173e4:	ab0a      	add	r3, sp, #40	; 0x28
 80173e6:	9302      	str	r3, [sp, #8]
 80173e8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80173ea:	9301      	str	r3, [sp, #4]
 80173ec:	f105 0334 	add.w	r3, r5, #52	; 0x34
 80173f0:	9300      	str	r3, [sp, #0]
 80173f2:	f105 0228 	add.w	r2, r5, #40	; 0x28
 80173f6:	f105 031c 	add.w	r3, r5, #28
 80173fa:	f105 0110 	add.w	r1, r5, #16
 80173fe:	1d28      	adds	r0, r5, #4
 8017400:	f000 feae 	bl	8018160 <rmw_wait>
 8017404:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017406:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8017408:	4680      	mov	r8, r0
 801740a:	b30a      	cbz	r2, 8017450 <rcl_wait+0x188>
 801740c:	2500      	movs	r5, #0
 801740e:	462f      	mov	r7, r5
 8017410:	e004      	b.n	801741c <rcl_wait+0x154>
 8017412:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8017416:	3501      	adds	r5, #1
 8017418:	42aa      	cmp	r2, r5
 801741a:	d919      	bls.n	8017450 <rcl_wait+0x188>
 801741c:	6922      	ldr	r2, [r4, #16]
 801741e:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 8017422:	f10d 0127 	add.w	r1, sp, #39	; 0x27
 8017426:	00ae      	lsls	r6, r5, #2
 8017428:	2800      	cmp	r0, #0
 801742a:	d0f3      	beq.n	8017414 <rcl_wait+0x14c>
 801742c:	f88d 7027 	strb.w	r7, [sp, #39]	; 0x27
 8017430:	f7ff f90c 	bl	801664c <rcl_timer_is_ready>
 8017434:	2800      	cmp	r0, #0
 8017436:	f47f af62 	bne.w	80172fe <rcl_wait+0x36>
 801743a:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 801743e:	2a00      	cmp	r2, #0
 8017440:	d1e7      	bne.n	8017412 <rcl_wait+0x14a>
 8017442:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8017444:	6921      	ldr	r1, [r4, #16]
 8017446:	518a      	str	r2, [r1, r6]
 8017448:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801744a:	3501      	adds	r5, #1
 801744c:	42aa      	cmp	r2, r5
 801744e:	d8e5      	bhi.n	801741c <rcl_wait+0x154>
 8017450:	f038 0002 	bics.w	r0, r8, #2
 8017454:	d029      	beq.n	80174aa <rcl_wait+0x1e2>
 8017456:	2001      	movs	r0, #1
 8017458:	e751      	b.n	80172fe <rcl_wait+0x36>
 801745a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801745e:	b00f      	add	sp, #60	; 0x3c
 8017460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017464:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017468:	2a01      	cmp	r2, #1
 801746a:	f173 0300 	sbcs.w	r3, r3, #0
 801746e:	f2c0 8083 	blt.w	8017578 <rcl_wait+0x2b0>
 8017472:	2e00      	cmp	r6, #0
 8017474:	f177 0300 	sbcs.w	r3, r7, #0
 8017478:	bfbc      	itt	lt
 801747a:	2600      	movlt	r6, #0
 801747c:	2700      	movlt	r7, #0
 801747e:	a34e      	add	r3, pc, #312	; (adr r3, 80175b8 <rcl_wait+0x2f0>)
 8017480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017484:	4630      	mov	r0, r6
 8017486:	4639      	mov	r1, r7
 8017488:	f7e9 fc0e 	bl	8000ca8 <__aeabi_ldivmod>
 801748c:	a34a      	add	r3, pc, #296	; (adr r3, 80175b8 <rcl_wait+0x2f0>)
 801748e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017492:	4680      	mov	r8, r0
 8017494:	4689      	mov	r9, r1
 8017496:	4630      	mov	r0, r6
 8017498:	4639      	mov	r1, r7
 801749a:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 801749e:	f7e9 fc03 	bl	8000ca8 <__aeabi_ldivmod>
 80174a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80174a6:	ab0a      	add	r3, sp, #40	; 0x28
 80174a8:	e79d      	b.n	80173e6 <rcl_wait+0x11e>
 80174aa:	6866      	ldr	r6, [r4, #4]
 80174ac:	4602      	mov	r2, r0
 80174ae:	b91e      	cbnz	r6, 80174b8 <rcl_wait+0x1f0>
 80174b0:	e00d      	b.n	80174ce <rcl_wait+0x206>
 80174b2:	3201      	adds	r2, #1
 80174b4:	42b2      	cmp	r2, r6
 80174b6:	d00a      	beq.n	80174ce <rcl_wait+0x206>
 80174b8:	6899      	ldr	r1, [r3, #8]
 80174ba:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80174be:	2900      	cmp	r1, #0
 80174c0:	d1f7      	bne.n	80174b2 <rcl_wait+0x1ea>
 80174c2:	6825      	ldr	r5, [r4, #0]
 80174c4:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80174c8:	3201      	adds	r2, #1
 80174ca:	42b2      	cmp	r2, r6
 80174cc:	d1f4      	bne.n	80174b8 <rcl_wait+0x1f0>
 80174ce:	68e6      	ldr	r6, [r4, #12]
 80174d0:	2200      	movs	r2, #0
 80174d2:	b91e      	cbnz	r6, 80174dc <rcl_wait+0x214>
 80174d4:	e00d      	b.n	80174f2 <rcl_wait+0x22a>
 80174d6:	3201      	adds	r2, #1
 80174d8:	42b2      	cmp	r2, r6
 80174da:	d00a      	beq.n	80174f2 <rcl_wait+0x22a>
 80174dc:	6959      	ldr	r1, [r3, #20]
 80174de:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 80174e2:	2900      	cmp	r1, #0
 80174e4:	d1f7      	bne.n	80174d6 <rcl_wait+0x20e>
 80174e6:	68a5      	ldr	r5, [r4, #8]
 80174e8:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 80174ec:	3201      	adds	r2, #1
 80174ee:	42b2      	cmp	r2, r6
 80174f0:	d1f4      	bne.n	80174dc <rcl_wait+0x214>
 80174f2:	69e6      	ldr	r6, [r4, #28]
 80174f4:	2200      	movs	r2, #0
 80174f6:	b91e      	cbnz	r6, 8017500 <rcl_wait+0x238>
 80174f8:	e00d      	b.n	8017516 <rcl_wait+0x24e>
 80174fa:	3201      	adds	r2, #1
 80174fc:	42b2      	cmp	r2, r6
 80174fe:	d00a      	beq.n	8017516 <rcl_wait+0x24e>
 8017500:	6a19      	ldr	r1, [r3, #32]
 8017502:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8017506:	2900      	cmp	r1, #0
 8017508:	d1f7      	bne.n	80174fa <rcl_wait+0x232>
 801750a:	69a5      	ldr	r5, [r4, #24]
 801750c:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8017510:	3201      	adds	r2, #1
 8017512:	42b2      	cmp	r2, r6
 8017514:	d1f4      	bne.n	8017500 <rcl_wait+0x238>
 8017516:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8017518:	2200      	movs	r2, #0
 801751a:	b91e      	cbnz	r6, 8017524 <rcl_wait+0x25c>
 801751c:	e00d      	b.n	801753a <rcl_wait+0x272>
 801751e:	3201      	adds	r2, #1
 8017520:	4296      	cmp	r6, r2
 8017522:	d00a      	beq.n	801753a <rcl_wait+0x272>
 8017524:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8017526:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801752a:	2900      	cmp	r1, #0
 801752c:	d1f7      	bne.n	801751e <rcl_wait+0x256>
 801752e:	6a25      	ldr	r5, [r4, #32]
 8017530:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8017534:	3201      	adds	r2, #1
 8017536:	4296      	cmp	r6, r2
 8017538:	d1f4      	bne.n	8017524 <rcl_wait+0x25c>
 801753a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801753c:	2200      	movs	r2, #0
 801753e:	b91e      	cbnz	r6, 8017548 <rcl_wait+0x280>
 8017540:	e00d      	b.n	801755e <rcl_wait+0x296>
 8017542:	3201      	adds	r2, #1
 8017544:	42b2      	cmp	r2, r6
 8017546:	d00a      	beq.n	801755e <rcl_wait+0x296>
 8017548:	6b99      	ldr	r1, [r3, #56]	; 0x38
 801754a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801754e:	2900      	cmp	r1, #0
 8017550:	d1f7      	bne.n	8017542 <rcl_wait+0x27a>
 8017552:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8017554:	f845 1022 	str.w	r1, [r5, r2, lsl #2]
 8017558:	3201      	adds	r2, #1
 801755a:	42b2      	cmp	r2, r6
 801755c:	d1f4      	bne.n	8017548 <rcl_wait+0x280>
 801755e:	f1b8 0f02 	cmp.w	r8, #2
 8017562:	f47f aecc 	bne.w	80172fe <rcl_wait+0x36>
 8017566:	9b07      	ldr	r3, [sp, #28]
 8017568:	2b00      	cmp	r3, #0
 801756a:	bf08      	it	eq
 801756c:	2002      	moveq	r0, #2
 801756e:	e6c6      	b.n	80172fe <rcl_wait+0x36>
 8017570:	200b      	movs	r0, #11
 8017572:	b00f      	add	sp, #60	; 0x3c
 8017574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017578:	9b07      	ldr	r3, [sp, #28]
 801757a:	2b00      	cmp	r3, #0
 801757c:	f47f af79 	bne.w	8017472 <rcl_wait+0x1aa>
 8017580:	e731      	b.n	80173e6 <rcl_wait+0x11e>
 8017582:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017586:	4313      	orrs	r3, r2
 8017588:	bf08      	it	eq
 801758a:	9107      	streq	r1, [sp, #28]
 801758c:	f43f af24 	beq.w	80173d8 <rcl_wait+0x110>
 8017590:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8017594:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8017598:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 801759c:	2a01      	cmp	r2, #1
 801759e:	f173 0300 	sbcs.w	r3, r3, #0
 80175a2:	f04f 0300 	mov.w	r3, #0
 80175a6:	9307      	str	r3, [sp, #28]
 80175a8:	f6bf af63 	bge.w	8017472 <rcl_wait+0x1aa>
 80175ac:	e71b      	b.n	80173e6 <rcl_wait+0x11e>
 80175ae:	4632      	mov	r2, r6
 80175b0:	463b      	mov	r3, r7
 80175b2:	e7f3      	b.n	801759c <rcl_wait+0x2d4>
 80175b4:	f3af 8000 	nop.w
 80175b8:	3b9aca00 	.word	0x3b9aca00
 80175bc:	00000000 	.word	0x00000000

080175c0 <__atomic_load_8>:
 80175c0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 80175c4:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 80175c8:	4b14      	ldr	r3, [pc, #80]	; (801761c <__atomic_load_8+0x5c>)
 80175ca:	4a15      	ldr	r2, [pc, #84]	; (8017620 <__atomic_load_8+0x60>)
 80175cc:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 80175d0:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 80175d4:	fb03 f301 	mul.w	r3, r3, r1
 80175d8:	ea83 33d3 	eor.w	r3, r3, r3, lsr #15
 80175dc:	fba2 1203 	umull	r1, r2, r2, r3
 80175e0:	0912      	lsrs	r2, r2, #4
 80175e2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80175e6:	b430      	push	{r4, r5}
 80175e8:	ebc2 02c1 	rsb	r2, r2, r1, lsl #3
 80175ec:	4c0d      	ldr	r4, [pc, #52]	; (8017624 <__atomic_load_8+0x64>)
 80175ee:	1a9b      	subs	r3, r3, r2
 80175f0:	18e1      	adds	r1, r4, r3
 80175f2:	f04f 0501 	mov.w	r5, #1
 80175f6:	e8d1 2f4f 	ldrexb	r2, [r1]
 80175fa:	e8c1 5f4c 	strexb	ip, r5, [r1]
 80175fe:	f1bc 0f00 	cmp.w	ip, #0
 8017602:	d1f8      	bne.n	80175f6 <__atomic_load_8+0x36>
 8017604:	f3bf 8f5b 	dmb	ish
 8017608:	b2d2      	uxtb	r2, r2
 801760a:	2a00      	cmp	r2, #0
 801760c:	d1f3      	bne.n	80175f6 <__atomic_load_8+0x36>
 801760e:	e9d0 0100 	ldrd	r0, r1, [r0]
 8017612:	f3bf 8f5b 	dmb	ish
 8017616:	54e2      	strb	r2, [r4, r3]
 8017618:	bc30      	pop	{r4, r5}
 801761a:	4770      	bx	lr
 801761c:	27d4eb2d 	.word	0x27d4eb2d
 8017620:	b21642c9 	.word	0xb21642c9
 8017624:	20010478 	.word	0x20010478

08017628 <__atomic_store_8>:
 8017628:	b4f0      	push	{r4, r5, r6, r7}
 801762a:	ea80 4510 	eor.w	r5, r0, r0, lsr #16
 801762e:	f085 053d 	eor.w	r5, r5, #61	; 0x3d
 8017632:	4914      	ldr	r1, [pc, #80]	; (8017684 <__atomic_store_8+0x5c>)
 8017634:	4c14      	ldr	r4, [pc, #80]	; (8017688 <__atomic_store_8+0x60>)
 8017636:	4e15      	ldr	r6, [pc, #84]	; (801768c <__atomic_store_8+0x64>)
 8017638:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 801763c:	ea85 1515 	eor.w	r5, r5, r5, lsr #4
 8017640:	fb01 f105 	mul.w	r1, r1, r5
 8017644:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 8017648:	fba4 5401 	umull	r5, r4, r4, r1
 801764c:	0924      	lsrs	r4, r4, #4
 801764e:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 8017652:	ebc4 04c5 	rsb	r4, r4, r5, lsl #3
 8017656:	1b09      	subs	r1, r1, r4
 8017658:	1875      	adds	r5, r6, r1
 801765a:	f04f 0701 	mov.w	r7, #1
 801765e:	e8d5 4f4f 	ldrexb	r4, [r5]
 8017662:	e8c5 7f4c 	strexb	ip, r7, [r5]
 8017666:	f1bc 0f00 	cmp.w	ip, #0
 801766a:	d1f8      	bne.n	801765e <__atomic_store_8+0x36>
 801766c:	f3bf 8f5b 	dmb	ish
 8017670:	b2e4      	uxtb	r4, r4
 8017672:	2c00      	cmp	r4, #0
 8017674:	d1f3      	bne.n	801765e <__atomic_store_8+0x36>
 8017676:	e9c0 2300 	strd	r2, r3, [r0]
 801767a:	f3bf 8f5b 	dmb	ish
 801767e:	5474      	strb	r4, [r6, r1]
 8017680:	bcf0      	pop	{r4, r5, r6, r7}
 8017682:	4770      	bx	lr
 8017684:	27d4eb2d 	.word	0x27d4eb2d
 8017688:	b21642c9 	.word	0xb21642c9
 801768c:	20010478 	.word	0x20010478

08017690 <__atomic_exchange_8>:
 8017690:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8017694:	ea80 4510 	eor.w	r5, r0, r0, lsr #16
 8017698:	f085 053d 	eor.w	r5, r5, #61	; 0x3d
 801769c:	4c16      	ldr	r4, [pc, #88]	; (80176f8 <__atomic_exchange_8+0x68>)
 801769e:	4917      	ldr	r1, [pc, #92]	; (80176fc <__atomic_exchange_8+0x6c>)
 80176a0:	4e17      	ldr	r6, [pc, #92]	; (8017700 <__atomic_exchange_8+0x70>)
 80176a2:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 80176a6:	ea85 1515 	eor.w	r5, r5, r5, lsr #4
 80176aa:	fb04 f505 	mul.w	r5, r4, r5
 80176ae:	ea85 35d5 	eor.w	r5, r5, r5, lsr #15
 80176b2:	fba1 4105 	umull	r4, r1, r1, r5
 80176b6:	0909      	lsrs	r1, r1, #4
 80176b8:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 80176bc:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 80176c0:	1a6c      	subs	r4, r5, r1
 80176c2:	1931      	adds	r1, r6, r4
 80176c4:	f04f 0701 	mov.w	r7, #1
 80176c8:	e8d1 5f4f 	ldrexb	r5, [r1]
 80176cc:	e8c1 7f4c 	strexb	ip, r7, [r1]
 80176d0:	f1bc 0f00 	cmp.w	ip, #0
 80176d4:	d1f8      	bne.n	80176c8 <__atomic_exchange_8+0x38>
 80176d6:	f3bf 8f5b 	dmb	ish
 80176da:	b2ed      	uxtb	r5, r5
 80176dc:	2d00      	cmp	r5, #0
 80176de:	d1f3      	bne.n	80176c8 <__atomic_exchange_8+0x38>
 80176e0:	e9d0 8900 	ldrd	r8, r9, [r0]
 80176e4:	e9c0 2300 	strd	r2, r3, [r0]
 80176e8:	f3bf 8f5b 	dmb	ish
 80176ec:	5535      	strb	r5, [r6, r4]
 80176ee:	4640      	mov	r0, r8
 80176f0:	4649      	mov	r1, r9
 80176f2:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80176f6:	4770      	bx	lr
 80176f8:	27d4eb2d 	.word	0x27d4eb2d
 80176fc:	b21642c9 	.word	0xb21642c9
 8017700:	20010478 	.word	0x20010478

08017704 <__atomic_fetch_add_8>:
 8017704:	b4f0      	push	{r4, r5, r6, r7}
 8017706:	ea80 4510 	eor.w	r5, r0, r0, lsr #16
 801770a:	f085 053d 	eor.w	r5, r5, #61	; 0x3d
 801770e:	4c17      	ldr	r4, [pc, #92]	; (801776c <__atomic_fetch_add_8+0x68>)
 8017710:	4917      	ldr	r1, [pc, #92]	; (8017770 <__atomic_fetch_add_8+0x6c>)
 8017712:	4e18      	ldr	r6, [pc, #96]	; (8017774 <__atomic_fetch_add_8+0x70>)
 8017714:	eb05 05c5 	add.w	r5, r5, r5, lsl #3
 8017718:	ea85 1515 	eor.w	r5, r5, r5, lsr #4
 801771c:	fb04 f505 	mul.w	r5, r4, r5
 8017720:	ea85 35d5 	eor.w	r5, r5, r5, lsr #15
 8017724:	fba1 4105 	umull	r4, r1, r1, r5
 8017728:	0909      	lsrs	r1, r1, #4
 801772a:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 801772e:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 8017732:	1a6c      	subs	r4, r5, r1
 8017734:	1931      	adds	r1, r6, r4
 8017736:	f04f 0701 	mov.w	r7, #1
 801773a:	e8d1 5f4f 	ldrexb	r5, [r1]
 801773e:	e8c1 7f4c 	strexb	ip, r7, [r1]
 8017742:	f1bc 0f00 	cmp.w	ip, #0
 8017746:	d1f8      	bne.n	801773a <__atomic_fetch_add_8+0x36>
 8017748:	f3bf 8f5b 	dmb	ish
 801774c:	b2ed      	uxtb	r5, r5
 801774e:	2d00      	cmp	r5, #0
 8017750:	d1f3      	bne.n	801773a <__atomic_fetch_add_8+0x36>
 8017752:	e9d0 7100 	ldrd	r7, r1, [r0]
 8017756:	18ba      	adds	r2, r7, r2
 8017758:	eb41 0303 	adc.w	r3, r1, r3
 801775c:	e9c0 2300 	strd	r2, r3, [r0]
 8017760:	f3bf 8f5b 	dmb	ish
 8017764:	5535      	strb	r5, [r6, r4]
 8017766:	4638      	mov	r0, r7
 8017768:	bcf0      	pop	{r4, r5, r6, r7}
 801776a:	4770      	bx	lr
 801776c:	27d4eb2d 	.word	0x27d4eb2d
 8017770:	b21642c9 	.word	0xb21642c9
 8017774:	20010478 	.word	0x20010478

08017778 <rcutils_is_directory>:
 8017778:	2000      	movs	r0, #0
 801777a:	4770      	bx	lr

0801777c <rcutils_join_path>:
 801777c:	b082      	sub	sp, #8
 801777e:	e88d 000c 	stmia.w	sp, {r2, r3}
 8017782:	2000      	movs	r0, #0
 8017784:	b002      	add	sp, #8
 8017786:	4770      	bx	lr

08017788 <rcutils_to_native_path>:
 8017788:	b084      	sub	sp, #16
 801778a:	a801      	add	r0, sp, #4
 801778c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8017790:	b004      	add	sp, #16
 8017792:	2000      	movs	r0, #0
 8017794:	4770      	bx	lr
 8017796:	bf00      	nop

08017798 <rcutils_format_string_limit>:
 8017798:	b40f      	push	{r0, r1, r2, r3}
 801779a:	b5f0      	push	{r4, r5, r6, r7, lr}
 801779c:	b083      	sub	sp, #12
 801779e:	ac08      	add	r4, sp, #32
 80177a0:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80177a2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80177a6:	b34e      	cbz	r6, 80177fc <rcutils_format_string_limit+0x64>
 80177a8:	a808      	add	r0, sp, #32
 80177aa:	f7f7 fcd5 	bl	800f158 <rcutils_allocator_is_valid>
 80177ae:	b328      	cbz	r0, 80177fc <rcutils_format_string_limit+0x64>
 80177b0:	2100      	movs	r1, #0
 80177b2:	ab0f      	add	r3, sp, #60	; 0x3c
 80177b4:	4608      	mov	r0, r1
 80177b6:	4632      	mov	r2, r6
 80177b8:	e9cd 3300 	strd	r3, r3, [sp]
 80177bc:	f000 f904 	bl	80179c8 <rcutils_vsnprintf>
 80177c0:	1c43      	adds	r3, r0, #1
 80177c2:	4605      	mov	r5, r0
 80177c4:	d01a      	beq.n	80177fc <rcutils_format_string_limit+0x64>
 80177c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80177c8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80177ca:	1c47      	adds	r7, r0, #1
 80177cc:	429f      	cmp	r7, r3
 80177ce:	bf84      	itt	hi
 80177d0:	461f      	movhi	r7, r3
 80177d2:	f103 35ff 	addhi.w	r5, r3, #4294967295	; 0xffffffff
 80177d6:	4638      	mov	r0, r7
 80177d8:	9b08      	ldr	r3, [sp, #32]
 80177da:	4798      	blx	r3
 80177dc:	4604      	mov	r4, r0
 80177de:	b168      	cbz	r0, 80177fc <rcutils_format_string_limit+0x64>
 80177e0:	9b01      	ldr	r3, [sp, #4]
 80177e2:	4632      	mov	r2, r6
 80177e4:	4639      	mov	r1, r7
 80177e6:	f000 f8ef 	bl	80179c8 <rcutils_vsnprintf>
 80177ea:	2800      	cmp	r0, #0
 80177ec:	db02      	blt.n	80177f4 <rcutils_format_string_limit+0x5c>
 80177ee:	2300      	movs	r3, #0
 80177f0:	5563      	strb	r3, [r4, r5]
 80177f2:	e004      	b.n	80177fe <rcutils_format_string_limit+0x66>
 80177f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80177f6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80177f8:	4620      	mov	r0, r4
 80177fa:	4798      	blx	r3
 80177fc:	2400      	movs	r4, #0
 80177fe:	4620      	mov	r0, r4
 8017800:	b003      	add	sp, #12
 8017802:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8017806:	b004      	add	sp, #16
 8017808:	4770      	bx	lr
 801780a:	bf00      	nop

0801780c <rcutils_get_env>:
 801780c:	b168      	cbz	r0, 801782a <rcutils_get_env+0x1e>
 801780e:	b510      	push	{r4, lr}
 8017810:	460c      	mov	r4, r1
 8017812:	b129      	cbz	r1, 8017820 <rcutils_get_env+0x14>
 8017814:	f001 ff10 	bl	8019638 <getenv>
 8017818:	b120      	cbz	r0, 8017824 <rcutils_get_env+0x18>
 801781a:	6020      	str	r0, [r4, #0]
 801781c:	2000      	movs	r0, #0
 801781e:	bd10      	pop	{r4, pc}
 8017820:	4803      	ldr	r0, [pc, #12]	; (8017830 <rcutils_get_env+0x24>)
 8017822:	bd10      	pop	{r4, pc}
 8017824:	4b03      	ldr	r3, [pc, #12]	; (8017834 <rcutils_get_env+0x28>)
 8017826:	6023      	str	r3, [r4, #0]
 8017828:	bd10      	pop	{r4, pc}
 801782a:	4803      	ldr	r0, [pc, #12]	; (8017838 <rcutils_get_env+0x2c>)
 801782c:	4770      	bx	lr
 801782e:	bf00      	nop
 8017830:	0801f28c 	.word	0x0801f28c
 8017834:	0801f3b0 	.word	0x0801f3b0
 8017838:	0801f270 	.word	0x0801f270

0801783c <rcutils_repl_str>:
 801783c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017840:	ed2d 8b02 	vpush	{d8}
 8017844:	b087      	sub	sp, #28
 8017846:	4680      	mov	r8, r0
 8017848:	4608      	mov	r0, r1
 801784a:	f8cd 8000 	str.w	r8, [sp]
 801784e:	ee08 2a10 	vmov	s16, r2
 8017852:	468a      	mov	sl, r1
 8017854:	4699      	mov	r9, r3
 8017856:	f7e8 fcc5 	bl	80001e4 <strlen>
 801785a:	2600      	movs	r6, #0
 801785c:	4647      	mov	r7, r8
 801785e:	9001      	str	r0, [sp, #4]
 8017860:	46b3      	mov	fp, r6
 8017862:	2510      	movs	r5, #16
 8017864:	46b0      	mov	r8, r6
 8017866:	e01d      	b.n	80178a4 <rcutils_repl_str+0x68>
 8017868:	f10b 0b01 	add.w	fp, fp, #1
 801786c:	455e      	cmp	r6, fp
 801786e:	d211      	bcs.n	8017894 <rcutils_repl_str+0x58>
 8017870:	442e      	add	r6, r5
 8017872:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8017876:	f8d9 2010 	ldr.w	r2, [r9, #16]
 801787a:	00b1      	lsls	r1, r6, #2
 801787c:	4798      	blx	r3
 801787e:	2800      	cmp	r0, #0
 8017880:	f000 8084 	beq.w	801798c <rcutils_repl_str+0x150>
 8017884:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017888:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 801788c:	bf28      	it	cs
 801788e:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 8017892:	4680      	mov	r8, r0
 8017894:	9a00      	ldr	r2, [sp, #0]
 8017896:	eb08 038b 	add.w	r3, r8, fp, lsl #2
 801789a:	1aa2      	subs	r2, r4, r2
 801789c:	f843 2c04 	str.w	r2, [r3, #-4]
 80178a0:	9b01      	ldr	r3, [sp, #4]
 80178a2:	18e7      	adds	r7, r4, r3
 80178a4:	4651      	mov	r1, sl
 80178a6:	4638      	mov	r0, r7
 80178a8:	f002 fbdb 	bl	801a062 <strstr>
 80178ac:	4604      	mov	r4, r0
 80178ae:	4640      	mov	r0, r8
 80178b0:	2c00      	cmp	r4, #0
 80178b2:	d1d9      	bne.n	8017868 <rcutils_repl_str+0x2c>
 80178b4:	46b8      	mov	r8, r7
 80178b6:	4607      	mov	r7, r0
 80178b8:	4640      	mov	r0, r8
 80178ba:	f7e8 fc93 	bl	80001e4 <strlen>
 80178be:	9b00      	ldr	r3, [sp, #0]
 80178c0:	eba8 0303 	sub.w	r3, r8, r3
 80178c4:	181d      	adds	r5, r3, r0
 80178c6:	9504      	str	r5, [sp, #16]
 80178c8:	f1bb 0f00 	cmp.w	fp, #0
 80178cc:	d03d      	beq.n	801794a <rcutils_repl_str+0x10e>
 80178ce:	ee18 0a10 	vmov	r0, s16
 80178d2:	f7e8 fc87 	bl	80001e4 <strlen>
 80178d6:	9b01      	ldr	r3, [sp, #4]
 80178d8:	f8d9 1010 	ldr.w	r1, [r9, #16]
 80178dc:	1ac3      	subs	r3, r0, r3
 80178de:	fb0b 5303 	mla	r3, fp, r3, r5
 80178e2:	9305      	str	r3, [sp, #20]
 80178e4:	4606      	mov	r6, r0
 80178e6:	1c58      	adds	r0, r3, #1
 80178e8:	f8d9 3000 	ldr.w	r3, [r9]
 80178ec:	4798      	blx	r3
 80178ee:	9003      	str	r0, [sp, #12]
 80178f0:	2800      	cmp	r0, #0
 80178f2:	d04c      	beq.n	801798e <rcutils_repl_str+0x152>
 80178f4:	683a      	ldr	r2, [r7, #0]
 80178f6:	9900      	ldr	r1, [sp, #0]
 80178f8:	f001 ff1c 	bl	8019734 <memcpy>
 80178fc:	9b03      	ldr	r3, [sp, #12]
 80178fe:	683d      	ldr	r5, [r7, #0]
 8017900:	ee18 8a10 	vmov	r8, s16
 8017904:	441d      	add	r5, r3
 8017906:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801790a:	9302      	str	r3, [sp, #8]
 801790c:	46ba      	mov	sl, r7
 801790e:	4632      	mov	r2, r6
 8017910:	4641      	mov	r1, r8
 8017912:	4628      	mov	r0, r5
 8017914:	f001 ff0e 	bl	8019734 <memcpy>
 8017918:	9b01      	ldr	r3, [sp, #4]
 801791a:	f85a 2b04 	ldr.w	r2, [sl], #4
 801791e:	441a      	add	r2, r3
 8017920:	9b00      	ldr	r3, [sp, #0]
 8017922:	1899      	adds	r1, r3, r2
 8017924:	9b02      	ldr	r3, [sp, #8]
 8017926:	4435      	add	r5, r6
 8017928:	429c      	cmp	r4, r3
 801792a:	4628      	mov	r0, r5
 801792c:	d025      	beq.n	801797a <rcutils_repl_str+0x13e>
 801792e:	f8da 3000 	ldr.w	r3, [sl]
 8017932:	3401      	adds	r4, #1
 8017934:	1a9a      	subs	r2, r3, r2
 8017936:	4415      	add	r5, r2
 8017938:	f001 fefc 	bl	8019734 <memcpy>
 801793c:	455c      	cmp	r4, fp
 801793e:	d3e6      	bcc.n	801790e <rcutils_repl_str+0xd2>
 8017940:	9a03      	ldr	r2, [sp, #12]
 8017942:	9905      	ldr	r1, [sp, #20]
 8017944:	2300      	movs	r3, #0
 8017946:	5453      	strb	r3, [r2, r1]
 8017948:	e00b      	b.n	8017962 <rcutils_repl_str+0x126>
 801794a:	4628      	mov	r0, r5
 801794c:	f8d9 3000 	ldr.w	r3, [r9]
 8017950:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8017954:	3001      	adds	r0, #1
 8017956:	4798      	blx	r3
 8017958:	9003      	str	r0, [sp, #12]
 801795a:	b110      	cbz	r0, 8017962 <rcutils_repl_str+0x126>
 801795c:	9900      	ldr	r1, [sp, #0]
 801795e:	f002 fb59 	bl	801a014 <strcpy>
 8017962:	4638      	mov	r0, r7
 8017964:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8017968:	f8d9 1010 	ldr.w	r1, [r9, #16]
 801796c:	4798      	blx	r3
 801796e:	9803      	ldr	r0, [sp, #12]
 8017970:	b007      	add	sp, #28
 8017972:	ecbd 8b02 	vpop	{d8}
 8017976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801797a:	9b04      	ldr	r3, [sp, #16]
 801797c:	3401      	adds	r4, #1
 801797e:	1a9a      	subs	r2, r3, r2
 8017980:	4415      	add	r5, r2
 8017982:	f001 fed7 	bl	8019734 <memcpy>
 8017986:	455c      	cmp	r4, fp
 8017988:	d3c1      	bcc.n	801790e <rcutils_repl_str+0xd2>
 801798a:	e7d9      	b.n	8017940 <rcutils_repl_str+0x104>
 801798c:	4647      	mov	r7, r8
 801798e:	2300      	movs	r3, #0
 8017990:	9303      	str	r3, [sp, #12]
 8017992:	e7e6      	b.n	8017962 <rcutils_repl_str+0x126>

08017994 <rcutils_snprintf>:
 8017994:	b40c      	push	{r2, r3}
 8017996:	b530      	push	{r4, r5, lr}
 8017998:	b083      	sub	sp, #12
 801799a:	ab06      	add	r3, sp, #24
 801799c:	f853 2b04 	ldr.w	r2, [r3], #4
 80179a0:	9301      	str	r3, [sp, #4]
 80179a2:	b152      	cbz	r2, 80179ba <rcutils_snprintf+0x26>
 80179a4:	b138      	cbz	r0, 80179b6 <rcutils_snprintf+0x22>
 80179a6:	b141      	cbz	r1, 80179ba <rcutils_snprintf+0x26>
 80179a8:	f003 fad8 	bl	801af5c <vsniprintf>
 80179ac:	b003      	add	sp, #12
 80179ae:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80179b2:	b002      	add	sp, #8
 80179b4:	4770      	bx	lr
 80179b6:	2900      	cmp	r1, #0
 80179b8:	d0f6      	beq.n	80179a8 <rcutils_snprintf+0x14>
 80179ba:	f001 fdc9 	bl	8019550 <__errno>
 80179be:	2316      	movs	r3, #22
 80179c0:	6003      	str	r3, [r0, #0]
 80179c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80179c6:	e7f1      	b.n	80179ac <rcutils_snprintf+0x18>

080179c8 <rcutils_vsnprintf>:
 80179c8:	b570      	push	{r4, r5, r6, lr}
 80179ca:	b13a      	cbz	r2, 80179dc <rcutils_vsnprintf+0x14>
 80179cc:	b120      	cbz	r0, 80179d8 <rcutils_vsnprintf+0x10>
 80179ce:	b129      	cbz	r1, 80179dc <rcutils_vsnprintf+0x14>
 80179d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80179d4:	f003 bac2 	b.w	801af5c <vsniprintf>
 80179d8:	2900      	cmp	r1, #0
 80179da:	d0f9      	beq.n	80179d0 <rcutils_vsnprintf+0x8>
 80179dc:	f001 fdb8 	bl	8019550 <__errno>
 80179e0:	2316      	movs	r3, #22
 80179e2:	6003      	str	r3, [r0, #0]
 80179e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80179e8:	bd70      	pop	{r4, r5, r6, pc}
 80179ea:	bf00      	nop

080179ec <rcutils_strdup>:
 80179ec:	b084      	sub	sp, #16
 80179ee:	b570      	push	{r4, r5, r6, lr}
 80179f0:	b082      	sub	sp, #8
 80179f2:	ac07      	add	r4, sp, #28
 80179f4:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80179f8:	4605      	mov	r5, r0
 80179fa:	b1b0      	cbz	r0, 8017a2a <rcutils_strdup+0x3e>
 80179fc:	f7e8 fbf2 	bl	80001e4 <strlen>
 8017a00:	1c42      	adds	r2, r0, #1
 8017a02:	9b07      	ldr	r3, [sp, #28]
 8017a04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8017a06:	9201      	str	r2, [sp, #4]
 8017a08:	4606      	mov	r6, r0
 8017a0a:	4610      	mov	r0, r2
 8017a0c:	4798      	blx	r3
 8017a0e:	4604      	mov	r4, r0
 8017a10:	b128      	cbz	r0, 8017a1e <rcutils_strdup+0x32>
 8017a12:	9a01      	ldr	r2, [sp, #4]
 8017a14:	4629      	mov	r1, r5
 8017a16:	f001 fe8d 	bl	8019734 <memcpy>
 8017a1a:	2300      	movs	r3, #0
 8017a1c:	55a3      	strb	r3, [r4, r6]
 8017a1e:	4620      	mov	r0, r4
 8017a20:	b002      	add	sp, #8
 8017a22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017a26:	b004      	add	sp, #16
 8017a28:	4770      	bx	lr
 8017a2a:	4604      	mov	r4, r0
 8017a2c:	e7f7      	b.n	8017a1e <rcutils_strdup+0x32>
 8017a2e:	bf00      	nop

08017a30 <rcutils_strndup>:
 8017a30:	b082      	sub	sp, #8
 8017a32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a34:	460e      	mov	r6, r1
 8017a36:	a906      	add	r1, sp, #24
 8017a38:	e881 000c 	stmia.w	r1, {r2, r3}
 8017a3c:	4605      	mov	r5, r0
 8017a3e:	b180      	cbz	r0, 8017a62 <rcutils_strndup+0x32>
 8017a40:	1c77      	adds	r7, r6, #1
 8017a42:	990a      	ldr	r1, [sp, #40]	; 0x28
 8017a44:	4638      	mov	r0, r7
 8017a46:	4790      	blx	r2
 8017a48:	4604      	mov	r4, r0
 8017a4a:	b128      	cbz	r0, 8017a58 <rcutils_strndup+0x28>
 8017a4c:	463a      	mov	r2, r7
 8017a4e:	4629      	mov	r1, r5
 8017a50:	f001 fe70 	bl	8019734 <memcpy>
 8017a54:	2300      	movs	r3, #0
 8017a56:	55a3      	strb	r3, [r4, r6]
 8017a58:	4620      	mov	r0, r4
 8017a5a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017a5e:	b002      	add	sp, #8
 8017a60:	4770      	bx	lr
 8017a62:	4604      	mov	r4, r0
 8017a64:	e7f8      	b.n	8017a58 <rcutils_strndup+0x28>
 8017a66:	bf00      	nop

08017a68 <rmw_get_zero_initialized_context>:
 8017a68:	b510      	push	{r4, lr}
 8017a6a:	2250      	movs	r2, #80	; 0x50
 8017a6c:	4604      	mov	r4, r0
 8017a6e:	2100      	movs	r1, #0
 8017a70:	f001 fe88 	bl	8019784 <memset>
 8017a74:	4620      	mov	r0, r4
 8017a76:	bd10      	pop	{r4, pc}

08017a78 <rmw_validate_namespace_with_size>:
 8017a78:	b340      	cbz	r0, 8017acc <rmw_validate_namespace_with_size+0x54>
 8017a7a:	b5d0      	push	{r4, r6, r7, lr}
 8017a7c:	4614      	mov	r4, r2
 8017a7e:	b0c2      	sub	sp, #264	; 0x108
 8017a80:	b332      	cbz	r2, 8017ad0 <rmw_validate_namespace_with_size+0x58>
 8017a82:	2901      	cmp	r1, #1
 8017a84:	460f      	mov	r7, r1
 8017a86:	461e      	mov	r6, r3
 8017a88:	d102      	bne.n	8017a90 <rmw_validate_namespace_with_size+0x18>
 8017a8a:	7803      	ldrb	r3, [r0, #0]
 8017a8c:	2b2f      	cmp	r3, #47	; 0x2f
 8017a8e:	d019      	beq.n	8017ac4 <rmw_validate_namespace_with_size+0x4c>
 8017a90:	aa01      	add	r2, sp, #4
 8017a92:	4669      	mov	r1, sp
 8017a94:	f7f7 fe1c 	bl	800f6d0 <rmw_validate_full_topic_name>
 8017a98:	b990      	cbnz	r0, 8017ac0 <rmw_validate_namespace_with_size+0x48>
 8017a9a:	9b00      	ldr	r3, [sp, #0]
 8017a9c:	b14b      	cbz	r3, 8017ab2 <rmw_validate_namespace_with_size+0x3a>
 8017a9e:	2b07      	cmp	r3, #7
 8017aa0:	d007      	beq.n	8017ab2 <rmw_validate_namespace_with_size+0x3a>
 8017aa2:	1e5a      	subs	r2, r3, #1
 8017aa4:	2a05      	cmp	r2, #5
 8017aa6:	d82b      	bhi.n	8017b00 <rmw_validate_namespace_with_size+0x88>
 8017aa8:	e8df f002 	tbb	[pc, r2]
 8017aac:	24211e1b 	.word	0x24211e1b
 8017ab0:	1427      	.short	0x1427
 8017ab2:	2ff5      	cmp	r7, #245	; 0xf5
 8017ab4:	d906      	bls.n	8017ac4 <rmw_validate_namespace_with_size+0x4c>
 8017ab6:	2307      	movs	r3, #7
 8017ab8:	6023      	str	r3, [r4, #0]
 8017aba:	b10e      	cbz	r6, 8017ac0 <rmw_validate_namespace_with_size+0x48>
 8017abc:	23f4      	movs	r3, #244	; 0xf4
 8017abe:	6033      	str	r3, [r6, #0]
 8017ac0:	b042      	add	sp, #264	; 0x108
 8017ac2:	bdd0      	pop	{r4, r6, r7, pc}
 8017ac4:	2000      	movs	r0, #0
 8017ac6:	6020      	str	r0, [r4, #0]
 8017ac8:	b042      	add	sp, #264	; 0x108
 8017aca:	bdd0      	pop	{r4, r6, r7, pc}
 8017acc:	200b      	movs	r0, #11
 8017ace:	4770      	bx	lr
 8017ad0:	200b      	movs	r0, #11
 8017ad2:	e7f5      	b.n	8017ac0 <rmw_validate_namespace_with_size+0x48>
 8017ad4:	2306      	movs	r3, #6
 8017ad6:	6023      	str	r3, [r4, #0]
 8017ad8:	2e00      	cmp	r6, #0
 8017ada:	d0f1      	beq.n	8017ac0 <rmw_validate_namespace_with_size+0x48>
 8017adc:	9b01      	ldr	r3, [sp, #4]
 8017ade:	6033      	str	r3, [r6, #0]
 8017ae0:	e7ee      	b.n	8017ac0 <rmw_validate_namespace_with_size+0x48>
 8017ae2:	2301      	movs	r3, #1
 8017ae4:	6023      	str	r3, [r4, #0]
 8017ae6:	e7f7      	b.n	8017ad8 <rmw_validate_namespace_with_size+0x60>
 8017ae8:	2302      	movs	r3, #2
 8017aea:	6023      	str	r3, [r4, #0]
 8017aec:	e7f4      	b.n	8017ad8 <rmw_validate_namespace_with_size+0x60>
 8017aee:	2303      	movs	r3, #3
 8017af0:	6023      	str	r3, [r4, #0]
 8017af2:	e7f1      	b.n	8017ad8 <rmw_validate_namespace_with_size+0x60>
 8017af4:	2304      	movs	r3, #4
 8017af6:	6023      	str	r3, [r4, #0]
 8017af8:	e7ee      	b.n	8017ad8 <rmw_validate_namespace_with_size+0x60>
 8017afa:	2305      	movs	r3, #5
 8017afc:	6023      	str	r3, [r4, #0]
 8017afe:	e7eb      	b.n	8017ad8 <rmw_validate_namespace_with_size+0x60>
 8017b00:	4a03      	ldr	r2, [pc, #12]	; (8017b10 <rmw_validate_namespace_with_size+0x98>)
 8017b02:	f44f 7180 	mov.w	r1, #256	; 0x100
 8017b06:	a802      	add	r0, sp, #8
 8017b08:	f7ff ff44 	bl	8017994 <rcutils_snprintf>
 8017b0c:	2001      	movs	r0, #1
 8017b0e:	e7d7      	b.n	8017ac0 <rmw_validate_namespace_with_size+0x48>
 8017b10:	0801f2a8 	.word	0x0801f2a8

08017b14 <rmw_validate_namespace>:
 8017b14:	b168      	cbz	r0, 8017b32 <rmw_validate_namespace+0x1e>
 8017b16:	b570      	push	{r4, r5, r6, lr}
 8017b18:	460d      	mov	r5, r1
 8017b1a:	4616      	mov	r6, r2
 8017b1c:	4604      	mov	r4, r0
 8017b1e:	f7e8 fb61 	bl	80001e4 <strlen>
 8017b22:	4633      	mov	r3, r6
 8017b24:	4601      	mov	r1, r0
 8017b26:	462a      	mov	r2, r5
 8017b28:	4620      	mov	r0, r4
 8017b2a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8017b2e:	f7ff bfa3 	b.w	8017a78 <rmw_validate_namespace_with_size>
 8017b32:	200b      	movs	r0, #11
 8017b34:	4770      	bx	lr
 8017b36:	bf00      	nop

08017b38 <rmw_namespace_validation_result_string>:
 8017b38:	2807      	cmp	r0, #7
 8017b3a:	bf9a      	itte	ls
 8017b3c:	4b02      	ldrls	r3, [pc, #8]	; (8017b48 <rmw_namespace_validation_result_string+0x10>)
 8017b3e:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017b42:	4802      	ldrhi	r0, [pc, #8]	; (8017b4c <rmw_namespace_validation_result_string+0x14>)
 8017b44:	4770      	bx	lr
 8017b46:	bf00      	nop
 8017b48:	0801f4a0 	.word	0x0801f4a0
 8017b4c:	0801f2f8 	.word	0x0801f2f8

08017b50 <rmw_validate_node_name>:
 8017b50:	2800      	cmp	r0, #0
 8017b52:	d03b      	beq.n	8017bcc <rmw_validate_node_name+0x7c>
 8017b54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017b58:	460f      	mov	r7, r1
 8017b5a:	2900      	cmp	r1, #0
 8017b5c:	d038      	beq.n	8017bd0 <rmw_validate_node_name+0x80>
 8017b5e:	4615      	mov	r5, r2
 8017b60:	4604      	mov	r4, r0
 8017b62:	f7e8 fb3f 	bl	80001e4 <strlen>
 8017b66:	b1e0      	cbz	r0, 8017ba2 <rmw_validate_node_name+0x52>
 8017b68:	1e63      	subs	r3, r4, #1
 8017b6a:	eb03 0e00 	add.w	lr, r3, r0
 8017b6e:	f1c4 0c01 	rsb	ip, r4, #1
 8017b72:	eb0c 0803 	add.w	r8, ip, r3
 8017b76:	f813 6f01 	ldrb.w	r6, [r3, #1]!
 8017b7a:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
 8017b7e:	f026 0220 	bic.w	r2, r6, #32
 8017b82:	2909      	cmp	r1, #9
 8017b84:	f1a2 0241 	sub.w	r2, r2, #65	; 0x41
 8017b88:	d913      	bls.n	8017bb2 <rmw_validate_node_name+0x62>
 8017b8a:	2a19      	cmp	r2, #25
 8017b8c:	d911      	bls.n	8017bb2 <rmw_validate_node_name+0x62>
 8017b8e:	2e5f      	cmp	r6, #95	; 0x5f
 8017b90:	d00f      	beq.n	8017bb2 <rmw_validate_node_name+0x62>
 8017b92:	2302      	movs	r3, #2
 8017b94:	603b      	str	r3, [r7, #0]
 8017b96:	b10d      	cbz	r5, 8017b9c <rmw_validate_node_name+0x4c>
 8017b98:	f8c5 8000 	str.w	r8, [r5]
 8017b9c:	2000      	movs	r0, #0
 8017b9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ba2:	2301      	movs	r3, #1
 8017ba4:	603b      	str	r3, [r7, #0]
 8017ba6:	2d00      	cmp	r5, #0
 8017ba8:	d0f8      	beq.n	8017b9c <rmw_validate_node_name+0x4c>
 8017baa:	2000      	movs	r0, #0
 8017bac:	6028      	str	r0, [r5, #0]
 8017bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017bb2:	4573      	cmp	r3, lr
 8017bb4:	d1dd      	bne.n	8017b72 <rmw_validate_node_name+0x22>
 8017bb6:	7822      	ldrb	r2, [r4, #0]
 8017bb8:	4b0d      	ldr	r3, [pc, #52]	; (8017bf0 <rmw_validate_node_name+0xa0>)
 8017bba:	5cd3      	ldrb	r3, [r2, r3]
 8017bbc:	f013 0304 	ands.w	r3, r3, #4
 8017bc0:	d110      	bne.n	8017be4 <rmw_validate_node_name+0x94>
 8017bc2:	28ff      	cmp	r0, #255	; 0xff
 8017bc4:	d806      	bhi.n	8017bd4 <rmw_validate_node_name+0x84>
 8017bc6:	603b      	str	r3, [r7, #0]
 8017bc8:	4618      	mov	r0, r3
 8017bca:	e7e8      	b.n	8017b9e <rmw_validate_node_name+0x4e>
 8017bcc:	200b      	movs	r0, #11
 8017bce:	4770      	bx	lr
 8017bd0:	200b      	movs	r0, #11
 8017bd2:	e7e4      	b.n	8017b9e <rmw_validate_node_name+0x4e>
 8017bd4:	2204      	movs	r2, #4
 8017bd6:	603a      	str	r2, [r7, #0]
 8017bd8:	2d00      	cmp	r5, #0
 8017bda:	d0df      	beq.n	8017b9c <rmw_validate_node_name+0x4c>
 8017bdc:	22fe      	movs	r2, #254	; 0xfe
 8017bde:	4618      	mov	r0, r3
 8017be0:	602a      	str	r2, [r5, #0]
 8017be2:	e7dc      	b.n	8017b9e <rmw_validate_node_name+0x4e>
 8017be4:	2303      	movs	r3, #3
 8017be6:	603b      	str	r3, [r7, #0]
 8017be8:	2d00      	cmp	r5, #0
 8017bea:	d1de      	bne.n	8017baa <rmw_validate_node_name+0x5a>
 8017bec:	e7d6      	b.n	8017b9c <rmw_validate_node_name+0x4c>
 8017bee:	bf00      	nop
 8017bf0:	0801f651 	.word	0x0801f651

08017bf4 <rmw_node_name_validation_result_string>:
 8017bf4:	2804      	cmp	r0, #4
 8017bf6:	bf9a      	itte	ls
 8017bf8:	4b02      	ldrls	r3, [pc, #8]	; (8017c04 <rmw_node_name_validation_result_string+0x10>)
 8017bfa:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
 8017bfe:	4802      	ldrhi	r0, [pc, #8]	; (8017c08 <rmw_node_name_validation_result_string+0x14>)
 8017c00:	4770      	bx	lr
 8017c02:	bf00      	nop
 8017c04:	0801f5ac 	.word	0x0801f5ac
 8017c08:	0801f4c0 	.word	0x0801f4c0

08017c0c <on_status>:
 8017c0c:	b082      	sub	sp, #8
 8017c0e:	b002      	add	sp, #8
 8017c10:	4770      	bx	lr
 8017c12:	bf00      	nop

08017c14 <on_topic>:
 8017c14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017c18:	4a21      	ldr	r2, [pc, #132]	; (8017ca0 <on_topic+0x8c>)
 8017c1a:	b094      	sub	sp, #80	; 0x50
 8017c1c:	6812      	ldr	r2, [r2, #0]
 8017c1e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8017c20:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 8017c24:	9113      	str	r1, [sp, #76]	; 0x4c
 8017c26:	9312      	str	r3, [sp, #72]	; 0x48
 8017c28:	b3ba      	cbz	r2, 8017c9a <on_topic+0x86>
 8017c2a:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 8017c2e:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 8017c32:	e001      	b.n	8017c38 <on_topic+0x24>
 8017c34:	6892      	ldr	r2, [r2, #8]
 8017c36:	b382      	cbz	r2, 8017c9a <on_topic+0x86>
 8017c38:	68d4      	ldr	r4, [r2, #12]
 8017c3a:	8aa3      	ldrh	r3, [r4, #20]
 8017c3c:	428b      	cmp	r3, r1
 8017c3e:	d1f9      	bne.n	8017c34 <on_topic+0x20>
 8017c40:	7da3      	ldrb	r3, [r4, #22]
 8017c42:	4283      	cmp	r3, r0
 8017c44:	d1f6      	bne.n	8017c34 <on_topic+0x20>
 8017c46:	2248      	movs	r2, #72	; 0x48
 8017c48:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8017c4c:	4668      	mov	r0, sp
 8017c4e:	f001 fd71 	bl	8019734 <memcpy>
 8017c52:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 8017c56:	4620      	mov	r0, r4
 8017c58:	f7f8 fe2a 	bl	80108b0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017c5c:	4607      	mov	r7, r0
 8017c5e:	b1e0      	cbz	r0, 8017c9a <on_topic+0x86>
 8017c60:	f8d0 800c 	ldr.w	r8, [r0, #12]
 8017c64:	462a      	mov	r2, r5
 8017c66:	4630      	mov	r0, r6
 8017c68:	f108 0110 	add.w	r1, r8, #16
 8017c6c:	f7f9 fc72 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 8017c70:	b930      	cbnz	r0, 8017c80 <on_topic+0x6c>
 8017c72:	480c      	ldr	r0, [pc, #48]	; (8017ca4 <on_topic+0x90>)
 8017c74:	4639      	mov	r1, r7
 8017c76:	b014      	add	sp, #80	; 0x50
 8017c78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017c7c:	f000 b8ba 	b.w	8017df4 <put_memory>
 8017c80:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 8017c84:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 8017c88:	f7f8 fc50 	bl	801052c <rmw_uros_epoch_nanos>
 8017c8c:	f608 0218 	addw	r2, r8, #2072	; 0x818
 8017c90:	2305      	movs	r3, #5
 8017c92:	e9c2 0100 	strd	r0, r1, [r2]
 8017c96:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 8017c9a:	b014      	add	sp, #80	; 0x50
 8017c9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ca0:	2001491c 	.word	0x2001491c
 8017ca4:	200116b0 	.word	0x200116b0

08017ca8 <on_request>:
 8017ca8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017cac:	4822      	ldr	r0, [pc, #136]	; (8017d38 <on_request+0x90>)
 8017cae:	b095      	sub	sp, #84	; 0x54
 8017cb0:	9113      	str	r1, [sp, #76]	; 0x4c
 8017cb2:	6801      	ldr	r1, [r0, #0]
 8017cb4:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8017cb6:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 8017cba:	2900      	cmp	r1, #0
 8017cbc:	d039      	beq.n	8017d32 <on_request+0x8a>
 8017cbe:	461d      	mov	r5, r3
 8017cc0:	e001      	b.n	8017cc6 <on_request+0x1e>
 8017cc2:	6889      	ldr	r1, [r1, #8]
 8017cc4:	b3a9      	cbz	r1, 8017d32 <on_request+0x8a>
 8017cc6:	68cc      	ldr	r4, [r1, #12]
 8017cc8:	8b20      	ldrh	r0, [r4, #24]
 8017cca:	4290      	cmp	r0, r2
 8017ccc:	d1f9      	bne.n	8017cc2 <on_request+0x1a>
 8017cce:	2248      	movs	r2, #72	; 0x48
 8017cd0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8017cd4:	4668      	mov	r0, sp
 8017cd6:	f001 fd2d 	bl	8019734 <memcpy>
 8017cda:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8017cde:	4620      	mov	r0, r4
 8017ce0:	f7f8 fde6 	bl	80108b0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017ce4:	4680      	mov	r8, r0
 8017ce6:	b320      	cbz	r0, 8017d32 <on_request+0x8a>
 8017ce8:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8017cec:	4632      	mov	r2, r6
 8017cee:	4638      	mov	r0, r7
 8017cf0:	f109 0110 	add.w	r1, r9, #16
 8017cf4:	f7f9 fc2e 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 8017cf8:	b930      	cbnz	r0, 8017d08 <on_request+0x60>
 8017cfa:	4810      	ldr	r0, [pc, #64]	; (8017d3c <on_request+0x94>)
 8017cfc:	4641      	mov	r1, r8
 8017cfe:	b015      	add	sp, #84	; 0x54
 8017d00:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017d04:	f000 b876 	b.w	8017df4 <put_memory>
 8017d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8017d0a:	f8c9 4814 	str.w	r4, [r9, #2068]	; 0x814
 8017d0e:	f609 0428 	addw	r4, r9, #2088	; 0x828
 8017d12:	f8c9 6810 	str.w	r6, [r9, #2064]	; 0x810
 8017d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8017d18:	e895 0003 	ldmia.w	r5, {r0, r1}
 8017d1c:	e884 0003 	stmia.w	r4, {r0, r1}
 8017d20:	f7f8 fc04 	bl	801052c <rmw_uros_epoch_nanos>
 8017d24:	f609 0218 	addw	r2, r9, #2072	; 0x818
 8017d28:	2303      	movs	r3, #3
 8017d2a:	e9c2 0100 	strd	r0, r1, [r2]
 8017d2e:	f889 3820 	strb.w	r3, [r9, #2080]	; 0x820
 8017d32:	b015      	add	sp, #84	; 0x54
 8017d34:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017d38:	2001490c 	.word	0x2001490c
 8017d3c:	200116b0 	.word	0x200116b0

08017d40 <on_reply>:
 8017d40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017d44:	4821      	ldr	r0, [pc, #132]	; (8017dcc <on_reply+0x8c>)
 8017d46:	b095      	sub	sp, #84	; 0x54
 8017d48:	9113      	str	r1, [sp, #76]	; 0x4c
 8017d4a:	6801      	ldr	r1, [r0, #0]
 8017d4c:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8017d4e:	f8bd 6074 	ldrh.w	r6, [sp, #116]	; 0x74
 8017d52:	b3b9      	cbz	r1, 8017dc4 <on_reply+0x84>
 8017d54:	461d      	mov	r5, r3
 8017d56:	e001      	b.n	8017d5c <on_reply+0x1c>
 8017d58:	6889      	ldr	r1, [r1, #8]
 8017d5a:	b399      	cbz	r1, 8017dc4 <on_reply+0x84>
 8017d5c:	68cc      	ldr	r4, [r1, #12]
 8017d5e:	8b20      	ldrh	r0, [r4, #24]
 8017d60:	4290      	cmp	r0, r2
 8017d62:	d1f9      	bne.n	8017d58 <on_reply+0x18>
 8017d64:	2248      	movs	r2, #72	; 0x48
 8017d66:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8017d6a:	4668      	mov	r0, sp
 8017d6c:	f001 fce2 	bl	8019734 <memcpy>
 8017d70:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 8017d74:	4620      	mov	r0, r4
 8017d76:	f7f8 fd9b 	bl	80108b0 <rmw_uxrce_get_static_input_buffer_for_entity>
 8017d7a:	4680      	mov	r8, r0
 8017d7c:	b310      	cbz	r0, 8017dc4 <on_reply+0x84>
 8017d7e:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8017d82:	4632      	mov	r2, r6
 8017d84:	4638      	mov	r0, r7
 8017d86:	f109 0110 	add.w	r1, r9, #16
 8017d8a:	f7f9 fbe3 	bl	8011554 <ucdr_deserialize_array_uint8_t>
 8017d8e:	b930      	cbnz	r0, 8017d9e <on_reply+0x5e>
 8017d90:	480f      	ldr	r0, [pc, #60]	; (8017dd0 <on_reply+0x90>)
 8017d92:	4641      	mov	r1, r8
 8017d94:	b015      	add	sp, #84	; 0x54
 8017d96:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017d9a:	f000 b82b 	b.w	8017df4 <put_memory>
 8017d9e:	b2aa      	uxth	r2, r5
 8017da0:	2300      	movs	r3, #0
 8017da2:	f609 0128 	addw	r1, r9, #2088	; 0x828
 8017da6:	f8c9 4814 	str.w	r4, [r9, #2068]	; 0x814
 8017daa:	f8c9 6810 	str.w	r6, [r9, #2064]	; 0x810
 8017dae:	e9c1 2300 	strd	r2, r3, [r1]
 8017db2:	f7f8 fbbb 	bl	801052c <rmw_uros_epoch_nanos>
 8017db6:	f609 0218 	addw	r2, r9, #2072	; 0x818
 8017dba:	2304      	movs	r3, #4
 8017dbc:	e9c2 0100 	strd	r0, r1, [r2]
 8017dc0:	f889 3820 	strb.w	r3, [r9, #2080]	; 0x820
 8017dc4:	b015      	add	sp, #84	; 0x54
 8017dc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017dca:	bf00      	nop
 8017dcc:	20011f40 	.word	0x20011f40
 8017dd0:	200116b0 	.word	0x200116b0

08017dd4 <get_memory>:
 8017dd4:	4603      	mov	r3, r0
 8017dd6:	6840      	ldr	r0, [r0, #4]
 8017dd8:	b158      	cbz	r0, 8017df2 <get_memory+0x1e>
 8017dda:	6882      	ldr	r2, [r0, #8]
 8017ddc:	605a      	str	r2, [r3, #4]
 8017dde:	b10a      	cbz	r2, 8017de4 <get_memory+0x10>
 8017de0:	2100      	movs	r1, #0
 8017de2:	6051      	str	r1, [r2, #4]
 8017de4:	681a      	ldr	r2, [r3, #0]
 8017de6:	6082      	str	r2, [r0, #8]
 8017de8:	b102      	cbz	r2, 8017dec <get_memory+0x18>
 8017dea:	6050      	str	r0, [r2, #4]
 8017dec:	2200      	movs	r2, #0
 8017dee:	6042      	str	r2, [r0, #4]
 8017df0:	6018      	str	r0, [r3, #0]
 8017df2:	4770      	bx	lr

08017df4 <put_memory>:
 8017df4:	684b      	ldr	r3, [r1, #4]
 8017df6:	b10b      	cbz	r3, 8017dfc <put_memory+0x8>
 8017df8:	688a      	ldr	r2, [r1, #8]
 8017dfa:	609a      	str	r2, [r3, #8]
 8017dfc:	688a      	ldr	r2, [r1, #8]
 8017dfe:	b102      	cbz	r2, 8017e02 <put_memory+0xe>
 8017e00:	6053      	str	r3, [r2, #4]
 8017e02:	6803      	ldr	r3, [r0, #0]
 8017e04:	428b      	cmp	r3, r1
 8017e06:	6843      	ldr	r3, [r0, #4]
 8017e08:	bf08      	it	eq
 8017e0a:	6002      	streq	r2, [r0, #0]
 8017e0c:	608b      	str	r3, [r1, #8]
 8017e0e:	b103      	cbz	r3, 8017e12 <put_memory+0x1e>
 8017e10:	6059      	str	r1, [r3, #4]
 8017e12:	2300      	movs	r3, #0
 8017e14:	604b      	str	r3, [r1, #4]
 8017e16:	6041      	str	r1, [r0, #4]
 8017e18:	4770      	bx	lr
 8017e1a:	bf00      	nop

08017e1c <rmw_destroy_client>:
 8017e1c:	b538      	push	{r3, r4, r5, lr}
 8017e1e:	b128      	cbz	r0, 8017e2c <rmw_destroy_client+0x10>
 8017e20:	4604      	mov	r4, r0
 8017e22:	6800      	ldr	r0, [r0, #0]
 8017e24:	460d      	mov	r5, r1
 8017e26:	f7f8 fe99 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8017e2a:	b910      	cbnz	r0, 8017e32 <rmw_destroy_client+0x16>
 8017e2c:	2401      	movs	r4, #1
 8017e2e:	4620      	mov	r0, r4
 8017e30:	bd38      	pop	{r3, r4, r5, pc}
 8017e32:	6863      	ldr	r3, [r4, #4]
 8017e34:	2b00      	cmp	r3, #0
 8017e36:	d0f9      	beq.n	8017e2c <rmw_destroy_client+0x10>
 8017e38:	2d00      	cmp	r5, #0
 8017e3a:	d0f7      	beq.n	8017e2c <rmw_destroy_client+0x10>
 8017e3c:	6828      	ldr	r0, [r5, #0]
 8017e3e:	f7f8 fe8d 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8017e42:	2800      	cmp	r0, #0
 8017e44:	d0f2      	beq.n	8017e2c <rmw_destroy_client+0x10>
 8017e46:	686b      	ldr	r3, [r5, #4]
 8017e48:	2b00      	cmp	r3, #0
 8017e4a:	d0ef      	beq.n	8017e2c <rmw_destroy_client+0x10>
 8017e4c:	6864      	ldr	r4, [r4, #4]
 8017e4e:	691a      	ldr	r2, [r3, #16]
 8017e50:	6920      	ldr	r0, [r4, #16]
 8017e52:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8017e56:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017e5a:	6819      	ldr	r1, [r3, #0]
 8017e5c:	f7fa f9fa 	bl	8012254 <uxr_buffer_delete_entity>
 8017e60:	4602      	mov	r2, r0
 8017e62:	6920      	ldr	r0, [r4, #16]
 8017e64:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8017e68:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8017e6c:	f7f8 fe0c 	bl	8010a88 <run_xrce_session>
 8017e70:	2800      	cmp	r0, #0
 8017e72:	4628      	mov	r0, r5
 8017e74:	bf14      	ite	ne
 8017e76:	2400      	movne	r4, #0
 8017e78:	2402      	moveq	r4, #2
 8017e7a:	f7f8 fcf9 	bl	8010870 <rmw_uxrce_fini_client_memory>
 8017e7e:	e7d6      	b.n	8017e2e <rmw_destroy_client+0x12>

08017e80 <rmw_get_implementation_identifier>:
 8017e80:	4b01      	ldr	r3, [pc, #4]	; (8017e88 <rmw_get_implementation_identifier+0x8>)
 8017e82:	6818      	ldr	r0, [r3, #0]
 8017e84:	4770      	bx	lr
 8017e86:	bf00      	nop
 8017e88:	0801f5d8 	.word	0x0801f5d8

08017e8c <create_topic>:
 8017e8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017e90:	4605      	mov	r5, r0
 8017e92:	b085      	sub	sp, #20
 8017e94:	4822      	ldr	r0, [pc, #136]	; (8017f20 <create_topic+0x94>)
 8017e96:	460f      	mov	r7, r1
 8017e98:	4616      	mov	r6, r2
 8017e9a:	f7ff ff9b 	bl	8017dd4 <get_memory>
 8017e9e:	4604      	mov	r4, r0
 8017ea0:	b3a0      	cbz	r0, 8017f0c <create_topic+0x80>
 8017ea2:	692a      	ldr	r2, [r5, #16]
 8017ea4:	68c4      	ldr	r4, [r0, #12]
 8017ea6:	f8df 807c 	ldr.w	r8, [pc, #124]	; 8017f24 <create_topic+0x98>
 8017eaa:	61a5      	str	r5, [r4, #24]
 8017eac:	f241 5396 	movw	r3, #5526	; 0x1596
 8017eb0:	6166      	str	r6, [r4, #20]
 8017eb2:	5ad0      	ldrh	r0, [r2, r3]
 8017eb4:	f8df 9070 	ldr.w	r9, [pc, #112]	; 8017f28 <create_topic+0x9c>
 8017eb8:	1c41      	adds	r1, r0, #1
 8017eba:	52d1      	strh	r1, [r2, r3]
 8017ebc:	2102      	movs	r1, #2
 8017ebe:	f7fa fc97 	bl	80127f0 <uxr_object_id>
 8017ec2:	4641      	mov	r1, r8
 8017ec4:	6120      	str	r0, [r4, #16]
 8017ec6:	223c      	movs	r2, #60	; 0x3c
 8017ec8:	4638      	mov	r0, r7
 8017eca:	f7f8 fe31 	bl	8010b30 <generate_topic_name>
 8017ece:	4649      	mov	r1, r9
 8017ed0:	2264      	movs	r2, #100	; 0x64
 8017ed2:	4630      	mov	r0, r6
 8017ed4:	f7f8 fdf4 	bl	8010ac0 <generate_type_name>
 8017ed8:	e9d5 0304 	ldrd	r0, r3, [r5, #16]
 8017edc:	2106      	movs	r1, #6
 8017ede:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8017ee2:	f8cd 9004 	str.w	r9, [sp, #4]
 8017ee6:	f8cd 8000 	str.w	r8, [sp]
 8017eea:	9102      	str	r1, [sp, #8]
 8017eec:	6811      	ldr	r1, [r2, #0]
 8017eee:	6922      	ldr	r2, [r4, #16]
 8017ef0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017ef4:	f7fa fa2c 	bl	8012350 <uxr_buffer_create_topic_bin>
 8017ef8:	4602      	mov	r2, r0
 8017efa:	6928      	ldr	r0, [r5, #16]
 8017efc:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8017f00:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8017f04:	f7f8 fdc0 	bl	8010a88 <run_xrce_session>
 8017f08:	4605      	mov	r5, r0
 8017f0a:	b118      	cbz	r0, 8017f14 <create_topic+0x88>
 8017f0c:	4620      	mov	r0, r4
 8017f0e:	b005      	add	sp, #20
 8017f10:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017f14:	4620      	mov	r0, r4
 8017f16:	f7f8 fcbf 	bl	8010898 <rmw_uxrce_fini_topic_memory>
 8017f1a:	462c      	mov	r4, r5
 8017f1c:	e7f6      	b.n	8017f0c <create_topic+0x80>
 8017f1e:	bf00      	nop
 8017f20:	20014848 	.word	0x20014848
 8017f24:	20010490 	.word	0x20010490
 8017f28:	200104cc 	.word	0x200104cc

08017f2c <destroy_topic>:
 8017f2c:	b538      	push	{r3, r4, r5, lr}
 8017f2e:	6985      	ldr	r5, [r0, #24]
 8017f30:	b1d5      	cbz	r5, 8017f68 <destroy_topic+0x3c>
 8017f32:	4604      	mov	r4, r0
 8017f34:	6928      	ldr	r0, [r5, #16]
 8017f36:	6922      	ldr	r2, [r4, #16]
 8017f38:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8017f3c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8017f40:	6819      	ldr	r1, [r3, #0]
 8017f42:	f7fa f987 	bl	8012254 <uxr_buffer_delete_entity>
 8017f46:	4602      	mov	r2, r0
 8017f48:	6928      	ldr	r0, [r5, #16]
 8017f4a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8017f4e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8017f52:	f7f8 fd99 	bl	8010a88 <run_xrce_session>
 8017f56:	2800      	cmp	r0, #0
 8017f58:	4620      	mov	r0, r4
 8017f5a:	bf14      	ite	ne
 8017f5c:	2400      	movne	r4, #0
 8017f5e:	2402      	moveq	r4, #2
 8017f60:	f7f8 fc9a 	bl	8010898 <rmw_uxrce_fini_topic_memory>
 8017f64:	4620      	mov	r0, r4
 8017f66:	bd38      	pop	{r3, r4, r5, pc}
 8017f68:	2401      	movs	r4, #1
 8017f6a:	4620      	mov	r0, r4
 8017f6c:	bd38      	pop	{r3, r4, r5, pc}
 8017f6e:	bf00      	nop

08017f70 <rmw_take_request>:
 8017f70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017f74:	4605      	mov	r5, r0
 8017f76:	b089      	sub	sp, #36	; 0x24
 8017f78:	460c      	mov	r4, r1
 8017f7a:	4690      	mov	r8, r2
 8017f7c:	461f      	mov	r7, r3
 8017f7e:	b10b      	cbz	r3, 8017f84 <rmw_take_request+0x14>
 8017f80:	2300      	movs	r3, #0
 8017f82:	703b      	strb	r3, [r7, #0]
 8017f84:	6828      	ldr	r0, [r5, #0]
 8017f86:	f7f8 fde9 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8017f8a:	2800      	cmp	r0, #0
 8017f8c:	d040      	beq.n	8018010 <rmw_take_request+0xa0>
 8017f8e:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017f92:	f7f8 fd01 	bl	8010998 <rmw_uxrce_clean_expired_static_input_buffer>
 8017f96:	4648      	mov	r0, r9
 8017f98:	f7f8 fcd6 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 8017f9c:	4606      	mov	r6, r0
 8017f9e:	2800      	cmp	r0, #0
 8017fa0:	d03a      	beq.n	8018018 <rmw_take_request+0xa8>
 8017fa2:	68c5      	ldr	r5, [r0, #12]
 8017fa4:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8017fa8:	f8d5 183c 	ldr.w	r1, [r5, #2108]	; 0x83c
 8017fac:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 8017fb0:	7423      	strb	r3, [r4, #16]
 8017fb2:	e9c4 1208 	strd	r1, r2, [r4, #32]
 8017fb6:	f8b5 3834 	ldrh.w	r3, [r5, #2100]	; 0x834
 8017fba:	f895 2836 	ldrb.w	r2, [r5, #2102]	; 0x836
 8017fbe:	74e2      	strb	r2, [r4, #19]
 8017fc0:	f8a4 3011 	strh.w	r3, [r4, #17]
 8017fc4:	f8d5 2828 	ldr.w	r2, [r5, #2088]	; 0x828
 8017fc8:	f8d5 382c 	ldr.w	r3, [r5, #2092]	; 0x82c
 8017fcc:	f8d5 1830 	ldr.w	r1, [r5, #2096]	; 0x830
 8017fd0:	61e1      	str	r1, [r4, #28]
 8017fd2:	6162      	str	r2, [r4, #20]
 8017fd4:	61a3      	str	r3, [r4, #24]
 8017fd6:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8017fda:	689b      	ldr	r3, [r3, #8]
 8017fdc:	4798      	blx	r3
 8017fde:	6844      	ldr	r4, [r0, #4]
 8017fe0:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 8017fe4:	f105 0110 	add.w	r1, r5, #16
 8017fe8:	4668      	mov	r0, sp
 8017fea:	f7fa f855 	bl	8012098 <ucdr_init_buffer>
 8017fee:	68e3      	ldr	r3, [r4, #12]
 8017ff0:	4641      	mov	r1, r8
 8017ff2:	4668      	mov	r0, sp
 8017ff4:	4798      	blx	r3
 8017ff6:	4631      	mov	r1, r6
 8017ff8:	4604      	mov	r4, r0
 8017ffa:	4809      	ldr	r0, [pc, #36]	; (8018020 <rmw_take_request+0xb0>)
 8017ffc:	f7ff fefa 	bl	8017df4 <put_memory>
 8018000:	b107      	cbz	r7, 8018004 <rmw_take_request+0x94>
 8018002:	703c      	strb	r4, [r7, #0]
 8018004:	f084 0001 	eor.w	r0, r4, #1
 8018008:	b2c0      	uxtb	r0, r0
 801800a:	b009      	add	sp, #36	; 0x24
 801800c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018010:	200c      	movs	r0, #12
 8018012:	b009      	add	sp, #36	; 0x24
 8018014:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018018:	2001      	movs	r0, #1
 801801a:	b009      	add	sp, #36	; 0x24
 801801c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018020:	200116b0 	.word	0x200116b0

08018024 <rmw_send_response>:
 8018024:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018026:	4605      	mov	r5, r0
 8018028:	b091      	sub	sp, #68	; 0x44
 801802a:	6800      	ldr	r0, [r0, #0]
 801802c:	460c      	mov	r4, r1
 801802e:	4616      	mov	r6, r2
 8018030:	f7f8 fd94 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 8018034:	2800      	cmp	r0, #0
 8018036:	d043      	beq.n	80180c0 <rmw_send_response+0x9c>
 8018038:	4623      	mov	r3, r4
 801803a:	4627      	mov	r7, r4
 801803c:	f853 0f04 	ldr.w	r0, [r3, #4]!
 8018040:	f837 ef01 	ldrh.w	lr, [r7, #1]!
 8018044:	6859      	ldr	r1, [r3, #4]
 8018046:	686d      	ldr	r5, [r5, #4]
 8018048:	689a      	ldr	r2, [r3, #8]
 801804a:	78bb      	ldrb	r3, [r7, #2]
 801804c:	f894 c000 	ldrb.w	ip, [r4]
 8018050:	6967      	ldr	r7, [r4, #20]
 8018052:	f88d 3016 	strb.w	r3, [sp, #22]
 8018056:	ab02      	add	r3, sp, #8
 8018058:	f8ad e014 	strh.w	lr, [sp, #20]
 801805c:	f88d c017 	strb.w	ip, [sp, #23]
 8018060:	9706      	str	r7, [sp, #24]
 8018062:	c307      	stmia	r3!, {r0, r1, r2}
 8018064:	696b      	ldr	r3, [r5, #20]
 8018066:	6922      	ldr	r2, [r4, #16]
 8018068:	9207      	str	r2, [sp, #28]
 801806a:	68db      	ldr	r3, [r3, #12]
 801806c:	6fac      	ldr	r4, [r5, #120]	; 0x78
 801806e:	4798      	blx	r3
 8018070:	4603      	mov	r3, r0
 8018072:	4630      	mov	r0, r6
 8018074:	685f      	ldr	r7, [r3, #4]
 8018076:	693b      	ldr	r3, [r7, #16]
 8018078:	4798      	blx	r3
 801807a:	6923      	ldr	r3, [r4, #16]
 801807c:	3018      	adds	r0, #24
 801807e:	9000      	str	r0, [sp, #0]
 8018080:	692a      	ldr	r2, [r5, #16]
 8018082:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8018084:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8018088:	ab08      	add	r3, sp, #32
 801808a:	f7fc fa6d 	bl	8014568 <uxr_prepare_output_stream>
 801808e:	b910      	cbnz	r0, 8018096 <rmw_send_response+0x72>
 8018090:	2001      	movs	r0, #1
 8018092:	b011      	add	sp, #68	; 0x44
 8018094:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018096:	a902      	add	r1, sp, #8
 8018098:	a808      	add	r0, sp, #32
 801809a:	f7fd f8c3 	bl	8015224 <uxr_serialize_SampleIdentity>
 801809e:	68bb      	ldr	r3, [r7, #8]
 80180a0:	a908      	add	r1, sp, #32
 80180a2:	4630      	mov	r0, r6
 80180a4:	4798      	blx	r3
 80180a6:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 80180aa:	6920      	ldr	r0, [r4, #16]
 80180ac:	2b01      	cmp	r3, #1
 80180ae:	d00a      	beq.n	80180c6 <rmw_send_response+0xa2>
 80180b0:	6f69      	ldr	r1, [r5, #116]	; 0x74
 80180b2:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80180b6:	f7fb f9c5 	bl	8013444 <uxr_run_session_until_confirm_delivery>
 80180ba:	2000      	movs	r0, #0
 80180bc:	b011      	add	sp, #68	; 0x44
 80180be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180c0:	200c      	movs	r0, #12
 80180c2:	b011      	add	sp, #68	; 0x44
 80180c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80180c6:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80180ca:	f7fb f927 	bl	801331c <uxr_flash_output_streams>
 80180ce:	2000      	movs	r0, #0
 80180d0:	b011      	add	sp, #68	; 0x44
 80180d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080180d4 <rmw_take_response>:
 80180d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80180d8:	4605      	mov	r5, r0
 80180da:	b089      	sub	sp, #36	; 0x24
 80180dc:	460f      	mov	r7, r1
 80180de:	4690      	mov	r8, r2
 80180e0:	461c      	mov	r4, r3
 80180e2:	b10b      	cbz	r3, 80180e8 <rmw_take_response+0x14>
 80180e4:	2300      	movs	r3, #0
 80180e6:	7023      	strb	r3, [r4, #0]
 80180e8:	6828      	ldr	r0, [r5, #0]
 80180ea:	f7f8 fd37 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 80180ee:	b360      	cbz	r0, 801814a <rmw_take_response+0x76>
 80180f0:	f8d5 9004 	ldr.w	r9, [r5, #4]
 80180f4:	f7f8 fc50 	bl	8010998 <rmw_uxrce_clean_expired_static_input_buffer>
 80180f8:	4648      	mov	r0, r9
 80180fa:	f7f8 fc25 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 80180fe:	4606      	mov	r6, r0
 8018100:	b338      	cbz	r0, 8018152 <rmw_take_response+0x7e>
 8018102:	68c5      	ldr	r5, [r0, #12]
 8018104:	f8d9 1014 	ldr.w	r1, [r9, #20]
 8018108:	f605 0328 	addw	r3, r5, #2088	; 0x828
 801810c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018110:	68c9      	ldr	r1, [r1, #12]
 8018112:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8018116:	4788      	blx	r1
 8018118:	6847      	ldr	r7, [r0, #4]
 801811a:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 801811e:	f105 0110 	add.w	r1, r5, #16
 8018122:	4668      	mov	r0, sp
 8018124:	f7f9 ffb8 	bl	8012098 <ucdr_init_buffer>
 8018128:	4641      	mov	r1, r8
 801812a:	68fb      	ldr	r3, [r7, #12]
 801812c:	4668      	mov	r0, sp
 801812e:	4798      	blx	r3
 8018130:	4631      	mov	r1, r6
 8018132:	4605      	mov	r5, r0
 8018134:	4809      	ldr	r0, [pc, #36]	; (801815c <rmw_take_response+0x88>)
 8018136:	f7ff fe5d 	bl	8017df4 <put_memory>
 801813a:	b104      	cbz	r4, 801813e <rmw_take_response+0x6a>
 801813c:	7025      	strb	r5, [r4, #0]
 801813e:	f085 0001 	eor.w	r0, r5, #1
 8018142:	b2c0      	uxtb	r0, r0
 8018144:	b009      	add	sp, #36	; 0x24
 8018146:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801814a:	200c      	movs	r0, #12
 801814c:	b009      	add	sp, #36	; 0x24
 801814e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018152:	2001      	movs	r0, #1
 8018154:	b009      	add	sp, #36	; 0x24
 8018156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801815a:	bf00      	nop
 801815c:	200116b0 	.word	0x200116b0

08018160 <rmw_wait>:
 8018160:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018164:	4688      	mov	r8, r1
 8018166:	4606      	mov	r6, r0
 8018168:	990c      	ldr	r1, [sp, #48]	; 0x30
 801816a:	461d      	mov	r5, r3
 801816c:	4691      	mov	r9, r2
 801816e:	2a00      	cmp	r2, #0
 8018170:	f000 811d 	beq.w	80183ae <rmw_wait+0x24e>
 8018174:	2900      	cmp	r1, #0
 8018176:	f000 8126 	beq.w	80183c6 <rmw_wait+0x266>
 801817a:	e9d1 2300 	ldrd	r2, r3, [r1]
 801817e:	0157      	lsls	r7, r2, #5
 8018180:	015c      	lsls	r4, r3, #5
 8018182:	1abf      	subs	r7, r7, r2
 8018184:	ea44 64d2 	orr.w	r4, r4, r2, lsr #27
 8018188:	eb64 0403 	sbc.w	r4, r4, r3
 801818c:	00b8      	lsls	r0, r7, #2
 801818e:	00a4      	lsls	r4, r4, #2
 8018190:	ea44 7497 	orr.w	r4, r4, r7, lsr #30
 8018194:	1887      	adds	r7, r0, r2
 8018196:	eb43 0404 	adc.w	r4, r3, r4
 801819a:	4aa8      	ldr	r2, [pc, #672]	; (801843c <rmw_wait+0x2dc>)
 801819c:	2300      	movs	r3, #0
 801819e:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 80181a2:	f7e8 fdd1 	bl	8000d48 <__aeabi_uldivmod>
 80181a6:	00e4      	lsls	r4, r4, #3
 80181a8:	ea44 7457 	orr.w	r4, r4, r7, lsr #29
 80181ac:	00ff      	lsls	r7, r7, #3
 80181ae:	eb17 0a00 	adds.w	sl, r7, r0
 80181b2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80181b6:	eb44 0b01 	adc.w	fp, r4, r1
 80181ba:	2300      	movs	r3, #0
 80181bc:	4552      	cmp	r2, sl
 80181be:	eb73 010b 	sbcs.w	r1, r3, fp
 80181c2:	f2c0 80f2 	blt.w	80183aa <rmw_wait+0x24a>
 80181c6:	4f9e      	ldr	r7, [pc, #632]	; (8018440 <rmw_wait+0x2e0>)
 80181c8:	f7f8 fbe6 	bl	8010998 <rmw_uxrce_clean_expired_static_input_buffer>
 80181cc:	683b      	ldr	r3, [r7, #0]
 80181ce:	b143      	cbz	r3, 80181e2 <rmw_wait+0x82>
 80181d0:	461a      	mov	r2, r3
 80181d2:	f241 54a4 	movw	r4, #5540	; 0x15a4
 80181d6:	2000      	movs	r0, #0
 80181d8:	e9d2 2102 	ldrd	r2, r1, [r2, #8]
 80181dc:	5508      	strb	r0, [r1, r4]
 80181de:	2a00      	cmp	r2, #0
 80181e0:	d1fa      	bne.n	80181d8 <rmw_wait+0x78>
 80181e2:	f1b9 0f00 	cmp.w	r9, #0
 80181e6:	d011      	beq.n	801820c <rmw_wait+0xac>
 80181e8:	f8d9 0000 	ldr.w	r0, [r9]
 80181ec:	b170      	cbz	r0, 801820c <rmw_wait+0xac>
 80181ee:	f8d9 e004 	ldr.w	lr, [r9, #4]
 80181f2:	2200      	movs	r2, #0
 80181f4:	f241 5ca4 	movw	ip, #5540	; 0x15a4
 80181f8:	2401      	movs	r4, #1
 80181fa:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 80181fe:	6f89      	ldr	r1, [r1, #120]	; 0x78
 8018200:	3201      	adds	r2, #1
 8018202:	6909      	ldr	r1, [r1, #16]
 8018204:	4290      	cmp	r0, r2
 8018206:	f801 400c 	strb.w	r4, [r1, ip]
 801820a:	d1f6      	bne.n	80181fa <rmw_wait+0x9a>
 801820c:	b185      	cbz	r5, 8018230 <rmw_wait+0xd0>
 801820e:	6828      	ldr	r0, [r5, #0]
 8018210:	b170      	cbz	r0, 8018230 <rmw_wait+0xd0>
 8018212:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8018216:	2200      	movs	r2, #0
 8018218:	f241 5ca4 	movw	ip, #5540	; 0x15a4
 801821c:	2401      	movs	r4, #1
 801821e:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8018222:	6f89      	ldr	r1, [r1, #120]	; 0x78
 8018224:	3201      	adds	r2, #1
 8018226:	6909      	ldr	r1, [r1, #16]
 8018228:	4290      	cmp	r0, r2
 801822a:	f801 400c 	strb.w	r4, [r1, ip]
 801822e:	d1f6      	bne.n	801821e <rmw_wait+0xbe>
 8018230:	b186      	cbz	r6, 8018254 <rmw_wait+0xf4>
 8018232:	6830      	ldr	r0, [r6, #0]
 8018234:	b170      	cbz	r0, 8018254 <rmw_wait+0xf4>
 8018236:	f8d6 e004 	ldr.w	lr, [r6, #4]
 801823a:	2200      	movs	r2, #0
 801823c:	f241 5ca4 	movw	ip, #5540	; 0x15a4
 8018240:	2401      	movs	r4, #1
 8018242:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8018246:	6a09      	ldr	r1, [r1, #32]
 8018248:	3201      	adds	r2, #1
 801824a:	6909      	ldr	r1, [r1, #16]
 801824c:	4290      	cmp	r0, r2
 801824e:	f801 400c 	strb.w	r4, [r1, ip]
 8018252:	d1f6      	bne.n	8018242 <rmw_wait+0xe2>
 8018254:	2b00      	cmp	r3, #0
 8018256:	f000 80ce 	beq.w	80183f6 <rmw_wait+0x296>
 801825a:	2400      	movs	r4, #0
 801825c:	f241 51a4 	movw	r1, #5540	; 0x15a4
 8018260:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8018264:	5c52      	ldrb	r2, [r2, r1]
 8018266:	4414      	add	r4, r2
 8018268:	b2e4      	uxtb	r4, r4
 801826a:	2b00      	cmp	r3, #0
 801826c:	d1f8      	bne.n	8018260 <rmw_wait+0x100>
 801826e:	f7f8 fb93 	bl	8010998 <rmw_uxrce_clean_expired_static_input_buffer>
 8018272:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8018276:	d00d      	beq.n	8018294 <rmw_wait+0x134>
 8018278:	ee07 aa90 	vmov	s15, sl
 801827c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8018280:	ee07 4a90 	vmov	s15, r4
 8018284:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018288:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801828c:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8018290:	ee17 aa90 	vmov	sl, s15
 8018294:	683c      	ldr	r4, [r7, #0]
 8018296:	b144      	cbz	r4, 80182aa <rmw_wait+0x14a>
 8018298:	f241 57a4 	movw	r7, #5540	; 0x15a4
 801829c:	68e0      	ldr	r0, [r4, #12]
 801829e:	5dc3      	ldrb	r3, [r0, r7]
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	d169      	bne.n	8018378 <rmw_wait+0x218>
 80182a4:	68a4      	ldr	r4, [r4, #8]
 80182a6:	2c00      	cmp	r4, #0
 80182a8:	d1f8      	bne.n	801829c <rmw_wait+0x13c>
 80182aa:	f1b9 0f00 	cmp.w	r9, #0
 80182ae:	f000 80a4 	beq.w	80183fa <rmw_wait+0x29a>
 80182b2:	f8d9 7000 	ldr.w	r7, [r9]
 80182b6:	2f00      	cmp	r7, #0
 80182b8:	f000 8088 	beq.w	80183cc <rmw_wait+0x26c>
 80182bc:	2400      	movs	r4, #0
 80182be:	4627      	mov	r7, r4
 80182c0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80182c4:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80182c8:	f7f8 fb3e 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 80182cc:	2800      	cmp	r0, #0
 80182ce:	d064      	beq.n	801839a <rmw_wait+0x23a>
 80182d0:	f8d9 3000 	ldr.w	r3, [r9]
 80182d4:	3401      	adds	r4, #1
 80182d6:	42a3      	cmp	r3, r4
 80182d8:	f04f 0701 	mov.w	r7, #1
 80182dc:	d8f0      	bhi.n	80182c0 <rmw_wait+0x160>
 80182de:	b17d      	cbz	r5, 8018300 <rmw_wait+0x1a0>
 80182e0:	682b      	ldr	r3, [r5, #0]
 80182e2:	b16b      	cbz	r3, 8018300 <rmw_wait+0x1a0>
 80182e4:	2400      	movs	r4, #0
 80182e6:	686b      	ldr	r3, [r5, #4]
 80182e8:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80182ec:	f7f8 fb2c 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 80182f0:	2800      	cmp	r0, #0
 80182f2:	d04a      	beq.n	801838a <rmw_wait+0x22a>
 80182f4:	682b      	ldr	r3, [r5, #0]
 80182f6:	3401      	adds	r4, #1
 80182f8:	42a3      	cmp	r3, r4
 80182fa:	f04f 0701 	mov.w	r7, #1
 80182fe:	d8f2      	bhi.n	80182e6 <rmw_wait+0x186>
 8018300:	b1de      	cbz	r6, 801833a <rmw_wait+0x1da>
 8018302:	6833      	ldr	r3, [r6, #0]
 8018304:	b1cb      	cbz	r3, 801833a <rmw_wait+0x1da>
 8018306:	2400      	movs	r4, #0
 8018308:	6873      	ldr	r3, [r6, #4]
 801830a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801830e:	f7f8 fb1b 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018312:	b158      	cbz	r0, 801832c <rmw_wait+0x1cc>
 8018314:	6833      	ldr	r3, [r6, #0]
 8018316:	3401      	adds	r4, #1
 8018318:	42a3      	cmp	r3, r4
 801831a:	d963      	bls.n	80183e4 <rmw_wait+0x284>
 801831c:	6873      	ldr	r3, [r6, #4]
 801831e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8018322:	2701      	movs	r7, #1
 8018324:	f7f8 fb10 	bl	8010948 <rmw_uxrce_find_static_input_buffer_by_owner>
 8018328:	2800      	cmp	r0, #0
 801832a:	d1f3      	bne.n	8018314 <rmw_wait+0x1b4>
 801832c:	e9d6 3200 	ldrd	r3, r2, [r6]
 8018330:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018334:	3401      	adds	r4, #1
 8018336:	42a3      	cmp	r3, r4
 8018338:	d8e6      	bhi.n	8018308 <rmw_wait+0x1a8>
 801833a:	f1b8 0f00 	cmp.w	r8, #0
 801833e:	d016      	beq.n	801836e <rmw_wait+0x20e>
 8018340:	f8d8 4000 	ldr.w	r4, [r8]
 8018344:	b19c      	cbz	r4, 801836e <rmw_wait+0x20e>
 8018346:	2300      	movs	r3, #0
 8018348:	461d      	mov	r5, r3
 801834a:	e004      	b.n	8018356 <rmw_wait+0x1f6>
 801834c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8018350:	3301      	adds	r3, #1
 8018352:	42a3      	cmp	r3, r4
 8018354:	d00b      	beq.n	801836e <rmw_wait+0x20e>
 8018356:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801835a:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801835e:	780a      	ldrb	r2, [r1, #0]
 8018360:	2a00      	cmp	r2, #0
 8018362:	d0f3      	beq.n	801834c <rmw_wait+0x1ec>
 8018364:	3301      	adds	r3, #1
 8018366:	42a3      	cmp	r3, r4
 8018368:	700d      	strb	r5, [r1, #0]
 801836a:	4617      	mov	r7, r2
 801836c:	d1f3      	bne.n	8018356 <rmw_wait+0x1f6>
 801836e:	2f00      	cmp	r7, #0
 8018370:	d035      	beq.n	80183de <rmw_wait+0x27e>
 8018372:	2000      	movs	r0, #0
 8018374:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018378:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801837c:	4651      	mov	r1, sl
 801837e:	f7fb f841 	bl	8013404 <uxr_run_session_until_data>
 8018382:	68a4      	ldr	r4, [r4, #8]
 8018384:	2c00      	cmp	r4, #0
 8018386:	d189      	bne.n	801829c <rmw_wait+0x13c>
 8018388:	e78f      	b.n	80182aa <rmw_wait+0x14a>
 801838a:	e9d5 3200 	ldrd	r3, r2, [r5]
 801838e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 8018392:	3401      	adds	r4, #1
 8018394:	429c      	cmp	r4, r3
 8018396:	d3a6      	bcc.n	80182e6 <rmw_wait+0x186>
 8018398:	e7b2      	b.n	8018300 <rmw_wait+0x1a0>
 801839a:	e9d9 3200 	ldrd	r3, r2, [r9]
 801839e:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 80183a2:	3401      	adds	r4, #1
 80183a4:	42a3      	cmp	r3, r4
 80183a6:	d88b      	bhi.n	80182c0 <rmw_wait+0x160>
 80183a8:	e799      	b.n	80182de <rmw_wait+0x17e>
 80183aa:	4692      	mov	sl, r2
 80183ac:	e70b      	b.n	80181c6 <rmw_wait+0x66>
 80183ae:	2b00      	cmp	r3, #0
 80183b0:	f47f aee0 	bne.w	8018174 <rmw_wait+0x14>
 80183b4:	2800      	cmp	r0, #0
 80183b6:	f47f aedd 	bne.w	8018174 <rmw_wait+0x14>
 80183ba:	f1b8 0f00 	cmp.w	r8, #0
 80183be:	d0d8      	beq.n	8018372 <rmw_wait+0x212>
 80183c0:	2900      	cmp	r1, #0
 80183c2:	f47f aeda 	bne.w	801817a <rmw_wait+0x1a>
 80183c6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80183ca:	e6fc      	b.n	80181c6 <rmw_wait+0x66>
 80183cc:	bb05      	cbnz	r5, 8018410 <rmw_wait+0x2b0>
 80183ce:	b366      	cbz	r6, 801842a <rmw_wait+0x2ca>
 80183d0:	6833      	ldr	r3, [r6, #0]
 80183d2:	462f      	mov	r7, r5
 80183d4:	2b00      	cmp	r3, #0
 80183d6:	d196      	bne.n	8018306 <rmw_wait+0x1a6>
 80183d8:	f1b8 0f00 	cmp.w	r8, #0
 80183dc:	d1b0      	bne.n	8018340 <rmw_wait+0x1e0>
 80183de:	2002      	movs	r0, #2
 80183e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183e4:	f1b8 0f00 	cmp.w	r8, #0
 80183e8:	d0c3      	beq.n	8018372 <rmw_wait+0x212>
 80183ea:	f8d8 4000 	ldr.w	r4, [r8]
 80183ee:	2701      	movs	r7, #1
 80183f0:	2c00      	cmp	r4, #0
 80183f2:	d1a8      	bne.n	8018346 <rmw_wait+0x1e6>
 80183f4:	e7bd      	b.n	8018372 <rmw_wait+0x212>
 80183f6:	461c      	mov	r4, r3
 80183f8:	e739      	b.n	801826e <rmw_wait+0x10e>
 80183fa:	2d00      	cmp	r5, #0
 80183fc:	d0e7      	beq.n	80183ce <rmw_wait+0x26e>
 80183fe:	682b      	ldr	r3, [r5, #0]
 8018400:	464f      	mov	r7, r9
 8018402:	2b00      	cmp	r3, #0
 8018404:	f47f af6e 	bne.w	80182e4 <rmw_wait+0x184>
 8018408:	2e00      	cmp	r6, #0
 801840a:	f47f af7a 	bne.w	8018302 <rmw_wait+0x1a2>
 801840e:	e007      	b.n	8018420 <rmw_wait+0x2c0>
 8018410:	682b      	ldr	r3, [r5, #0]
 8018412:	2b00      	cmp	r3, #0
 8018414:	f47f af66 	bne.w	80182e4 <rmw_wait+0x184>
 8018418:	461f      	mov	r7, r3
 801841a:	2e00      	cmp	r6, #0
 801841c:	f47f af71 	bne.w	8018302 <rmw_wait+0x1a2>
 8018420:	4637      	mov	r7, r6
 8018422:	f1b8 0f00 	cmp.w	r8, #0
 8018426:	d18b      	bne.n	8018340 <rmw_wait+0x1e0>
 8018428:	e7d9      	b.n	80183de <rmw_wait+0x27e>
 801842a:	f1b8 0f00 	cmp.w	r8, #0
 801842e:	d0d6      	beq.n	80183de <rmw_wait+0x27e>
 8018430:	f8d8 4000 	ldr.w	r4, [r8]
 8018434:	4637      	mov	r7, r6
 8018436:	2c00      	cmp	r4, #0
 8018438:	d185      	bne.n	8018346 <rmw_wait+0x1e6>
 801843a:	e7d0      	b.n	80183de <rmw_wait+0x27e>
 801843c:	000f4240 	.word	0x000f4240
 8018440:	20014858 	.word	0x20014858

08018444 <rmw_create_wait_set>:
 8018444:	b508      	push	{r3, lr}
 8018446:	4803      	ldr	r0, [pc, #12]	; (8018454 <rmw_create_wait_set+0x10>)
 8018448:	f7ff fcc4 	bl	8017dd4 <get_memory>
 801844c:	b108      	cbz	r0, 8018452 <rmw_create_wait_set+0xe>
 801844e:	68c0      	ldr	r0, [r0, #12]
 8018450:	3010      	adds	r0, #16
 8018452:	bd08      	pop	{r3, pc}
 8018454:	20016030 	.word	0x20016030

08018458 <rmw_destroy_wait_set>:
 8018458:	b508      	push	{r3, lr}
 801845a:	4b08      	ldr	r3, [pc, #32]	; (801847c <rmw_destroy_wait_set+0x24>)
 801845c:	6819      	ldr	r1, [r3, #0]
 801845e:	b911      	cbnz	r1, 8018466 <rmw_destroy_wait_set+0xe>
 8018460:	e00a      	b.n	8018478 <rmw_destroy_wait_set+0x20>
 8018462:	6889      	ldr	r1, [r1, #8]
 8018464:	b141      	cbz	r1, 8018478 <rmw_destroy_wait_set+0x20>
 8018466:	68cb      	ldr	r3, [r1, #12]
 8018468:	3310      	adds	r3, #16
 801846a:	4298      	cmp	r0, r3
 801846c:	d1f9      	bne.n	8018462 <rmw_destroy_wait_set+0xa>
 801846e:	4803      	ldr	r0, [pc, #12]	; (801847c <rmw_destroy_wait_set+0x24>)
 8018470:	f7ff fcc0 	bl	8017df4 <put_memory>
 8018474:	2000      	movs	r0, #0
 8018476:	bd08      	pop	{r3, pc}
 8018478:	2001      	movs	r0, #1
 801847a:	bd08      	pop	{r3, pc}
 801847c:	20016030 	.word	0x20016030

08018480 <_MultiArrayLayout__max_serialized_size>:
 8018480:	b508      	push	{r3, lr}
 8018482:	2104      	movs	r1, #4
 8018484:	2000      	movs	r0, #0
 8018486:	f7f9 fe0b 	bl	80120a0 <ucdr_alignment>
 801848a:	3004      	adds	r0, #4
 801848c:	bd08      	pop	{r3, pc}
 801848e:	bf00      	nop

08018490 <get_serialized_size_std_msgs__msg__MultiArrayLayout>:
 8018490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018494:	4607      	mov	r7, r0
 8018496:	b378      	cbz	r0, 80184f8 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x68>
 8018498:	4688      	mov	r8, r1
 801849a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 801849e:	2104      	movs	r1, #4
 80184a0:	4640      	mov	r0, r8
 80184a2:	f7f9 fdfd 	bl	80120a0 <ucdr_alignment>
 80184a6:	f108 0304 	add.w	r3, r8, #4
 80184aa:	18c6      	adds	r6, r0, r3
 80184ac:	f1b9 0f00 	cmp.w	r9, #0
 80184b0:	d018      	beq.n	80184e4 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x54>
 80184b2:	2400      	movs	r4, #0
 80184b4:	f001 f840 	bl	8019538 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 80184b8:	683a      	ldr	r2, [r7, #0]
 80184ba:	6843      	ldr	r3, [r0, #4]
 80184bc:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 80184c0:	4631      	mov	r1, r6
 80184c2:	695b      	ldr	r3, [r3, #20]
 80184c4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80184c8:	4798      	blx	r3
 80184ca:	2804      	cmp	r0, #4
 80184cc:	4601      	mov	r1, r0
 80184ce:	4605      	mov	r5, r0
 80184d0:	bf28      	it	cs
 80184d2:	2104      	movcs	r1, #4
 80184d4:	4630      	mov	r0, r6
 80184d6:	f7f9 fde3 	bl	80120a0 <ucdr_alignment>
 80184da:	3401      	adds	r4, #1
 80184dc:	4405      	add	r5, r0
 80184de:	45a1      	cmp	r9, r4
 80184e0:	442e      	add	r6, r5
 80184e2:	d1e7      	bne.n	80184b4 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x24>
 80184e4:	2104      	movs	r1, #4
 80184e6:	4630      	mov	r0, r6
 80184e8:	f7f9 fdda 	bl	80120a0 <ucdr_alignment>
 80184ec:	f1c8 0804 	rsb	r8, r8, #4
 80184f0:	4446      	add	r6, r8
 80184f2:	4430      	add	r0, r6
 80184f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80184f8:	4b05      	ldr	r3, [pc, #20]	; (8018510 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x80>)
 80184fa:	4806      	ldr	r0, [pc, #24]	; (8018514 <get_serialized_size_std_msgs__msg__MultiArrayLayout+0x84>)
 80184fc:	681b      	ldr	r3, [r3, #0]
 80184fe:	221b      	movs	r2, #27
 8018500:	68db      	ldr	r3, [r3, #12]
 8018502:	2101      	movs	r1, #1
 8018504:	f001 f88a 	bl	801961c <fwrite>
 8018508:	4638      	mov	r0, r7
 801850a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801850e:	bf00      	nop
 8018510:	20000190 	.word	0x20000190
 8018514:	0801ee70 	.word	0x0801ee70

08018518 <_MultiArrayLayout__get_serialized_size>:
 8018518:	2100      	movs	r1, #0
 801851a:	f7ff bfb9 	b.w	8018490 <get_serialized_size_std_msgs__msg__MultiArrayLayout>
 801851e:	bf00      	nop

08018520 <_MultiArrayLayout__cdr_deserialize>:
 8018520:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018522:	460e      	mov	r6, r1
 8018524:	b083      	sub	sp, #12
 8018526:	b311      	cbz	r1, 801856e <_MultiArrayLayout__cdr_deserialize+0x4e>
 8018528:	a901      	add	r1, sp, #4
 801852a:	4607      	mov	r7, r0
 801852c:	f7f9 faf4 	bl	8011b18 <ucdr_deserialize_uint32_t>
 8018530:	9b01      	ldr	r3, [sp, #4]
 8018532:	68b2      	ldr	r2, [r6, #8]
 8018534:	429a      	cmp	r2, r3
 8018536:	d325      	bcc.n	8018584 <_MultiArrayLayout__cdr_deserialize+0x64>
 8018538:	6073      	str	r3, [r6, #4]
 801853a:	b18b      	cbz	r3, 8018560 <_MultiArrayLayout__cdr_deserialize+0x40>
 801853c:	2400      	movs	r4, #0
 801853e:	4625      	mov	r5, r4
 8018540:	e002      	b.n	8018548 <_MultiArrayLayout__cdr_deserialize+0x28>
 8018542:	9b01      	ldr	r3, [sp, #4]
 8018544:	42ab      	cmp	r3, r5
 8018546:	d90b      	bls.n	8018560 <_MultiArrayLayout__cdr_deserialize+0x40>
 8018548:	f000 fff6 	bl	8019538 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 801854c:	6831      	ldr	r1, [r6, #0]
 801854e:	6843      	ldr	r3, [r0, #4]
 8018550:	4421      	add	r1, r4
 8018552:	68db      	ldr	r3, [r3, #12]
 8018554:	4638      	mov	r0, r7
 8018556:	4798      	blx	r3
 8018558:	3501      	adds	r5, #1
 801855a:	3414      	adds	r4, #20
 801855c:	2800      	cmp	r0, #0
 801855e:	d1f0      	bne.n	8018542 <_MultiArrayLayout__cdr_deserialize+0x22>
 8018560:	f106 010c 	add.w	r1, r6, #12
 8018564:	4638      	mov	r0, r7
 8018566:	f7f9 fad7 	bl	8011b18 <ucdr_deserialize_uint32_t>
 801856a:	b003      	add	sp, #12
 801856c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801856e:	4b0b      	ldr	r3, [pc, #44]	; (801859c <_MultiArrayLayout__cdr_deserialize+0x7c>)
 8018570:	480b      	ldr	r0, [pc, #44]	; (80185a0 <_MultiArrayLayout__cdr_deserialize+0x80>)
 8018572:	681b      	ldr	r3, [r3, #0]
 8018574:	221b      	movs	r2, #27
 8018576:	68db      	ldr	r3, [r3, #12]
 8018578:	2101      	movs	r1, #1
 801857a:	f001 f84f 	bl	801961c <fwrite>
 801857e:	4630      	mov	r0, r6
 8018580:	b003      	add	sp, #12
 8018582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018584:	4b05      	ldr	r3, [pc, #20]	; (801859c <_MultiArrayLayout__cdr_deserialize+0x7c>)
 8018586:	4807      	ldr	r0, [pc, #28]	; (80185a4 <_MultiArrayLayout__cdr_deserialize+0x84>)
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	2231      	movs	r2, #49	; 0x31
 801858c:	68db      	ldr	r3, [r3, #12]
 801858e:	2101      	movs	r1, #1
 8018590:	f001 f844 	bl	801961c <fwrite>
 8018594:	2000      	movs	r0, #0
 8018596:	b003      	add	sp, #12
 8018598:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801859a:	bf00      	nop
 801859c:	20000190 	.word	0x20000190
 80185a0:	0801ee70 	.word	0x0801ee70
 80185a4:	0801f5dc 	.word	0x0801f5dc

080185a8 <_MultiArrayLayout__cdr_serialize>:
 80185a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80185aa:	4605      	mov	r5, r0
 80185ac:	b1f8      	cbz	r0, 80185ee <_MultiArrayLayout__cdr_serialize+0x46>
 80185ae:	6847      	ldr	r7, [r0, #4]
 80185b0:	460e      	mov	r6, r1
 80185b2:	4608      	mov	r0, r1
 80185b4:	4639      	mov	r1, r7
 80185b6:	f7f9 fa4f 	bl	8011a58 <ucdr_serialize_uint32_t>
 80185ba:	b190      	cbz	r0, 80185e2 <_MultiArrayLayout__cdr_serialize+0x3a>
 80185bc:	b18f      	cbz	r7, 80185e2 <_MultiArrayLayout__cdr_serialize+0x3a>
 80185be:	2400      	movs	r4, #0
 80185c0:	e001      	b.n	80185c6 <_MultiArrayLayout__cdr_serialize+0x1e>
 80185c2:	42a7      	cmp	r7, r4
 80185c4:	d00d      	beq.n	80185e2 <_MultiArrayLayout__cdr_serialize+0x3a>
 80185c6:	f000 ffb7 	bl	8019538 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>
 80185ca:	682a      	ldr	r2, [r5, #0]
 80185cc:	6843      	ldr	r3, [r0, #4]
 80185ce:	eb04 0084 	add.w	r0, r4, r4, lsl #2
 80185d2:	689b      	ldr	r3, [r3, #8]
 80185d4:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 80185d8:	4631      	mov	r1, r6
 80185da:	3401      	adds	r4, #1
 80185dc:	4798      	blx	r3
 80185de:	2800      	cmp	r0, #0
 80185e0:	d1ef      	bne.n	80185c2 <_MultiArrayLayout__cdr_serialize+0x1a>
 80185e2:	68e9      	ldr	r1, [r5, #12]
 80185e4:	4630      	mov	r0, r6
 80185e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80185ea:	f7f9 ba35 	b.w	8011a58 <ucdr_serialize_uint32_t>
 80185ee:	4b05      	ldr	r3, [pc, #20]	; (8018604 <_MultiArrayLayout__cdr_serialize+0x5c>)
 80185f0:	4805      	ldr	r0, [pc, #20]	; (8018608 <_MultiArrayLayout__cdr_serialize+0x60>)
 80185f2:	681b      	ldr	r3, [r3, #0]
 80185f4:	221b      	movs	r2, #27
 80185f6:	68db      	ldr	r3, [r3, #12]
 80185f8:	2101      	movs	r1, #1
 80185fa:	f001 f80f 	bl	801961c <fwrite>
 80185fe:	4628      	mov	r0, r5
 8018600:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018602:	bf00      	nop
 8018604:	20000190 	.word	0x20000190
 8018608:	0801ee70 	.word	0x0801ee70

0801860c <max_serialized_size_std_msgs__msg__MultiArrayLayout>:
 801860c:	b508      	push	{r3, lr}
 801860e:	4603      	mov	r3, r0
 8018610:	2200      	movs	r2, #0
 8018612:	4608      	mov	r0, r1
 8018614:	701a      	strb	r2, [r3, #0]
 8018616:	2104      	movs	r1, #4
 8018618:	f7f9 fd42 	bl	80120a0 <ucdr_alignment>
 801861c:	3004      	adds	r0, #4
 801861e:	bd08      	pop	{r3, pc}

08018620 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout>:
 8018620:	4800      	ldr	r0, [pc, #0]	; (8018624 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayLayout+0x4>)
 8018622:	4770      	bx	lr
 8018624:	20000140 	.word	0x20000140

08018628 <ucdr_serialize_string>:
 8018628:	b510      	push	{r4, lr}
 801862a:	b082      	sub	sp, #8
 801862c:	4604      	mov	r4, r0
 801862e:	4608      	mov	r0, r1
 8018630:	9101      	str	r1, [sp, #4]
 8018632:	f7e7 fdd7 	bl	80001e4 <strlen>
 8018636:	9901      	ldr	r1, [sp, #4]
 8018638:	4602      	mov	r2, r0
 801863a:	3201      	adds	r2, #1
 801863c:	4620      	mov	r0, r4
 801863e:	b002      	add	sp, #8
 8018640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018644:	f7f9 bd9c 	b.w	8012180 <ucdr_serialize_sequence_char>

08018648 <uxr_init_input_best_effort_stream>:
 8018648:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801864c:	8003      	strh	r3, [r0, #0]
 801864e:	4770      	bx	lr

08018650 <uxr_reset_input_best_effort_stream>:
 8018650:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018654:	8003      	strh	r3, [r0, #0]
 8018656:	4770      	bx	lr

08018658 <uxr_receive_best_effort_message>:
 8018658:	b538      	push	{r3, r4, r5, lr}
 801865a:	4604      	mov	r4, r0
 801865c:	8800      	ldrh	r0, [r0, #0]
 801865e:	460d      	mov	r5, r1
 8018660:	f000 fd16 	bl	8019090 <uxr_seq_num_cmp>
 8018664:	4603      	mov	r3, r0
 8018666:	2b00      	cmp	r3, #0
 8018668:	ea4f 70d0 	mov.w	r0, r0, lsr #31
 801866c:	bfb8      	it	lt
 801866e:	8025      	strhlt	r5, [r4, #0]
 8018670:	bd38      	pop	{r3, r4, r5, pc}
 8018672:	bf00      	nop

08018674 <on_full_input_buffer>:
 8018674:	b570      	push	{r4, r5, r6, lr}
 8018676:	6802      	ldr	r2, [r0, #0]
 8018678:	460d      	mov	r5, r1
 801867a:	6809      	ldr	r1, [r1, #0]
 801867c:	686c      	ldr	r4, [r5, #4]
 801867e:	1a53      	subs	r3, r2, r1
 8018680:	4606      	mov	r6, r0
 8018682:	8928      	ldrh	r0, [r5, #8]
 8018684:	fbb4 f4f0 	udiv	r4, r4, r0
 8018688:	fbb3 f3f4 	udiv	r3, r3, r4
 801868c:	3301      	adds	r3, #1
 801868e:	b29b      	uxth	r3, r3
 8018690:	fbb3 f2f0 	udiv	r2, r3, r0
 8018694:	fb00 3312 	mls	r3, r0, r2, r3
 8018698:	b29b      	uxth	r3, r3
 801869a:	fb04 f403 	mul.w	r4, r4, r3
 801869e:	1d23      	adds	r3, r4, #4
 80186a0:	440b      	add	r3, r1
 80186a2:	7d28      	ldrb	r0, [r5, #20]
 80186a4:	f853 2c04 	ldr.w	r2, [r3, #-4]
 80186a8:	b110      	cbz	r0, 80186b0 <on_full_input_buffer+0x3c>
 80186aa:	2000      	movs	r0, #0
 80186ac:	f843 0c04 	str.w	r0, [r3, #-4]
 80186b0:	2a03      	cmp	r2, #3
 80186b2:	d801      	bhi.n	80186b8 <on_full_input_buffer+0x44>
 80186b4:	2001      	movs	r0, #1
 80186b6:	bd70      	pop	{r4, r5, r6, pc}
 80186b8:	3408      	adds	r4, #8
 80186ba:	6933      	ldr	r3, [r6, #16]
 80186bc:	4421      	add	r1, r4
 80186be:	4630      	mov	r0, r6
 80186c0:	3a04      	subs	r2, #4
 80186c2:	f7f9 fce1 	bl	8012088 <ucdr_init_buffer_origin>
 80186c6:	4630      	mov	r0, r6
 80186c8:	4902      	ldr	r1, [pc, #8]	; (80186d4 <on_full_input_buffer+0x60>)
 80186ca:	462a      	mov	r2, r5
 80186cc:	f7f9 fcba 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 80186d0:	2000      	movs	r0, #0
 80186d2:	bd70      	pop	{r4, r5, r6, pc}
 80186d4:	08018675 	.word	0x08018675

080186d8 <uxr_init_input_reliable_stream>:
 80186d8:	b470      	push	{r4, r5, r6}
 80186da:	9c03      	ldr	r4, [sp, #12]
 80186dc:	6001      	str	r1, [r0, #0]
 80186de:	2600      	movs	r6, #0
 80186e0:	8103      	strh	r3, [r0, #8]
 80186e2:	6042      	str	r2, [r0, #4]
 80186e4:	6104      	str	r4, [r0, #16]
 80186e6:	7506      	strb	r6, [r0, #20]
 80186e8:	b1ab      	cbz	r3, 8018716 <uxr_init_input_reliable_stream+0x3e>
 80186ea:	600e      	str	r6, [r1, #0]
 80186ec:	8901      	ldrh	r1, [r0, #8]
 80186ee:	2901      	cmp	r1, #1
 80186f0:	d911      	bls.n	8018716 <uxr_init_input_reliable_stream+0x3e>
 80186f2:	2201      	movs	r2, #1
 80186f4:	e9d0 5400 	ldrd	r5, r4, [r0]
 80186f8:	fbb2 f3f1 	udiv	r3, r2, r1
 80186fc:	fb01 2313 	mls	r3, r1, r3, r2
 8018700:	b29b      	uxth	r3, r3
 8018702:	fbb4 f1f1 	udiv	r1, r4, r1
 8018706:	fb03 f301 	mul.w	r3, r3, r1
 801870a:	3201      	adds	r2, #1
 801870c:	50ee      	str	r6, [r5, r3]
 801870e:	8901      	ldrh	r1, [r0, #8]
 8018710:	b292      	uxth	r2, r2
 8018712:	4291      	cmp	r1, r2
 8018714:	d8ee      	bhi.n	80186f4 <uxr_init_input_reliable_stream+0x1c>
 8018716:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801871a:	bc70      	pop	{r4, r5, r6}
 801871c:	60c3      	str	r3, [r0, #12]
 801871e:	4770      	bx	lr

08018720 <uxr_reset_input_reliable_stream>:
 8018720:	8902      	ldrh	r2, [r0, #8]
 8018722:	b1ca      	cbz	r2, 8018758 <uxr_reset_input_reliable_stream+0x38>
 8018724:	b470      	push	{r4, r5, r6}
 8018726:	2400      	movs	r4, #0
 8018728:	4621      	mov	r1, r4
 801872a:	4626      	mov	r6, r4
 801872c:	fbb1 f3f2 	udiv	r3, r1, r2
 8018730:	fb02 1313 	mls	r3, r2, r3, r1
 8018734:	e9d0 5100 	ldrd	r5, r1, [r0]
 8018738:	b29b      	uxth	r3, r3
 801873a:	fbb1 f2f2 	udiv	r2, r1, r2
 801873e:	fb03 f302 	mul.w	r3, r3, r2
 8018742:	3401      	adds	r4, #1
 8018744:	50ee      	str	r6, [r5, r3]
 8018746:	8902      	ldrh	r2, [r0, #8]
 8018748:	b2a1      	uxth	r1, r4
 801874a:	428a      	cmp	r2, r1
 801874c:	d8ee      	bhi.n	801872c <uxr_reset_input_reliable_stream+0xc>
 801874e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018752:	bc70      	pop	{r4, r5, r6}
 8018754:	60c3      	str	r3, [r0, #12]
 8018756:	4770      	bx	lr
 8018758:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801875c:	60c3      	str	r3, [r0, #12]
 801875e:	4770      	bx	lr

08018760 <uxr_receive_reliable_message>:
 8018760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018764:	4604      	mov	r4, r0
 8018766:	460d      	mov	r5, r1
 8018768:	8901      	ldrh	r1, [r0, #8]
 801876a:	8980      	ldrh	r0, [r0, #12]
 801876c:	4690      	mov	r8, r2
 801876e:	461f      	mov	r7, r3
 8018770:	f000 fc86 	bl	8019080 <uxr_seq_num_add>
 8018774:	4629      	mov	r1, r5
 8018776:	4606      	mov	r6, r0
 8018778:	89a0      	ldrh	r0, [r4, #12]
 801877a:	f000 fc89 	bl	8019090 <uxr_seq_num_cmp>
 801877e:	2800      	cmp	r0, #0
 8018780:	db0a      	blt.n	8018798 <uxr_receive_reliable_message+0x38>
 8018782:	2600      	movs	r6, #0
 8018784:	89e0      	ldrh	r0, [r4, #14]
 8018786:	4629      	mov	r1, r5
 8018788:	f000 fc82 	bl	8019090 <uxr_seq_num_cmp>
 801878c:	2800      	cmp	r0, #0
 801878e:	bfb8      	it	lt
 8018790:	81e5      	strhlt	r5, [r4, #14]
 8018792:	4630      	mov	r0, r6
 8018794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018798:	4630      	mov	r0, r6
 801879a:	4629      	mov	r1, r5
 801879c:	f000 fc78 	bl	8019090 <uxr_seq_num_cmp>
 80187a0:	2800      	cmp	r0, #0
 80187a2:	dbee      	blt.n	8018782 <uxr_receive_reliable_message+0x22>
 80187a4:	6923      	ldr	r3, [r4, #16]
 80187a6:	4640      	mov	r0, r8
 80187a8:	4798      	blx	r3
 80187aa:	2101      	movs	r1, #1
 80187ac:	4681      	mov	r9, r0
 80187ae:	89a0      	ldrh	r0, [r4, #12]
 80187b0:	f000 fc66 	bl	8019080 <uxr_seq_num_add>
 80187b4:	f1b9 0f00 	cmp.w	r9, #0
 80187b8:	d101      	bne.n	80187be <uxr_receive_reliable_message+0x5e>
 80187ba:	4285      	cmp	r5, r0
 80187bc:	d049      	beq.n	8018852 <uxr_receive_reliable_message+0xf2>
 80187be:	8921      	ldrh	r1, [r4, #8]
 80187c0:	fbb5 f3f1 	udiv	r3, r5, r1
 80187c4:	fb01 5313 	mls	r3, r1, r3, r5
 80187c8:	b29b      	uxth	r3, r3
 80187ca:	6862      	ldr	r2, [r4, #4]
 80187cc:	6820      	ldr	r0, [r4, #0]
 80187ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80187d2:	fb03 f302 	mul.w	r3, r3, r2
 80187d6:	3304      	adds	r3, #4
 80187d8:	4418      	add	r0, r3
 80187da:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d1cf      	bne.n	8018782 <uxr_receive_reliable_message+0x22>
 80187e2:	4641      	mov	r1, r8
 80187e4:	463a      	mov	r2, r7
 80187e6:	f000 ffa5 	bl	8019734 <memcpy>
 80187ea:	8921      	ldrh	r1, [r4, #8]
 80187ec:	fbb5 f3f1 	udiv	r3, r5, r1
 80187f0:	fb01 5313 	mls	r3, r1, r3, r5
 80187f4:	b29b      	uxth	r3, r3
 80187f6:	6862      	ldr	r2, [r4, #4]
 80187f8:	fbb2 f2f1 	udiv	r2, r2, r1
 80187fc:	6821      	ldr	r1, [r4, #0]
 80187fe:	fb03 f302 	mul.w	r3, r3, r2
 8018802:	2201      	movs	r2, #1
 8018804:	50cf      	str	r7, [r1, r3]
 8018806:	9b08      	ldr	r3, [sp, #32]
 8018808:	701a      	strb	r2, [r3, #0]
 801880a:	f1b9 0f00 	cmp.w	r9, #0
 801880e:	d0b8      	beq.n	8018782 <uxr_receive_reliable_message+0x22>
 8018810:	89a6      	ldrh	r6, [r4, #12]
 8018812:	e001      	b.n	8018818 <uxr_receive_reliable_message+0xb8>
 8018814:	2801      	cmp	r0, #1
 8018816:	d1b4      	bne.n	8018782 <uxr_receive_reliable_message+0x22>
 8018818:	4630      	mov	r0, r6
 801881a:	2101      	movs	r1, #1
 801881c:	f000 fc30 	bl	8019080 <uxr_seq_num_add>
 8018820:	8921      	ldrh	r1, [r4, #8]
 8018822:	fbb0 f3f1 	udiv	r3, r0, r1
 8018826:	fb01 0313 	mls	r3, r1, r3, r0
 801882a:	b29b      	uxth	r3, r3
 801882c:	6862      	ldr	r2, [r4, #4]
 801882e:	fbb2 f2f1 	udiv	r2, r2, r1
 8018832:	4606      	mov	r6, r0
 8018834:	fb03 f302 	mul.w	r3, r3, r2
 8018838:	6820      	ldr	r0, [r4, #0]
 801883a:	3304      	adds	r3, #4
 801883c:	4418      	add	r0, r3
 801883e:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8018842:	2b00      	cmp	r3, #0
 8018844:	d09d      	beq.n	8018782 <uxr_receive_reliable_message+0x22>
 8018846:	6923      	ldr	r3, [r4, #16]
 8018848:	4798      	blx	r3
 801884a:	2802      	cmp	r0, #2
 801884c:	d1e2      	bne.n	8018814 <uxr_receive_reliable_message+0xb4>
 801884e:	2601      	movs	r6, #1
 8018850:	e798      	b.n	8018784 <uxr_receive_reliable_message+0x24>
 8018852:	9b08      	ldr	r3, [sp, #32]
 8018854:	81a5      	strh	r5, [r4, #12]
 8018856:	2601      	movs	r6, #1
 8018858:	f883 9000 	strb.w	r9, [r3]
 801885c:	e792      	b.n	8018784 <uxr_receive_reliable_message+0x24>
 801885e:	bf00      	nop

08018860 <uxr_next_input_reliable_buffer_available>:
 8018860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018864:	4604      	mov	r4, r0
 8018866:	460e      	mov	r6, r1
 8018868:	8980      	ldrh	r0, [r0, #12]
 801886a:	2101      	movs	r1, #1
 801886c:	4617      	mov	r7, r2
 801886e:	f000 fc07 	bl	8019080 <uxr_seq_num_add>
 8018872:	8921      	ldrh	r1, [r4, #8]
 8018874:	fbb0 f3f1 	udiv	r3, r0, r1
 8018878:	fb01 0313 	mls	r3, r1, r3, r0
 801887c:	b29b      	uxth	r3, r3
 801887e:	6862      	ldr	r2, [r4, #4]
 8018880:	fbb2 f2f1 	udiv	r2, r2, r1
 8018884:	fb03 f302 	mul.w	r3, r3, r2
 8018888:	6822      	ldr	r2, [r4, #0]
 801888a:	3304      	adds	r3, #4
 801888c:	eb02 0803 	add.w	r8, r2, r3
 8018890:	f858 9c04 	ldr.w	r9, [r8, #-4]
 8018894:	f1b9 0f00 	cmp.w	r9, #0
 8018898:	d025      	beq.n	80188e6 <uxr_next_input_reliable_buffer_available+0x86>
 801889a:	6923      	ldr	r3, [r4, #16]
 801889c:	4605      	mov	r5, r0
 801889e:	4640      	mov	r0, r8
 80188a0:	4798      	blx	r3
 80188a2:	4682      	mov	sl, r0
 80188a4:	b310      	cbz	r0, 80188ec <uxr_next_input_reliable_buffer_available+0x8c>
 80188a6:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 80188aa:	e005      	b.n	80188b8 <uxr_next_input_reliable_buffer_available+0x58>
 80188ac:	6923      	ldr	r3, [r4, #16]
 80188ae:	4798      	blx	r3
 80188b0:	2802      	cmp	r0, #2
 80188b2:	d032      	beq.n	801891a <uxr_next_input_reliable_buffer_available+0xba>
 80188b4:	2801      	cmp	r0, #1
 80188b6:	d116      	bne.n	80188e6 <uxr_next_input_reliable_buffer_available+0x86>
 80188b8:	4650      	mov	r0, sl
 80188ba:	2101      	movs	r1, #1
 80188bc:	f000 fbe0 	bl	8019080 <uxr_seq_num_add>
 80188c0:	8921      	ldrh	r1, [r4, #8]
 80188c2:	fbb0 f3f1 	udiv	r3, r0, r1
 80188c6:	fb01 0313 	mls	r3, r1, r3, r0
 80188ca:	b29b      	uxth	r3, r3
 80188cc:	6862      	ldr	r2, [r4, #4]
 80188ce:	fbb2 f2f1 	udiv	r2, r2, r1
 80188d2:	4682      	mov	sl, r0
 80188d4:	fb03 f302 	mul.w	r3, r3, r2
 80188d8:	6820      	ldr	r0, [r4, #0]
 80188da:	3304      	adds	r3, #4
 80188dc:	4418      	add	r0, r3
 80188de:	f850 3c04 	ldr.w	r3, [r0, #-4]
 80188e2:	2b00      	cmp	r3, #0
 80188e4:	d1e2      	bne.n	80188ac <uxr_next_input_reliable_buffer_available+0x4c>
 80188e6:	2000      	movs	r0, #0
 80188e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188ec:	464a      	mov	r2, r9
 80188ee:	4641      	mov	r1, r8
 80188f0:	4630      	mov	r0, r6
 80188f2:	f7f9 fbd1 	bl	8012098 <ucdr_init_buffer>
 80188f6:	8921      	ldrh	r1, [r4, #8]
 80188f8:	fbb5 f3f1 	udiv	r3, r5, r1
 80188fc:	fb01 5313 	mls	r3, r1, r3, r5
 8018900:	b29b      	uxth	r3, r3
 8018902:	6862      	ldr	r2, [r4, #4]
 8018904:	fbb2 f2f1 	udiv	r2, r2, r1
 8018908:	6821      	ldr	r1, [r4, #0]
 801890a:	fb03 f302 	mul.w	r3, r3, r2
 801890e:	2001      	movs	r0, #1
 8018910:	f841 a003 	str.w	sl, [r1, r3]
 8018914:	81a5      	strh	r5, [r4, #12]
 8018916:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801891a:	8922      	ldrh	r2, [r4, #8]
 801891c:	fbb5 f0f2 	udiv	r0, r5, r2
 8018920:	fb02 5510 	mls	r5, r2, r0, r5
 8018924:	b2ad      	uxth	r5, r5
 8018926:	6863      	ldr	r3, [r4, #4]
 8018928:	fbb3 f3f2 	udiv	r3, r3, r2
 801892c:	fb05 f503 	mul.w	r5, r5, r3
 8018930:	6823      	ldr	r3, [r4, #0]
 8018932:	2000      	movs	r0, #0
 8018934:	5158      	str	r0, [r3, r5]
 8018936:	eba9 0207 	sub.w	r2, r9, r7
 801893a:	eb08 0107 	add.w	r1, r8, r7
 801893e:	4630      	mov	r0, r6
 8018940:	f7f9 fbaa 	bl	8012098 <ucdr_init_buffer>
 8018944:	4630      	mov	r0, r6
 8018946:	4904      	ldr	r1, [pc, #16]	; (8018958 <uxr_next_input_reliable_buffer_available+0xf8>)
 8018948:	4622      	mov	r2, r4
 801894a:	f7f9 fb7b 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 801894e:	f8a4 a00c 	strh.w	sl, [r4, #12]
 8018952:	2001      	movs	r0, #1
 8018954:	e7c8      	b.n	80188e8 <uxr_next_input_reliable_buffer_available+0x88>
 8018956:	bf00      	nop
 8018958:	08018675 	.word	0x08018675

0801895c <uxr_process_heartbeat>:
 801895c:	b538      	push	{r3, r4, r5, lr}
 801895e:	4611      	mov	r1, r2
 8018960:	4604      	mov	r4, r0
 8018962:	89c0      	ldrh	r0, [r0, #14]
 8018964:	4615      	mov	r5, r2
 8018966:	f000 fb93 	bl	8019090 <uxr_seq_num_cmp>
 801896a:	2800      	cmp	r0, #0
 801896c:	bfb8      	it	lt
 801896e:	81e5      	strhlt	r5, [r4, #14]
 8018970:	bd38      	pop	{r3, r4, r5, pc}
 8018972:	bf00      	nop

08018974 <uxr_compute_acknack>:
 8018974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018978:	8903      	ldrh	r3, [r0, #8]
 801897a:	8986      	ldrh	r6, [r0, #12]
 801897c:	4604      	mov	r4, r0
 801897e:	460d      	mov	r5, r1
 8018980:	b1d3      	cbz	r3, 80189b8 <uxr_compute_acknack+0x44>
 8018982:	4630      	mov	r0, r6
 8018984:	2701      	movs	r7, #1
 8018986:	e003      	b.n	8018990 <uxr_compute_acknack+0x1c>
 8018988:	4567      	cmp	r7, ip
 801898a:	d215      	bcs.n	80189b8 <uxr_compute_acknack+0x44>
 801898c:	89a0      	ldrh	r0, [r4, #12]
 801898e:	3701      	adds	r7, #1
 8018990:	b2b9      	uxth	r1, r7
 8018992:	f000 fb75 	bl	8019080 <uxr_seq_num_add>
 8018996:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801899a:	fbb0 f2fc 	udiv	r2, r0, ip
 801899e:	e9d4 1300 	ldrd	r1, r3, [r4]
 80189a2:	fb0c 0212 	mls	r2, ip, r2, r0
 80189a6:	b292      	uxth	r2, r2
 80189a8:	fbb3 f3fc 	udiv	r3, r3, ip
 80189ac:	fb02 1303 	mla	r3, r2, r3, r1
 80189b0:	681b      	ldr	r3, [r3, #0]
 80189b2:	2b00      	cmp	r3, #0
 80189b4:	d1e8      	bne.n	8018988 <uxr_compute_acknack+0x14>
 80189b6:	4606      	mov	r6, r0
 80189b8:	802e      	strh	r6, [r5, #0]
 80189ba:	4630      	mov	r0, r6
 80189bc:	2101      	movs	r1, #1
 80189be:	89e6      	ldrh	r6, [r4, #14]
 80189c0:	f000 fb62 	bl	8019088 <uxr_seq_num_sub>
 80189c4:	4601      	mov	r1, r0
 80189c6:	4630      	mov	r0, r6
 80189c8:	f000 fb5e 	bl	8019088 <uxr_seq_num_sub>
 80189cc:	4606      	mov	r6, r0
 80189ce:	b318      	cbz	r0, 8018a18 <uxr_compute_acknack+0xa4>
 80189d0:	f04f 0900 	mov.w	r9, #0
 80189d4:	464f      	mov	r7, r9
 80189d6:	f04f 0801 	mov.w	r8, #1
 80189da:	fa1f f189 	uxth.w	r1, r9
 80189de:	8828      	ldrh	r0, [r5, #0]
 80189e0:	f000 fb4e 	bl	8019080 <uxr_seq_num_add>
 80189e4:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 80189e8:	6822      	ldr	r2, [r4, #0]
 80189ea:	fbb0 f1fc 	udiv	r1, r0, ip
 80189ee:	fb01 011c 	mls	r1, r1, ip, r0
 80189f2:	b289      	uxth	r1, r1
 80189f4:	6863      	ldr	r3, [r4, #4]
 80189f6:	fbb3 f3fc 	udiv	r3, r3, ip
 80189fa:	fb01 2303 	mla	r3, r1, r3, r2
 80189fe:	fa08 f209 	lsl.w	r2, r8, r9
 8018a02:	681b      	ldr	r3, [r3, #0]
 8018a04:	f109 0901 	add.w	r9, r9, #1
 8018a08:	b90b      	cbnz	r3, 8018a0e <uxr_compute_acknack+0x9a>
 8018a0a:	4317      	orrs	r7, r2
 8018a0c:	b2bf      	uxth	r7, r7
 8018a0e:	454e      	cmp	r6, r9
 8018a10:	d1e3      	bne.n	80189da <uxr_compute_acknack+0x66>
 8018a12:	4638      	mov	r0, r7
 8018a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018a18:	4607      	mov	r7, r0
 8018a1a:	4638      	mov	r0, r7
 8018a1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018a20 <uxr_init_output_best_effort_stream>:
 8018a20:	b410      	push	{r4}
 8018a22:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8018a26:	81c4      	strh	r4, [r0, #14]
 8018a28:	e9c0 1300 	strd	r1, r3, [r0]
 8018a2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8018a30:	7303      	strb	r3, [r0, #12]
 8018a32:	6082      	str	r2, [r0, #8]
 8018a34:	4770      	bx	lr
 8018a36:	bf00      	nop

08018a38 <uxr_reset_output_best_effort_stream>:
 8018a38:	7b02      	ldrb	r2, [r0, #12]
 8018a3a:	6042      	str	r2, [r0, #4]
 8018a3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018a40:	81c3      	strh	r3, [r0, #14]
 8018a42:	4770      	bx	lr

08018a44 <uxr_prepare_best_effort_buffer_to_write>:
 8018a44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8018a46:	4604      	mov	r4, r0
 8018a48:	b083      	sub	sp, #12
 8018a4a:	6840      	ldr	r0, [r0, #4]
 8018a4c:	460d      	mov	r5, r1
 8018a4e:	4616      	mov	r6, r2
 8018a50:	f7fb fcca 	bl	80143e8 <uxr_submessage_padding>
 8018a54:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8018a58:	4410      	add	r0, r2
 8018a5a:	1942      	adds	r2, r0, r5
 8018a5c:	4293      	cmp	r3, r2
 8018a5e:	bf2c      	ite	cs
 8018a60:	2701      	movcs	r7, #1
 8018a62:	2700      	movcc	r7, #0
 8018a64:	d202      	bcs.n	8018a6c <uxr_prepare_best_effort_buffer_to_write+0x28>
 8018a66:	4638      	mov	r0, r7
 8018a68:	b003      	add	sp, #12
 8018a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018a6c:	9000      	str	r0, [sp, #0]
 8018a6e:	6821      	ldr	r1, [r4, #0]
 8018a70:	4630      	mov	r0, r6
 8018a72:	2300      	movs	r3, #0
 8018a74:	f7f9 fafe 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8018a78:	6861      	ldr	r1, [r4, #4]
 8018a7a:	4638      	mov	r0, r7
 8018a7c:	4429      	add	r1, r5
 8018a7e:	6061      	str	r1, [r4, #4]
 8018a80:	b003      	add	sp, #12
 8018a82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08018a84 <uxr_prepare_best_effort_buffer_to_send>:
 8018a84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018a88:	6845      	ldr	r5, [r0, #4]
 8018a8a:	4604      	mov	r4, r0
 8018a8c:	7b00      	ldrb	r0, [r0, #12]
 8018a8e:	4285      	cmp	r5, r0
 8018a90:	bf8c      	ite	hi
 8018a92:	2701      	movhi	r7, #1
 8018a94:	2700      	movls	r7, #0
 8018a96:	d802      	bhi.n	8018a9e <uxr_prepare_best_effort_buffer_to_send+0x1a>
 8018a98:	4638      	mov	r0, r7
 8018a9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018a9e:	4688      	mov	r8, r1
 8018aa0:	89e0      	ldrh	r0, [r4, #14]
 8018aa2:	2101      	movs	r1, #1
 8018aa4:	4615      	mov	r5, r2
 8018aa6:	461e      	mov	r6, r3
 8018aa8:	f000 faea 	bl	8019080 <uxr_seq_num_add>
 8018aac:	e9d4 2300 	ldrd	r2, r3, [r4]
 8018ab0:	81e0      	strh	r0, [r4, #14]
 8018ab2:	8030      	strh	r0, [r6, #0]
 8018ab4:	f8c8 2000 	str.w	r2, [r8]
 8018ab8:	602b      	str	r3, [r5, #0]
 8018aba:	7b23      	ldrb	r3, [r4, #12]
 8018abc:	6063      	str	r3, [r4, #4]
 8018abe:	4638      	mov	r0, r7
 8018ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018ac4 <on_full_output_buffer>:
 8018ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018ac6:	6802      	ldr	r2, [r0, #0]
 8018ac8:	460d      	mov	r5, r1
 8018aca:	6809      	ldr	r1, [r1, #0]
 8018acc:	892f      	ldrh	r7, [r5, #8]
 8018ace:	686c      	ldr	r4, [r5, #4]
 8018ad0:	fbb4 f4f7 	udiv	r4, r4, r7
 8018ad4:	1a53      	subs	r3, r2, r1
 8018ad6:	fbb3 f3f4 	udiv	r3, r3, r4
 8018ada:	3301      	adds	r3, #1
 8018adc:	b29b      	uxth	r3, r3
 8018ade:	fbb3 f2f7 	udiv	r2, r3, r7
 8018ae2:	fb07 3312 	mls	r3, r7, r2, r3
 8018ae6:	b29b      	uxth	r3, r3
 8018ae8:	fb04 f403 	mul.w	r4, r4, r3
 8018aec:	7b2f      	ldrb	r7, [r5, #12]
 8018aee:	590a      	ldr	r2, [r1, r4]
 8018af0:	6903      	ldr	r3, [r0, #16]
 8018af2:	443c      	add	r4, r7
 8018af4:	3408      	adds	r4, #8
 8018af6:	1bd2      	subs	r2, r2, r7
 8018af8:	4606      	mov	r6, r0
 8018afa:	4421      	add	r1, r4
 8018afc:	3a04      	subs	r2, #4
 8018afe:	f7f9 fac3 	bl	8012088 <ucdr_init_buffer_origin>
 8018b02:	4630      	mov	r0, r6
 8018b04:	4902      	ldr	r1, [pc, #8]	; (8018b10 <on_full_output_buffer+0x4c>)
 8018b06:	462a      	mov	r2, r5
 8018b08:	f7f9 fa9c 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 8018b0c:	2000      	movs	r0, #0
 8018b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018b10:	08018ac5 	.word	0x08018ac5

08018b14 <uxr_init_output_reliable_stream>:
 8018b14:	b430      	push	{r4, r5}
 8018b16:	f89d 4008 	ldrb.w	r4, [sp, #8]
 8018b1a:	6001      	str	r1, [r0, #0]
 8018b1c:	8103      	strh	r3, [r0, #8]
 8018b1e:	6042      	str	r2, [r0, #4]
 8018b20:	7304      	strb	r4, [r0, #12]
 8018b22:	b1b3      	cbz	r3, 8018b52 <uxr_init_output_reliable_stream+0x3e>
 8018b24:	600c      	str	r4, [r1, #0]
 8018b26:	8901      	ldrh	r1, [r0, #8]
 8018b28:	2901      	cmp	r1, #1
 8018b2a:	d912      	bls.n	8018b52 <uxr_init_output_reliable_stream+0x3e>
 8018b2c:	2201      	movs	r2, #1
 8018b2e:	e9d0 5400 	ldrd	r5, r4, [r0]
 8018b32:	fbb2 f3f1 	udiv	r3, r2, r1
 8018b36:	fb01 2313 	mls	r3, r1, r3, r2
 8018b3a:	b29b      	uxth	r3, r3
 8018b3c:	fbb4 f1f1 	udiv	r1, r4, r1
 8018b40:	fb03 f301 	mul.w	r3, r3, r1
 8018b44:	7b01      	ldrb	r1, [r0, #12]
 8018b46:	50e9      	str	r1, [r5, r3]
 8018b48:	3201      	adds	r2, #1
 8018b4a:	8901      	ldrh	r1, [r0, #8]
 8018b4c:	b292      	uxth	r2, r2
 8018b4e:	4291      	cmp	r1, r2
 8018b50:	d8ed      	bhi.n	8018b2e <uxr_init_output_reliable_stream+0x1a>
 8018b52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018b56:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018b5a:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018b5e:	4b05      	ldr	r3, [pc, #20]	; (8018b74 <uxr_init_output_reliable_stream+0x60>)
 8018b60:	f8c0 300e 	str.w	r3, [r0, #14]
 8018b64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018b68:	2300      	movs	r3, #0
 8018b6a:	bc30      	pop	{r4, r5}
 8018b6c:	8242      	strh	r2, [r0, #18]
 8018b6e:	8403      	strh	r3, [r0, #32]
 8018b70:	4770      	bx	lr
 8018b72:	bf00      	nop
 8018b74:	ffff0000 	.word	0xffff0000

08018b78 <uxr_reset_output_reliable_stream>:
 8018b78:	8902      	ldrh	r2, [r0, #8]
 8018b7a:	b430      	push	{r4, r5}
 8018b7c:	b19a      	cbz	r2, 8018ba6 <uxr_reset_output_reliable_stream+0x2e>
 8018b7e:	2400      	movs	r4, #0
 8018b80:	4621      	mov	r1, r4
 8018b82:	fbb1 f3f2 	udiv	r3, r1, r2
 8018b86:	fb02 1313 	mls	r3, r2, r3, r1
 8018b8a:	e9d0 5100 	ldrd	r5, r1, [r0]
 8018b8e:	b29b      	uxth	r3, r3
 8018b90:	fbb1 f2f2 	udiv	r2, r1, r2
 8018b94:	fb03 f302 	mul.w	r3, r3, r2
 8018b98:	7b02      	ldrb	r2, [r0, #12]
 8018b9a:	50ea      	str	r2, [r5, r3]
 8018b9c:	3401      	adds	r4, #1
 8018b9e:	8902      	ldrh	r2, [r0, #8]
 8018ba0:	b2a1      	uxth	r1, r4
 8018ba2:	428a      	cmp	r2, r1
 8018ba4:	d8ed      	bhi.n	8018b82 <uxr_reset_output_reliable_stream+0xa>
 8018ba6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018baa:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018bae:	e9c0 2306 	strd	r2, r3, [r0, #24]
 8018bb2:	4b05      	ldr	r3, [pc, #20]	; (8018bc8 <uxr_reset_output_reliable_stream+0x50>)
 8018bb4:	f8c0 300e 	str.w	r3, [r0, #14]
 8018bb8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018bbc:	2300      	movs	r3, #0
 8018bbe:	bc30      	pop	{r4, r5}
 8018bc0:	8242      	strh	r2, [r0, #18]
 8018bc2:	8403      	strh	r3, [r0, #32]
 8018bc4:	4770      	bx	lr
 8018bc6:	bf00      	nop
 8018bc8:	ffff0000 	.word	0xffff0000

08018bcc <uxr_prepare_reliable_buffer_to_write>:
 8018bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018bd0:	8903      	ldrh	r3, [r0, #8]
 8018bd2:	89c5      	ldrh	r5, [r0, #14]
 8018bd4:	fbb5 fef3 	udiv	lr, r5, r3
 8018bd8:	4604      	mov	r4, r0
 8018bda:	fb03 571e 	mls	r7, r3, lr, r5
 8018bde:	6800      	ldr	r0, [r0, #0]
 8018be0:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8018be4:	fbbc fcf3 	udiv	ip, ip, r3
 8018be8:	b2bf      	uxth	r7, r7
 8018bea:	fb0c 0707 	mla	r7, ip, r7, r0
 8018bee:	4688      	mov	r8, r1
 8018bf0:	6839      	ldr	r1, [r7, #0]
 8018bf2:	b091      	sub	sp, #68	; 0x44
 8018bf4:	eb01 0908 	add.w	r9, r1, r8
 8018bf8:	f1ac 0604 	sub.w	r6, ip, #4
 8018bfc:	9204      	str	r2, [sp, #16]
 8018bfe:	45b1      	cmp	r9, r6
 8018c00:	f107 0204 	add.w	r2, r7, #4
 8018c04:	9102      	str	r1, [sp, #8]
 8018c06:	9203      	str	r2, [sp, #12]
 8018c08:	f8cd c014 	str.w	ip, [sp, #20]
 8018c0c:	f240 80d7 	bls.w	8018dbe <uxr_prepare_reliable_buffer_to_write+0x1f2>
 8018c10:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8018c14:	eb0b 0208 	add.w	r2, fp, r8
 8018c18:	42b2      	cmp	r2, r6
 8018c1a:	f240 80bd 	bls.w	8018d98 <uxr_prepare_reliable_buffer_to_write+0x1cc>
 8018c1e:	460a      	mov	r2, r1
 8018c20:	3204      	adds	r2, #4
 8018c22:	42b2      	cmp	r2, r6
 8018c24:	f080 810e 	bcs.w	8018e44 <uxr_prepare_reliable_buffer_to_write+0x278>
 8018c28:	f8cd c01c 	str.w	ip, [sp, #28]
 8018c2c:	2b00      	cmp	r3, #0
 8018c2e:	f000 8123 	beq.w	8018e78 <uxr_prepare_reliable_buffer_to_write+0x2ac>
 8018c32:	f04f 0a00 	mov.w	sl, #0
 8018c36:	4652      	mov	r2, sl
 8018c38:	4657      	mov	r7, sl
 8018c3a:	fbb7 f1f3 	udiv	r1, r7, r3
 8018c3e:	fb03 7111 	mls	r1, r3, r1, r7
 8018c42:	b289      	uxth	r1, r1
 8018c44:	fb0c 0101 	mla	r1, ip, r1, r0
 8018c48:	f10a 0a01 	add.w	sl, sl, #1
 8018c4c:	6809      	ldr	r1, [r1, #0]
 8018c4e:	458b      	cmp	fp, r1
 8018c50:	bf08      	it	eq
 8018c52:	3201      	addeq	r2, #1
 8018c54:	fa1f f78a 	uxth.w	r7, sl
 8018c58:	bf08      	it	eq
 8018c5a:	b292      	uxtheq	r2, r2
 8018c5c:	429f      	cmp	r7, r3
 8018c5e:	d3ec      	bcc.n	8018c3a <uxr_prepare_reliable_buffer_to_write+0x6e>
 8018c60:	9902      	ldr	r1, [sp, #8]
 8018c62:	1f37      	subs	r7, r6, #4
 8018c64:	b2bf      	uxth	r7, r7
 8018c66:	eba7 0901 	sub.w	r9, r7, r1
 8018c6a:	fa1f f989 	uxth.w	r9, r9
 8018c6e:	eba7 070b 	sub.w	r7, r7, fp
 8018c72:	b2bf      	uxth	r7, r7
 8018c74:	eba8 0109 	sub.w	r1, r8, r9
 8018c78:	fbb1 faf7 	udiv	sl, r1, r7
 8018c7c:	fb07 111a 	mls	r1, r7, sl, r1
 8018c80:	9706      	str	r7, [sp, #24]
 8018c82:	2900      	cmp	r1, #0
 8018c84:	f040 80bd 	bne.w	8018e02 <uxr_prepare_reliable_buffer_to_write+0x236>
 8018c88:	fa1f fa8a 	uxth.w	sl, sl
 8018c8c:	4592      	cmp	sl, r2
 8018c8e:	f200 8092 	bhi.w	8018db6 <uxr_prepare_reliable_buffer_to_write+0x1ea>
 8018c92:	f10d 0b20 	add.w	fp, sp, #32
 8018c96:	f1ba 0f00 	cmp.w	sl, #0
 8018c9a:	d03e      	beq.n	8018d1a <uxr_prepare_reliable_buffer_to_write+0x14e>
 8018c9c:	f04f 0800 	mov.w	r8, #0
 8018ca0:	f10d 0b20 	add.w	fp, sp, #32
 8018ca4:	e006      	b.n	8018cb4 <uxr_prepare_reliable_buffer_to_write+0xe8>
 8018ca6:	6860      	ldr	r0, [r4, #4]
 8018ca8:	fbb0 fcf3 	udiv	ip, r0, r3
 8018cac:	6820      	ldr	r0, [r4, #0]
 8018cae:	fbb5 fef3 	udiv	lr, r5, r3
 8018cb2:	46b9      	mov	r9, r7
 8018cb4:	fb03 531e 	mls	r3, r3, lr, r5
 8018cb8:	b29b      	uxth	r3, r3
 8018cba:	fb0c 0003 	mla	r0, ip, r3, r0
 8018cbe:	1d01      	adds	r1, r0, #4
 8018cc0:	6803      	ldr	r3, [r0, #0]
 8018cc2:	9300      	str	r3, [sp, #0]
 8018cc4:	4632      	mov	r2, r6
 8018cc6:	2300      	movs	r3, #0
 8018cc8:	4658      	mov	r0, fp
 8018cca:	f7f9 f9d3 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8018cce:	464a      	mov	r2, r9
 8018cd0:	2300      	movs	r3, #0
 8018cd2:	210d      	movs	r1, #13
 8018cd4:	4658      	mov	r0, fp
 8018cd6:	f7fb fb47 	bl	8014368 <uxr_buffer_submessage_header>
 8018cda:	8920      	ldrh	r0, [r4, #8]
 8018cdc:	fbb5 f3f0 	udiv	r3, r5, r0
 8018ce0:	e9d4 2100 	ldrd	r2, r1, [r4]
 8018ce4:	fb00 5313 	mls	r3, r0, r3, r5
 8018ce8:	b29b      	uxth	r3, r3
 8018cea:	fbb1 f1f0 	udiv	r1, r1, r0
 8018cee:	fb03 f301 	mul.w	r3, r3, r1
 8018cf2:	4628      	mov	r0, r5
 8018cf4:	50d6      	str	r6, [r2, r3]
 8018cf6:	2101      	movs	r1, #1
 8018cf8:	f000 f9c2 	bl	8019080 <uxr_seq_num_add>
 8018cfc:	f108 0801 	add.w	r8, r8, #1
 8018d00:	fa1f f388 	uxth.w	r3, r8
 8018d04:	459a      	cmp	sl, r3
 8018d06:	4605      	mov	r5, r0
 8018d08:	8923      	ldrh	r3, [r4, #8]
 8018d0a:	d8cc      	bhi.n	8018ca6 <uxr_prepare_reliable_buffer_to_write+0xda>
 8018d0c:	fbb0 fef3 	udiv	lr, r0, r3
 8018d10:	6820      	ldr	r0, [r4, #0]
 8018d12:	6861      	ldr	r1, [r4, #4]
 8018d14:	fbb1 f2f3 	udiv	r2, r1, r3
 8018d18:	9207      	str	r2, [sp, #28]
 8018d1a:	fb03 511e 	mls	r1, r3, lr, r5
 8018d1e:	9b07      	ldr	r3, [sp, #28]
 8018d20:	b289      	uxth	r1, r1
 8018d22:	fb03 0101 	mla	r1, r3, r1, r0
 8018d26:	4632      	mov	r2, r6
 8018d28:	680b      	ldr	r3, [r1, #0]
 8018d2a:	9300      	str	r3, [sp, #0]
 8018d2c:	4658      	mov	r0, fp
 8018d2e:	3104      	adds	r1, #4
 8018d30:	2300      	movs	r3, #0
 8018d32:	f7f9 f99f 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8018d36:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8018d3a:	4658      	mov	r0, fp
 8018d3c:	fa1f f288 	uxth.w	r2, r8
 8018d40:	2302      	movs	r3, #2
 8018d42:	210d      	movs	r1, #13
 8018d44:	f7fb fb10 	bl	8014368 <uxr_buffer_submessage_header>
 8018d48:	e9d4 0200 	ldrd	r0, r2, [r4]
 8018d4c:	8921      	ldrh	r1, [r4, #8]
 8018d4e:	9f02      	ldr	r7, [sp, #8]
 8018d50:	9006      	str	r0, [sp, #24]
 8018d52:	9803      	ldr	r0, [sp, #12]
 8018d54:	7b26      	ldrb	r6, [r4, #12]
 8018d56:	fbb5 f3f1 	udiv	r3, r5, r1
 8018d5a:	fbb2 f2f1 	udiv	r2, r2, r1
 8018d5e:	fb01 5313 	mls	r3, r1, r3, r5
 8018d62:	1d39      	adds	r1, r7, #4
 8018d64:	4408      	add	r0, r1
 8018d66:	b29b      	uxth	r3, r3
 8018d68:	fb03 f302 	mul.w	r3, r3, r2
 8018d6c:	4601      	mov	r1, r0
 8018d6e:	3604      	adds	r6, #4
 8018d70:	9806      	ldr	r0, [sp, #24]
 8018d72:	9a05      	ldr	r2, [sp, #20]
 8018d74:	4446      	add	r6, r8
 8018d76:	50c6      	str	r6, [r0, r3]
 8018d78:	9e04      	ldr	r6, [sp, #16]
 8018d7a:	3a08      	subs	r2, #8
 8018d7c:	1bd2      	subs	r2, r2, r7
 8018d7e:	4630      	mov	r0, r6
 8018d80:	f7f9 f98a 	bl	8012098 <ucdr_init_buffer>
 8018d84:	4630      	mov	r0, r6
 8018d86:	493d      	ldr	r1, [pc, #244]	; (8018e7c <uxr_prepare_reliable_buffer_to_write+0x2b0>)
 8018d88:	4622      	mov	r2, r4
 8018d8a:	f7f9 f95b 	bl	8012044 <ucdr_set_on_full_buffer_callback>
 8018d8e:	2001      	movs	r0, #1
 8018d90:	81e5      	strh	r5, [r4, #14]
 8018d92:	b011      	add	sp, #68	; 0x44
 8018d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d98:	4628      	mov	r0, r5
 8018d9a:	2101      	movs	r1, #1
 8018d9c:	f000 f970 	bl	8019080 <uxr_seq_num_add>
 8018da0:	8921      	ldrh	r1, [r4, #8]
 8018da2:	4605      	mov	r5, r0
 8018da4:	8a60      	ldrh	r0, [r4, #18]
 8018da6:	f000 f96b 	bl	8019080 <uxr_seq_num_add>
 8018daa:	4601      	mov	r1, r0
 8018dac:	4628      	mov	r0, r5
 8018dae:	f000 f96f 	bl	8019090 <uxr_seq_num_cmp>
 8018db2:	2800      	cmp	r0, #0
 8018db4:	dd2b      	ble.n	8018e0e <uxr_prepare_reliable_buffer_to_write+0x242>
 8018db6:	2000      	movs	r0, #0
 8018db8:	b011      	add	sp, #68	; 0x44
 8018dba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018dbe:	4619      	mov	r1, r3
 8018dc0:	8a60      	ldrh	r0, [r4, #18]
 8018dc2:	f000 f95d 	bl	8019080 <uxr_seq_num_add>
 8018dc6:	4601      	mov	r1, r0
 8018dc8:	4628      	mov	r0, r5
 8018dca:	f000 f961 	bl	8019090 <uxr_seq_num_cmp>
 8018dce:	2800      	cmp	r0, #0
 8018dd0:	dcf1      	bgt.n	8018db6 <uxr_prepare_reliable_buffer_to_write+0x1ea>
 8018dd2:	8921      	ldrh	r1, [r4, #8]
 8018dd4:	fbb5 f3f1 	udiv	r3, r5, r1
 8018dd8:	e9d4 4200 	ldrd	r4, r2, [r4]
 8018ddc:	fb01 5313 	mls	r3, r1, r3, r5
 8018de0:	b29b      	uxth	r3, r3
 8018de2:	fbb2 f2f1 	udiv	r2, r2, r1
 8018de6:	fb03 f302 	mul.w	r3, r3, r2
 8018dea:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 8018dee:	f844 9003 	str.w	r9, [r4, r3]
 8018df2:	9b02      	ldr	r3, [sp, #8]
 8018df4:	9300      	str	r3, [sp, #0]
 8018df6:	464a      	mov	r2, r9
 8018df8:	2300      	movs	r3, #0
 8018dfa:	f7f9 f93b 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8018dfe:	2001      	movs	r0, #1
 8018e00:	e7da      	b.n	8018db8 <uxr_prepare_reliable_buffer_to_write+0x1ec>
 8018e02:	f10a 0a01 	add.w	sl, sl, #1
 8018e06:	fa1f fa8a 	uxth.w	sl, sl
 8018e0a:	9106      	str	r1, [sp, #24]
 8018e0c:	e73e      	b.n	8018c8c <uxr_prepare_reliable_buffer_to_write+0xc0>
 8018e0e:	8920      	ldrh	r0, [r4, #8]
 8018e10:	fbb5 f3f0 	udiv	r3, r5, r0
 8018e14:	fb00 5313 	mls	r3, r0, r3, r5
 8018e18:	b29b      	uxth	r3, r3
 8018e1a:	6862      	ldr	r2, [r4, #4]
 8018e1c:	6821      	ldr	r1, [r4, #0]
 8018e1e:	fbb2 f0f0 	udiv	r0, r2, r0
 8018e22:	fb03 f300 	mul.w	r3, r3, r0
 8018e26:	7b22      	ldrb	r2, [r4, #12]
 8018e28:	9804      	ldr	r0, [sp, #16]
 8018e2a:	3304      	adds	r3, #4
 8018e2c:	4419      	add	r1, r3
 8018e2e:	4442      	add	r2, r8
 8018e30:	f841 2c04 	str.w	r2, [r1, #-4]
 8018e34:	7b23      	ldrb	r3, [r4, #12]
 8018e36:	9300      	str	r3, [sp, #0]
 8018e38:	2300      	movs	r3, #0
 8018e3a:	f7f9 f91b 	bl	8012074 <ucdr_init_buffer_origin_offset>
 8018e3e:	81e5      	strh	r5, [r4, #14]
 8018e40:	2001      	movs	r0, #1
 8018e42:	e7b9      	b.n	8018db8 <uxr_prepare_reliable_buffer_to_write+0x1ec>
 8018e44:	4628      	mov	r0, r5
 8018e46:	2101      	movs	r1, #1
 8018e48:	f000 f91a 	bl	8019080 <uxr_seq_num_add>
 8018e4c:	8923      	ldrh	r3, [r4, #8]
 8018e4e:	f894 b00c 	ldrb.w	fp, [r4, #12]
 8018e52:	4605      	mov	r5, r0
 8018e54:	e9d4 0c00 	ldrd	r0, ip, [r4]
 8018e58:	fbb5 fef3 	udiv	lr, r5, r3
 8018e5c:	fb03 521e 	mls	r2, r3, lr, r5
 8018e60:	b292      	uxth	r2, r2
 8018e62:	fbbc fcf3 	udiv	ip, ip, r3
 8018e66:	fb0c 0202 	mla	r2, ip, r2, r0
 8018e6a:	1d11      	adds	r1, r2, #4
 8018e6c:	6812      	ldr	r2, [r2, #0]
 8018e6e:	9103      	str	r1, [sp, #12]
 8018e70:	9202      	str	r2, [sp, #8]
 8018e72:	f8cd c01c 	str.w	ip, [sp, #28]
 8018e76:	e6d9      	b.n	8018c2c <uxr_prepare_reliable_buffer_to_write+0x60>
 8018e78:	461a      	mov	r2, r3
 8018e7a:	e6f1      	b.n	8018c60 <uxr_prepare_reliable_buffer_to_write+0x94>
 8018e7c:	08018ac5 	.word	0x08018ac5

08018e80 <uxr_prepare_next_reliable_buffer_to_send>:
 8018e80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e84:	4605      	mov	r5, r0
 8018e86:	4688      	mov	r8, r1
 8018e88:	8a00      	ldrh	r0, [r0, #16]
 8018e8a:	2101      	movs	r1, #1
 8018e8c:	4617      	mov	r7, r2
 8018e8e:	461e      	mov	r6, r3
 8018e90:	f000 f8f6 	bl	8019080 <uxr_seq_num_add>
 8018e94:	8030      	strh	r0, [r6, #0]
 8018e96:	892a      	ldrh	r2, [r5, #8]
 8018e98:	fbb0 f3f2 	udiv	r3, r0, r2
 8018e9c:	fb02 0413 	mls	r4, r2, r3, r0
 8018ea0:	b2a4      	uxth	r4, r4
 8018ea2:	686b      	ldr	r3, [r5, #4]
 8018ea4:	fbb3 f2f2 	udiv	r2, r3, r2
 8018ea8:	682b      	ldr	r3, [r5, #0]
 8018eaa:	89e9      	ldrh	r1, [r5, #14]
 8018eac:	fb04 f402 	mul.w	r4, r4, r2
 8018eb0:	3404      	adds	r4, #4
 8018eb2:	4423      	add	r3, r4
 8018eb4:	f8c8 3000 	str.w	r3, [r8]
 8018eb8:	682b      	ldr	r3, [r5, #0]
 8018eba:	441c      	add	r4, r3
 8018ebc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018ec0:	603b      	str	r3, [r7, #0]
 8018ec2:	f000 f8e5 	bl	8019090 <uxr_seq_num_cmp>
 8018ec6:	2800      	cmp	r0, #0
 8018ec8:	dd02      	ble.n	8018ed0 <uxr_prepare_next_reliable_buffer_to_send+0x50>
 8018eca:	2000      	movs	r0, #0
 8018ecc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ed0:	683a      	ldr	r2, [r7, #0]
 8018ed2:	7b2b      	ldrb	r3, [r5, #12]
 8018ed4:	429a      	cmp	r2, r3
 8018ed6:	d9f8      	bls.n	8018eca <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018ed8:	8a69      	ldrh	r1, [r5, #18]
 8018eda:	8a28      	ldrh	r0, [r5, #16]
 8018edc:	f000 f8d4 	bl	8019088 <uxr_seq_num_sub>
 8018ee0:	892b      	ldrh	r3, [r5, #8]
 8018ee2:	4283      	cmp	r3, r0
 8018ee4:	d0f1      	beq.n	8018eca <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 8018ee6:	8830      	ldrh	r0, [r6, #0]
 8018ee8:	89eb      	ldrh	r3, [r5, #14]
 8018eea:	8228      	strh	r0, [r5, #16]
 8018eec:	4298      	cmp	r0, r3
 8018eee:	d002      	beq.n	8018ef6 <uxr_prepare_next_reliable_buffer_to_send+0x76>
 8018ef0:	2001      	movs	r0, #1
 8018ef2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018ef6:	2101      	movs	r1, #1
 8018ef8:	f000 f8c2 	bl	8019080 <uxr_seq_num_add>
 8018efc:	81e8      	strh	r0, [r5, #14]
 8018efe:	2001      	movs	r0, #1
 8018f00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08018f04 <uxr_update_output_stream_heartbeat_timestamp>:
 8018f04:	b5d0      	push	{r4, r6, r7, lr}
 8018f06:	8a01      	ldrh	r1, [r0, #16]
 8018f08:	4604      	mov	r4, r0
 8018f0a:	8a40      	ldrh	r0, [r0, #18]
 8018f0c:	4616      	mov	r6, r2
 8018f0e:	461f      	mov	r7, r3
 8018f10:	f000 f8be 	bl	8019090 <uxr_seq_num_cmp>
 8018f14:	2800      	cmp	r0, #0
 8018f16:	db07      	blt.n	8018f28 <uxr_update_output_stream_heartbeat_timestamp+0x24>
 8018f18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018f1c:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8018f20:	e9c4 2306 	strd	r2, r3, [r4, #24]
 8018f24:	2000      	movs	r0, #0
 8018f26:	bdd0      	pop	{r4, r6, r7, pc}
 8018f28:	f894 0020 	ldrb.w	r0, [r4, #32]
 8018f2c:	b948      	cbnz	r0, 8018f42 <uxr_update_output_stream_heartbeat_timestamp+0x3e>
 8018f2e:	2301      	movs	r3, #1
 8018f30:	f884 3020 	strb.w	r3, [r4, #32]
 8018f34:	f116 0364 	adds.w	r3, r6, #100	; 0x64
 8018f38:	f147 0200 	adc.w	r2, r7, #0
 8018f3c:	e9c4 3206 	strd	r3, r2, [r4, #24]
 8018f40:	bdd0      	pop	{r4, r6, r7, pc}
 8018f42:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 8018f46:	4296      	cmp	r6, r2
 8018f48:	eb77 0303 	sbcs.w	r3, r7, r3
 8018f4c:	bfa5      	ittet	ge
 8018f4e:	3001      	addge	r0, #1
 8018f50:	f884 0020 	strbge.w	r0, [r4, #32]
 8018f54:	2000      	movlt	r0, #0
 8018f56:	2001      	movge	r0, #1
 8018f58:	e7ec      	b.n	8018f34 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 8018f5a:	bf00      	nop

08018f5c <uxr_begin_output_nack_buffer_it>:
 8018f5c:	8a40      	ldrh	r0, [r0, #18]
 8018f5e:	4770      	bx	lr

08018f60 <uxr_next_reliable_nack_buffer_to_send>:
 8018f60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018f64:	f890 9021 	ldrb.w	r9, [r0, #33]	; 0x21
 8018f68:	f1b9 0f00 	cmp.w	r9, #0
 8018f6c:	d011      	beq.n	8018f92 <uxr_next_reliable_nack_buffer_to_send+0x32>
 8018f6e:	4605      	mov	r5, r0
 8018f70:	8818      	ldrh	r0, [r3, #0]
 8018f72:	460f      	mov	r7, r1
 8018f74:	4690      	mov	r8, r2
 8018f76:	461e      	mov	r6, r3
 8018f78:	2101      	movs	r1, #1
 8018f7a:	f000 f881 	bl	8019080 <uxr_seq_num_add>
 8018f7e:	8030      	strh	r0, [r6, #0]
 8018f80:	8a29      	ldrh	r1, [r5, #16]
 8018f82:	f000 f885 	bl	8019090 <uxr_seq_num_cmp>
 8018f86:	2800      	cmp	r0, #0
 8018f88:	dd06      	ble.n	8018f98 <uxr_next_reliable_nack_buffer_to_send+0x38>
 8018f8a:	f04f 0900 	mov.w	r9, #0
 8018f8e:	f885 9021 	strb.w	r9, [r5, #33]	; 0x21
 8018f92:	4648      	mov	r0, r9
 8018f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018f98:	892a      	ldrh	r2, [r5, #8]
 8018f9a:	8830      	ldrh	r0, [r6, #0]
 8018f9c:	fbb0 f4f2 	udiv	r4, r0, r2
 8018fa0:	fb02 0414 	mls	r4, r2, r4, r0
 8018fa4:	b2a4      	uxth	r4, r4
 8018fa6:	686b      	ldr	r3, [r5, #4]
 8018fa8:	fbb3 f2f2 	udiv	r2, r3, r2
 8018fac:	682b      	ldr	r3, [r5, #0]
 8018fae:	fb04 f402 	mul.w	r4, r4, r2
 8018fb2:	3404      	adds	r4, #4
 8018fb4:	4423      	add	r3, r4
 8018fb6:	603b      	str	r3, [r7, #0]
 8018fb8:	682b      	ldr	r3, [r5, #0]
 8018fba:	441c      	add	r4, r3
 8018fbc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8018fc0:	f8c8 3000 	str.w	r3, [r8]
 8018fc4:	7b2a      	ldrb	r2, [r5, #12]
 8018fc6:	429a      	cmp	r2, r3
 8018fc8:	d0d6      	beq.n	8018f78 <uxr_next_reliable_nack_buffer_to_send+0x18>
 8018fca:	4648      	mov	r0, r9
 8018fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08018fd0 <uxr_process_acknack>:
 8018fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018fd2:	4604      	mov	r4, r0
 8018fd4:	460e      	mov	r6, r1
 8018fd6:	4610      	mov	r0, r2
 8018fd8:	2101      	movs	r1, #1
 8018fda:	f000 f855 	bl	8019088 <uxr_seq_num_sub>
 8018fde:	8a61      	ldrh	r1, [r4, #18]
 8018fe0:	f000 f852 	bl	8019088 <uxr_seq_num_sub>
 8018fe4:	b1c0      	cbz	r0, 8019018 <uxr_process_acknack+0x48>
 8018fe6:	4605      	mov	r5, r0
 8018fe8:	2700      	movs	r7, #0
 8018fea:	2101      	movs	r1, #1
 8018fec:	8a60      	ldrh	r0, [r4, #18]
 8018fee:	f000 f847 	bl	8019080 <uxr_seq_num_add>
 8018ff2:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 8018ff6:	fbb0 f3fc 	udiv	r3, r0, ip
 8018ffa:	e9d4 2100 	ldrd	r2, r1, [r4]
 8018ffe:	fb0c 0313 	mls	r3, ip, r3, r0
 8019002:	b29b      	uxth	r3, r3
 8019004:	fbb1 f1fc 	udiv	r1, r1, ip
 8019008:	3701      	adds	r7, #1
 801900a:	fb03 f301 	mul.w	r3, r3, r1
 801900e:	42bd      	cmp	r5, r7
 8019010:	7b21      	ldrb	r1, [r4, #12]
 8019012:	8260      	strh	r0, [r4, #18]
 8019014:	50d1      	str	r1, [r2, r3]
 8019016:	d1e8      	bne.n	8018fea <uxr_process_acknack+0x1a>
 8019018:	3e00      	subs	r6, #0
 801901a:	f04f 0300 	mov.w	r3, #0
 801901e:	bf18      	it	ne
 8019020:	2601      	movne	r6, #1
 8019022:	f884 3020 	strb.w	r3, [r4, #32]
 8019026:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 801902a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801902c <uxr_is_output_up_to_date>:
 801902c:	8a01      	ldrh	r1, [r0, #16]
 801902e:	8a40      	ldrh	r0, [r0, #18]
 8019030:	b508      	push	{r3, lr}
 8019032:	f000 f82d 	bl	8019090 <uxr_seq_num_cmp>
 8019036:	fab0 f080 	clz	r0, r0
 801903a:	0940      	lsrs	r0, r0, #5
 801903c:	bd08      	pop	{r3, pc}
 801903e:	bf00      	nop

08019040 <get_available_free_slots>:
 8019040:	8901      	ldrh	r1, [r0, #8]
 8019042:	b1d9      	cbz	r1, 801907c <get_available_free_slots+0x3c>
 8019044:	b4f0      	push	{r4, r5, r6, r7}
 8019046:	2400      	movs	r4, #0
 8019048:	6845      	ldr	r5, [r0, #4]
 801904a:	6807      	ldr	r7, [r0, #0]
 801904c:	7b06      	ldrb	r6, [r0, #12]
 801904e:	fbb5 f5f1 	udiv	r5, r5, r1
 8019052:	4620      	mov	r0, r4
 8019054:	4622      	mov	r2, r4
 8019056:	fbb2 f3f1 	udiv	r3, r2, r1
 801905a:	fb01 2313 	mls	r3, r1, r3, r2
 801905e:	b29b      	uxth	r3, r3
 8019060:	fb05 7303 	mla	r3, r5, r3, r7
 8019064:	3401      	adds	r4, #1
 8019066:	681b      	ldr	r3, [r3, #0]
 8019068:	429e      	cmp	r6, r3
 801906a:	bf08      	it	eq
 801906c:	3001      	addeq	r0, #1
 801906e:	b2a2      	uxth	r2, r4
 8019070:	bf08      	it	eq
 8019072:	b280      	uxtheq	r0, r0
 8019074:	428a      	cmp	r2, r1
 8019076:	d3ee      	bcc.n	8019056 <get_available_free_slots+0x16>
 8019078:	bcf0      	pop	{r4, r5, r6, r7}
 801907a:	4770      	bx	lr
 801907c:	4608      	mov	r0, r1
 801907e:	4770      	bx	lr

08019080 <uxr_seq_num_add>:
 8019080:	4408      	add	r0, r1
 8019082:	b280      	uxth	r0, r0
 8019084:	4770      	bx	lr
 8019086:	bf00      	nop

08019088 <uxr_seq_num_sub>:
 8019088:	1a40      	subs	r0, r0, r1
 801908a:	b280      	uxth	r0, r0
 801908c:	4770      	bx	lr
 801908e:	bf00      	nop

08019090 <uxr_seq_num_cmp>:
 8019090:	4288      	cmp	r0, r1
 8019092:	d011      	beq.n	80190b8 <uxr_seq_num_cmp+0x28>
 8019094:	d309      	bcc.n	80190aa <uxr_seq_num_cmp+0x1a>
 8019096:	4288      	cmp	r0, r1
 8019098:	d910      	bls.n	80190bc <uxr_seq_num_cmp+0x2c>
 801909a:	1a40      	subs	r0, r0, r1
 801909c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80190a0:	bfd4      	ite	le
 80190a2:	2001      	movle	r0, #1
 80190a4:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 80190a8:	4770      	bx	lr
 80190aa:	1a0b      	subs	r3, r1, r0
 80190ac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80190b0:	daf1      	bge.n	8019096 <uxr_seq_num_cmp+0x6>
 80190b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80190b6:	4770      	bx	lr
 80190b8:	2000      	movs	r0, #0
 80190ba:	4770      	bx	lr
 80190bc:	2001      	movs	r0, #1
 80190be:	4770      	bx	lr

080190c0 <rcl_get_default_domain_id>:
 80190c0:	b530      	push	{r4, r5, lr}
 80190c2:	b083      	sub	sp, #12
 80190c4:	2300      	movs	r3, #0
 80190c6:	9300      	str	r3, [sp, #0]
 80190c8:	b1d0      	cbz	r0, 8019100 <rcl_get_default_domain_id+0x40>
 80190ca:	4604      	mov	r4, r0
 80190cc:	4669      	mov	r1, sp
 80190ce:	4815      	ldr	r0, [pc, #84]	; (8019124 <rcl_get_default_domain_id+0x64>)
 80190d0:	f7fe fb9c 	bl	801780c <rcutils_get_env>
 80190d4:	4602      	mov	r2, r0
 80190d6:	b110      	cbz	r0, 80190de <rcl_get_default_domain_id+0x1e>
 80190d8:	2001      	movs	r0, #1
 80190da:	b003      	add	sp, #12
 80190dc:	bd30      	pop	{r4, r5, pc}
 80190de:	9b00      	ldr	r3, [sp, #0]
 80190e0:	b18b      	cbz	r3, 8019106 <rcl_get_default_domain_id+0x46>
 80190e2:	7818      	ldrb	r0, [r3, #0]
 80190e4:	2800      	cmp	r0, #0
 80190e6:	d0f8      	beq.n	80190da <rcl_get_default_domain_id+0x1a>
 80190e8:	4618      	mov	r0, r3
 80190ea:	a901      	add	r1, sp, #4
 80190ec:	9201      	str	r2, [sp, #4]
 80190ee:	f001 feff 	bl	801aef0 <strtoul>
 80190f2:	4605      	mov	r5, r0
 80190f4:	b150      	cbz	r0, 801910c <rcl_get_default_domain_id+0x4c>
 80190f6:	1c43      	adds	r3, r0, #1
 80190f8:	d00d      	beq.n	8019116 <rcl_get_default_domain_id+0x56>
 80190fa:	6025      	str	r5, [r4, #0]
 80190fc:	2000      	movs	r0, #0
 80190fe:	e7ec      	b.n	80190da <rcl_get_default_domain_id+0x1a>
 8019100:	200b      	movs	r0, #11
 8019102:	b003      	add	sp, #12
 8019104:	bd30      	pop	{r4, r5, pc}
 8019106:	4618      	mov	r0, r3
 8019108:	b003      	add	sp, #12
 801910a:	bd30      	pop	{r4, r5, pc}
 801910c:	9b01      	ldr	r3, [sp, #4]
 801910e:	781b      	ldrb	r3, [r3, #0]
 8019110:	2b00      	cmp	r3, #0
 8019112:	d0f2      	beq.n	80190fa <rcl_get_default_domain_id+0x3a>
 8019114:	e7e0      	b.n	80190d8 <rcl_get_default_domain_id+0x18>
 8019116:	f000 fa1b 	bl	8019550 <__errno>
 801911a:	6803      	ldr	r3, [r0, #0]
 801911c:	2b22      	cmp	r3, #34	; 0x22
 801911e:	d1ec      	bne.n	80190fa <rcl_get_default_domain_id+0x3a>
 8019120:	e7da      	b.n	80190d8 <rcl_get_default_domain_id+0x18>
 8019122:	bf00      	nop
 8019124:	0801f624 	.word	0x0801f624

08019128 <rcl_get_zero_initialized_guard_condition>:
 8019128:	4a03      	ldr	r2, [pc, #12]	; (8019138 <rcl_get_zero_initialized_guard_condition+0x10>)
 801912a:	4603      	mov	r3, r0
 801912c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8019130:	e883 0003 	stmia.w	r3, {r0, r1}
 8019134:	4618      	mov	r0, r3
 8019136:	4770      	bx	lr
 8019138:	0801f634 	.word	0x0801f634

0801913c <rcl_guard_condition_init>:
 801913c:	b082      	sub	sp, #8
 801913e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019140:	b087      	sub	sp, #28
 8019142:	ac0c      	add	r4, sp, #48	; 0x30
 8019144:	e884 000c 	stmia.w	r4, {r2, r3}
 8019148:	4625      	mov	r5, r4
 801914a:	4607      	mov	r7, r0
 801914c:	460e      	mov	r6, r1
 801914e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8019150:	ac01      	add	r4, sp, #4
 8019152:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8019154:	682b      	ldr	r3, [r5, #0]
 8019156:	6023      	str	r3, [r4, #0]
 8019158:	a801      	add	r0, sp, #4
 801915a:	f7f5 fffd 	bl	800f158 <rcutils_allocator_is_valid>
 801915e:	2800      	cmp	r0, #0
 8019160:	d034      	beq.n	80191cc <rcl_guard_condition_init+0x90>
 8019162:	463c      	mov	r4, r7
 8019164:	2f00      	cmp	r7, #0
 8019166:	d031      	beq.n	80191cc <rcl_guard_condition_init+0x90>
 8019168:	4635      	mov	r5, r6
 801916a:	687e      	ldr	r6, [r7, #4]
 801916c:	bb46      	cbnz	r6, 80191c0 <rcl_guard_condition_init+0x84>
 801916e:	2d00      	cmp	r5, #0
 8019170:	d02c      	beq.n	80191cc <rcl_guard_condition_init+0x90>
 8019172:	4628      	mov	r0, r5
 8019174:	f7fc f90c 	bl	8015390 <rcl_context_is_valid>
 8019178:	2800      	cmp	r0, #0
 801917a:	d02d      	beq.n	80191d8 <rcl_guard_condition_init+0x9c>
 801917c:	9b01      	ldr	r3, [sp, #4]
 801917e:	9905      	ldr	r1, [sp, #20]
 8019180:	201c      	movs	r0, #28
 8019182:	4798      	blx	r3
 8019184:	4607      	mov	r7, r0
 8019186:	6060      	str	r0, [r4, #4]
 8019188:	2800      	cmp	r0, #0
 801918a:	d02e      	beq.n	80191ea <rcl_guard_condition_init+0xae>
 801918c:	6828      	ldr	r0, [r5, #0]
 801918e:	3028      	adds	r0, #40	; 0x28
 8019190:	f000 f8dc 	bl	801934c <rmw_create_guard_condition>
 8019194:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8019198:	6038      	str	r0, [r7, #0]
 801919a:	f8dc 5000 	ldr.w	r5, [ip]
 801919e:	b1ed      	cbz	r5, 80191dc <rcl_guard_condition_init+0xa0>
 80191a0:	ac01      	add	r4, sp, #4
 80191a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80191a4:	2701      	movs	r7, #1
 80191a6:	f10c 0508 	add.w	r5, ip, #8
 80191aa:	f88c 7004 	strb.w	r7, [ip, #4]
 80191ae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80191b0:	6823      	ldr	r3, [r4, #0]
 80191b2:	602b      	str	r3, [r5, #0]
 80191b4:	4630      	mov	r0, r6
 80191b6:	b007      	add	sp, #28
 80191b8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80191bc:	b002      	add	sp, #8
 80191be:	4770      	bx	lr
 80191c0:	2064      	movs	r0, #100	; 0x64
 80191c2:	b007      	add	sp, #28
 80191c4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80191c8:	b002      	add	sp, #8
 80191ca:	4770      	bx	lr
 80191cc:	200b      	movs	r0, #11
 80191ce:	b007      	add	sp, #28
 80191d0:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80191d4:	b002      	add	sp, #8
 80191d6:	4770      	bx	lr
 80191d8:	2065      	movs	r0, #101	; 0x65
 80191da:	e7f2      	b.n	80191c2 <rcl_guard_condition_init+0x86>
 80191dc:	4660      	mov	r0, ip
 80191de:	9b02      	ldr	r3, [sp, #8]
 80191e0:	9905      	ldr	r1, [sp, #20]
 80191e2:	4798      	blx	r3
 80191e4:	6065      	str	r5, [r4, #4]
 80191e6:	2001      	movs	r0, #1
 80191e8:	e7eb      	b.n	80191c2 <rcl_guard_condition_init+0x86>
 80191ea:	200a      	movs	r0, #10
 80191ec:	e7e9      	b.n	80191c2 <rcl_guard_condition_init+0x86>
 80191ee:	bf00      	nop

080191f0 <rcl_guard_condition_init_from_rmw>:
 80191f0:	b082      	sub	sp, #8
 80191f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80191f6:	b086      	sub	sp, #24
 80191f8:	ac0c      	add	r4, sp, #48	; 0x30
 80191fa:	4684      	mov	ip, r0
 80191fc:	f844 3f04 	str.w	r3, [r4, #4]!
 8019200:	460f      	mov	r7, r1
 8019202:	4690      	mov	r8, r2
 8019204:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8019206:	ad01      	add	r5, sp, #4
 8019208:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801920a:	6823      	ldr	r3, [r4, #0]
 801920c:	602b      	str	r3, [r5, #0]
 801920e:	a801      	add	r0, sp, #4
 8019210:	4664      	mov	r4, ip
 8019212:	f7f5 ffa1 	bl	800f158 <rcutils_allocator_is_valid>
 8019216:	b328      	cbz	r0, 8019264 <rcl_guard_condition_init_from_rmw+0x74>
 8019218:	b324      	cbz	r4, 8019264 <rcl_guard_condition_init_from_rmw+0x74>
 801921a:	6866      	ldr	r6, [r4, #4]
 801921c:	b9e6      	cbnz	r6, 8019258 <rcl_guard_condition_init_from_rmw+0x68>
 801921e:	f1b8 0f00 	cmp.w	r8, #0
 8019222:	d01f      	beq.n	8019264 <rcl_guard_condition_init_from_rmw+0x74>
 8019224:	4640      	mov	r0, r8
 8019226:	f7fc f8b3 	bl	8015390 <rcl_context_is_valid>
 801922a:	b308      	cbz	r0, 8019270 <rcl_guard_condition_init_from_rmw+0x80>
 801922c:	9b01      	ldr	r3, [sp, #4]
 801922e:	9905      	ldr	r1, [sp, #20]
 8019230:	201c      	movs	r0, #28
 8019232:	4798      	blx	r3
 8019234:	4605      	mov	r5, r0
 8019236:	6060      	str	r0, [r4, #4]
 8019238:	b340      	cbz	r0, 801928c <rcl_guard_condition_init_from_rmw+0x9c>
 801923a:	b1df      	cbz	r7, 8019274 <rcl_guard_condition_init_from_rmw+0x84>
 801923c:	6007      	str	r7, [r0, #0]
 801923e:	7106      	strb	r6, [r0, #4]
 8019240:	ac01      	add	r4, sp, #4
 8019242:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8019244:	3508      	adds	r5, #8
 8019246:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8019248:	6823      	ldr	r3, [r4, #0]
 801924a:	602b      	str	r3, [r5, #0]
 801924c:	2000      	movs	r0, #0
 801924e:	b006      	add	sp, #24
 8019250:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019254:	b002      	add	sp, #8
 8019256:	4770      	bx	lr
 8019258:	2064      	movs	r0, #100	; 0x64
 801925a:	b006      	add	sp, #24
 801925c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019260:	b002      	add	sp, #8
 8019262:	4770      	bx	lr
 8019264:	200b      	movs	r0, #11
 8019266:	b006      	add	sp, #24
 8019268:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801926c:	b002      	add	sp, #8
 801926e:	4770      	bx	lr
 8019270:	2065      	movs	r0, #101	; 0x65
 8019272:	e7f2      	b.n	801925a <rcl_guard_condition_init_from_rmw+0x6a>
 8019274:	f8d8 0000 	ldr.w	r0, [r8]
 8019278:	3028      	adds	r0, #40	; 0x28
 801927a:	f000 f867 	bl	801934c <rmw_create_guard_condition>
 801927e:	6028      	str	r0, [r5, #0]
 8019280:	6865      	ldr	r5, [r4, #4]
 8019282:	682e      	ldr	r6, [r5, #0]
 8019284:	b126      	cbz	r6, 8019290 <rcl_guard_condition_init_from_rmw+0xa0>
 8019286:	2301      	movs	r3, #1
 8019288:	712b      	strb	r3, [r5, #4]
 801928a:	e7d9      	b.n	8019240 <rcl_guard_condition_init_from_rmw+0x50>
 801928c:	200a      	movs	r0, #10
 801928e:	e7e4      	b.n	801925a <rcl_guard_condition_init_from_rmw+0x6a>
 8019290:	4628      	mov	r0, r5
 8019292:	9b02      	ldr	r3, [sp, #8]
 8019294:	9905      	ldr	r1, [sp, #20]
 8019296:	4798      	blx	r3
 8019298:	6066      	str	r6, [r4, #4]
 801929a:	2001      	movs	r0, #1
 801929c:	e7dd      	b.n	801925a <rcl_guard_condition_init_from_rmw+0x6a>
 801929e:	bf00      	nop

080192a0 <rcl_guard_condition_fini>:
 80192a0:	b570      	push	{r4, r5, r6, lr}
 80192a2:	b082      	sub	sp, #8
 80192a4:	b1f0      	cbz	r0, 80192e4 <rcl_guard_condition_fini+0x44>
 80192a6:	4604      	mov	r4, r0
 80192a8:	6840      	ldr	r0, [r0, #4]
 80192aa:	b158      	cbz	r0, 80192c4 <rcl_guard_condition_fini+0x24>
 80192ac:	6803      	ldr	r3, [r0, #0]
 80192ae:	68c6      	ldr	r6, [r0, #12]
 80192b0:	6981      	ldr	r1, [r0, #24]
 80192b2:	b15b      	cbz	r3, 80192cc <rcl_guard_condition_fini+0x2c>
 80192b4:	7905      	ldrb	r5, [r0, #4]
 80192b6:	b95d      	cbnz	r5, 80192d0 <rcl_guard_condition_fini+0x30>
 80192b8:	47b0      	blx	r6
 80192ba:	2300      	movs	r3, #0
 80192bc:	4628      	mov	r0, r5
 80192be:	6063      	str	r3, [r4, #4]
 80192c0:	b002      	add	sp, #8
 80192c2:	bd70      	pop	{r4, r5, r6, pc}
 80192c4:	4605      	mov	r5, r0
 80192c6:	4628      	mov	r0, r5
 80192c8:	b002      	add	sp, #8
 80192ca:	bd70      	pop	{r4, r5, r6, pc}
 80192cc:	461d      	mov	r5, r3
 80192ce:	e7f3      	b.n	80192b8 <rcl_guard_condition_fini+0x18>
 80192d0:	4618      	mov	r0, r3
 80192d2:	9101      	str	r1, [sp, #4]
 80192d4:	f000 f84e 	bl	8019374 <rmw_destroy_guard_condition>
 80192d8:	1e05      	subs	r5, r0, #0
 80192da:	9901      	ldr	r1, [sp, #4]
 80192dc:	6860      	ldr	r0, [r4, #4]
 80192de:	bf18      	it	ne
 80192e0:	2501      	movne	r5, #1
 80192e2:	e7e9      	b.n	80192b8 <rcl_guard_condition_fini+0x18>
 80192e4:	250b      	movs	r5, #11
 80192e6:	4628      	mov	r0, r5
 80192e8:	b002      	add	sp, #8
 80192ea:	bd70      	pop	{r4, r5, r6, pc}

080192ec <rcl_guard_condition_get_default_options>:
 80192ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80192ee:	b087      	sub	sp, #28
 80192f0:	4607      	mov	r7, r0
 80192f2:	466c      	mov	r4, sp
 80192f4:	4668      	mov	r0, sp
 80192f6:	f7f5 ff21 	bl	800f13c <rcutils_get_default_allocator>
 80192fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80192fc:	4d07      	ldr	r5, [pc, #28]	; (801931c <rcl_guard_condition_get_default_options+0x30>)
 80192fe:	f8d4 c000 	ldr.w	ip, [r4]
 8019302:	462e      	mov	r6, r5
 8019304:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8019306:	462c      	mov	r4, r5
 8019308:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801930a:	463c      	mov	r4, r7
 801930c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801930e:	4638      	mov	r0, r7
 8019310:	f8c6 c000 	str.w	ip, [r6]
 8019314:	f8c4 c000 	str.w	ip, [r4]
 8019318:	b007      	add	sp, #28
 801931a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801931c:	20010530 	.word	0x20010530

08019320 <rcl_trigger_guard_condition>:
 8019320:	b148      	cbz	r0, 8019336 <rcl_trigger_guard_condition+0x16>
 8019322:	b508      	push	{r3, lr}
 8019324:	6843      	ldr	r3, [r0, #4]
 8019326:	b143      	cbz	r3, 801933a <rcl_trigger_guard_condition+0x1a>
 8019328:	6818      	ldr	r0, [r3, #0]
 801932a:	f000 f837 	bl	801939c <rmw_trigger_guard_condition>
 801932e:	3800      	subs	r0, #0
 8019330:	bf18      	it	ne
 8019332:	2001      	movne	r0, #1
 8019334:	bd08      	pop	{r3, pc}
 8019336:	200b      	movs	r0, #11
 8019338:	4770      	bx	lr
 801933a:	200b      	movs	r0, #11
 801933c:	bd08      	pop	{r3, pc}
 801933e:	bf00      	nop

08019340 <rcl_guard_condition_get_rmw_handle>:
 8019340:	b110      	cbz	r0, 8019348 <rcl_guard_condition_get_rmw_handle+0x8>
 8019342:	6840      	ldr	r0, [r0, #4]
 8019344:	b100      	cbz	r0, 8019348 <rcl_guard_condition_get_rmw_handle+0x8>
 8019346:	6800      	ldr	r0, [r0, #0]
 8019348:	4770      	bx	lr
 801934a:	bf00      	nop

0801934c <rmw_create_guard_condition>:
 801934c:	b538      	push	{r3, r4, r5, lr}
 801934e:	4605      	mov	r5, r0
 8019350:	4807      	ldr	r0, [pc, #28]	; (8019370 <rmw_create_guard_condition+0x24>)
 8019352:	f7fe fd3f 	bl	8017dd4 <get_memory>
 8019356:	4604      	mov	r4, r0
 8019358:	b138      	cbz	r0, 801936a <rmw_create_guard_condition+0x1e>
 801935a:	68c4      	ldr	r4, [r0, #12]
 801935c:	2300      	movs	r3, #0
 801935e:	61e5      	str	r5, [r4, #28]
 8019360:	7423      	strb	r3, [r4, #16]
 8019362:	f7fe fd8d 	bl	8017e80 <rmw_get_implementation_identifier>
 8019366:	f844 0f14 	str.w	r0, [r4, #20]!
 801936a:	4620      	mov	r0, r4
 801936c:	bd38      	pop	{r3, r4, r5, pc}
 801936e:	bf00      	nop
 8019370:	20014838 	.word	0x20014838

08019374 <rmw_destroy_guard_condition>:
 8019374:	b508      	push	{r3, lr}
 8019376:	4b08      	ldr	r3, [pc, #32]	; (8019398 <rmw_destroy_guard_condition+0x24>)
 8019378:	6819      	ldr	r1, [r3, #0]
 801937a:	b911      	cbnz	r1, 8019382 <rmw_destroy_guard_condition+0xe>
 801937c:	e00a      	b.n	8019394 <rmw_destroy_guard_condition+0x20>
 801937e:	6889      	ldr	r1, [r1, #8]
 8019380:	b141      	cbz	r1, 8019394 <rmw_destroy_guard_condition+0x20>
 8019382:	68cb      	ldr	r3, [r1, #12]
 8019384:	3314      	adds	r3, #20
 8019386:	4298      	cmp	r0, r3
 8019388:	d1f9      	bne.n	801937e <rmw_destroy_guard_condition+0xa>
 801938a:	4803      	ldr	r0, [pc, #12]	; (8019398 <rmw_destroy_guard_condition+0x24>)
 801938c:	f7fe fd32 	bl	8017df4 <put_memory>
 8019390:	2000      	movs	r0, #0
 8019392:	bd08      	pop	{r3, pc}
 8019394:	2001      	movs	r0, #1
 8019396:	bd08      	pop	{r3, pc}
 8019398:	20014838 	.word	0x20014838

0801939c <rmw_trigger_guard_condition>:
 801939c:	b160      	cbz	r0, 80193b8 <rmw_trigger_guard_condition+0x1c>
 801939e:	b510      	push	{r4, lr}
 80193a0:	4604      	mov	r4, r0
 80193a2:	6800      	ldr	r0, [r0, #0]
 80193a4:	f7f7 fbda 	bl	8010b5c <is_uxrce_rmw_identifier_valid>
 80193a8:	b908      	cbnz	r0, 80193ae <rmw_trigger_guard_condition+0x12>
 80193aa:	2001      	movs	r0, #1
 80193ac:	bd10      	pop	{r4, pc}
 80193ae:	6863      	ldr	r3, [r4, #4]
 80193b0:	2201      	movs	r2, #1
 80193b2:	701a      	strb	r2, [r3, #0]
 80193b4:	2000      	movs	r0, #0
 80193b6:	bd10      	pop	{r4, pc}
 80193b8:	2001      	movs	r0, #1
 80193ba:	4770      	bx	lr

080193bc <get_serialized_size_std_msgs__msg__MultiArrayDimension>:
 80193bc:	b570      	push	{r4, r5, r6, lr}
 80193be:	4604      	mov	r4, r0
 80193c0:	b1b8      	cbz	r0, 80193f2 <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x36>
 80193c2:	460e      	mov	r6, r1
 80193c4:	4630      	mov	r0, r6
 80193c6:	2104      	movs	r1, #4
 80193c8:	f7f8 fe6a 	bl	80120a0 <ucdr_alignment>
 80193cc:	6864      	ldr	r4, [r4, #4]
 80193ce:	1d75      	adds	r5, r6, #5
 80193d0:	4425      	add	r5, r4
 80193d2:	4405      	add	r5, r0
 80193d4:	4628      	mov	r0, r5
 80193d6:	2104      	movs	r1, #4
 80193d8:	f7f8 fe62 	bl	80120a0 <ucdr_alignment>
 80193dc:	3004      	adds	r0, #4
 80193de:	4405      	add	r5, r0
 80193e0:	4628      	mov	r0, r5
 80193e2:	2104      	movs	r1, #4
 80193e4:	f7f8 fe5c 	bl	80120a0 <ucdr_alignment>
 80193e8:	f1c6 0604 	rsb	r6, r6, #4
 80193ec:	4430      	add	r0, r6
 80193ee:	4428      	add	r0, r5
 80193f0:	bd70      	pop	{r4, r5, r6, pc}
 80193f2:	4b05      	ldr	r3, [pc, #20]	; (8019408 <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x4c>)
 80193f4:	4805      	ldr	r0, [pc, #20]	; (801940c <get_serialized_size_std_msgs__msg__MultiArrayDimension+0x50>)
 80193f6:	681b      	ldr	r3, [r3, #0]
 80193f8:	221b      	movs	r2, #27
 80193fa:	68db      	ldr	r3, [r3, #12]
 80193fc:	2101      	movs	r1, #1
 80193fe:	f000 f90d 	bl	801961c <fwrite>
 8019402:	4620      	mov	r0, r4
 8019404:	bd70      	pop	{r4, r5, r6, pc}
 8019406:	bf00      	nop
 8019408:	20000190 	.word	0x20000190
 801940c:	0801ee70 	.word	0x0801ee70

08019410 <_MultiArrayDimension__cdr_serialize>:
 8019410:	b570      	push	{r4, r5, r6, lr}
 8019412:	4604      	mov	r4, r0
 8019414:	b1c0      	cbz	r0, 8019448 <_MultiArrayDimension__cdr_serialize+0x38>
 8019416:	6806      	ldr	r6, [r0, #0]
 8019418:	460d      	mov	r5, r1
 801941a:	b196      	cbz	r6, 8019442 <_MultiArrayDimension__cdr_serialize+0x32>
 801941c:	4630      	mov	r0, r6
 801941e:	f7e6 fee1 	bl	80001e4 <strlen>
 8019422:	1c42      	adds	r2, r0, #1
 8019424:	6060      	str	r0, [r4, #4]
 8019426:	4631      	mov	r1, r6
 8019428:	4628      	mov	r0, r5
 801942a:	f7f8 fea9 	bl	8012180 <ucdr_serialize_sequence_char>
 801942e:	68e1      	ldr	r1, [r4, #12]
 8019430:	4628      	mov	r0, r5
 8019432:	f7f8 fb11 	bl	8011a58 <ucdr_serialize_uint32_t>
 8019436:	6921      	ldr	r1, [r4, #16]
 8019438:	4628      	mov	r0, r5
 801943a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801943e:	f7f8 bb0b 	b.w	8011a58 <ucdr_serialize_uint32_t>
 8019442:	4632      	mov	r2, r6
 8019444:	4630      	mov	r0, r6
 8019446:	e7ed      	b.n	8019424 <_MultiArrayDimension__cdr_serialize+0x14>
 8019448:	4b04      	ldr	r3, [pc, #16]	; (801945c <_MultiArrayDimension__cdr_serialize+0x4c>)
 801944a:	4805      	ldr	r0, [pc, #20]	; (8019460 <_MultiArrayDimension__cdr_serialize+0x50>)
 801944c:	681b      	ldr	r3, [r3, #0]
 801944e:	221b      	movs	r2, #27
 8019450:	68db      	ldr	r3, [r3, #12]
 8019452:	2101      	movs	r1, #1
 8019454:	f000 f8e2 	bl	801961c <fwrite>
 8019458:	4620      	mov	r0, r4
 801945a:	bd70      	pop	{r4, r5, r6, pc}
 801945c:	20000190 	.word	0x20000190
 8019460:	0801ee70 	.word	0x0801ee70

08019464 <_MultiArrayDimension__cdr_deserialize>:
 8019464:	b570      	push	{r4, r5, r6, lr}
 8019466:	460c      	mov	r4, r1
 8019468:	b082      	sub	sp, #8
 801946a:	b1d9      	cbz	r1, 80194a4 <_MultiArrayDimension__cdr_deserialize+0x40>
 801946c:	688e      	ldr	r6, [r1, #8]
 801946e:	6809      	ldr	r1, [r1, #0]
 8019470:	4632      	mov	r2, r6
 8019472:	ab01      	add	r3, sp, #4
 8019474:	4605      	mov	r5, r0
 8019476:	f7f8 fe95 	bl	80121a4 <ucdr_deserialize_sequence_char>
 801947a:	b120      	cbz	r0, 8019486 <_MultiArrayDimension__cdr_deserialize+0x22>
 801947c:	9b01      	ldr	r3, [sp, #4]
 801947e:	b103      	cbz	r3, 8019482 <_MultiArrayDimension__cdr_deserialize+0x1e>
 8019480:	3b01      	subs	r3, #1
 8019482:	6063      	str	r3, [r4, #4]
 8019484:	e002      	b.n	801948c <_MultiArrayDimension__cdr_deserialize+0x28>
 8019486:	9901      	ldr	r1, [sp, #4]
 8019488:	42b1      	cmp	r1, r6
 801948a:	d816      	bhi.n	80194ba <_MultiArrayDimension__cdr_deserialize+0x56>
 801948c:	f104 010c 	add.w	r1, r4, #12
 8019490:	4628      	mov	r0, r5
 8019492:	f7f8 fb41 	bl	8011b18 <ucdr_deserialize_uint32_t>
 8019496:	f104 0110 	add.w	r1, r4, #16
 801949a:	4628      	mov	r0, r5
 801949c:	f7f8 fb3c 	bl	8011b18 <ucdr_deserialize_uint32_t>
 80194a0:	b002      	add	sp, #8
 80194a2:	bd70      	pop	{r4, r5, r6, pc}
 80194a4:	4b08      	ldr	r3, [pc, #32]	; (80194c8 <_MultiArrayDimension__cdr_deserialize+0x64>)
 80194a6:	4809      	ldr	r0, [pc, #36]	; (80194cc <_MultiArrayDimension__cdr_deserialize+0x68>)
 80194a8:	681b      	ldr	r3, [r3, #0]
 80194aa:	221b      	movs	r2, #27
 80194ac:	68db      	ldr	r3, [r3, #12]
 80194ae:	2101      	movs	r1, #1
 80194b0:	f000 f8b4 	bl	801961c <fwrite>
 80194b4:	4620      	mov	r0, r4
 80194b6:	b002      	add	sp, #8
 80194b8:	bd70      	pop	{r4, r5, r6, pc}
 80194ba:	75a8      	strb	r0, [r5, #22]
 80194bc:	6060      	str	r0, [r4, #4]
 80194be:	4628      	mov	r0, r5
 80194c0:	f7f8 fe3e 	bl	8012140 <ucdr_advance_buffer>
 80194c4:	e7e2      	b.n	801948c <_MultiArrayDimension__cdr_deserialize+0x28>
 80194c6:	bf00      	nop
 80194c8:	20000190 	.word	0x20000190
 80194cc:	0801ee70 	.word	0x0801ee70

080194d0 <_MultiArrayDimension__max_serialized_size>:
 80194d0:	b510      	push	{r4, lr}
 80194d2:	2104      	movs	r1, #4
 80194d4:	2000      	movs	r0, #0
 80194d6:	f7f8 fde3 	bl	80120a0 <ucdr_alignment>
 80194da:	1d04      	adds	r4, r0, #4
 80194dc:	4620      	mov	r0, r4
 80194de:	2104      	movs	r1, #4
 80194e0:	f7f8 fdde 	bl	80120a0 <ucdr_alignment>
 80194e4:	3004      	adds	r0, #4
 80194e6:	4420      	add	r0, r4
 80194e8:	bd10      	pop	{r4, pc}
 80194ea:	bf00      	nop

080194ec <_MultiArrayDimension__get_serialized_size>:
 80194ec:	b510      	push	{r4, lr}
 80194ee:	4604      	mov	r4, r0
 80194f0:	b198      	cbz	r0, 801951a <_MultiArrayDimension__get_serialized_size+0x2e>
 80194f2:	2104      	movs	r1, #4
 80194f4:	2000      	movs	r0, #0
 80194f6:	f7f8 fdd3 	bl	80120a0 <ucdr_alignment>
 80194fa:	6863      	ldr	r3, [r4, #4]
 80194fc:	3305      	adds	r3, #5
 80194fe:	181c      	adds	r4, r3, r0
 8019500:	4620      	mov	r0, r4
 8019502:	2104      	movs	r1, #4
 8019504:	f7f8 fdcc 	bl	80120a0 <ucdr_alignment>
 8019508:	3004      	adds	r0, #4
 801950a:	4404      	add	r4, r0
 801950c:	4620      	mov	r0, r4
 801950e:	2104      	movs	r1, #4
 8019510:	f7f8 fdc6 	bl	80120a0 <ucdr_alignment>
 8019514:	3004      	adds	r0, #4
 8019516:	4420      	add	r0, r4
 8019518:	bd10      	pop	{r4, pc}
 801951a:	4b05      	ldr	r3, [pc, #20]	; (8019530 <_MultiArrayDimension__get_serialized_size+0x44>)
 801951c:	4805      	ldr	r0, [pc, #20]	; (8019534 <_MultiArrayDimension__get_serialized_size+0x48>)
 801951e:	681b      	ldr	r3, [r3, #0]
 8019520:	221b      	movs	r2, #27
 8019522:	68db      	ldr	r3, [r3, #12]
 8019524:	2101      	movs	r1, #1
 8019526:	f000 f879 	bl	801961c <fwrite>
 801952a:	4620      	mov	r0, r4
 801952c:	bd10      	pop	{r4, pc}
 801952e:	bf00      	nop
 8019530:	20000190 	.word	0x20000190
 8019534:	0801ee70 	.word	0x0801ee70

08019538 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension>:
 8019538:	4800      	ldr	r0, [pc, #0]	; (801953c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__MultiArrayDimension+0x4>)
 801953a:	4770      	bx	lr
 801953c:	20000168 	.word	0x20000168

08019540 <calloc>:
 8019540:	4b02      	ldr	r3, [pc, #8]	; (801954c <calloc+0xc>)
 8019542:	460a      	mov	r2, r1
 8019544:	4601      	mov	r1, r0
 8019546:	6818      	ldr	r0, [r3, #0]
 8019548:	f000 b924 	b.w	8019794 <_calloc_r>
 801954c:	20000190 	.word	0x20000190

08019550 <__errno>:
 8019550:	4b01      	ldr	r3, [pc, #4]	; (8019558 <__errno+0x8>)
 8019552:	6818      	ldr	r0, [r3, #0]
 8019554:	4770      	bx	lr
 8019556:	bf00      	nop
 8019558:	20000190 	.word	0x20000190

0801955c <_fwrite_r>:
 801955c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019560:	9c08      	ldr	r4, [sp, #32]
 8019562:	4689      	mov	r9, r1
 8019564:	4617      	mov	r7, r2
 8019566:	fb02 f803 	mul.w	r8, r2, r3
 801956a:	4605      	mov	r5, r0
 801956c:	b118      	cbz	r0, 8019576 <_fwrite_r+0x1a>
 801956e:	6983      	ldr	r3, [r0, #24]
 8019570:	b90b      	cbnz	r3, 8019576 <_fwrite_r+0x1a>
 8019572:	f001 ff27 	bl	801b3c4 <__sinit>
 8019576:	4b26      	ldr	r3, [pc, #152]	; (8019610 <_fwrite_r+0xb4>)
 8019578:	429c      	cmp	r4, r3
 801957a:	d123      	bne.n	80195c4 <_fwrite_r+0x68>
 801957c:	686c      	ldr	r4, [r5, #4]
 801957e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8019580:	07de      	lsls	r6, r3, #31
 8019582:	d405      	bmi.n	8019590 <_fwrite_r+0x34>
 8019584:	89a3      	ldrh	r3, [r4, #12]
 8019586:	0598      	lsls	r0, r3, #22
 8019588:	d402      	bmi.n	8019590 <_fwrite_r+0x34>
 801958a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801958c:	f000 f8bf 	bl	801970e <__retarget_lock_acquire_recursive>
 8019590:	89a3      	ldrh	r3, [r4, #12]
 8019592:	0719      	lsls	r1, r3, #28
 8019594:	d520      	bpl.n	80195d8 <_fwrite_r+0x7c>
 8019596:	6923      	ldr	r3, [r4, #16]
 8019598:	b1f3      	cbz	r3, 80195d8 <_fwrite_r+0x7c>
 801959a:	2600      	movs	r6, #0
 801959c:	4546      	cmp	r6, r8
 801959e:	d029      	beq.n	80195f4 <_fwrite_r+0x98>
 80195a0:	68a0      	ldr	r0, [r4, #8]
 80195a2:	f819 1006 	ldrb.w	r1, [r9, r6]
 80195a6:	3801      	subs	r0, #1
 80195a8:	2800      	cmp	r0, #0
 80195aa:	60a0      	str	r0, [r4, #8]
 80195ac:	da04      	bge.n	80195b8 <_fwrite_r+0x5c>
 80195ae:	69a3      	ldr	r3, [r4, #24]
 80195b0:	4298      	cmp	r0, r3
 80195b2:	db19      	blt.n	80195e8 <_fwrite_r+0x8c>
 80195b4:	290a      	cmp	r1, #10
 80195b6:	d017      	beq.n	80195e8 <_fwrite_r+0x8c>
 80195b8:	6823      	ldr	r3, [r4, #0]
 80195ba:	1c5a      	adds	r2, r3, #1
 80195bc:	6022      	str	r2, [r4, #0]
 80195be:	7019      	strb	r1, [r3, #0]
 80195c0:	3601      	adds	r6, #1
 80195c2:	e7eb      	b.n	801959c <_fwrite_r+0x40>
 80195c4:	4b13      	ldr	r3, [pc, #76]	; (8019614 <_fwrite_r+0xb8>)
 80195c6:	429c      	cmp	r4, r3
 80195c8:	d101      	bne.n	80195ce <_fwrite_r+0x72>
 80195ca:	68ac      	ldr	r4, [r5, #8]
 80195cc:	e7d7      	b.n	801957e <_fwrite_r+0x22>
 80195ce:	4b12      	ldr	r3, [pc, #72]	; (8019618 <_fwrite_r+0xbc>)
 80195d0:	429c      	cmp	r4, r3
 80195d2:	bf08      	it	eq
 80195d4:	68ec      	ldreq	r4, [r5, #12]
 80195d6:	e7d2      	b.n	801957e <_fwrite_r+0x22>
 80195d8:	4621      	mov	r1, r4
 80195da:	4628      	mov	r0, r5
 80195dc:	f001 fd30 	bl	801b040 <__swsetup_r>
 80195e0:	2800      	cmp	r0, #0
 80195e2:	d0da      	beq.n	801959a <_fwrite_r+0x3e>
 80195e4:	2600      	movs	r6, #0
 80195e6:	e005      	b.n	80195f4 <_fwrite_r+0x98>
 80195e8:	4622      	mov	r2, r4
 80195ea:	4628      	mov	r0, r5
 80195ec:	f001 fcc4 	bl	801af78 <__swbuf_r>
 80195f0:	3001      	adds	r0, #1
 80195f2:	d1e5      	bne.n	80195c0 <_fwrite_r+0x64>
 80195f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80195f6:	07da      	lsls	r2, r3, #31
 80195f8:	d405      	bmi.n	8019606 <_fwrite_r+0xaa>
 80195fa:	89a3      	ldrh	r3, [r4, #12]
 80195fc:	059b      	lsls	r3, r3, #22
 80195fe:	d402      	bmi.n	8019606 <_fwrite_r+0xaa>
 8019600:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8019602:	f000 f885 	bl	8019710 <__retarget_lock_release_recursive>
 8019606:	fbb6 f0f7 	udiv	r0, r6, r7
 801960a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801960e:	bf00      	nop
 8019610:	0801f88c 	.word	0x0801f88c
 8019614:	0801f8ac 	.word	0x0801f8ac
 8019618:	0801f86c 	.word	0x0801f86c

0801961c <fwrite>:
 801961c:	b507      	push	{r0, r1, r2, lr}
 801961e:	9300      	str	r3, [sp, #0]
 8019620:	4613      	mov	r3, r2
 8019622:	460a      	mov	r2, r1
 8019624:	4601      	mov	r1, r0
 8019626:	4803      	ldr	r0, [pc, #12]	; (8019634 <fwrite+0x18>)
 8019628:	6800      	ldr	r0, [r0, #0]
 801962a:	f7ff ff97 	bl	801955c <_fwrite_r>
 801962e:	b003      	add	sp, #12
 8019630:	f85d fb04 	ldr.w	pc, [sp], #4
 8019634:	20000190 	.word	0x20000190

08019638 <getenv>:
 8019638:	b507      	push	{r0, r1, r2, lr}
 801963a:	4b04      	ldr	r3, [pc, #16]	; (801964c <getenv+0x14>)
 801963c:	4601      	mov	r1, r0
 801963e:	aa01      	add	r2, sp, #4
 8019640:	6818      	ldr	r0, [r3, #0]
 8019642:	f000 f805 	bl	8019650 <_findenv_r>
 8019646:	b003      	add	sp, #12
 8019648:	f85d fb04 	ldr.w	pc, [sp], #4
 801964c:	20000190 	.word	0x20000190

08019650 <_findenv_r>:
 8019650:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019654:	4607      	mov	r7, r0
 8019656:	4689      	mov	r9, r1
 8019658:	4616      	mov	r6, r2
 801965a:	f001 fd8d 	bl	801b178 <__env_lock>
 801965e:	4b18      	ldr	r3, [pc, #96]	; (80196c0 <_findenv_r+0x70>)
 8019660:	681c      	ldr	r4, [r3, #0]
 8019662:	469a      	mov	sl, r3
 8019664:	b134      	cbz	r4, 8019674 <_findenv_r+0x24>
 8019666:	464b      	mov	r3, r9
 8019668:	4698      	mov	r8, r3
 801966a:	f813 1b01 	ldrb.w	r1, [r3], #1
 801966e:	b139      	cbz	r1, 8019680 <_findenv_r+0x30>
 8019670:	293d      	cmp	r1, #61	; 0x3d
 8019672:	d1f9      	bne.n	8019668 <_findenv_r+0x18>
 8019674:	4638      	mov	r0, r7
 8019676:	f001 fd85 	bl	801b184 <__env_unlock>
 801967a:	2000      	movs	r0, #0
 801967c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019680:	eba8 0809 	sub.w	r8, r8, r9
 8019684:	46a3      	mov	fp, r4
 8019686:	f854 0b04 	ldr.w	r0, [r4], #4
 801968a:	2800      	cmp	r0, #0
 801968c:	d0f2      	beq.n	8019674 <_findenv_r+0x24>
 801968e:	4642      	mov	r2, r8
 8019690:	4649      	mov	r1, r9
 8019692:	f000 fcc7 	bl	801a024 <strncmp>
 8019696:	2800      	cmp	r0, #0
 8019698:	d1f4      	bne.n	8019684 <_findenv_r+0x34>
 801969a:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801969e:	eb03 0508 	add.w	r5, r3, r8
 80196a2:	f813 3008 	ldrb.w	r3, [r3, r8]
 80196a6:	2b3d      	cmp	r3, #61	; 0x3d
 80196a8:	d1ec      	bne.n	8019684 <_findenv_r+0x34>
 80196aa:	f8da 3000 	ldr.w	r3, [sl]
 80196ae:	ebab 0303 	sub.w	r3, fp, r3
 80196b2:	109b      	asrs	r3, r3, #2
 80196b4:	4638      	mov	r0, r7
 80196b6:	6033      	str	r3, [r6, #0]
 80196b8:	f001 fd64 	bl	801b184 <__env_unlock>
 80196bc:	1c68      	adds	r0, r5, #1
 80196be:	e7dd      	b.n	801967c <_findenv_r+0x2c>
 80196c0:	20000004 	.word	0x20000004

080196c4 <__libc_init_array>:
 80196c4:	b570      	push	{r4, r5, r6, lr}
 80196c6:	4d0d      	ldr	r5, [pc, #52]	; (80196fc <__libc_init_array+0x38>)
 80196c8:	4c0d      	ldr	r4, [pc, #52]	; (8019700 <__libc_init_array+0x3c>)
 80196ca:	1b64      	subs	r4, r4, r5
 80196cc:	10a4      	asrs	r4, r4, #2
 80196ce:	2600      	movs	r6, #0
 80196d0:	42a6      	cmp	r6, r4
 80196d2:	d109      	bne.n	80196e8 <__libc_init_array+0x24>
 80196d4:	4d0b      	ldr	r5, [pc, #44]	; (8019704 <__libc_init_array+0x40>)
 80196d6:	4c0c      	ldr	r4, [pc, #48]	; (8019708 <__libc_init_array+0x44>)
 80196d8:	f004 fab6 	bl	801dc48 <_init>
 80196dc:	1b64      	subs	r4, r4, r5
 80196de:	10a4      	asrs	r4, r4, #2
 80196e0:	2600      	movs	r6, #0
 80196e2:	42a6      	cmp	r6, r4
 80196e4:	d105      	bne.n	80196f2 <__libc_init_array+0x2e>
 80196e6:	bd70      	pop	{r4, r5, r6, pc}
 80196e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80196ec:	4798      	blx	r3
 80196ee:	3601      	adds	r6, #1
 80196f0:	e7ee      	b.n	80196d0 <__libc_init_array+0xc>
 80196f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80196f6:	4798      	blx	r3
 80196f8:	3601      	adds	r6, #1
 80196fa:	e7f2      	b.n	80196e2 <__libc_init_array+0x1e>
 80196fc:	0801fb28 	.word	0x0801fb28
 8019700:	0801fb28 	.word	0x0801fb28
 8019704:	0801fb28 	.word	0x0801fb28
 8019708:	0801fb2c 	.word	0x0801fb2c

0801970c <__retarget_lock_init_recursive>:
 801970c:	4770      	bx	lr

0801970e <__retarget_lock_acquire_recursive>:
 801970e:	4770      	bx	lr

08019710 <__retarget_lock_release_recursive>:
 8019710:	4770      	bx	lr
	...

08019714 <malloc>:
 8019714:	4b02      	ldr	r3, [pc, #8]	; (8019720 <malloc+0xc>)
 8019716:	4601      	mov	r1, r0
 8019718:	6818      	ldr	r0, [r3, #0]
 801971a:	f000 b89b 	b.w	8019854 <_malloc_r>
 801971e:	bf00      	nop
 8019720:	20000190 	.word	0x20000190

08019724 <free>:
 8019724:	4b02      	ldr	r3, [pc, #8]	; (8019730 <free+0xc>)
 8019726:	4601      	mov	r1, r0
 8019728:	6818      	ldr	r0, [r3, #0]
 801972a:	f000 b843 	b.w	80197b4 <_free_r>
 801972e:	bf00      	nop
 8019730:	20000190 	.word	0x20000190

08019734 <memcpy>:
 8019734:	440a      	add	r2, r1
 8019736:	4291      	cmp	r1, r2
 8019738:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 801973c:	d100      	bne.n	8019740 <memcpy+0xc>
 801973e:	4770      	bx	lr
 8019740:	b510      	push	{r4, lr}
 8019742:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019746:	f803 4f01 	strb.w	r4, [r3, #1]!
 801974a:	4291      	cmp	r1, r2
 801974c:	d1f9      	bne.n	8019742 <memcpy+0xe>
 801974e:	bd10      	pop	{r4, pc}

08019750 <memmove>:
 8019750:	4288      	cmp	r0, r1
 8019752:	b510      	push	{r4, lr}
 8019754:	eb01 0402 	add.w	r4, r1, r2
 8019758:	d902      	bls.n	8019760 <memmove+0x10>
 801975a:	4284      	cmp	r4, r0
 801975c:	4623      	mov	r3, r4
 801975e:	d807      	bhi.n	8019770 <memmove+0x20>
 8019760:	1e43      	subs	r3, r0, #1
 8019762:	42a1      	cmp	r1, r4
 8019764:	d008      	beq.n	8019778 <memmove+0x28>
 8019766:	f811 2b01 	ldrb.w	r2, [r1], #1
 801976a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801976e:	e7f8      	b.n	8019762 <memmove+0x12>
 8019770:	4402      	add	r2, r0
 8019772:	4601      	mov	r1, r0
 8019774:	428a      	cmp	r2, r1
 8019776:	d100      	bne.n	801977a <memmove+0x2a>
 8019778:	bd10      	pop	{r4, pc}
 801977a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801977e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8019782:	e7f7      	b.n	8019774 <memmove+0x24>

08019784 <memset>:
 8019784:	4402      	add	r2, r0
 8019786:	4603      	mov	r3, r0
 8019788:	4293      	cmp	r3, r2
 801978a:	d100      	bne.n	801978e <memset+0xa>
 801978c:	4770      	bx	lr
 801978e:	f803 1b01 	strb.w	r1, [r3], #1
 8019792:	e7f9      	b.n	8019788 <memset+0x4>

08019794 <_calloc_r>:
 8019794:	b513      	push	{r0, r1, r4, lr}
 8019796:	434a      	muls	r2, r1
 8019798:	4611      	mov	r1, r2
 801979a:	9201      	str	r2, [sp, #4]
 801979c:	f000 f85a 	bl	8019854 <_malloc_r>
 80197a0:	4604      	mov	r4, r0
 80197a2:	b118      	cbz	r0, 80197ac <_calloc_r+0x18>
 80197a4:	9a01      	ldr	r2, [sp, #4]
 80197a6:	2100      	movs	r1, #0
 80197a8:	f7ff ffec 	bl	8019784 <memset>
 80197ac:	4620      	mov	r0, r4
 80197ae:	b002      	add	sp, #8
 80197b0:	bd10      	pop	{r4, pc}
	...

080197b4 <_free_r>:
 80197b4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80197b6:	2900      	cmp	r1, #0
 80197b8:	d048      	beq.n	801984c <_free_r+0x98>
 80197ba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80197be:	9001      	str	r0, [sp, #4]
 80197c0:	2b00      	cmp	r3, #0
 80197c2:	f1a1 0404 	sub.w	r4, r1, #4
 80197c6:	bfb8      	it	lt
 80197c8:	18e4      	addlt	r4, r4, r3
 80197ca:	f002 faa1 	bl	801bd10 <__malloc_lock>
 80197ce:	4a20      	ldr	r2, [pc, #128]	; (8019850 <_free_r+0x9c>)
 80197d0:	9801      	ldr	r0, [sp, #4]
 80197d2:	6813      	ldr	r3, [r2, #0]
 80197d4:	4615      	mov	r5, r2
 80197d6:	b933      	cbnz	r3, 80197e6 <_free_r+0x32>
 80197d8:	6063      	str	r3, [r4, #4]
 80197da:	6014      	str	r4, [r2, #0]
 80197dc:	b003      	add	sp, #12
 80197de:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80197e2:	f002 ba9b 	b.w	801bd1c <__malloc_unlock>
 80197e6:	42a3      	cmp	r3, r4
 80197e8:	d90b      	bls.n	8019802 <_free_r+0x4e>
 80197ea:	6821      	ldr	r1, [r4, #0]
 80197ec:	1862      	adds	r2, r4, r1
 80197ee:	4293      	cmp	r3, r2
 80197f0:	bf04      	itt	eq
 80197f2:	681a      	ldreq	r2, [r3, #0]
 80197f4:	685b      	ldreq	r3, [r3, #4]
 80197f6:	6063      	str	r3, [r4, #4]
 80197f8:	bf04      	itt	eq
 80197fa:	1852      	addeq	r2, r2, r1
 80197fc:	6022      	streq	r2, [r4, #0]
 80197fe:	602c      	str	r4, [r5, #0]
 8019800:	e7ec      	b.n	80197dc <_free_r+0x28>
 8019802:	461a      	mov	r2, r3
 8019804:	685b      	ldr	r3, [r3, #4]
 8019806:	b10b      	cbz	r3, 801980c <_free_r+0x58>
 8019808:	42a3      	cmp	r3, r4
 801980a:	d9fa      	bls.n	8019802 <_free_r+0x4e>
 801980c:	6811      	ldr	r1, [r2, #0]
 801980e:	1855      	adds	r5, r2, r1
 8019810:	42a5      	cmp	r5, r4
 8019812:	d10b      	bne.n	801982c <_free_r+0x78>
 8019814:	6824      	ldr	r4, [r4, #0]
 8019816:	4421      	add	r1, r4
 8019818:	1854      	adds	r4, r2, r1
 801981a:	42a3      	cmp	r3, r4
 801981c:	6011      	str	r1, [r2, #0]
 801981e:	d1dd      	bne.n	80197dc <_free_r+0x28>
 8019820:	681c      	ldr	r4, [r3, #0]
 8019822:	685b      	ldr	r3, [r3, #4]
 8019824:	6053      	str	r3, [r2, #4]
 8019826:	4421      	add	r1, r4
 8019828:	6011      	str	r1, [r2, #0]
 801982a:	e7d7      	b.n	80197dc <_free_r+0x28>
 801982c:	d902      	bls.n	8019834 <_free_r+0x80>
 801982e:	230c      	movs	r3, #12
 8019830:	6003      	str	r3, [r0, #0]
 8019832:	e7d3      	b.n	80197dc <_free_r+0x28>
 8019834:	6825      	ldr	r5, [r4, #0]
 8019836:	1961      	adds	r1, r4, r5
 8019838:	428b      	cmp	r3, r1
 801983a:	bf04      	itt	eq
 801983c:	6819      	ldreq	r1, [r3, #0]
 801983e:	685b      	ldreq	r3, [r3, #4]
 8019840:	6063      	str	r3, [r4, #4]
 8019842:	bf04      	itt	eq
 8019844:	1949      	addeq	r1, r1, r5
 8019846:	6021      	streq	r1, [r4, #0]
 8019848:	6054      	str	r4, [r2, #4]
 801984a:	e7c7      	b.n	80197dc <_free_r+0x28>
 801984c:	b003      	add	sp, #12
 801984e:	bd30      	pop	{r4, r5, pc}
 8019850:	20010544 	.word	0x20010544

08019854 <_malloc_r>:
 8019854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019856:	1ccd      	adds	r5, r1, #3
 8019858:	f025 0503 	bic.w	r5, r5, #3
 801985c:	3508      	adds	r5, #8
 801985e:	2d0c      	cmp	r5, #12
 8019860:	bf38      	it	cc
 8019862:	250c      	movcc	r5, #12
 8019864:	2d00      	cmp	r5, #0
 8019866:	4606      	mov	r6, r0
 8019868:	db01      	blt.n	801986e <_malloc_r+0x1a>
 801986a:	42a9      	cmp	r1, r5
 801986c:	d903      	bls.n	8019876 <_malloc_r+0x22>
 801986e:	230c      	movs	r3, #12
 8019870:	6033      	str	r3, [r6, #0]
 8019872:	2000      	movs	r0, #0
 8019874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019876:	f002 fa4b 	bl	801bd10 <__malloc_lock>
 801987a:	4921      	ldr	r1, [pc, #132]	; (8019900 <_malloc_r+0xac>)
 801987c:	680a      	ldr	r2, [r1, #0]
 801987e:	4614      	mov	r4, r2
 8019880:	b99c      	cbnz	r4, 80198aa <_malloc_r+0x56>
 8019882:	4f20      	ldr	r7, [pc, #128]	; (8019904 <_malloc_r+0xb0>)
 8019884:	683b      	ldr	r3, [r7, #0]
 8019886:	b923      	cbnz	r3, 8019892 <_malloc_r+0x3e>
 8019888:	4621      	mov	r1, r4
 801988a:	4630      	mov	r0, r6
 801988c:	f000 fada 	bl	8019e44 <_sbrk_r>
 8019890:	6038      	str	r0, [r7, #0]
 8019892:	4629      	mov	r1, r5
 8019894:	4630      	mov	r0, r6
 8019896:	f000 fad5 	bl	8019e44 <_sbrk_r>
 801989a:	1c43      	adds	r3, r0, #1
 801989c:	d123      	bne.n	80198e6 <_malloc_r+0x92>
 801989e:	230c      	movs	r3, #12
 80198a0:	6033      	str	r3, [r6, #0]
 80198a2:	4630      	mov	r0, r6
 80198a4:	f002 fa3a 	bl	801bd1c <__malloc_unlock>
 80198a8:	e7e3      	b.n	8019872 <_malloc_r+0x1e>
 80198aa:	6823      	ldr	r3, [r4, #0]
 80198ac:	1b5b      	subs	r3, r3, r5
 80198ae:	d417      	bmi.n	80198e0 <_malloc_r+0x8c>
 80198b0:	2b0b      	cmp	r3, #11
 80198b2:	d903      	bls.n	80198bc <_malloc_r+0x68>
 80198b4:	6023      	str	r3, [r4, #0]
 80198b6:	441c      	add	r4, r3
 80198b8:	6025      	str	r5, [r4, #0]
 80198ba:	e004      	b.n	80198c6 <_malloc_r+0x72>
 80198bc:	6863      	ldr	r3, [r4, #4]
 80198be:	42a2      	cmp	r2, r4
 80198c0:	bf0c      	ite	eq
 80198c2:	600b      	streq	r3, [r1, #0]
 80198c4:	6053      	strne	r3, [r2, #4]
 80198c6:	4630      	mov	r0, r6
 80198c8:	f002 fa28 	bl	801bd1c <__malloc_unlock>
 80198cc:	f104 000b 	add.w	r0, r4, #11
 80198d0:	1d23      	adds	r3, r4, #4
 80198d2:	f020 0007 	bic.w	r0, r0, #7
 80198d6:	1ac2      	subs	r2, r0, r3
 80198d8:	d0cc      	beq.n	8019874 <_malloc_r+0x20>
 80198da:	1a1b      	subs	r3, r3, r0
 80198dc:	50a3      	str	r3, [r4, r2]
 80198de:	e7c9      	b.n	8019874 <_malloc_r+0x20>
 80198e0:	4622      	mov	r2, r4
 80198e2:	6864      	ldr	r4, [r4, #4]
 80198e4:	e7cc      	b.n	8019880 <_malloc_r+0x2c>
 80198e6:	1cc4      	adds	r4, r0, #3
 80198e8:	f024 0403 	bic.w	r4, r4, #3
 80198ec:	42a0      	cmp	r0, r4
 80198ee:	d0e3      	beq.n	80198b8 <_malloc_r+0x64>
 80198f0:	1a21      	subs	r1, r4, r0
 80198f2:	4630      	mov	r0, r6
 80198f4:	f000 faa6 	bl	8019e44 <_sbrk_r>
 80198f8:	3001      	adds	r0, #1
 80198fa:	d1dd      	bne.n	80198b8 <_malloc_r+0x64>
 80198fc:	e7cf      	b.n	801989e <_malloc_r+0x4a>
 80198fe:	bf00      	nop
 8019900:	20010544 	.word	0x20010544
 8019904:	20010548 	.word	0x20010548

08019908 <_scanf_float>:
 8019908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801990c:	b087      	sub	sp, #28
 801990e:	4617      	mov	r7, r2
 8019910:	9303      	str	r3, [sp, #12]
 8019912:	688b      	ldr	r3, [r1, #8]
 8019914:	1e5a      	subs	r2, r3, #1
 8019916:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801991a:	bf83      	ittte	hi
 801991c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8019920:	195b      	addhi	r3, r3, r5
 8019922:	9302      	strhi	r3, [sp, #8]
 8019924:	2300      	movls	r3, #0
 8019926:	bf86      	itte	hi
 8019928:	f240 135d 	movwhi	r3, #349	; 0x15d
 801992c:	608b      	strhi	r3, [r1, #8]
 801992e:	9302      	strls	r3, [sp, #8]
 8019930:	680b      	ldr	r3, [r1, #0]
 8019932:	468b      	mov	fp, r1
 8019934:	2500      	movs	r5, #0
 8019936:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801993a:	f84b 3b1c 	str.w	r3, [fp], #28
 801993e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8019942:	4680      	mov	r8, r0
 8019944:	460c      	mov	r4, r1
 8019946:	465e      	mov	r6, fp
 8019948:	46aa      	mov	sl, r5
 801994a:	46a9      	mov	r9, r5
 801994c:	9501      	str	r5, [sp, #4]
 801994e:	68a2      	ldr	r2, [r4, #8]
 8019950:	b152      	cbz	r2, 8019968 <_scanf_float+0x60>
 8019952:	683b      	ldr	r3, [r7, #0]
 8019954:	781b      	ldrb	r3, [r3, #0]
 8019956:	2b4e      	cmp	r3, #78	; 0x4e
 8019958:	d864      	bhi.n	8019a24 <_scanf_float+0x11c>
 801995a:	2b40      	cmp	r3, #64	; 0x40
 801995c:	d83c      	bhi.n	80199d8 <_scanf_float+0xd0>
 801995e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8019962:	b2c8      	uxtb	r0, r1
 8019964:	280e      	cmp	r0, #14
 8019966:	d93a      	bls.n	80199de <_scanf_float+0xd6>
 8019968:	f1b9 0f00 	cmp.w	r9, #0
 801996c:	d003      	beq.n	8019976 <_scanf_float+0x6e>
 801996e:	6823      	ldr	r3, [r4, #0]
 8019970:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8019974:	6023      	str	r3, [r4, #0]
 8019976:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801997a:	f1ba 0f01 	cmp.w	sl, #1
 801997e:	f200 8113 	bhi.w	8019ba8 <_scanf_float+0x2a0>
 8019982:	455e      	cmp	r6, fp
 8019984:	f200 8105 	bhi.w	8019b92 <_scanf_float+0x28a>
 8019988:	2501      	movs	r5, #1
 801998a:	4628      	mov	r0, r5
 801998c:	b007      	add	sp, #28
 801998e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019992:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8019996:	2a0d      	cmp	r2, #13
 8019998:	d8e6      	bhi.n	8019968 <_scanf_float+0x60>
 801999a:	a101      	add	r1, pc, #4	; (adr r1, 80199a0 <_scanf_float+0x98>)
 801999c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80199a0:	08019adf 	.word	0x08019adf
 80199a4:	08019969 	.word	0x08019969
 80199a8:	08019969 	.word	0x08019969
 80199ac:	08019969 	.word	0x08019969
 80199b0:	08019b3f 	.word	0x08019b3f
 80199b4:	08019b17 	.word	0x08019b17
 80199b8:	08019969 	.word	0x08019969
 80199bc:	08019969 	.word	0x08019969
 80199c0:	08019aed 	.word	0x08019aed
 80199c4:	08019969 	.word	0x08019969
 80199c8:	08019969 	.word	0x08019969
 80199cc:	08019969 	.word	0x08019969
 80199d0:	08019969 	.word	0x08019969
 80199d4:	08019aa5 	.word	0x08019aa5
 80199d8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80199dc:	e7db      	b.n	8019996 <_scanf_float+0x8e>
 80199de:	290e      	cmp	r1, #14
 80199e0:	d8c2      	bhi.n	8019968 <_scanf_float+0x60>
 80199e2:	a001      	add	r0, pc, #4	; (adr r0, 80199e8 <_scanf_float+0xe0>)
 80199e4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80199e8:	08019a97 	.word	0x08019a97
 80199ec:	08019969 	.word	0x08019969
 80199f0:	08019a97 	.word	0x08019a97
 80199f4:	08019b2b 	.word	0x08019b2b
 80199f8:	08019969 	.word	0x08019969
 80199fc:	08019a45 	.word	0x08019a45
 8019a00:	08019a81 	.word	0x08019a81
 8019a04:	08019a81 	.word	0x08019a81
 8019a08:	08019a81 	.word	0x08019a81
 8019a0c:	08019a81 	.word	0x08019a81
 8019a10:	08019a81 	.word	0x08019a81
 8019a14:	08019a81 	.word	0x08019a81
 8019a18:	08019a81 	.word	0x08019a81
 8019a1c:	08019a81 	.word	0x08019a81
 8019a20:	08019a81 	.word	0x08019a81
 8019a24:	2b6e      	cmp	r3, #110	; 0x6e
 8019a26:	d809      	bhi.n	8019a3c <_scanf_float+0x134>
 8019a28:	2b60      	cmp	r3, #96	; 0x60
 8019a2a:	d8b2      	bhi.n	8019992 <_scanf_float+0x8a>
 8019a2c:	2b54      	cmp	r3, #84	; 0x54
 8019a2e:	d077      	beq.n	8019b20 <_scanf_float+0x218>
 8019a30:	2b59      	cmp	r3, #89	; 0x59
 8019a32:	d199      	bne.n	8019968 <_scanf_float+0x60>
 8019a34:	2d07      	cmp	r5, #7
 8019a36:	d197      	bne.n	8019968 <_scanf_float+0x60>
 8019a38:	2508      	movs	r5, #8
 8019a3a:	e029      	b.n	8019a90 <_scanf_float+0x188>
 8019a3c:	2b74      	cmp	r3, #116	; 0x74
 8019a3e:	d06f      	beq.n	8019b20 <_scanf_float+0x218>
 8019a40:	2b79      	cmp	r3, #121	; 0x79
 8019a42:	e7f6      	b.n	8019a32 <_scanf_float+0x12a>
 8019a44:	6821      	ldr	r1, [r4, #0]
 8019a46:	05c8      	lsls	r0, r1, #23
 8019a48:	d51a      	bpl.n	8019a80 <_scanf_float+0x178>
 8019a4a:	9b02      	ldr	r3, [sp, #8]
 8019a4c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8019a50:	6021      	str	r1, [r4, #0]
 8019a52:	f109 0901 	add.w	r9, r9, #1
 8019a56:	b11b      	cbz	r3, 8019a60 <_scanf_float+0x158>
 8019a58:	3b01      	subs	r3, #1
 8019a5a:	3201      	adds	r2, #1
 8019a5c:	9302      	str	r3, [sp, #8]
 8019a5e:	60a2      	str	r2, [r4, #8]
 8019a60:	68a3      	ldr	r3, [r4, #8]
 8019a62:	3b01      	subs	r3, #1
 8019a64:	60a3      	str	r3, [r4, #8]
 8019a66:	6923      	ldr	r3, [r4, #16]
 8019a68:	3301      	adds	r3, #1
 8019a6a:	6123      	str	r3, [r4, #16]
 8019a6c:	687b      	ldr	r3, [r7, #4]
 8019a6e:	3b01      	subs	r3, #1
 8019a70:	2b00      	cmp	r3, #0
 8019a72:	607b      	str	r3, [r7, #4]
 8019a74:	f340 8084 	ble.w	8019b80 <_scanf_float+0x278>
 8019a78:	683b      	ldr	r3, [r7, #0]
 8019a7a:	3301      	adds	r3, #1
 8019a7c:	603b      	str	r3, [r7, #0]
 8019a7e:	e766      	b.n	801994e <_scanf_float+0x46>
 8019a80:	eb1a 0f05 	cmn.w	sl, r5
 8019a84:	f47f af70 	bne.w	8019968 <_scanf_float+0x60>
 8019a88:	6822      	ldr	r2, [r4, #0]
 8019a8a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8019a8e:	6022      	str	r2, [r4, #0]
 8019a90:	f806 3b01 	strb.w	r3, [r6], #1
 8019a94:	e7e4      	b.n	8019a60 <_scanf_float+0x158>
 8019a96:	6822      	ldr	r2, [r4, #0]
 8019a98:	0610      	lsls	r0, r2, #24
 8019a9a:	f57f af65 	bpl.w	8019968 <_scanf_float+0x60>
 8019a9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8019aa2:	e7f4      	b.n	8019a8e <_scanf_float+0x186>
 8019aa4:	f1ba 0f00 	cmp.w	sl, #0
 8019aa8:	d10e      	bne.n	8019ac8 <_scanf_float+0x1c0>
 8019aaa:	f1b9 0f00 	cmp.w	r9, #0
 8019aae:	d10e      	bne.n	8019ace <_scanf_float+0x1c6>
 8019ab0:	6822      	ldr	r2, [r4, #0]
 8019ab2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8019ab6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019aba:	d108      	bne.n	8019ace <_scanf_float+0x1c6>
 8019abc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019ac0:	6022      	str	r2, [r4, #0]
 8019ac2:	f04f 0a01 	mov.w	sl, #1
 8019ac6:	e7e3      	b.n	8019a90 <_scanf_float+0x188>
 8019ac8:	f1ba 0f02 	cmp.w	sl, #2
 8019acc:	d055      	beq.n	8019b7a <_scanf_float+0x272>
 8019ace:	2d01      	cmp	r5, #1
 8019ad0:	d002      	beq.n	8019ad8 <_scanf_float+0x1d0>
 8019ad2:	2d04      	cmp	r5, #4
 8019ad4:	f47f af48 	bne.w	8019968 <_scanf_float+0x60>
 8019ad8:	3501      	adds	r5, #1
 8019ada:	b2ed      	uxtb	r5, r5
 8019adc:	e7d8      	b.n	8019a90 <_scanf_float+0x188>
 8019ade:	f1ba 0f01 	cmp.w	sl, #1
 8019ae2:	f47f af41 	bne.w	8019968 <_scanf_float+0x60>
 8019ae6:	f04f 0a02 	mov.w	sl, #2
 8019aea:	e7d1      	b.n	8019a90 <_scanf_float+0x188>
 8019aec:	b97d      	cbnz	r5, 8019b0e <_scanf_float+0x206>
 8019aee:	f1b9 0f00 	cmp.w	r9, #0
 8019af2:	f47f af3c 	bne.w	801996e <_scanf_float+0x66>
 8019af6:	6822      	ldr	r2, [r4, #0]
 8019af8:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8019afc:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8019b00:	f47f af39 	bne.w	8019976 <_scanf_float+0x6e>
 8019b04:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019b08:	6022      	str	r2, [r4, #0]
 8019b0a:	2501      	movs	r5, #1
 8019b0c:	e7c0      	b.n	8019a90 <_scanf_float+0x188>
 8019b0e:	2d03      	cmp	r5, #3
 8019b10:	d0e2      	beq.n	8019ad8 <_scanf_float+0x1d0>
 8019b12:	2d05      	cmp	r5, #5
 8019b14:	e7de      	b.n	8019ad4 <_scanf_float+0x1cc>
 8019b16:	2d02      	cmp	r5, #2
 8019b18:	f47f af26 	bne.w	8019968 <_scanf_float+0x60>
 8019b1c:	2503      	movs	r5, #3
 8019b1e:	e7b7      	b.n	8019a90 <_scanf_float+0x188>
 8019b20:	2d06      	cmp	r5, #6
 8019b22:	f47f af21 	bne.w	8019968 <_scanf_float+0x60>
 8019b26:	2507      	movs	r5, #7
 8019b28:	e7b2      	b.n	8019a90 <_scanf_float+0x188>
 8019b2a:	6822      	ldr	r2, [r4, #0]
 8019b2c:	0591      	lsls	r1, r2, #22
 8019b2e:	f57f af1b 	bpl.w	8019968 <_scanf_float+0x60>
 8019b32:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8019b36:	6022      	str	r2, [r4, #0]
 8019b38:	f8cd 9004 	str.w	r9, [sp, #4]
 8019b3c:	e7a8      	b.n	8019a90 <_scanf_float+0x188>
 8019b3e:	6822      	ldr	r2, [r4, #0]
 8019b40:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8019b44:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8019b48:	d006      	beq.n	8019b58 <_scanf_float+0x250>
 8019b4a:	0550      	lsls	r0, r2, #21
 8019b4c:	f57f af0c 	bpl.w	8019968 <_scanf_float+0x60>
 8019b50:	f1b9 0f00 	cmp.w	r9, #0
 8019b54:	f43f af0f 	beq.w	8019976 <_scanf_float+0x6e>
 8019b58:	0591      	lsls	r1, r2, #22
 8019b5a:	bf58      	it	pl
 8019b5c:	9901      	ldrpl	r1, [sp, #4]
 8019b5e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8019b62:	bf58      	it	pl
 8019b64:	eba9 0101 	subpl.w	r1, r9, r1
 8019b68:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8019b6c:	bf58      	it	pl
 8019b6e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8019b72:	6022      	str	r2, [r4, #0]
 8019b74:	f04f 0900 	mov.w	r9, #0
 8019b78:	e78a      	b.n	8019a90 <_scanf_float+0x188>
 8019b7a:	f04f 0a03 	mov.w	sl, #3
 8019b7e:	e787      	b.n	8019a90 <_scanf_float+0x188>
 8019b80:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8019b84:	4639      	mov	r1, r7
 8019b86:	4640      	mov	r0, r8
 8019b88:	4798      	blx	r3
 8019b8a:	2800      	cmp	r0, #0
 8019b8c:	f43f aedf 	beq.w	801994e <_scanf_float+0x46>
 8019b90:	e6ea      	b.n	8019968 <_scanf_float+0x60>
 8019b92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019b96:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019b9a:	463a      	mov	r2, r7
 8019b9c:	4640      	mov	r0, r8
 8019b9e:	4798      	blx	r3
 8019ba0:	6923      	ldr	r3, [r4, #16]
 8019ba2:	3b01      	subs	r3, #1
 8019ba4:	6123      	str	r3, [r4, #16]
 8019ba6:	e6ec      	b.n	8019982 <_scanf_float+0x7a>
 8019ba8:	1e6b      	subs	r3, r5, #1
 8019baa:	2b06      	cmp	r3, #6
 8019bac:	d825      	bhi.n	8019bfa <_scanf_float+0x2f2>
 8019bae:	2d02      	cmp	r5, #2
 8019bb0:	d836      	bhi.n	8019c20 <_scanf_float+0x318>
 8019bb2:	455e      	cmp	r6, fp
 8019bb4:	f67f aee8 	bls.w	8019988 <_scanf_float+0x80>
 8019bb8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019bbc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019bc0:	463a      	mov	r2, r7
 8019bc2:	4640      	mov	r0, r8
 8019bc4:	4798      	blx	r3
 8019bc6:	6923      	ldr	r3, [r4, #16]
 8019bc8:	3b01      	subs	r3, #1
 8019bca:	6123      	str	r3, [r4, #16]
 8019bcc:	e7f1      	b.n	8019bb2 <_scanf_float+0x2aa>
 8019bce:	9802      	ldr	r0, [sp, #8]
 8019bd0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019bd4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8019bd8:	9002      	str	r0, [sp, #8]
 8019bda:	463a      	mov	r2, r7
 8019bdc:	4640      	mov	r0, r8
 8019bde:	4798      	blx	r3
 8019be0:	6923      	ldr	r3, [r4, #16]
 8019be2:	3b01      	subs	r3, #1
 8019be4:	6123      	str	r3, [r4, #16]
 8019be6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8019bea:	fa5f fa8a 	uxtb.w	sl, sl
 8019bee:	f1ba 0f02 	cmp.w	sl, #2
 8019bf2:	d1ec      	bne.n	8019bce <_scanf_float+0x2c6>
 8019bf4:	3d03      	subs	r5, #3
 8019bf6:	b2ed      	uxtb	r5, r5
 8019bf8:	1b76      	subs	r6, r6, r5
 8019bfa:	6823      	ldr	r3, [r4, #0]
 8019bfc:	05da      	lsls	r2, r3, #23
 8019bfe:	d52f      	bpl.n	8019c60 <_scanf_float+0x358>
 8019c00:	055b      	lsls	r3, r3, #21
 8019c02:	d510      	bpl.n	8019c26 <_scanf_float+0x31e>
 8019c04:	455e      	cmp	r6, fp
 8019c06:	f67f aebf 	bls.w	8019988 <_scanf_float+0x80>
 8019c0a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019c0e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8019c12:	463a      	mov	r2, r7
 8019c14:	4640      	mov	r0, r8
 8019c16:	4798      	blx	r3
 8019c18:	6923      	ldr	r3, [r4, #16]
 8019c1a:	3b01      	subs	r3, #1
 8019c1c:	6123      	str	r3, [r4, #16]
 8019c1e:	e7f1      	b.n	8019c04 <_scanf_float+0x2fc>
 8019c20:	46aa      	mov	sl, r5
 8019c22:	9602      	str	r6, [sp, #8]
 8019c24:	e7df      	b.n	8019be6 <_scanf_float+0x2de>
 8019c26:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8019c2a:	6923      	ldr	r3, [r4, #16]
 8019c2c:	2965      	cmp	r1, #101	; 0x65
 8019c2e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8019c32:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8019c36:	6123      	str	r3, [r4, #16]
 8019c38:	d00c      	beq.n	8019c54 <_scanf_float+0x34c>
 8019c3a:	2945      	cmp	r1, #69	; 0x45
 8019c3c:	d00a      	beq.n	8019c54 <_scanf_float+0x34c>
 8019c3e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019c42:	463a      	mov	r2, r7
 8019c44:	4640      	mov	r0, r8
 8019c46:	4798      	blx	r3
 8019c48:	6923      	ldr	r3, [r4, #16]
 8019c4a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8019c4e:	3b01      	subs	r3, #1
 8019c50:	1eb5      	subs	r5, r6, #2
 8019c52:	6123      	str	r3, [r4, #16]
 8019c54:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8019c58:	463a      	mov	r2, r7
 8019c5a:	4640      	mov	r0, r8
 8019c5c:	4798      	blx	r3
 8019c5e:	462e      	mov	r6, r5
 8019c60:	6825      	ldr	r5, [r4, #0]
 8019c62:	f015 0510 	ands.w	r5, r5, #16
 8019c66:	d158      	bne.n	8019d1a <_scanf_float+0x412>
 8019c68:	7035      	strb	r5, [r6, #0]
 8019c6a:	6823      	ldr	r3, [r4, #0]
 8019c6c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8019c70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8019c74:	d11c      	bne.n	8019cb0 <_scanf_float+0x3a8>
 8019c76:	9b01      	ldr	r3, [sp, #4]
 8019c78:	454b      	cmp	r3, r9
 8019c7a:	eba3 0209 	sub.w	r2, r3, r9
 8019c7e:	d124      	bne.n	8019cca <_scanf_float+0x3c2>
 8019c80:	2200      	movs	r2, #0
 8019c82:	4659      	mov	r1, fp
 8019c84:	4640      	mov	r0, r8
 8019c86:	f001 f829 	bl	801acdc <_strtod_r>
 8019c8a:	9b03      	ldr	r3, [sp, #12]
 8019c8c:	6821      	ldr	r1, [r4, #0]
 8019c8e:	681b      	ldr	r3, [r3, #0]
 8019c90:	f011 0f02 	tst.w	r1, #2
 8019c94:	ec57 6b10 	vmov	r6, r7, d0
 8019c98:	f103 0204 	add.w	r2, r3, #4
 8019c9c:	d020      	beq.n	8019ce0 <_scanf_float+0x3d8>
 8019c9e:	9903      	ldr	r1, [sp, #12]
 8019ca0:	600a      	str	r2, [r1, #0]
 8019ca2:	681b      	ldr	r3, [r3, #0]
 8019ca4:	e9c3 6700 	strd	r6, r7, [r3]
 8019ca8:	68e3      	ldr	r3, [r4, #12]
 8019caa:	3301      	adds	r3, #1
 8019cac:	60e3      	str	r3, [r4, #12]
 8019cae:	e66c      	b.n	801998a <_scanf_float+0x82>
 8019cb0:	9b04      	ldr	r3, [sp, #16]
 8019cb2:	2b00      	cmp	r3, #0
 8019cb4:	d0e4      	beq.n	8019c80 <_scanf_float+0x378>
 8019cb6:	9905      	ldr	r1, [sp, #20]
 8019cb8:	230a      	movs	r3, #10
 8019cba:	462a      	mov	r2, r5
 8019cbc:	3101      	adds	r1, #1
 8019cbe:	4640      	mov	r0, r8
 8019cc0:	f001 f896 	bl	801adf0 <_strtol_r>
 8019cc4:	9b04      	ldr	r3, [sp, #16]
 8019cc6:	9e05      	ldr	r6, [sp, #20]
 8019cc8:	1ac2      	subs	r2, r0, r3
 8019cca:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8019cce:	429e      	cmp	r6, r3
 8019cd0:	bf28      	it	cs
 8019cd2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8019cd6:	4912      	ldr	r1, [pc, #72]	; (8019d20 <_scanf_float+0x418>)
 8019cd8:	4630      	mov	r0, r6
 8019cda:	f000 f8fd 	bl	8019ed8 <siprintf>
 8019cde:	e7cf      	b.n	8019c80 <_scanf_float+0x378>
 8019ce0:	f011 0f04 	tst.w	r1, #4
 8019ce4:	9903      	ldr	r1, [sp, #12]
 8019ce6:	600a      	str	r2, [r1, #0]
 8019ce8:	d1db      	bne.n	8019ca2 <_scanf_float+0x39a>
 8019cea:	f8d3 8000 	ldr.w	r8, [r3]
 8019cee:	ee10 2a10 	vmov	r2, s0
 8019cf2:	ee10 0a10 	vmov	r0, s0
 8019cf6:	463b      	mov	r3, r7
 8019cf8:	4639      	mov	r1, r7
 8019cfa:	f7e6 ff27 	bl	8000b4c <__aeabi_dcmpun>
 8019cfe:	b128      	cbz	r0, 8019d0c <_scanf_float+0x404>
 8019d00:	4808      	ldr	r0, [pc, #32]	; (8019d24 <_scanf_float+0x41c>)
 8019d02:	f000 f8af 	bl	8019e64 <nanf>
 8019d06:	ed88 0a00 	vstr	s0, [r8]
 8019d0a:	e7cd      	b.n	8019ca8 <_scanf_float+0x3a0>
 8019d0c:	4630      	mov	r0, r6
 8019d0e:	4639      	mov	r1, r7
 8019d10:	f7e6 ff7a 	bl	8000c08 <__aeabi_d2f>
 8019d14:	f8c8 0000 	str.w	r0, [r8]
 8019d18:	e7c6      	b.n	8019ca8 <_scanf_float+0x3a0>
 8019d1a:	2500      	movs	r5, #0
 8019d1c:	e635      	b.n	801998a <_scanf_float+0x82>
 8019d1e:	bf00      	nop
 8019d20:	0801f758 	.word	0x0801f758
 8019d24:	0801f86b 	.word	0x0801f86b

08019d28 <iprintf>:
 8019d28:	b40f      	push	{r0, r1, r2, r3}
 8019d2a:	4b0a      	ldr	r3, [pc, #40]	; (8019d54 <iprintf+0x2c>)
 8019d2c:	b513      	push	{r0, r1, r4, lr}
 8019d2e:	681c      	ldr	r4, [r3, #0]
 8019d30:	b124      	cbz	r4, 8019d3c <iprintf+0x14>
 8019d32:	69a3      	ldr	r3, [r4, #24]
 8019d34:	b913      	cbnz	r3, 8019d3c <iprintf+0x14>
 8019d36:	4620      	mov	r0, r4
 8019d38:	f001 fb44 	bl	801b3c4 <__sinit>
 8019d3c:	ab05      	add	r3, sp, #20
 8019d3e:	9a04      	ldr	r2, [sp, #16]
 8019d40:	68a1      	ldr	r1, [r4, #8]
 8019d42:	9301      	str	r3, [sp, #4]
 8019d44:	4620      	mov	r0, r4
 8019d46:	f003 f827 	bl	801cd98 <_vfiprintf_r>
 8019d4a:	b002      	add	sp, #8
 8019d4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019d50:	b004      	add	sp, #16
 8019d52:	4770      	bx	lr
 8019d54:	20000190 	.word	0x20000190

08019d58 <srand>:
 8019d58:	b538      	push	{r3, r4, r5, lr}
 8019d5a:	4b10      	ldr	r3, [pc, #64]	; (8019d9c <srand+0x44>)
 8019d5c:	681d      	ldr	r5, [r3, #0]
 8019d5e:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8019d60:	4604      	mov	r4, r0
 8019d62:	b9b3      	cbnz	r3, 8019d92 <srand+0x3a>
 8019d64:	2018      	movs	r0, #24
 8019d66:	f7ff fcd5 	bl	8019714 <malloc>
 8019d6a:	4602      	mov	r2, r0
 8019d6c:	63a8      	str	r0, [r5, #56]	; 0x38
 8019d6e:	b920      	cbnz	r0, 8019d7a <srand+0x22>
 8019d70:	4b0b      	ldr	r3, [pc, #44]	; (8019da0 <srand+0x48>)
 8019d72:	480c      	ldr	r0, [pc, #48]	; (8019da4 <srand+0x4c>)
 8019d74:	2142      	movs	r1, #66	; 0x42
 8019d76:	f001 f9d1 	bl	801b11c <__assert_func>
 8019d7a:	490b      	ldr	r1, [pc, #44]	; (8019da8 <srand+0x50>)
 8019d7c:	4b0b      	ldr	r3, [pc, #44]	; (8019dac <srand+0x54>)
 8019d7e:	e9c0 1300 	strd	r1, r3, [r0]
 8019d82:	4b0b      	ldr	r3, [pc, #44]	; (8019db0 <srand+0x58>)
 8019d84:	6083      	str	r3, [r0, #8]
 8019d86:	230b      	movs	r3, #11
 8019d88:	8183      	strh	r3, [r0, #12]
 8019d8a:	2100      	movs	r1, #0
 8019d8c:	2001      	movs	r0, #1
 8019d8e:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8019d92:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8019d94:	2200      	movs	r2, #0
 8019d96:	611c      	str	r4, [r3, #16]
 8019d98:	615a      	str	r2, [r3, #20]
 8019d9a:	bd38      	pop	{r3, r4, r5, pc}
 8019d9c:	20000190 	.word	0x20000190
 8019da0:	0801f75d 	.word	0x0801f75d
 8019da4:	0801f774 	.word	0x0801f774
 8019da8:	abcd330e 	.word	0xabcd330e
 8019dac:	e66d1234 	.word	0xe66d1234
 8019db0:	0005deec 	.word	0x0005deec

08019db4 <rand>:
 8019db4:	4b17      	ldr	r3, [pc, #92]	; (8019e14 <rand+0x60>)
 8019db6:	b510      	push	{r4, lr}
 8019db8:	681c      	ldr	r4, [r3, #0]
 8019dba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8019dbc:	b9b3      	cbnz	r3, 8019dec <rand+0x38>
 8019dbe:	2018      	movs	r0, #24
 8019dc0:	f7ff fca8 	bl	8019714 <malloc>
 8019dc4:	63a0      	str	r0, [r4, #56]	; 0x38
 8019dc6:	b928      	cbnz	r0, 8019dd4 <rand+0x20>
 8019dc8:	4602      	mov	r2, r0
 8019dca:	4b13      	ldr	r3, [pc, #76]	; (8019e18 <rand+0x64>)
 8019dcc:	4813      	ldr	r0, [pc, #76]	; (8019e1c <rand+0x68>)
 8019dce:	214e      	movs	r1, #78	; 0x4e
 8019dd0:	f001 f9a4 	bl	801b11c <__assert_func>
 8019dd4:	4a12      	ldr	r2, [pc, #72]	; (8019e20 <rand+0x6c>)
 8019dd6:	4b13      	ldr	r3, [pc, #76]	; (8019e24 <rand+0x70>)
 8019dd8:	e9c0 2300 	strd	r2, r3, [r0]
 8019ddc:	4b12      	ldr	r3, [pc, #72]	; (8019e28 <rand+0x74>)
 8019dde:	6083      	str	r3, [r0, #8]
 8019de0:	230b      	movs	r3, #11
 8019de2:	8183      	strh	r3, [r0, #12]
 8019de4:	2201      	movs	r2, #1
 8019de6:	2300      	movs	r3, #0
 8019de8:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8019dec:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8019dee:	480f      	ldr	r0, [pc, #60]	; (8019e2c <rand+0x78>)
 8019df0:	690a      	ldr	r2, [r1, #16]
 8019df2:	694b      	ldr	r3, [r1, #20]
 8019df4:	4c0e      	ldr	r4, [pc, #56]	; (8019e30 <rand+0x7c>)
 8019df6:	4350      	muls	r0, r2
 8019df8:	fb04 0003 	mla	r0, r4, r3, r0
 8019dfc:	fba2 3404 	umull	r3, r4, r2, r4
 8019e00:	1c5a      	adds	r2, r3, #1
 8019e02:	4404      	add	r4, r0
 8019e04:	f144 0000 	adc.w	r0, r4, #0
 8019e08:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8019e0c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8019e10:	bd10      	pop	{r4, pc}
 8019e12:	bf00      	nop
 8019e14:	20000190 	.word	0x20000190
 8019e18:	0801f75d 	.word	0x0801f75d
 8019e1c:	0801f774 	.word	0x0801f774
 8019e20:	abcd330e 	.word	0xabcd330e
 8019e24:	e66d1234 	.word	0xe66d1234
 8019e28:	0005deec 	.word	0x0005deec
 8019e2c:	5851f42d 	.word	0x5851f42d
 8019e30:	4c957f2d 	.word	0x4c957f2d

08019e34 <realloc>:
 8019e34:	4b02      	ldr	r3, [pc, #8]	; (8019e40 <realloc+0xc>)
 8019e36:	460a      	mov	r2, r1
 8019e38:	4601      	mov	r1, r0
 8019e3a:	6818      	ldr	r0, [r3, #0]
 8019e3c:	f002 bc2f 	b.w	801c69e <_realloc_r>
 8019e40:	20000190 	.word	0x20000190

08019e44 <_sbrk_r>:
 8019e44:	b538      	push	{r3, r4, r5, lr}
 8019e46:	4d06      	ldr	r5, [pc, #24]	; (8019e60 <_sbrk_r+0x1c>)
 8019e48:	2300      	movs	r3, #0
 8019e4a:	4604      	mov	r4, r0
 8019e4c:	4608      	mov	r0, r1
 8019e4e:	602b      	str	r3, [r5, #0]
 8019e50:	f7e9 fe6a 	bl	8003b28 <_sbrk>
 8019e54:	1c43      	adds	r3, r0, #1
 8019e56:	d102      	bne.n	8019e5e <_sbrk_r+0x1a>
 8019e58:	682b      	ldr	r3, [r5, #0]
 8019e5a:	b103      	cbz	r3, 8019e5e <_sbrk_r+0x1a>
 8019e5c:	6023      	str	r3, [r4, #0]
 8019e5e:	bd38      	pop	{r3, r4, r5, pc}
 8019e60:	2001604c 	.word	0x2001604c

08019e64 <nanf>:
 8019e64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8019e6c <nanf+0x8>
 8019e68:	4770      	bx	lr
 8019e6a:	bf00      	nop
 8019e6c:	7fc00000 	.word	0x7fc00000

08019e70 <sniprintf>:
 8019e70:	b40c      	push	{r2, r3}
 8019e72:	b530      	push	{r4, r5, lr}
 8019e74:	4b17      	ldr	r3, [pc, #92]	; (8019ed4 <sniprintf+0x64>)
 8019e76:	1e0c      	subs	r4, r1, #0
 8019e78:	681d      	ldr	r5, [r3, #0]
 8019e7a:	b09d      	sub	sp, #116	; 0x74
 8019e7c:	da08      	bge.n	8019e90 <sniprintf+0x20>
 8019e7e:	238b      	movs	r3, #139	; 0x8b
 8019e80:	602b      	str	r3, [r5, #0]
 8019e82:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8019e86:	b01d      	add	sp, #116	; 0x74
 8019e88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019e8c:	b002      	add	sp, #8
 8019e8e:	4770      	bx	lr
 8019e90:	f44f 7302 	mov.w	r3, #520	; 0x208
 8019e94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019e98:	bf14      	ite	ne
 8019e9a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8019e9e:	4623      	moveq	r3, r4
 8019ea0:	9304      	str	r3, [sp, #16]
 8019ea2:	9307      	str	r3, [sp, #28]
 8019ea4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019ea8:	9002      	str	r0, [sp, #8]
 8019eaa:	9006      	str	r0, [sp, #24]
 8019eac:	f8ad 3016 	strh.w	r3, [sp, #22]
 8019eb0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8019eb2:	ab21      	add	r3, sp, #132	; 0x84
 8019eb4:	a902      	add	r1, sp, #8
 8019eb6:	4628      	mov	r0, r5
 8019eb8:	9301      	str	r3, [sp, #4]
 8019eba:	f002 fc71 	bl	801c7a0 <_svfiprintf_r>
 8019ebe:	1c43      	adds	r3, r0, #1
 8019ec0:	bfbc      	itt	lt
 8019ec2:	238b      	movlt	r3, #139	; 0x8b
 8019ec4:	602b      	strlt	r3, [r5, #0]
 8019ec6:	2c00      	cmp	r4, #0
 8019ec8:	d0dd      	beq.n	8019e86 <sniprintf+0x16>
 8019eca:	9b02      	ldr	r3, [sp, #8]
 8019ecc:	2200      	movs	r2, #0
 8019ece:	701a      	strb	r2, [r3, #0]
 8019ed0:	e7d9      	b.n	8019e86 <sniprintf+0x16>
 8019ed2:	bf00      	nop
 8019ed4:	20000190 	.word	0x20000190

08019ed8 <siprintf>:
 8019ed8:	b40e      	push	{r1, r2, r3}
 8019eda:	b500      	push	{lr}
 8019edc:	b09c      	sub	sp, #112	; 0x70
 8019ede:	ab1d      	add	r3, sp, #116	; 0x74
 8019ee0:	9002      	str	r0, [sp, #8]
 8019ee2:	9006      	str	r0, [sp, #24]
 8019ee4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8019ee8:	4809      	ldr	r0, [pc, #36]	; (8019f10 <siprintf+0x38>)
 8019eea:	9107      	str	r1, [sp, #28]
 8019eec:	9104      	str	r1, [sp, #16]
 8019eee:	4909      	ldr	r1, [pc, #36]	; (8019f14 <siprintf+0x3c>)
 8019ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8019ef4:	9105      	str	r1, [sp, #20]
 8019ef6:	6800      	ldr	r0, [r0, #0]
 8019ef8:	9301      	str	r3, [sp, #4]
 8019efa:	a902      	add	r1, sp, #8
 8019efc:	f002 fc50 	bl	801c7a0 <_svfiprintf_r>
 8019f00:	9b02      	ldr	r3, [sp, #8]
 8019f02:	2200      	movs	r2, #0
 8019f04:	701a      	strb	r2, [r3, #0]
 8019f06:	b01c      	add	sp, #112	; 0x70
 8019f08:	f85d eb04 	ldr.w	lr, [sp], #4
 8019f0c:	b003      	add	sp, #12
 8019f0e:	4770      	bx	lr
 8019f10:	20000190 	.word	0x20000190
 8019f14:	ffff0208 	.word	0xffff0208

08019f18 <siscanf>:
 8019f18:	b40e      	push	{r1, r2, r3}
 8019f1a:	b510      	push	{r4, lr}
 8019f1c:	b09f      	sub	sp, #124	; 0x7c
 8019f1e:	ac21      	add	r4, sp, #132	; 0x84
 8019f20:	f44f 7101 	mov.w	r1, #516	; 0x204
 8019f24:	f854 2b04 	ldr.w	r2, [r4], #4
 8019f28:	9201      	str	r2, [sp, #4]
 8019f2a:	f8ad 101c 	strh.w	r1, [sp, #28]
 8019f2e:	9004      	str	r0, [sp, #16]
 8019f30:	9008      	str	r0, [sp, #32]
 8019f32:	f7e6 f957 	bl	80001e4 <strlen>
 8019f36:	4b0c      	ldr	r3, [pc, #48]	; (8019f68 <siscanf+0x50>)
 8019f38:	9005      	str	r0, [sp, #20]
 8019f3a:	9009      	str	r0, [sp, #36]	; 0x24
 8019f3c:	930d      	str	r3, [sp, #52]	; 0x34
 8019f3e:	480b      	ldr	r0, [pc, #44]	; (8019f6c <siscanf+0x54>)
 8019f40:	9a01      	ldr	r2, [sp, #4]
 8019f42:	6800      	ldr	r0, [r0, #0]
 8019f44:	9403      	str	r4, [sp, #12]
 8019f46:	2300      	movs	r3, #0
 8019f48:	9311      	str	r3, [sp, #68]	; 0x44
 8019f4a:	9316      	str	r3, [sp, #88]	; 0x58
 8019f4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8019f50:	f8ad 301e 	strh.w	r3, [sp, #30]
 8019f54:	a904      	add	r1, sp, #16
 8019f56:	4623      	mov	r3, r4
 8019f58:	f002 fd7c 	bl	801ca54 <__ssvfiscanf_r>
 8019f5c:	b01f      	add	sp, #124	; 0x7c
 8019f5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019f62:	b003      	add	sp, #12
 8019f64:	4770      	bx	lr
 8019f66:	bf00      	nop
 8019f68:	08019f93 	.word	0x08019f93
 8019f6c:	20000190 	.word	0x20000190

08019f70 <__sread>:
 8019f70:	b510      	push	{r4, lr}
 8019f72:	460c      	mov	r4, r1
 8019f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019f78:	f003 fb1e 	bl	801d5b8 <_read_r>
 8019f7c:	2800      	cmp	r0, #0
 8019f7e:	bfab      	itete	ge
 8019f80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8019f82:	89a3      	ldrhlt	r3, [r4, #12]
 8019f84:	181b      	addge	r3, r3, r0
 8019f86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8019f8a:	bfac      	ite	ge
 8019f8c:	6563      	strge	r3, [r4, #84]	; 0x54
 8019f8e:	81a3      	strhlt	r3, [r4, #12]
 8019f90:	bd10      	pop	{r4, pc}

08019f92 <__seofread>:
 8019f92:	2000      	movs	r0, #0
 8019f94:	4770      	bx	lr

08019f96 <__swrite>:
 8019f96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019f9a:	461f      	mov	r7, r3
 8019f9c:	898b      	ldrh	r3, [r1, #12]
 8019f9e:	05db      	lsls	r3, r3, #23
 8019fa0:	4605      	mov	r5, r0
 8019fa2:	460c      	mov	r4, r1
 8019fa4:	4616      	mov	r6, r2
 8019fa6:	d505      	bpl.n	8019fb4 <__swrite+0x1e>
 8019fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fac:	2302      	movs	r3, #2
 8019fae:	2200      	movs	r2, #0
 8019fb0:	f001 fe26 	bl	801bc00 <_lseek_r>
 8019fb4:	89a3      	ldrh	r3, [r4, #12]
 8019fb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019fba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8019fbe:	81a3      	strh	r3, [r4, #12]
 8019fc0:	4632      	mov	r2, r6
 8019fc2:	463b      	mov	r3, r7
 8019fc4:	4628      	mov	r0, r5
 8019fc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8019fca:	f001 b827 	b.w	801b01c <_write_r>

08019fce <__sseek>:
 8019fce:	b510      	push	{r4, lr}
 8019fd0:	460c      	mov	r4, r1
 8019fd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019fd6:	f001 fe13 	bl	801bc00 <_lseek_r>
 8019fda:	1c43      	adds	r3, r0, #1
 8019fdc:	89a3      	ldrh	r3, [r4, #12]
 8019fde:	bf15      	itete	ne
 8019fe0:	6560      	strne	r0, [r4, #84]	; 0x54
 8019fe2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8019fe6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8019fea:	81a3      	strheq	r3, [r4, #12]
 8019fec:	bf18      	it	ne
 8019fee:	81a3      	strhne	r3, [r4, #12]
 8019ff0:	bd10      	pop	{r4, pc}

08019ff2 <__sclose>:
 8019ff2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019ff6:	f001 b8af 	b.w	801b158 <_close_r>

08019ffa <strchr>:
 8019ffa:	b2c9      	uxtb	r1, r1
 8019ffc:	4603      	mov	r3, r0
 8019ffe:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a002:	b11a      	cbz	r2, 801a00c <strchr+0x12>
 801a004:	428a      	cmp	r2, r1
 801a006:	d1f9      	bne.n	8019ffc <strchr+0x2>
 801a008:	4618      	mov	r0, r3
 801a00a:	4770      	bx	lr
 801a00c:	2900      	cmp	r1, #0
 801a00e:	bf18      	it	ne
 801a010:	2300      	movne	r3, #0
 801a012:	e7f9      	b.n	801a008 <strchr+0xe>

0801a014 <strcpy>:
 801a014:	4603      	mov	r3, r0
 801a016:	f811 2b01 	ldrb.w	r2, [r1], #1
 801a01a:	f803 2b01 	strb.w	r2, [r3], #1
 801a01e:	2a00      	cmp	r2, #0
 801a020:	d1f9      	bne.n	801a016 <strcpy+0x2>
 801a022:	4770      	bx	lr

0801a024 <strncmp>:
 801a024:	b510      	push	{r4, lr}
 801a026:	b16a      	cbz	r2, 801a044 <strncmp+0x20>
 801a028:	3901      	subs	r1, #1
 801a02a:	1884      	adds	r4, r0, r2
 801a02c:	f810 3b01 	ldrb.w	r3, [r0], #1
 801a030:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801a034:	4293      	cmp	r3, r2
 801a036:	d103      	bne.n	801a040 <strncmp+0x1c>
 801a038:	42a0      	cmp	r0, r4
 801a03a:	d001      	beq.n	801a040 <strncmp+0x1c>
 801a03c:	2b00      	cmp	r3, #0
 801a03e:	d1f5      	bne.n	801a02c <strncmp+0x8>
 801a040:	1a98      	subs	r0, r3, r2
 801a042:	bd10      	pop	{r4, pc}
 801a044:	4610      	mov	r0, r2
 801a046:	e7fc      	b.n	801a042 <strncmp+0x1e>

0801a048 <strnlen>:
 801a048:	b510      	push	{r4, lr}
 801a04a:	4602      	mov	r2, r0
 801a04c:	4401      	add	r1, r0
 801a04e:	428a      	cmp	r2, r1
 801a050:	4613      	mov	r3, r2
 801a052:	d101      	bne.n	801a058 <strnlen+0x10>
 801a054:	1a18      	subs	r0, r3, r0
 801a056:	bd10      	pop	{r4, pc}
 801a058:	781c      	ldrb	r4, [r3, #0]
 801a05a:	3201      	adds	r2, #1
 801a05c:	2c00      	cmp	r4, #0
 801a05e:	d1f6      	bne.n	801a04e <strnlen+0x6>
 801a060:	e7f8      	b.n	801a054 <strnlen+0xc>

0801a062 <strstr>:
 801a062:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a064:	780c      	ldrb	r4, [r1, #0]
 801a066:	b164      	cbz	r4, 801a082 <strstr+0x20>
 801a068:	4603      	mov	r3, r0
 801a06a:	781a      	ldrb	r2, [r3, #0]
 801a06c:	4618      	mov	r0, r3
 801a06e:	1c5e      	adds	r6, r3, #1
 801a070:	b90a      	cbnz	r2, 801a076 <strstr+0x14>
 801a072:	4610      	mov	r0, r2
 801a074:	e005      	b.n	801a082 <strstr+0x20>
 801a076:	4294      	cmp	r4, r2
 801a078:	d108      	bne.n	801a08c <strstr+0x2a>
 801a07a:	460d      	mov	r5, r1
 801a07c:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 801a080:	b902      	cbnz	r2, 801a084 <strstr+0x22>
 801a082:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801a084:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 801a088:	4297      	cmp	r7, r2
 801a08a:	d0f7      	beq.n	801a07c <strstr+0x1a>
 801a08c:	4633      	mov	r3, r6
 801a08e:	e7ec      	b.n	801a06a <strstr+0x8>

0801a090 <sulp>:
 801a090:	b570      	push	{r4, r5, r6, lr}
 801a092:	4604      	mov	r4, r0
 801a094:	460d      	mov	r5, r1
 801a096:	ec45 4b10 	vmov	d0, r4, r5
 801a09a:	4616      	mov	r6, r2
 801a09c:	f002 f9b0 	bl	801c400 <__ulp>
 801a0a0:	ec51 0b10 	vmov	r0, r1, d0
 801a0a4:	b17e      	cbz	r6, 801a0c6 <sulp+0x36>
 801a0a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a0aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a0ae:	2b00      	cmp	r3, #0
 801a0b0:	dd09      	ble.n	801a0c6 <sulp+0x36>
 801a0b2:	051b      	lsls	r3, r3, #20
 801a0b4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801a0b8:	2400      	movs	r4, #0
 801a0ba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801a0be:	4622      	mov	r2, r4
 801a0c0:	462b      	mov	r3, r5
 801a0c2:	f7e6 faa9 	bl	8000618 <__aeabi_dmul>
 801a0c6:	bd70      	pop	{r4, r5, r6, pc}

0801a0c8 <_strtod_l>:
 801a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0cc:	b0a3      	sub	sp, #140	; 0x8c
 801a0ce:	461f      	mov	r7, r3
 801a0d0:	2300      	movs	r3, #0
 801a0d2:	931e      	str	r3, [sp, #120]	; 0x78
 801a0d4:	4ba4      	ldr	r3, [pc, #656]	; (801a368 <_strtod_l+0x2a0>)
 801a0d6:	9219      	str	r2, [sp, #100]	; 0x64
 801a0d8:	681b      	ldr	r3, [r3, #0]
 801a0da:	9307      	str	r3, [sp, #28]
 801a0dc:	4604      	mov	r4, r0
 801a0de:	4618      	mov	r0, r3
 801a0e0:	4688      	mov	r8, r1
 801a0e2:	f7e6 f87f 	bl	80001e4 <strlen>
 801a0e6:	f04f 0a00 	mov.w	sl, #0
 801a0ea:	4605      	mov	r5, r0
 801a0ec:	f04f 0b00 	mov.w	fp, #0
 801a0f0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801a0f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a0f6:	781a      	ldrb	r2, [r3, #0]
 801a0f8:	2a2b      	cmp	r2, #43	; 0x2b
 801a0fa:	d04c      	beq.n	801a196 <_strtod_l+0xce>
 801a0fc:	d839      	bhi.n	801a172 <_strtod_l+0xaa>
 801a0fe:	2a0d      	cmp	r2, #13
 801a100:	d832      	bhi.n	801a168 <_strtod_l+0xa0>
 801a102:	2a08      	cmp	r2, #8
 801a104:	d832      	bhi.n	801a16c <_strtod_l+0xa4>
 801a106:	2a00      	cmp	r2, #0
 801a108:	d03c      	beq.n	801a184 <_strtod_l+0xbc>
 801a10a:	2300      	movs	r3, #0
 801a10c:	930e      	str	r3, [sp, #56]	; 0x38
 801a10e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801a110:	7833      	ldrb	r3, [r6, #0]
 801a112:	2b30      	cmp	r3, #48	; 0x30
 801a114:	f040 80b4 	bne.w	801a280 <_strtod_l+0x1b8>
 801a118:	7873      	ldrb	r3, [r6, #1]
 801a11a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801a11e:	2b58      	cmp	r3, #88	; 0x58
 801a120:	d16c      	bne.n	801a1fc <_strtod_l+0x134>
 801a122:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a124:	9301      	str	r3, [sp, #4]
 801a126:	ab1e      	add	r3, sp, #120	; 0x78
 801a128:	9702      	str	r7, [sp, #8]
 801a12a:	9300      	str	r3, [sp, #0]
 801a12c:	4a8f      	ldr	r2, [pc, #572]	; (801a36c <_strtod_l+0x2a4>)
 801a12e:	ab1f      	add	r3, sp, #124	; 0x7c
 801a130:	a91d      	add	r1, sp, #116	; 0x74
 801a132:	4620      	mov	r0, r4
 801a134:	f001 fa5c 	bl	801b5f0 <__gethex>
 801a138:	f010 0707 	ands.w	r7, r0, #7
 801a13c:	4605      	mov	r5, r0
 801a13e:	d005      	beq.n	801a14c <_strtod_l+0x84>
 801a140:	2f06      	cmp	r7, #6
 801a142:	d12a      	bne.n	801a19a <_strtod_l+0xd2>
 801a144:	3601      	adds	r6, #1
 801a146:	2300      	movs	r3, #0
 801a148:	961d      	str	r6, [sp, #116]	; 0x74
 801a14a:	930e      	str	r3, [sp, #56]	; 0x38
 801a14c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a14e:	2b00      	cmp	r3, #0
 801a150:	f040 8596 	bne.w	801ac80 <_strtod_l+0xbb8>
 801a154:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801a156:	b1db      	cbz	r3, 801a190 <_strtod_l+0xc8>
 801a158:	4652      	mov	r2, sl
 801a15a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801a15e:	ec43 2b10 	vmov	d0, r2, r3
 801a162:	b023      	add	sp, #140	; 0x8c
 801a164:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a168:	2a20      	cmp	r2, #32
 801a16a:	d1ce      	bne.n	801a10a <_strtod_l+0x42>
 801a16c:	3301      	adds	r3, #1
 801a16e:	931d      	str	r3, [sp, #116]	; 0x74
 801a170:	e7c0      	b.n	801a0f4 <_strtod_l+0x2c>
 801a172:	2a2d      	cmp	r2, #45	; 0x2d
 801a174:	d1c9      	bne.n	801a10a <_strtod_l+0x42>
 801a176:	2201      	movs	r2, #1
 801a178:	920e      	str	r2, [sp, #56]	; 0x38
 801a17a:	1c5a      	adds	r2, r3, #1
 801a17c:	921d      	str	r2, [sp, #116]	; 0x74
 801a17e:	785b      	ldrb	r3, [r3, #1]
 801a180:	2b00      	cmp	r3, #0
 801a182:	d1c4      	bne.n	801a10e <_strtod_l+0x46>
 801a184:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801a186:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	f040 8576 	bne.w	801ac7c <_strtod_l+0xbb4>
 801a190:	4652      	mov	r2, sl
 801a192:	465b      	mov	r3, fp
 801a194:	e7e3      	b.n	801a15e <_strtod_l+0x96>
 801a196:	2200      	movs	r2, #0
 801a198:	e7ee      	b.n	801a178 <_strtod_l+0xb0>
 801a19a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801a19c:	b13a      	cbz	r2, 801a1ae <_strtod_l+0xe6>
 801a19e:	2135      	movs	r1, #53	; 0x35
 801a1a0:	a820      	add	r0, sp, #128	; 0x80
 801a1a2:	f002 fa38 	bl	801c616 <__copybits>
 801a1a6:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a1a8:	4620      	mov	r0, r4
 801a1aa:	f001 fdfd 	bl	801bda8 <_Bfree>
 801a1ae:	3f01      	subs	r7, #1
 801a1b0:	2f05      	cmp	r7, #5
 801a1b2:	d807      	bhi.n	801a1c4 <_strtod_l+0xfc>
 801a1b4:	e8df f007 	tbb	[pc, r7]
 801a1b8:	1d180b0e 	.word	0x1d180b0e
 801a1bc:	030e      	.short	0x030e
 801a1be:	f04f 0b00 	mov.w	fp, #0
 801a1c2:	46da      	mov	sl, fp
 801a1c4:	0728      	lsls	r0, r5, #28
 801a1c6:	d5c1      	bpl.n	801a14c <_strtod_l+0x84>
 801a1c8:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801a1cc:	e7be      	b.n	801a14c <_strtod_l+0x84>
 801a1ce:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 801a1d2:	e7f7      	b.n	801a1c4 <_strtod_l+0xfc>
 801a1d4:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 801a1d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801a1da:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801a1de:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801a1e2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801a1e6:	e7ed      	b.n	801a1c4 <_strtod_l+0xfc>
 801a1e8:	f8df b184 	ldr.w	fp, [pc, #388]	; 801a370 <_strtod_l+0x2a8>
 801a1ec:	f04f 0a00 	mov.w	sl, #0
 801a1f0:	e7e8      	b.n	801a1c4 <_strtod_l+0xfc>
 801a1f2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801a1f6:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801a1fa:	e7e3      	b.n	801a1c4 <_strtod_l+0xfc>
 801a1fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a1fe:	1c5a      	adds	r2, r3, #1
 801a200:	921d      	str	r2, [sp, #116]	; 0x74
 801a202:	785b      	ldrb	r3, [r3, #1]
 801a204:	2b30      	cmp	r3, #48	; 0x30
 801a206:	d0f9      	beq.n	801a1fc <_strtod_l+0x134>
 801a208:	2b00      	cmp	r3, #0
 801a20a:	d09f      	beq.n	801a14c <_strtod_l+0x84>
 801a20c:	2301      	movs	r3, #1
 801a20e:	f04f 0900 	mov.w	r9, #0
 801a212:	9304      	str	r3, [sp, #16]
 801a214:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a216:	930a      	str	r3, [sp, #40]	; 0x28
 801a218:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801a21c:	464f      	mov	r7, r9
 801a21e:	220a      	movs	r2, #10
 801a220:	981d      	ldr	r0, [sp, #116]	; 0x74
 801a222:	7806      	ldrb	r6, [r0, #0]
 801a224:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801a228:	b2d9      	uxtb	r1, r3
 801a22a:	2909      	cmp	r1, #9
 801a22c:	d92a      	bls.n	801a284 <_strtod_l+0x1bc>
 801a22e:	9907      	ldr	r1, [sp, #28]
 801a230:	462a      	mov	r2, r5
 801a232:	f7ff fef7 	bl	801a024 <strncmp>
 801a236:	b398      	cbz	r0, 801a2a0 <_strtod_l+0x1d8>
 801a238:	2000      	movs	r0, #0
 801a23a:	4633      	mov	r3, r6
 801a23c:	463d      	mov	r5, r7
 801a23e:	9007      	str	r0, [sp, #28]
 801a240:	4602      	mov	r2, r0
 801a242:	2b65      	cmp	r3, #101	; 0x65
 801a244:	d001      	beq.n	801a24a <_strtod_l+0x182>
 801a246:	2b45      	cmp	r3, #69	; 0x45
 801a248:	d118      	bne.n	801a27c <_strtod_l+0x1b4>
 801a24a:	b91d      	cbnz	r5, 801a254 <_strtod_l+0x18c>
 801a24c:	9b04      	ldr	r3, [sp, #16]
 801a24e:	4303      	orrs	r3, r0
 801a250:	d098      	beq.n	801a184 <_strtod_l+0xbc>
 801a252:	2500      	movs	r5, #0
 801a254:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 801a258:	f108 0301 	add.w	r3, r8, #1
 801a25c:	931d      	str	r3, [sp, #116]	; 0x74
 801a25e:	f898 3001 	ldrb.w	r3, [r8, #1]
 801a262:	2b2b      	cmp	r3, #43	; 0x2b
 801a264:	d075      	beq.n	801a352 <_strtod_l+0x28a>
 801a266:	2b2d      	cmp	r3, #45	; 0x2d
 801a268:	d07b      	beq.n	801a362 <_strtod_l+0x29a>
 801a26a:	f04f 0c00 	mov.w	ip, #0
 801a26e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801a272:	2909      	cmp	r1, #9
 801a274:	f240 8082 	bls.w	801a37c <_strtod_l+0x2b4>
 801a278:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801a27c:	2600      	movs	r6, #0
 801a27e:	e09d      	b.n	801a3bc <_strtod_l+0x2f4>
 801a280:	2300      	movs	r3, #0
 801a282:	e7c4      	b.n	801a20e <_strtod_l+0x146>
 801a284:	2f08      	cmp	r7, #8
 801a286:	bfd8      	it	le
 801a288:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801a28a:	f100 0001 	add.w	r0, r0, #1
 801a28e:	bfda      	itte	le
 801a290:	fb02 3301 	mlale	r3, r2, r1, r3
 801a294:	9309      	strle	r3, [sp, #36]	; 0x24
 801a296:	fb02 3909 	mlagt	r9, r2, r9, r3
 801a29a:	3701      	adds	r7, #1
 801a29c:	901d      	str	r0, [sp, #116]	; 0x74
 801a29e:	e7bf      	b.n	801a220 <_strtod_l+0x158>
 801a2a0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a2a2:	195a      	adds	r2, r3, r5
 801a2a4:	921d      	str	r2, [sp, #116]	; 0x74
 801a2a6:	5d5b      	ldrb	r3, [r3, r5]
 801a2a8:	2f00      	cmp	r7, #0
 801a2aa:	d037      	beq.n	801a31c <_strtod_l+0x254>
 801a2ac:	9007      	str	r0, [sp, #28]
 801a2ae:	463d      	mov	r5, r7
 801a2b0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801a2b4:	2a09      	cmp	r2, #9
 801a2b6:	d912      	bls.n	801a2de <_strtod_l+0x216>
 801a2b8:	2201      	movs	r2, #1
 801a2ba:	e7c2      	b.n	801a242 <_strtod_l+0x17a>
 801a2bc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a2be:	1c5a      	adds	r2, r3, #1
 801a2c0:	921d      	str	r2, [sp, #116]	; 0x74
 801a2c2:	785b      	ldrb	r3, [r3, #1]
 801a2c4:	3001      	adds	r0, #1
 801a2c6:	2b30      	cmp	r3, #48	; 0x30
 801a2c8:	d0f8      	beq.n	801a2bc <_strtod_l+0x1f4>
 801a2ca:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801a2ce:	2a08      	cmp	r2, #8
 801a2d0:	f200 84db 	bhi.w	801ac8a <_strtod_l+0xbc2>
 801a2d4:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801a2d6:	9007      	str	r0, [sp, #28]
 801a2d8:	2000      	movs	r0, #0
 801a2da:	920a      	str	r2, [sp, #40]	; 0x28
 801a2dc:	4605      	mov	r5, r0
 801a2de:	3b30      	subs	r3, #48	; 0x30
 801a2e0:	f100 0201 	add.w	r2, r0, #1
 801a2e4:	d014      	beq.n	801a310 <_strtod_l+0x248>
 801a2e6:	9907      	ldr	r1, [sp, #28]
 801a2e8:	4411      	add	r1, r2
 801a2ea:	9107      	str	r1, [sp, #28]
 801a2ec:	462a      	mov	r2, r5
 801a2ee:	eb00 0e05 	add.w	lr, r0, r5
 801a2f2:	210a      	movs	r1, #10
 801a2f4:	4572      	cmp	r2, lr
 801a2f6:	d113      	bne.n	801a320 <_strtod_l+0x258>
 801a2f8:	182a      	adds	r2, r5, r0
 801a2fa:	2a08      	cmp	r2, #8
 801a2fc:	f105 0501 	add.w	r5, r5, #1
 801a300:	4405      	add	r5, r0
 801a302:	dc1c      	bgt.n	801a33e <_strtod_l+0x276>
 801a304:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a306:	220a      	movs	r2, #10
 801a308:	fb02 3301 	mla	r3, r2, r1, r3
 801a30c:	9309      	str	r3, [sp, #36]	; 0x24
 801a30e:	2200      	movs	r2, #0
 801a310:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a312:	1c59      	adds	r1, r3, #1
 801a314:	911d      	str	r1, [sp, #116]	; 0x74
 801a316:	785b      	ldrb	r3, [r3, #1]
 801a318:	4610      	mov	r0, r2
 801a31a:	e7c9      	b.n	801a2b0 <_strtod_l+0x1e8>
 801a31c:	4638      	mov	r0, r7
 801a31e:	e7d2      	b.n	801a2c6 <_strtod_l+0x1fe>
 801a320:	2a08      	cmp	r2, #8
 801a322:	dc04      	bgt.n	801a32e <_strtod_l+0x266>
 801a324:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801a326:	434e      	muls	r6, r1
 801a328:	9609      	str	r6, [sp, #36]	; 0x24
 801a32a:	3201      	adds	r2, #1
 801a32c:	e7e2      	b.n	801a2f4 <_strtod_l+0x22c>
 801a32e:	f102 0c01 	add.w	ip, r2, #1
 801a332:	f1bc 0f10 	cmp.w	ip, #16
 801a336:	bfd8      	it	le
 801a338:	fb01 f909 	mulle.w	r9, r1, r9
 801a33c:	e7f5      	b.n	801a32a <_strtod_l+0x262>
 801a33e:	2d10      	cmp	r5, #16
 801a340:	bfdc      	itt	le
 801a342:	220a      	movle	r2, #10
 801a344:	fb02 3909 	mlale	r9, r2, r9, r3
 801a348:	e7e1      	b.n	801a30e <_strtod_l+0x246>
 801a34a:	2300      	movs	r3, #0
 801a34c:	9307      	str	r3, [sp, #28]
 801a34e:	2201      	movs	r2, #1
 801a350:	e77c      	b.n	801a24c <_strtod_l+0x184>
 801a352:	f04f 0c00 	mov.w	ip, #0
 801a356:	f108 0302 	add.w	r3, r8, #2
 801a35a:	931d      	str	r3, [sp, #116]	; 0x74
 801a35c:	f898 3002 	ldrb.w	r3, [r8, #2]
 801a360:	e785      	b.n	801a26e <_strtod_l+0x1a6>
 801a362:	f04f 0c01 	mov.w	ip, #1
 801a366:	e7f6      	b.n	801a356 <_strtod_l+0x28e>
 801a368:	0801f948 	.word	0x0801f948
 801a36c:	0801f7e0 	.word	0x0801f7e0
 801a370:	7ff00000 	.word	0x7ff00000
 801a374:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a376:	1c59      	adds	r1, r3, #1
 801a378:	911d      	str	r1, [sp, #116]	; 0x74
 801a37a:	785b      	ldrb	r3, [r3, #1]
 801a37c:	2b30      	cmp	r3, #48	; 0x30
 801a37e:	d0f9      	beq.n	801a374 <_strtod_l+0x2ac>
 801a380:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 801a384:	2908      	cmp	r1, #8
 801a386:	f63f af79 	bhi.w	801a27c <_strtod_l+0x1b4>
 801a38a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801a38e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a390:	9308      	str	r3, [sp, #32]
 801a392:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a394:	1c59      	adds	r1, r3, #1
 801a396:	911d      	str	r1, [sp, #116]	; 0x74
 801a398:	785b      	ldrb	r3, [r3, #1]
 801a39a:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801a39e:	2e09      	cmp	r6, #9
 801a3a0:	d937      	bls.n	801a412 <_strtod_l+0x34a>
 801a3a2:	9e08      	ldr	r6, [sp, #32]
 801a3a4:	1b89      	subs	r1, r1, r6
 801a3a6:	2908      	cmp	r1, #8
 801a3a8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801a3ac:	dc02      	bgt.n	801a3b4 <_strtod_l+0x2ec>
 801a3ae:	4576      	cmp	r6, lr
 801a3b0:	bfa8      	it	ge
 801a3b2:	4676      	movge	r6, lr
 801a3b4:	f1bc 0f00 	cmp.w	ip, #0
 801a3b8:	d000      	beq.n	801a3bc <_strtod_l+0x2f4>
 801a3ba:	4276      	negs	r6, r6
 801a3bc:	2d00      	cmp	r5, #0
 801a3be:	d14f      	bne.n	801a460 <_strtod_l+0x398>
 801a3c0:	9904      	ldr	r1, [sp, #16]
 801a3c2:	4301      	orrs	r1, r0
 801a3c4:	f47f aec2 	bne.w	801a14c <_strtod_l+0x84>
 801a3c8:	2a00      	cmp	r2, #0
 801a3ca:	f47f aedb 	bne.w	801a184 <_strtod_l+0xbc>
 801a3ce:	2b69      	cmp	r3, #105	; 0x69
 801a3d0:	d027      	beq.n	801a422 <_strtod_l+0x35a>
 801a3d2:	dc24      	bgt.n	801a41e <_strtod_l+0x356>
 801a3d4:	2b49      	cmp	r3, #73	; 0x49
 801a3d6:	d024      	beq.n	801a422 <_strtod_l+0x35a>
 801a3d8:	2b4e      	cmp	r3, #78	; 0x4e
 801a3da:	f47f aed3 	bne.w	801a184 <_strtod_l+0xbc>
 801a3de:	499e      	ldr	r1, [pc, #632]	; (801a658 <_strtod_l+0x590>)
 801a3e0:	a81d      	add	r0, sp, #116	; 0x74
 801a3e2:	f001 fb5d 	bl	801baa0 <__match>
 801a3e6:	2800      	cmp	r0, #0
 801a3e8:	f43f aecc 	beq.w	801a184 <_strtod_l+0xbc>
 801a3ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a3ee:	781b      	ldrb	r3, [r3, #0]
 801a3f0:	2b28      	cmp	r3, #40	; 0x28
 801a3f2:	d12d      	bne.n	801a450 <_strtod_l+0x388>
 801a3f4:	4999      	ldr	r1, [pc, #612]	; (801a65c <_strtod_l+0x594>)
 801a3f6:	aa20      	add	r2, sp, #128	; 0x80
 801a3f8:	a81d      	add	r0, sp, #116	; 0x74
 801a3fa:	f001 fb65 	bl	801bac8 <__hexnan>
 801a3fe:	2805      	cmp	r0, #5
 801a400:	d126      	bne.n	801a450 <_strtod_l+0x388>
 801a402:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a404:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 801a408:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801a40c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801a410:	e69c      	b.n	801a14c <_strtod_l+0x84>
 801a412:	210a      	movs	r1, #10
 801a414:	fb01 3e0e 	mla	lr, r1, lr, r3
 801a418:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801a41c:	e7b9      	b.n	801a392 <_strtod_l+0x2ca>
 801a41e:	2b6e      	cmp	r3, #110	; 0x6e
 801a420:	e7db      	b.n	801a3da <_strtod_l+0x312>
 801a422:	498f      	ldr	r1, [pc, #572]	; (801a660 <_strtod_l+0x598>)
 801a424:	a81d      	add	r0, sp, #116	; 0x74
 801a426:	f001 fb3b 	bl	801baa0 <__match>
 801a42a:	2800      	cmp	r0, #0
 801a42c:	f43f aeaa 	beq.w	801a184 <_strtod_l+0xbc>
 801a430:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a432:	498c      	ldr	r1, [pc, #560]	; (801a664 <_strtod_l+0x59c>)
 801a434:	3b01      	subs	r3, #1
 801a436:	a81d      	add	r0, sp, #116	; 0x74
 801a438:	931d      	str	r3, [sp, #116]	; 0x74
 801a43a:	f001 fb31 	bl	801baa0 <__match>
 801a43e:	b910      	cbnz	r0, 801a446 <_strtod_l+0x37e>
 801a440:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801a442:	3301      	adds	r3, #1
 801a444:	931d      	str	r3, [sp, #116]	; 0x74
 801a446:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801a674 <_strtod_l+0x5ac>
 801a44a:	f04f 0a00 	mov.w	sl, #0
 801a44e:	e67d      	b.n	801a14c <_strtod_l+0x84>
 801a450:	4885      	ldr	r0, [pc, #532]	; (801a668 <_strtod_l+0x5a0>)
 801a452:	f003 f8c5 	bl	801d5e0 <nan>
 801a456:	ed8d 0b04 	vstr	d0, [sp, #16]
 801a45a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801a45e:	e675      	b.n	801a14c <_strtod_l+0x84>
 801a460:	9b07      	ldr	r3, [sp, #28]
 801a462:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a464:	1af3      	subs	r3, r6, r3
 801a466:	2f00      	cmp	r7, #0
 801a468:	bf08      	it	eq
 801a46a:	462f      	moveq	r7, r5
 801a46c:	2d10      	cmp	r5, #16
 801a46e:	9308      	str	r3, [sp, #32]
 801a470:	46a8      	mov	r8, r5
 801a472:	bfa8      	it	ge
 801a474:	f04f 0810 	movge.w	r8, #16
 801a478:	f7e6 f854 	bl	8000524 <__aeabi_ui2d>
 801a47c:	2d09      	cmp	r5, #9
 801a47e:	4682      	mov	sl, r0
 801a480:	468b      	mov	fp, r1
 801a482:	dd13      	ble.n	801a4ac <_strtod_l+0x3e4>
 801a484:	4b79      	ldr	r3, [pc, #484]	; (801a66c <_strtod_l+0x5a4>)
 801a486:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801a48a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801a48e:	f7e6 f8c3 	bl	8000618 <__aeabi_dmul>
 801a492:	4682      	mov	sl, r0
 801a494:	4648      	mov	r0, r9
 801a496:	468b      	mov	fp, r1
 801a498:	f7e6 f844 	bl	8000524 <__aeabi_ui2d>
 801a49c:	4602      	mov	r2, r0
 801a49e:	460b      	mov	r3, r1
 801a4a0:	4650      	mov	r0, sl
 801a4a2:	4659      	mov	r1, fp
 801a4a4:	f7e5 ff02 	bl	80002ac <__adddf3>
 801a4a8:	4682      	mov	sl, r0
 801a4aa:	468b      	mov	fp, r1
 801a4ac:	2d0f      	cmp	r5, #15
 801a4ae:	dc38      	bgt.n	801a522 <_strtod_l+0x45a>
 801a4b0:	9b08      	ldr	r3, [sp, #32]
 801a4b2:	2b00      	cmp	r3, #0
 801a4b4:	f43f ae4a 	beq.w	801a14c <_strtod_l+0x84>
 801a4b8:	dd24      	ble.n	801a504 <_strtod_l+0x43c>
 801a4ba:	2b16      	cmp	r3, #22
 801a4bc:	dc0b      	bgt.n	801a4d6 <_strtod_l+0x40e>
 801a4be:	4d6b      	ldr	r5, [pc, #428]	; (801a66c <_strtod_l+0x5a4>)
 801a4c0:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801a4c4:	e9d5 0100 	ldrd	r0, r1, [r5]
 801a4c8:	4652      	mov	r2, sl
 801a4ca:	465b      	mov	r3, fp
 801a4cc:	f7e6 f8a4 	bl	8000618 <__aeabi_dmul>
 801a4d0:	4682      	mov	sl, r0
 801a4d2:	468b      	mov	fp, r1
 801a4d4:	e63a      	b.n	801a14c <_strtod_l+0x84>
 801a4d6:	9a08      	ldr	r2, [sp, #32]
 801a4d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801a4dc:	4293      	cmp	r3, r2
 801a4de:	db20      	blt.n	801a522 <_strtod_l+0x45a>
 801a4e0:	4c62      	ldr	r4, [pc, #392]	; (801a66c <_strtod_l+0x5a4>)
 801a4e2:	f1c5 050f 	rsb	r5, r5, #15
 801a4e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801a4ea:	4652      	mov	r2, sl
 801a4ec:	465b      	mov	r3, fp
 801a4ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a4f2:	f7e6 f891 	bl	8000618 <__aeabi_dmul>
 801a4f6:	9b08      	ldr	r3, [sp, #32]
 801a4f8:	1b5d      	subs	r5, r3, r5
 801a4fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801a4fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 801a502:	e7e3      	b.n	801a4cc <_strtod_l+0x404>
 801a504:	9b08      	ldr	r3, [sp, #32]
 801a506:	3316      	adds	r3, #22
 801a508:	db0b      	blt.n	801a522 <_strtod_l+0x45a>
 801a50a:	9b07      	ldr	r3, [sp, #28]
 801a50c:	4a57      	ldr	r2, [pc, #348]	; (801a66c <_strtod_l+0x5a4>)
 801a50e:	1b9e      	subs	r6, r3, r6
 801a510:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801a514:	e9d6 2300 	ldrd	r2, r3, [r6]
 801a518:	4650      	mov	r0, sl
 801a51a:	4659      	mov	r1, fp
 801a51c:	f7e6 f9a6 	bl	800086c <__aeabi_ddiv>
 801a520:	e7d6      	b.n	801a4d0 <_strtod_l+0x408>
 801a522:	9b08      	ldr	r3, [sp, #32]
 801a524:	eba5 0808 	sub.w	r8, r5, r8
 801a528:	4498      	add	r8, r3
 801a52a:	f1b8 0f00 	cmp.w	r8, #0
 801a52e:	dd71      	ble.n	801a614 <_strtod_l+0x54c>
 801a530:	f018 030f 	ands.w	r3, r8, #15
 801a534:	d00a      	beq.n	801a54c <_strtod_l+0x484>
 801a536:	494d      	ldr	r1, [pc, #308]	; (801a66c <_strtod_l+0x5a4>)
 801a538:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801a53c:	4652      	mov	r2, sl
 801a53e:	465b      	mov	r3, fp
 801a540:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a544:	f7e6 f868 	bl	8000618 <__aeabi_dmul>
 801a548:	4682      	mov	sl, r0
 801a54a:	468b      	mov	fp, r1
 801a54c:	f038 080f 	bics.w	r8, r8, #15
 801a550:	d04d      	beq.n	801a5ee <_strtod_l+0x526>
 801a552:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801a556:	dd22      	ble.n	801a59e <_strtod_l+0x4d6>
 801a558:	2500      	movs	r5, #0
 801a55a:	462e      	mov	r6, r5
 801a55c:	9509      	str	r5, [sp, #36]	; 0x24
 801a55e:	9507      	str	r5, [sp, #28]
 801a560:	2322      	movs	r3, #34	; 0x22
 801a562:	f8df b110 	ldr.w	fp, [pc, #272]	; 801a674 <_strtod_l+0x5ac>
 801a566:	6023      	str	r3, [r4, #0]
 801a568:	f04f 0a00 	mov.w	sl, #0
 801a56c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a56e:	2b00      	cmp	r3, #0
 801a570:	f43f adec 	beq.w	801a14c <_strtod_l+0x84>
 801a574:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a576:	4620      	mov	r0, r4
 801a578:	f001 fc16 	bl	801bda8 <_Bfree>
 801a57c:	9907      	ldr	r1, [sp, #28]
 801a57e:	4620      	mov	r0, r4
 801a580:	f001 fc12 	bl	801bda8 <_Bfree>
 801a584:	4631      	mov	r1, r6
 801a586:	4620      	mov	r0, r4
 801a588:	f001 fc0e 	bl	801bda8 <_Bfree>
 801a58c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801a58e:	4620      	mov	r0, r4
 801a590:	f001 fc0a 	bl	801bda8 <_Bfree>
 801a594:	4629      	mov	r1, r5
 801a596:	4620      	mov	r0, r4
 801a598:	f001 fc06 	bl	801bda8 <_Bfree>
 801a59c:	e5d6      	b.n	801a14c <_strtod_l+0x84>
 801a59e:	2300      	movs	r3, #0
 801a5a0:	ea4f 1828 	mov.w	r8, r8, asr #4
 801a5a4:	4650      	mov	r0, sl
 801a5a6:	4659      	mov	r1, fp
 801a5a8:	4699      	mov	r9, r3
 801a5aa:	f1b8 0f01 	cmp.w	r8, #1
 801a5ae:	dc21      	bgt.n	801a5f4 <_strtod_l+0x52c>
 801a5b0:	b10b      	cbz	r3, 801a5b6 <_strtod_l+0x4ee>
 801a5b2:	4682      	mov	sl, r0
 801a5b4:	468b      	mov	fp, r1
 801a5b6:	4b2e      	ldr	r3, [pc, #184]	; (801a670 <_strtod_l+0x5a8>)
 801a5b8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801a5bc:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801a5c0:	4652      	mov	r2, sl
 801a5c2:	465b      	mov	r3, fp
 801a5c4:	e9d9 0100 	ldrd	r0, r1, [r9]
 801a5c8:	f7e6 f826 	bl	8000618 <__aeabi_dmul>
 801a5cc:	4b29      	ldr	r3, [pc, #164]	; (801a674 <_strtod_l+0x5ac>)
 801a5ce:	460a      	mov	r2, r1
 801a5d0:	400b      	ands	r3, r1
 801a5d2:	4929      	ldr	r1, [pc, #164]	; (801a678 <_strtod_l+0x5b0>)
 801a5d4:	428b      	cmp	r3, r1
 801a5d6:	4682      	mov	sl, r0
 801a5d8:	d8be      	bhi.n	801a558 <_strtod_l+0x490>
 801a5da:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801a5de:	428b      	cmp	r3, r1
 801a5e0:	bf86      	itte	hi
 801a5e2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801a67c <_strtod_l+0x5b4>
 801a5e6:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 801a5ea:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801a5ee:	2300      	movs	r3, #0
 801a5f0:	9304      	str	r3, [sp, #16]
 801a5f2:	e081      	b.n	801a6f8 <_strtod_l+0x630>
 801a5f4:	f018 0f01 	tst.w	r8, #1
 801a5f8:	d007      	beq.n	801a60a <_strtod_l+0x542>
 801a5fa:	4b1d      	ldr	r3, [pc, #116]	; (801a670 <_strtod_l+0x5a8>)
 801a5fc:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801a600:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a604:	f7e6 f808 	bl	8000618 <__aeabi_dmul>
 801a608:	2301      	movs	r3, #1
 801a60a:	f109 0901 	add.w	r9, r9, #1
 801a60e:	ea4f 0868 	mov.w	r8, r8, asr #1
 801a612:	e7ca      	b.n	801a5aa <_strtod_l+0x4e2>
 801a614:	d0eb      	beq.n	801a5ee <_strtod_l+0x526>
 801a616:	f1c8 0800 	rsb	r8, r8, #0
 801a61a:	f018 020f 	ands.w	r2, r8, #15
 801a61e:	d00a      	beq.n	801a636 <_strtod_l+0x56e>
 801a620:	4b12      	ldr	r3, [pc, #72]	; (801a66c <_strtod_l+0x5a4>)
 801a622:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801a626:	4650      	mov	r0, sl
 801a628:	4659      	mov	r1, fp
 801a62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a62e:	f7e6 f91d 	bl	800086c <__aeabi_ddiv>
 801a632:	4682      	mov	sl, r0
 801a634:	468b      	mov	fp, r1
 801a636:	ea5f 1828 	movs.w	r8, r8, asr #4
 801a63a:	d0d8      	beq.n	801a5ee <_strtod_l+0x526>
 801a63c:	f1b8 0f1f 	cmp.w	r8, #31
 801a640:	dd1e      	ble.n	801a680 <_strtod_l+0x5b8>
 801a642:	2500      	movs	r5, #0
 801a644:	462e      	mov	r6, r5
 801a646:	9509      	str	r5, [sp, #36]	; 0x24
 801a648:	9507      	str	r5, [sp, #28]
 801a64a:	2322      	movs	r3, #34	; 0x22
 801a64c:	f04f 0a00 	mov.w	sl, #0
 801a650:	f04f 0b00 	mov.w	fp, #0
 801a654:	6023      	str	r3, [r4, #0]
 801a656:	e789      	b.n	801a56c <_strtod_l+0x4a4>
 801a658:	0801f7dc 	.word	0x0801f7dc
 801a65c:	0801f7f4 	.word	0x0801f7f4
 801a660:	0801f7d3 	.word	0x0801f7d3
 801a664:	0801f7d6 	.word	0x0801f7d6
 801a668:	0801f86b 	.word	0x0801f86b
 801a66c:	0801f9e8 	.word	0x0801f9e8
 801a670:	0801f9c0 	.word	0x0801f9c0
 801a674:	7ff00000 	.word	0x7ff00000
 801a678:	7ca00000 	.word	0x7ca00000
 801a67c:	7fefffff 	.word	0x7fefffff
 801a680:	f018 0310 	ands.w	r3, r8, #16
 801a684:	bf18      	it	ne
 801a686:	236a      	movne	r3, #106	; 0x6a
 801a688:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 801aa40 <_strtod_l+0x978>
 801a68c:	9304      	str	r3, [sp, #16]
 801a68e:	4650      	mov	r0, sl
 801a690:	4659      	mov	r1, fp
 801a692:	2300      	movs	r3, #0
 801a694:	f018 0f01 	tst.w	r8, #1
 801a698:	d004      	beq.n	801a6a4 <_strtod_l+0x5dc>
 801a69a:	e9d9 2300 	ldrd	r2, r3, [r9]
 801a69e:	f7e5 ffbb 	bl	8000618 <__aeabi_dmul>
 801a6a2:	2301      	movs	r3, #1
 801a6a4:	ea5f 0868 	movs.w	r8, r8, asr #1
 801a6a8:	f109 0908 	add.w	r9, r9, #8
 801a6ac:	d1f2      	bne.n	801a694 <_strtod_l+0x5cc>
 801a6ae:	b10b      	cbz	r3, 801a6b4 <_strtod_l+0x5ec>
 801a6b0:	4682      	mov	sl, r0
 801a6b2:	468b      	mov	fp, r1
 801a6b4:	9b04      	ldr	r3, [sp, #16]
 801a6b6:	b1bb      	cbz	r3, 801a6e8 <_strtod_l+0x620>
 801a6b8:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801a6bc:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801a6c0:	2b00      	cmp	r3, #0
 801a6c2:	4659      	mov	r1, fp
 801a6c4:	dd10      	ble.n	801a6e8 <_strtod_l+0x620>
 801a6c6:	2b1f      	cmp	r3, #31
 801a6c8:	f340 8128 	ble.w	801a91c <_strtod_l+0x854>
 801a6cc:	2b34      	cmp	r3, #52	; 0x34
 801a6ce:	bfde      	ittt	le
 801a6d0:	3b20      	suble	r3, #32
 801a6d2:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 801a6d6:	fa02 f303 	lslle.w	r3, r2, r3
 801a6da:	f04f 0a00 	mov.w	sl, #0
 801a6de:	bfcc      	ite	gt
 801a6e0:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801a6e4:	ea03 0b01 	andle.w	fp, r3, r1
 801a6e8:	2200      	movs	r2, #0
 801a6ea:	2300      	movs	r3, #0
 801a6ec:	4650      	mov	r0, sl
 801a6ee:	4659      	mov	r1, fp
 801a6f0:	f7e6 f9fa 	bl	8000ae8 <__aeabi_dcmpeq>
 801a6f4:	2800      	cmp	r0, #0
 801a6f6:	d1a4      	bne.n	801a642 <_strtod_l+0x57a>
 801a6f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a6fa:	9300      	str	r3, [sp, #0]
 801a6fc:	990a      	ldr	r1, [sp, #40]	; 0x28
 801a6fe:	462b      	mov	r3, r5
 801a700:	463a      	mov	r2, r7
 801a702:	4620      	mov	r0, r4
 801a704:	f001 fbbc 	bl	801be80 <__s2b>
 801a708:	9009      	str	r0, [sp, #36]	; 0x24
 801a70a:	2800      	cmp	r0, #0
 801a70c:	f43f af24 	beq.w	801a558 <_strtod_l+0x490>
 801a710:	9b07      	ldr	r3, [sp, #28]
 801a712:	1b9e      	subs	r6, r3, r6
 801a714:	9b08      	ldr	r3, [sp, #32]
 801a716:	2b00      	cmp	r3, #0
 801a718:	bfb4      	ite	lt
 801a71a:	4633      	movlt	r3, r6
 801a71c:	2300      	movge	r3, #0
 801a71e:	9310      	str	r3, [sp, #64]	; 0x40
 801a720:	9b08      	ldr	r3, [sp, #32]
 801a722:	2500      	movs	r5, #0
 801a724:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801a728:	9318      	str	r3, [sp, #96]	; 0x60
 801a72a:	462e      	mov	r6, r5
 801a72c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a72e:	4620      	mov	r0, r4
 801a730:	6859      	ldr	r1, [r3, #4]
 801a732:	f001 faf9 	bl	801bd28 <_Balloc>
 801a736:	9007      	str	r0, [sp, #28]
 801a738:	2800      	cmp	r0, #0
 801a73a:	f43f af11 	beq.w	801a560 <_strtod_l+0x498>
 801a73e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a740:	691a      	ldr	r2, [r3, #16]
 801a742:	3202      	adds	r2, #2
 801a744:	f103 010c 	add.w	r1, r3, #12
 801a748:	0092      	lsls	r2, r2, #2
 801a74a:	300c      	adds	r0, #12
 801a74c:	f7fe fff2 	bl	8019734 <memcpy>
 801a750:	ec4b ab10 	vmov	d0, sl, fp
 801a754:	aa20      	add	r2, sp, #128	; 0x80
 801a756:	a91f      	add	r1, sp, #124	; 0x7c
 801a758:	4620      	mov	r0, r4
 801a75a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801a75e:	f001 fecb 	bl	801c4f8 <__d2b>
 801a762:	901e      	str	r0, [sp, #120]	; 0x78
 801a764:	2800      	cmp	r0, #0
 801a766:	f43f aefb 	beq.w	801a560 <_strtod_l+0x498>
 801a76a:	2101      	movs	r1, #1
 801a76c:	4620      	mov	r0, r4
 801a76e:	f001 fc21 	bl	801bfb4 <__i2b>
 801a772:	4606      	mov	r6, r0
 801a774:	2800      	cmp	r0, #0
 801a776:	f43f aef3 	beq.w	801a560 <_strtod_l+0x498>
 801a77a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801a77c:	9904      	ldr	r1, [sp, #16]
 801a77e:	2b00      	cmp	r3, #0
 801a780:	bfab      	itete	ge
 801a782:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801a784:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801a786:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 801a788:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801a78c:	bfac      	ite	ge
 801a78e:	eb03 0902 	addge.w	r9, r3, r2
 801a792:	1ad7      	sublt	r7, r2, r3
 801a794:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801a796:	eba3 0801 	sub.w	r8, r3, r1
 801a79a:	4490      	add	r8, r2
 801a79c:	4ba3      	ldr	r3, [pc, #652]	; (801aa2c <_strtod_l+0x964>)
 801a79e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 801a7a2:	4598      	cmp	r8, r3
 801a7a4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801a7a8:	f280 80cc 	bge.w	801a944 <_strtod_l+0x87c>
 801a7ac:	eba3 0308 	sub.w	r3, r3, r8
 801a7b0:	2b1f      	cmp	r3, #31
 801a7b2:	eba2 0203 	sub.w	r2, r2, r3
 801a7b6:	f04f 0101 	mov.w	r1, #1
 801a7ba:	f300 80b6 	bgt.w	801a92a <_strtod_l+0x862>
 801a7be:	fa01 f303 	lsl.w	r3, r1, r3
 801a7c2:	9311      	str	r3, [sp, #68]	; 0x44
 801a7c4:	2300      	movs	r3, #0
 801a7c6:	930c      	str	r3, [sp, #48]	; 0x30
 801a7c8:	eb09 0802 	add.w	r8, r9, r2
 801a7cc:	9b04      	ldr	r3, [sp, #16]
 801a7ce:	45c1      	cmp	r9, r8
 801a7d0:	4417      	add	r7, r2
 801a7d2:	441f      	add	r7, r3
 801a7d4:	464b      	mov	r3, r9
 801a7d6:	bfa8      	it	ge
 801a7d8:	4643      	movge	r3, r8
 801a7da:	42bb      	cmp	r3, r7
 801a7dc:	bfa8      	it	ge
 801a7de:	463b      	movge	r3, r7
 801a7e0:	2b00      	cmp	r3, #0
 801a7e2:	bfc2      	ittt	gt
 801a7e4:	eba8 0803 	subgt.w	r8, r8, r3
 801a7e8:	1aff      	subgt	r7, r7, r3
 801a7ea:	eba9 0903 	subgt.w	r9, r9, r3
 801a7ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a7f0:	2b00      	cmp	r3, #0
 801a7f2:	dd17      	ble.n	801a824 <_strtod_l+0x75c>
 801a7f4:	4631      	mov	r1, r6
 801a7f6:	461a      	mov	r2, r3
 801a7f8:	4620      	mov	r0, r4
 801a7fa:	f001 fc97 	bl	801c12c <__pow5mult>
 801a7fe:	4606      	mov	r6, r0
 801a800:	2800      	cmp	r0, #0
 801a802:	f43f aead 	beq.w	801a560 <_strtod_l+0x498>
 801a806:	4601      	mov	r1, r0
 801a808:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801a80a:	4620      	mov	r0, r4
 801a80c:	f001 fbe8 	bl	801bfe0 <__multiply>
 801a810:	900f      	str	r0, [sp, #60]	; 0x3c
 801a812:	2800      	cmp	r0, #0
 801a814:	f43f aea4 	beq.w	801a560 <_strtod_l+0x498>
 801a818:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a81a:	4620      	mov	r0, r4
 801a81c:	f001 fac4 	bl	801bda8 <_Bfree>
 801a820:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a822:	931e      	str	r3, [sp, #120]	; 0x78
 801a824:	f1b8 0f00 	cmp.w	r8, #0
 801a828:	f300 8091 	bgt.w	801a94e <_strtod_l+0x886>
 801a82c:	9b08      	ldr	r3, [sp, #32]
 801a82e:	2b00      	cmp	r3, #0
 801a830:	dd08      	ble.n	801a844 <_strtod_l+0x77c>
 801a832:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801a834:	9907      	ldr	r1, [sp, #28]
 801a836:	4620      	mov	r0, r4
 801a838:	f001 fc78 	bl	801c12c <__pow5mult>
 801a83c:	9007      	str	r0, [sp, #28]
 801a83e:	2800      	cmp	r0, #0
 801a840:	f43f ae8e 	beq.w	801a560 <_strtod_l+0x498>
 801a844:	2f00      	cmp	r7, #0
 801a846:	dd08      	ble.n	801a85a <_strtod_l+0x792>
 801a848:	9907      	ldr	r1, [sp, #28]
 801a84a:	463a      	mov	r2, r7
 801a84c:	4620      	mov	r0, r4
 801a84e:	f001 fcc7 	bl	801c1e0 <__lshift>
 801a852:	9007      	str	r0, [sp, #28]
 801a854:	2800      	cmp	r0, #0
 801a856:	f43f ae83 	beq.w	801a560 <_strtod_l+0x498>
 801a85a:	f1b9 0f00 	cmp.w	r9, #0
 801a85e:	dd08      	ble.n	801a872 <_strtod_l+0x7aa>
 801a860:	4631      	mov	r1, r6
 801a862:	464a      	mov	r2, r9
 801a864:	4620      	mov	r0, r4
 801a866:	f001 fcbb 	bl	801c1e0 <__lshift>
 801a86a:	4606      	mov	r6, r0
 801a86c:	2800      	cmp	r0, #0
 801a86e:	f43f ae77 	beq.w	801a560 <_strtod_l+0x498>
 801a872:	9a07      	ldr	r2, [sp, #28]
 801a874:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a876:	4620      	mov	r0, r4
 801a878:	f001 fd3a 	bl	801c2f0 <__mdiff>
 801a87c:	4605      	mov	r5, r0
 801a87e:	2800      	cmp	r0, #0
 801a880:	f43f ae6e 	beq.w	801a560 <_strtod_l+0x498>
 801a884:	68c3      	ldr	r3, [r0, #12]
 801a886:	930f      	str	r3, [sp, #60]	; 0x3c
 801a888:	2300      	movs	r3, #0
 801a88a:	60c3      	str	r3, [r0, #12]
 801a88c:	4631      	mov	r1, r6
 801a88e:	f001 fd13 	bl	801c2b8 <__mcmp>
 801a892:	2800      	cmp	r0, #0
 801a894:	da65      	bge.n	801a962 <_strtod_l+0x89a>
 801a896:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a898:	ea53 030a 	orrs.w	r3, r3, sl
 801a89c:	f040 8087 	bne.w	801a9ae <_strtod_l+0x8e6>
 801a8a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a8a4:	2b00      	cmp	r3, #0
 801a8a6:	f040 8082 	bne.w	801a9ae <_strtod_l+0x8e6>
 801a8aa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a8ae:	0d1b      	lsrs	r3, r3, #20
 801a8b0:	051b      	lsls	r3, r3, #20
 801a8b2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801a8b6:	d97a      	bls.n	801a9ae <_strtod_l+0x8e6>
 801a8b8:	696b      	ldr	r3, [r5, #20]
 801a8ba:	b913      	cbnz	r3, 801a8c2 <_strtod_l+0x7fa>
 801a8bc:	692b      	ldr	r3, [r5, #16]
 801a8be:	2b01      	cmp	r3, #1
 801a8c0:	dd75      	ble.n	801a9ae <_strtod_l+0x8e6>
 801a8c2:	4629      	mov	r1, r5
 801a8c4:	2201      	movs	r2, #1
 801a8c6:	4620      	mov	r0, r4
 801a8c8:	f001 fc8a 	bl	801c1e0 <__lshift>
 801a8cc:	4631      	mov	r1, r6
 801a8ce:	4605      	mov	r5, r0
 801a8d0:	f001 fcf2 	bl	801c2b8 <__mcmp>
 801a8d4:	2800      	cmp	r0, #0
 801a8d6:	dd6a      	ble.n	801a9ae <_strtod_l+0x8e6>
 801a8d8:	9904      	ldr	r1, [sp, #16]
 801a8da:	4a55      	ldr	r2, [pc, #340]	; (801aa30 <_strtod_l+0x968>)
 801a8dc:	465b      	mov	r3, fp
 801a8de:	2900      	cmp	r1, #0
 801a8e0:	f000 8085 	beq.w	801a9ee <_strtod_l+0x926>
 801a8e4:	ea02 010b 	and.w	r1, r2, fp
 801a8e8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801a8ec:	dc7f      	bgt.n	801a9ee <_strtod_l+0x926>
 801a8ee:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801a8f2:	f77f aeaa 	ble.w	801a64a <_strtod_l+0x582>
 801a8f6:	4a4f      	ldr	r2, [pc, #316]	; (801aa34 <_strtod_l+0x96c>)
 801a8f8:	2300      	movs	r3, #0
 801a8fa:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801a8fe:	4650      	mov	r0, sl
 801a900:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801a904:	4659      	mov	r1, fp
 801a906:	f7e5 fe87 	bl	8000618 <__aeabi_dmul>
 801a90a:	460b      	mov	r3, r1
 801a90c:	4303      	orrs	r3, r0
 801a90e:	bf08      	it	eq
 801a910:	2322      	moveq	r3, #34	; 0x22
 801a912:	4682      	mov	sl, r0
 801a914:	468b      	mov	fp, r1
 801a916:	bf08      	it	eq
 801a918:	6023      	streq	r3, [r4, #0]
 801a91a:	e62b      	b.n	801a574 <_strtod_l+0x4ac>
 801a91c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801a920:	fa02 f303 	lsl.w	r3, r2, r3
 801a924:	ea03 0a0a 	and.w	sl, r3, sl
 801a928:	e6de      	b.n	801a6e8 <_strtod_l+0x620>
 801a92a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801a92e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801a932:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801a936:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801a93a:	fa01 f308 	lsl.w	r3, r1, r8
 801a93e:	930c      	str	r3, [sp, #48]	; 0x30
 801a940:	9111      	str	r1, [sp, #68]	; 0x44
 801a942:	e741      	b.n	801a7c8 <_strtod_l+0x700>
 801a944:	2300      	movs	r3, #0
 801a946:	930c      	str	r3, [sp, #48]	; 0x30
 801a948:	2301      	movs	r3, #1
 801a94a:	9311      	str	r3, [sp, #68]	; 0x44
 801a94c:	e73c      	b.n	801a7c8 <_strtod_l+0x700>
 801a94e:	991e      	ldr	r1, [sp, #120]	; 0x78
 801a950:	4642      	mov	r2, r8
 801a952:	4620      	mov	r0, r4
 801a954:	f001 fc44 	bl	801c1e0 <__lshift>
 801a958:	901e      	str	r0, [sp, #120]	; 0x78
 801a95a:	2800      	cmp	r0, #0
 801a95c:	f47f af66 	bne.w	801a82c <_strtod_l+0x764>
 801a960:	e5fe      	b.n	801a560 <_strtod_l+0x498>
 801a962:	465f      	mov	r7, fp
 801a964:	d16e      	bne.n	801aa44 <_strtod_l+0x97c>
 801a966:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801a968:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a96c:	b342      	cbz	r2, 801a9c0 <_strtod_l+0x8f8>
 801a96e:	4a32      	ldr	r2, [pc, #200]	; (801aa38 <_strtod_l+0x970>)
 801a970:	4293      	cmp	r3, r2
 801a972:	d128      	bne.n	801a9c6 <_strtod_l+0x8fe>
 801a974:	9b04      	ldr	r3, [sp, #16]
 801a976:	4650      	mov	r0, sl
 801a978:	b1eb      	cbz	r3, 801a9b6 <_strtod_l+0x8ee>
 801a97a:	4a2d      	ldr	r2, [pc, #180]	; (801aa30 <_strtod_l+0x968>)
 801a97c:	403a      	ands	r2, r7
 801a97e:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801a982:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801a986:	d819      	bhi.n	801a9bc <_strtod_l+0x8f4>
 801a988:	0d12      	lsrs	r2, r2, #20
 801a98a:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801a98e:	fa01 f303 	lsl.w	r3, r1, r3
 801a992:	4298      	cmp	r0, r3
 801a994:	d117      	bne.n	801a9c6 <_strtod_l+0x8fe>
 801a996:	4b29      	ldr	r3, [pc, #164]	; (801aa3c <_strtod_l+0x974>)
 801a998:	429f      	cmp	r7, r3
 801a99a:	d102      	bne.n	801a9a2 <_strtod_l+0x8da>
 801a99c:	3001      	adds	r0, #1
 801a99e:	f43f addf 	beq.w	801a560 <_strtod_l+0x498>
 801a9a2:	4b23      	ldr	r3, [pc, #140]	; (801aa30 <_strtod_l+0x968>)
 801a9a4:	403b      	ands	r3, r7
 801a9a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801a9aa:	f04f 0a00 	mov.w	sl, #0
 801a9ae:	9b04      	ldr	r3, [sp, #16]
 801a9b0:	2b00      	cmp	r3, #0
 801a9b2:	d1a0      	bne.n	801a8f6 <_strtod_l+0x82e>
 801a9b4:	e5de      	b.n	801a574 <_strtod_l+0x4ac>
 801a9b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a9ba:	e7ea      	b.n	801a992 <_strtod_l+0x8ca>
 801a9bc:	460b      	mov	r3, r1
 801a9be:	e7e8      	b.n	801a992 <_strtod_l+0x8ca>
 801a9c0:	ea53 030a 	orrs.w	r3, r3, sl
 801a9c4:	d088      	beq.n	801a8d8 <_strtod_l+0x810>
 801a9c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801a9c8:	b1db      	cbz	r3, 801aa02 <_strtod_l+0x93a>
 801a9ca:	423b      	tst	r3, r7
 801a9cc:	d0ef      	beq.n	801a9ae <_strtod_l+0x8e6>
 801a9ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801a9d0:	9a04      	ldr	r2, [sp, #16]
 801a9d2:	4650      	mov	r0, sl
 801a9d4:	4659      	mov	r1, fp
 801a9d6:	b1c3      	cbz	r3, 801aa0a <_strtod_l+0x942>
 801a9d8:	f7ff fb5a 	bl	801a090 <sulp>
 801a9dc:	4602      	mov	r2, r0
 801a9de:	460b      	mov	r3, r1
 801a9e0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801a9e4:	f7e5 fc62 	bl	80002ac <__adddf3>
 801a9e8:	4682      	mov	sl, r0
 801a9ea:	468b      	mov	fp, r1
 801a9ec:	e7df      	b.n	801a9ae <_strtod_l+0x8e6>
 801a9ee:	4013      	ands	r3, r2
 801a9f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801a9f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801a9f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801a9fc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801aa00:	e7d5      	b.n	801a9ae <_strtod_l+0x8e6>
 801aa02:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801aa04:	ea13 0f0a 	tst.w	r3, sl
 801aa08:	e7e0      	b.n	801a9cc <_strtod_l+0x904>
 801aa0a:	f7ff fb41 	bl	801a090 <sulp>
 801aa0e:	4602      	mov	r2, r0
 801aa10:	460b      	mov	r3, r1
 801aa12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801aa16:	f7e5 fc47 	bl	80002a8 <__aeabi_dsub>
 801aa1a:	2200      	movs	r2, #0
 801aa1c:	2300      	movs	r3, #0
 801aa1e:	4682      	mov	sl, r0
 801aa20:	468b      	mov	fp, r1
 801aa22:	f7e6 f861 	bl	8000ae8 <__aeabi_dcmpeq>
 801aa26:	2800      	cmp	r0, #0
 801aa28:	d0c1      	beq.n	801a9ae <_strtod_l+0x8e6>
 801aa2a:	e60e      	b.n	801a64a <_strtod_l+0x582>
 801aa2c:	fffffc02 	.word	0xfffffc02
 801aa30:	7ff00000 	.word	0x7ff00000
 801aa34:	39500000 	.word	0x39500000
 801aa38:	000fffff 	.word	0x000fffff
 801aa3c:	7fefffff 	.word	0x7fefffff
 801aa40:	0801f808 	.word	0x0801f808
 801aa44:	4631      	mov	r1, r6
 801aa46:	4628      	mov	r0, r5
 801aa48:	f001 fdb2 	bl	801c5b0 <__ratio>
 801aa4c:	ec59 8b10 	vmov	r8, r9, d0
 801aa50:	ee10 0a10 	vmov	r0, s0
 801aa54:	2200      	movs	r2, #0
 801aa56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801aa5a:	4649      	mov	r1, r9
 801aa5c:	f7e6 f858 	bl	8000b10 <__aeabi_dcmple>
 801aa60:	2800      	cmp	r0, #0
 801aa62:	d07c      	beq.n	801ab5e <_strtod_l+0xa96>
 801aa64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801aa66:	2b00      	cmp	r3, #0
 801aa68:	d04c      	beq.n	801ab04 <_strtod_l+0xa3c>
 801aa6a:	4b95      	ldr	r3, [pc, #596]	; (801acc0 <_strtod_l+0xbf8>)
 801aa6c:	2200      	movs	r2, #0
 801aa6e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801aa72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801acc0 <_strtod_l+0xbf8>
 801aa76:	f04f 0800 	mov.w	r8, #0
 801aa7a:	4b92      	ldr	r3, [pc, #584]	; (801acc4 <_strtod_l+0xbfc>)
 801aa7c:	403b      	ands	r3, r7
 801aa7e:	9311      	str	r3, [sp, #68]	; 0x44
 801aa80:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801aa82:	4b91      	ldr	r3, [pc, #580]	; (801acc8 <_strtod_l+0xc00>)
 801aa84:	429a      	cmp	r2, r3
 801aa86:	f040 80b2 	bne.w	801abee <_strtod_l+0xb26>
 801aa8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801aa8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801aa92:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801aa96:	ec4b ab10 	vmov	d0, sl, fp
 801aa9a:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801aa9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801aaa2:	f001 fcad 	bl	801c400 <__ulp>
 801aaa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801aaaa:	ec53 2b10 	vmov	r2, r3, d0
 801aaae:	f7e5 fdb3 	bl	8000618 <__aeabi_dmul>
 801aab2:	4652      	mov	r2, sl
 801aab4:	465b      	mov	r3, fp
 801aab6:	f7e5 fbf9 	bl	80002ac <__adddf3>
 801aaba:	460b      	mov	r3, r1
 801aabc:	4981      	ldr	r1, [pc, #516]	; (801acc4 <_strtod_l+0xbfc>)
 801aabe:	4a83      	ldr	r2, [pc, #524]	; (801accc <_strtod_l+0xc04>)
 801aac0:	4019      	ands	r1, r3
 801aac2:	4291      	cmp	r1, r2
 801aac4:	4682      	mov	sl, r0
 801aac6:	d95e      	bls.n	801ab86 <_strtod_l+0xabe>
 801aac8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801aaca:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801aace:	4293      	cmp	r3, r2
 801aad0:	d103      	bne.n	801aada <_strtod_l+0xa12>
 801aad2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801aad4:	3301      	adds	r3, #1
 801aad6:	f43f ad43 	beq.w	801a560 <_strtod_l+0x498>
 801aada:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 801acd8 <_strtod_l+0xc10>
 801aade:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 801aae2:	991e      	ldr	r1, [sp, #120]	; 0x78
 801aae4:	4620      	mov	r0, r4
 801aae6:	f001 f95f 	bl	801bda8 <_Bfree>
 801aaea:	9907      	ldr	r1, [sp, #28]
 801aaec:	4620      	mov	r0, r4
 801aaee:	f001 f95b 	bl	801bda8 <_Bfree>
 801aaf2:	4631      	mov	r1, r6
 801aaf4:	4620      	mov	r0, r4
 801aaf6:	f001 f957 	bl	801bda8 <_Bfree>
 801aafa:	4629      	mov	r1, r5
 801aafc:	4620      	mov	r0, r4
 801aafe:	f001 f953 	bl	801bda8 <_Bfree>
 801ab02:	e613      	b.n	801a72c <_strtod_l+0x664>
 801ab04:	f1ba 0f00 	cmp.w	sl, #0
 801ab08:	d11b      	bne.n	801ab42 <_strtod_l+0xa7a>
 801ab0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801ab0e:	b9f3      	cbnz	r3, 801ab4e <_strtod_l+0xa86>
 801ab10:	4b6b      	ldr	r3, [pc, #428]	; (801acc0 <_strtod_l+0xbf8>)
 801ab12:	2200      	movs	r2, #0
 801ab14:	4640      	mov	r0, r8
 801ab16:	4649      	mov	r1, r9
 801ab18:	f7e5 fff0 	bl	8000afc <__aeabi_dcmplt>
 801ab1c:	b9d0      	cbnz	r0, 801ab54 <_strtod_l+0xa8c>
 801ab1e:	4640      	mov	r0, r8
 801ab20:	4649      	mov	r1, r9
 801ab22:	4b6b      	ldr	r3, [pc, #428]	; (801acd0 <_strtod_l+0xc08>)
 801ab24:	2200      	movs	r2, #0
 801ab26:	f7e5 fd77 	bl	8000618 <__aeabi_dmul>
 801ab2a:	4680      	mov	r8, r0
 801ab2c:	4689      	mov	r9, r1
 801ab2e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801ab32:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801ab36:	931b      	str	r3, [sp, #108]	; 0x6c
 801ab38:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801ab3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801ab40:	e79b      	b.n	801aa7a <_strtod_l+0x9b2>
 801ab42:	f1ba 0f01 	cmp.w	sl, #1
 801ab46:	d102      	bne.n	801ab4e <_strtod_l+0xa86>
 801ab48:	2f00      	cmp	r7, #0
 801ab4a:	f43f ad7e 	beq.w	801a64a <_strtod_l+0x582>
 801ab4e:	4b61      	ldr	r3, [pc, #388]	; (801acd4 <_strtod_l+0xc0c>)
 801ab50:	2200      	movs	r2, #0
 801ab52:	e78c      	b.n	801aa6e <_strtod_l+0x9a6>
 801ab54:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801acd0 <_strtod_l+0xc08>
 801ab58:	f04f 0800 	mov.w	r8, #0
 801ab5c:	e7e7      	b.n	801ab2e <_strtod_l+0xa66>
 801ab5e:	4b5c      	ldr	r3, [pc, #368]	; (801acd0 <_strtod_l+0xc08>)
 801ab60:	4640      	mov	r0, r8
 801ab62:	4649      	mov	r1, r9
 801ab64:	2200      	movs	r2, #0
 801ab66:	f7e5 fd57 	bl	8000618 <__aeabi_dmul>
 801ab6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ab6c:	4680      	mov	r8, r0
 801ab6e:	4689      	mov	r9, r1
 801ab70:	b933      	cbnz	r3, 801ab80 <_strtod_l+0xab8>
 801ab72:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ab76:	9012      	str	r0, [sp, #72]	; 0x48
 801ab78:	9313      	str	r3, [sp, #76]	; 0x4c
 801ab7a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801ab7e:	e7dd      	b.n	801ab3c <_strtod_l+0xa74>
 801ab80:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801ab84:	e7f9      	b.n	801ab7a <_strtod_l+0xab2>
 801ab86:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801ab8a:	9b04      	ldr	r3, [sp, #16]
 801ab8c:	2b00      	cmp	r3, #0
 801ab8e:	d1a8      	bne.n	801aae2 <_strtod_l+0xa1a>
 801ab90:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801ab94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801ab96:	0d1b      	lsrs	r3, r3, #20
 801ab98:	051b      	lsls	r3, r3, #20
 801ab9a:	429a      	cmp	r2, r3
 801ab9c:	d1a1      	bne.n	801aae2 <_strtod_l+0xa1a>
 801ab9e:	4640      	mov	r0, r8
 801aba0:	4649      	mov	r1, r9
 801aba2:	f7e6 f8e9 	bl	8000d78 <__aeabi_d2lz>
 801aba6:	f7e5 fd09 	bl	80005bc <__aeabi_l2d>
 801abaa:	4602      	mov	r2, r0
 801abac:	460b      	mov	r3, r1
 801abae:	4640      	mov	r0, r8
 801abb0:	4649      	mov	r1, r9
 801abb2:	f7e5 fb79 	bl	80002a8 <__aeabi_dsub>
 801abb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801abb8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801abbc:	ea43 030a 	orr.w	r3, r3, sl
 801abc0:	4313      	orrs	r3, r2
 801abc2:	4680      	mov	r8, r0
 801abc4:	4689      	mov	r9, r1
 801abc6:	d053      	beq.n	801ac70 <_strtod_l+0xba8>
 801abc8:	a335      	add	r3, pc, #212	; (adr r3, 801aca0 <_strtod_l+0xbd8>)
 801abca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abce:	f7e5 ff95 	bl	8000afc <__aeabi_dcmplt>
 801abd2:	2800      	cmp	r0, #0
 801abd4:	f47f acce 	bne.w	801a574 <_strtod_l+0x4ac>
 801abd8:	a333      	add	r3, pc, #204	; (adr r3, 801aca8 <_strtod_l+0xbe0>)
 801abda:	e9d3 2300 	ldrd	r2, r3, [r3]
 801abde:	4640      	mov	r0, r8
 801abe0:	4649      	mov	r1, r9
 801abe2:	f7e5 ffa9 	bl	8000b38 <__aeabi_dcmpgt>
 801abe6:	2800      	cmp	r0, #0
 801abe8:	f43f af7b 	beq.w	801aae2 <_strtod_l+0xa1a>
 801abec:	e4c2      	b.n	801a574 <_strtod_l+0x4ac>
 801abee:	9b04      	ldr	r3, [sp, #16]
 801abf0:	b333      	cbz	r3, 801ac40 <_strtod_l+0xb78>
 801abf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801abf4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801abf8:	d822      	bhi.n	801ac40 <_strtod_l+0xb78>
 801abfa:	a32d      	add	r3, pc, #180	; (adr r3, 801acb0 <_strtod_l+0xbe8>)
 801abfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac00:	4640      	mov	r0, r8
 801ac02:	4649      	mov	r1, r9
 801ac04:	f7e5 ff84 	bl	8000b10 <__aeabi_dcmple>
 801ac08:	b1a0      	cbz	r0, 801ac34 <_strtod_l+0xb6c>
 801ac0a:	4649      	mov	r1, r9
 801ac0c:	4640      	mov	r0, r8
 801ac0e:	f7e5 ffdb 	bl	8000bc8 <__aeabi_d2uiz>
 801ac12:	2801      	cmp	r0, #1
 801ac14:	bf38      	it	cc
 801ac16:	2001      	movcc	r0, #1
 801ac18:	f7e5 fc84 	bl	8000524 <__aeabi_ui2d>
 801ac1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801ac1e:	4680      	mov	r8, r0
 801ac20:	4689      	mov	r9, r1
 801ac22:	bb13      	cbnz	r3, 801ac6a <_strtod_l+0xba2>
 801ac24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801ac28:	9014      	str	r0, [sp, #80]	; 0x50
 801ac2a:	9315      	str	r3, [sp, #84]	; 0x54
 801ac2c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801ac30:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801ac34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801ac36:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801ac38:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801ac3c:	1a9b      	subs	r3, r3, r2
 801ac3e:	930d      	str	r3, [sp, #52]	; 0x34
 801ac40:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801ac44:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801ac48:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801ac4c:	f001 fbd8 	bl	801c400 <__ulp>
 801ac50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801ac54:	ec53 2b10 	vmov	r2, r3, d0
 801ac58:	f7e5 fcde 	bl	8000618 <__aeabi_dmul>
 801ac5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801ac60:	f7e5 fb24 	bl	80002ac <__adddf3>
 801ac64:	4682      	mov	sl, r0
 801ac66:	468b      	mov	fp, r1
 801ac68:	e78f      	b.n	801ab8a <_strtod_l+0xac2>
 801ac6a:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801ac6e:	e7dd      	b.n	801ac2c <_strtod_l+0xb64>
 801ac70:	a311      	add	r3, pc, #68	; (adr r3, 801acb8 <_strtod_l+0xbf0>)
 801ac72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ac76:	f7e5 ff41 	bl	8000afc <__aeabi_dcmplt>
 801ac7a:	e7b4      	b.n	801abe6 <_strtod_l+0xb1e>
 801ac7c:	2300      	movs	r3, #0
 801ac7e:	930e      	str	r3, [sp, #56]	; 0x38
 801ac80:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801ac82:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ac84:	6013      	str	r3, [r2, #0]
 801ac86:	f7ff ba65 	b.w	801a154 <_strtod_l+0x8c>
 801ac8a:	2b65      	cmp	r3, #101	; 0x65
 801ac8c:	f43f ab5d 	beq.w	801a34a <_strtod_l+0x282>
 801ac90:	2b45      	cmp	r3, #69	; 0x45
 801ac92:	f43f ab5a 	beq.w	801a34a <_strtod_l+0x282>
 801ac96:	2201      	movs	r2, #1
 801ac98:	f7ff bb92 	b.w	801a3c0 <_strtod_l+0x2f8>
 801ac9c:	f3af 8000 	nop.w
 801aca0:	94a03595 	.word	0x94a03595
 801aca4:	3fdfffff 	.word	0x3fdfffff
 801aca8:	35afe535 	.word	0x35afe535
 801acac:	3fe00000 	.word	0x3fe00000
 801acb0:	ffc00000 	.word	0xffc00000
 801acb4:	41dfffff 	.word	0x41dfffff
 801acb8:	94a03595 	.word	0x94a03595
 801acbc:	3fcfffff 	.word	0x3fcfffff
 801acc0:	3ff00000 	.word	0x3ff00000
 801acc4:	7ff00000 	.word	0x7ff00000
 801acc8:	7fe00000 	.word	0x7fe00000
 801accc:	7c9fffff 	.word	0x7c9fffff
 801acd0:	3fe00000 	.word	0x3fe00000
 801acd4:	bff00000 	.word	0xbff00000
 801acd8:	7fefffff 	.word	0x7fefffff

0801acdc <_strtod_r>:
 801acdc:	4b01      	ldr	r3, [pc, #4]	; (801ace4 <_strtod_r+0x8>)
 801acde:	f7ff b9f3 	b.w	801a0c8 <_strtod_l>
 801ace2:	bf00      	nop
 801ace4:	200001f8 	.word	0x200001f8

0801ace8 <_strtol_l.isra.0>:
 801ace8:	2b01      	cmp	r3, #1
 801acea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801acee:	d001      	beq.n	801acf4 <_strtol_l.isra.0+0xc>
 801acf0:	2b24      	cmp	r3, #36	; 0x24
 801acf2:	d906      	bls.n	801ad02 <_strtol_l.isra.0+0x1a>
 801acf4:	f7fe fc2c 	bl	8019550 <__errno>
 801acf8:	2316      	movs	r3, #22
 801acfa:	6003      	str	r3, [r0, #0]
 801acfc:	2000      	movs	r0, #0
 801acfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ad02:	4f3a      	ldr	r7, [pc, #232]	; (801adec <_strtol_l.isra.0+0x104>)
 801ad04:	468e      	mov	lr, r1
 801ad06:	4676      	mov	r6, lr
 801ad08:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801ad0c:	5de5      	ldrb	r5, [r4, r7]
 801ad0e:	f015 0508 	ands.w	r5, r5, #8
 801ad12:	d1f8      	bne.n	801ad06 <_strtol_l.isra.0+0x1e>
 801ad14:	2c2d      	cmp	r4, #45	; 0x2d
 801ad16:	d134      	bne.n	801ad82 <_strtol_l.isra.0+0x9a>
 801ad18:	f89e 4000 	ldrb.w	r4, [lr]
 801ad1c:	f04f 0801 	mov.w	r8, #1
 801ad20:	f106 0e02 	add.w	lr, r6, #2
 801ad24:	2b00      	cmp	r3, #0
 801ad26:	d05c      	beq.n	801ade2 <_strtol_l.isra.0+0xfa>
 801ad28:	2b10      	cmp	r3, #16
 801ad2a:	d10c      	bne.n	801ad46 <_strtol_l.isra.0+0x5e>
 801ad2c:	2c30      	cmp	r4, #48	; 0x30
 801ad2e:	d10a      	bne.n	801ad46 <_strtol_l.isra.0+0x5e>
 801ad30:	f89e 4000 	ldrb.w	r4, [lr]
 801ad34:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801ad38:	2c58      	cmp	r4, #88	; 0x58
 801ad3a:	d14d      	bne.n	801add8 <_strtol_l.isra.0+0xf0>
 801ad3c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801ad40:	2310      	movs	r3, #16
 801ad42:	f10e 0e02 	add.w	lr, lr, #2
 801ad46:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801ad4a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 801ad4e:	2600      	movs	r6, #0
 801ad50:	fbbc f9f3 	udiv	r9, ip, r3
 801ad54:	4635      	mov	r5, r6
 801ad56:	fb03 ca19 	mls	sl, r3, r9, ip
 801ad5a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801ad5e:	2f09      	cmp	r7, #9
 801ad60:	d818      	bhi.n	801ad94 <_strtol_l.isra.0+0xac>
 801ad62:	463c      	mov	r4, r7
 801ad64:	42a3      	cmp	r3, r4
 801ad66:	dd24      	ble.n	801adb2 <_strtol_l.isra.0+0xca>
 801ad68:	2e00      	cmp	r6, #0
 801ad6a:	db1f      	blt.n	801adac <_strtol_l.isra.0+0xc4>
 801ad6c:	45a9      	cmp	r9, r5
 801ad6e:	d31d      	bcc.n	801adac <_strtol_l.isra.0+0xc4>
 801ad70:	d101      	bne.n	801ad76 <_strtol_l.isra.0+0x8e>
 801ad72:	45a2      	cmp	sl, r4
 801ad74:	db1a      	blt.n	801adac <_strtol_l.isra.0+0xc4>
 801ad76:	fb05 4503 	mla	r5, r5, r3, r4
 801ad7a:	2601      	movs	r6, #1
 801ad7c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801ad80:	e7eb      	b.n	801ad5a <_strtol_l.isra.0+0x72>
 801ad82:	2c2b      	cmp	r4, #43	; 0x2b
 801ad84:	bf08      	it	eq
 801ad86:	f89e 4000 	ldrbeq.w	r4, [lr]
 801ad8a:	46a8      	mov	r8, r5
 801ad8c:	bf08      	it	eq
 801ad8e:	f106 0e02 	addeq.w	lr, r6, #2
 801ad92:	e7c7      	b.n	801ad24 <_strtol_l.isra.0+0x3c>
 801ad94:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801ad98:	2f19      	cmp	r7, #25
 801ad9a:	d801      	bhi.n	801ada0 <_strtol_l.isra.0+0xb8>
 801ad9c:	3c37      	subs	r4, #55	; 0x37
 801ad9e:	e7e1      	b.n	801ad64 <_strtol_l.isra.0+0x7c>
 801ada0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801ada4:	2f19      	cmp	r7, #25
 801ada6:	d804      	bhi.n	801adb2 <_strtol_l.isra.0+0xca>
 801ada8:	3c57      	subs	r4, #87	; 0x57
 801adaa:	e7db      	b.n	801ad64 <_strtol_l.isra.0+0x7c>
 801adac:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 801adb0:	e7e4      	b.n	801ad7c <_strtol_l.isra.0+0x94>
 801adb2:	2e00      	cmp	r6, #0
 801adb4:	da05      	bge.n	801adc2 <_strtol_l.isra.0+0xda>
 801adb6:	2322      	movs	r3, #34	; 0x22
 801adb8:	6003      	str	r3, [r0, #0]
 801adba:	4665      	mov	r5, ip
 801adbc:	b942      	cbnz	r2, 801add0 <_strtol_l.isra.0+0xe8>
 801adbe:	4628      	mov	r0, r5
 801adc0:	e79d      	b.n	801acfe <_strtol_l.isra.0+0x16>
 801adc2:	f1b8 0f00 	cmp.w	r8, #0
 801adc6:	d000      	beq.n	801adca <_strtol_l.isra.0+0xe2>
 801adc8:	426d      	negs	r5, r5
 801adca:	2a00      	cmp	r2, #0
 801adcc:	d0f7      	beq.n	801adbe <_strtol_l.isra.0+0xd6>
 801adce:	b10e      	cbz	r6, 801add4 <_strtol_l.isra.0+0xec>
 801add0:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 801add4:	6011      	str	r1, [r2, #0]
 801add6:	e7f2      	b.n	801adbe <_strtol_l.isra.0+0xd6>
 801add8:	2430      	movs	r4, #48	; 0x30
 801adda:	2b00      	cmp	r3, #0
 801addc:	d1b3      	bne.n	801ad46 <_strtol_l.isra.0+0x5e>
 801adde:	2308      	movs	r3, #8
 801ade0:	e7b1      	b.n	801ad46 <_strtol_l.isra.0+0x5e>
 801ade2:	2c30      	cmp	r4, #48	; 0x30
 801ade4:	d0a4      	beq.n	801ad30 <_strtol_l.isra.0+0x48>
 801ade6:	230a      	movs	r3, #10
 801ade8:	e7ad      	b.n	801ad46 <_strtol_l.isra.0+0x5e>
 801adea:	bf00      	nop
 801adec:	0801f651 	.word	0x0801f651

0801adf0 <_strtol_r>:
 801adf0:	f7ff bf7a 	b.w	801ace8 <_strtol_l.isra.0>

0801adf4 <_strtoul_l.isra.0>:
 801adf4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801adf8:	4e3b      	ldr	r6, [pc, #236]	; (801aee8 <_strtoul_l.isra.0+0xf4>)
 801adfa:	4686      	mov	lr, r0
 801adfc:	468c      	mov	ip, r1
 801adfe:	4660      	mov	r0, ip
 801ae00:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801ae04:	5da5      	ldrb	r5, [r4, r6]
 801ae06:	f015 0508 	ands.w	r5, r5, #8
 801ae0a:	d1f8      	bne.n	801adfe <_strtoul_l.isra.0+0xa>
 801ae0c:	2c2d      	cmp	r4, #45	; 0x2d
 801ae0e:	d134      	bne.n	801ae7a <_strtoul_l.isra.0+0x86>
 801ae10:	f89c 4000 	ldrb.w	r4, [ip]
 801ae14:	f04f 0801 	mov.w	r8, #1
 801ae18:	f100 0c02 	add.w	ip, r0, #2
 801ae1c:	2b00      	cmp	r3, #0
 801ae1e:	d05e      	beq.n	801aede <_strtoul_l.isra.0+0xea>
 801ae20:	2b10      	cmp	r3, #16
 801ae22:	d10c      	bne.n	801ae3e <_strtoul_l.isra.0+0x4a>
 801ae24:	2c30      	cmp	r4, #48	; 0x30
 801ae26:	d10a      	bne.n	801ae3e <_strtoul_l.isra.0+0x4a>
 801ae28:	f89c 0000 	ldrb.w	r0, [ip]
 801ae2c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801ae30:	2858      	cmp	r0, #88	; 0x58
 801ae32:	d14f      	bne.n	801aed4 <_strtoul_l.isra.0+0xe0>
 801ae34:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801ae38:	2310      	movs	r3, #16
 801ae3a:	f10c 0c02 	add.w	ip, ip, #2
 801ae3e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801ae42:	2500      	movs	r5, #0
 801ae44:	fbb7 f7f3 	udiv	r7, r7, r3
 801ae48:	fb03 f907 	mul.w	r9, r3, r7
 801ae4c:	ea6f 0909 	mvn.w	r9, r9
 801ae50:	4628      	mov	r0, r5
 801ae52:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801ae56:	2e09      	cmp	r6, #9
 801ae58:	d818      	bhi.n	801ae8c <_strtoul_l.isra.0+0x98>
 801ae5a:	4634      	mov	r4, r6
 801ae5c:	42a3      	cmp	r3, r4
 801ae5e:	dd24      	ble.n	801aeaa <_strtoul_l.isra.0+0xb6>
 801ae60:	2d00      	cmp	r5, #0
 801ae62:	db1f      	blt.n	801aea4 <_strtoul_l.isra.0+0xb0>
 801ae64:	4287      	cmp	r7, r0
 801ae66:	d31d      	bcc.n	801aea4 <_strtoul_l.isra.0+0xb0>
 801ae68:	d101      	bne.n	801ae6e <_strtoul_l.isra.0+0x7a>
 801ae6a:	45a1      	cmp	r9, r4
 801ae6c:	db1a      	blt.n	801aea4 <_strtoul_l.isra.0+0xb0>
 801ae6e:	fb00 4003 	mla	r0, r0, r3, r4
 801ae72:	2501      	movs	r5, #1
 801ae74:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801ae78:	e7eb      	b.n	801ae52 <_strtoul_l.isra.0+0x5e>
 801ae7a:	2c2b      	cmp	r4, #43	; 0x2b
 801ae7c:	bf08      	it	eq
 801ae7e:	f89c 4000 	ldrbeq.w	r4, [ip]
 801ae82:	46a8      	mov	r8, r5
 801ae84:	bf08      	it	eq
 801ae86:	f100 0c02 	addeq.w	ip, r0, #2
 801ae8a:	e7c7      	b.n	801ae1c <_strtoul_l.isra.0+0x28>
 801ae8c:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 801ae90:	2e19      	cmp	r6, #25
 801ae92:	d801      	bhi.n	801ae98 <_strtoul_l.isra.0+0xa4>
 801ae94:	3c37      	subs	r4, #55	; 0x37
 801ae96:	e7e1      	b.n	801ae5c <_strtoul_l.isra.0+0x68>
 801ae98:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801ae9c:	2e19      	cmp	r6, #25
 801ae9e:	d804      	bhi.n	801aeaa <_strtoul_l.isra.0+0xb6>
 801aea0:	3c57      	subs	r4, #87	; 0x57
 801aea2:	e7db      	b.n	801ae5c <_strtoul_l.isra.0+0x68>
 801aea4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801aea8:	e7e4      	b.n	801ae74 <_strtoul_l.isra.0+0x80>
 801aeaa:	2d00      	cmp	r5, #0
 801aeac:	da07      	bge.n	801aebe <_strtoul_l.isra.0+0xca>
 801aeae:	2322      	movs	r3, #34	; 0x22
 801aeb0:	f8ce 3000 	str.w	r3, [lr]
 801aeb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801aeb8:	b942      	cbnz	r2, 801aecc <_strtoul_l.isra.0+0xd8>
 801aeba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801aebe:	f1b8 0f00 	cmp.w	r8, #0
 801aec2:	d000      	beq.n	801aec6 <_strtoul_l.isra.0+0xd2>
 801aec4:	4240      	negs	r0, r0
 801aec6:	2a00      	cmp	r2, #0
 801aec8:	d0f7      	beq.n	801aeba <_strtoul_l.isra.0+0xc6>
 801aeca:	b10d      	cbz	r5, 801aed0 <_strtoul_l.isra.0+0xdc>
 801aecc:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 801aed0:	6011      	str	r1, [r2, #0]
 801aed2:	e7f2      	b.n	801aeba <_strtoul_l.isra.0+0xc6>
 801aed4:	2430      	movs	r4, #48	; 0x30
 801aed6:	2b00      	cmp	r3, #0
 801aed8:	d1b1      	bne.n	801ae3e <_strtoul_l.isra.0+0x4a>
 801aeda:	2308      	movs	r3, #8
 801aedc:	e7af      	b.n	801ae3e <_strtoul_l.isra.0+0x4a>
 801aede:	2c30      	cmp	r4, #48	; 0x30
 801aee0:	d0a2      	beq.n	801ae28 <_strtoul_l.isra.0+0x34>
 801aee2:	230a      	movs	r3, #10
 801aee4:	e7ab      	b.n	801ae3e <_strtoul_l.isra.0+0x4a>
 801aee6:	bf00      	nop
 801aee8:	0801f651 	.word	0x0801f651

0801aeec <_strtoul_r>:
 801aeec:	f7ff bf82 	b.w	801adf4 <_strtoul_l.isra.0>

0801aef0 <strtoul>:
 801aef0:	4613      	mov	r3, r2
 801aef2:	460a      	mov	r2, r1
 801aef4:	4601      	mov	r1, r0
 801aef6:	4802      	ldr	r0, [pc, #8]	; (801af00 <strtoul+0x10>)
 801aef8:	6800      	ldr	r0, [r0, #0]
 801aefa:	f7ff bf7b 	b.w	801adf4 <_strtoul_l.isra.0>
 801aefe:	bf00      	nop
 801af00:	20000190 	.word	0x20000190

0801af04 <_vsniprintf_r>:
 801af04:	b530      	push	{r4, r5, lr}
 801af06:	1e14      	subs	r4, r2, #0
 801af08:	4605      	mov	r5, r0
 801af0a:	b09b      	sub	sp, #108	; 0x6c
 801af0c:	4618      	mov	r0, r3
 801af0e:	da05      	bge.n	801af1c <_vsniprintf_r+0x18>
 801af10:	238b      	movs	r3, #139	; 0x8b
 801af12:	602b      	str	r3, [r5, #0]
 801af14:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801af18:	b01b      	add	sp, #108	; 0x6c
 801af1a:	bd30      	pop	{r4, r5, pc}
 801af1c:	f44f 7302 	mov.w	r3, #520	; 0x208
 801af20:	f8ad 300c 	strh.w	r3, [sp, #12]
 801af24:	bf14      	ite	ne
 801af26:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 801af2a:	4623      	moveq	r3, r4
 801af2c:	9302      	str	r3, [sp, #8]
 801af2e:	9305      	str	r3, [sp, #20]
 801af30:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801af34:	9100      	str	r1, [sp, #0]
 801af36:	9104      	str	r1, [sp, #16]
 801af38:	f8ad 300e 	strh.w	r3, [sp, #14]
 801af3c:	4602      	mov	r2, r0
 801af3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801af40:	4669      	mov	r1, sp
 801af42:	4628      	mov	r0, r5
 801af44:	f001 fc2c 	bl	801c7a0 <_svfiprintf_r>
 801af48:	1c43      	adds	r3, r0, #1
 801af4a:	bfbc      	itt	lt
 801af4c:	238b      	movlt	r3, #139	; 0x8b
 801af4e:	602b      	strlt	r3, [r5, #0]
 801af50:	2c00      	cmp	r4, #0
 801af52:	d0e1      	beq.n	801af18 <_vsniprintf_r+0x14>
 801af54:	9b00      	ldr	r3, [sp, #0]
 801af56:	2200      	movs	r2, #0
 801af58:	701a      	strb	r2, [r3, #0]
 801af5a:	e7dd      	b.n	801af18 <_vsniprintf_r+0x14>

0801af5c <vsniprintf>:
 801af5c:	b507      	push	{r0, r1, r2, lr}
 801af5e:	9300      	str	r3, [sp, #0]
 801af60:	4613      	mov	r3, r2
 801af62:	460a      	mov	r2, r1
 801af64:	4601      	mov	r1, r0
 801af66:	4803      	ldr	r0, [pc, #12]	; (801af74 <vsniprintf+0x18>)
 801af68:	6800      	ldr	r0, [r0, #0]
 801af6a:	f7ff ffcb 	bl	801af04 <_vsniprintf_r>
 801af6e:	b003      	add	sp, #12
 801af70:	f85d fb04 	ldr.w	pc, [sp], #4
 801af74:	20000190 	.word	0x20000190

0801af78 <__swbuf_r>:
 801af78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801af7a:	460e      	mov	r6, r1
 801af7c:	4614      	mov	r4, r2
 801af7e:	4605      	mov	r5, r0
 801af80:	b118      	cbz	r0, 801af8a <__swbuf_r+0x12>
 801af82:	6983      	ldr	r3, [r0, #24]
 801af84:	b90b      	cbnz	r3, 801af8a <__swbuf_r+0x12>
 801af86:	f000 fa1d 	bl	801b3c4 <__sinit>
 801af8a:	4b21      	ldr	r3, [pc, #132]	; (801b010 <__swbuf_r+0x98>)
 801af8c:	429c      	cmp	r4, r3
 801af8e:	d12b      	bne.n	801afe8 <__swbuf_r+0x70>
 801af90:	686c      	ldr	r4, [r5, #4]
 801af92:	69a3      	ldr	r3, [r4, #24]
 801af94:	60a3      	str	r3, [r4, #8]
 801af96:	89a3      	ldrh	r3, [r4, #12]
 801af98:	071a      	lsls	r2, r3, #28
 801af9a:	d52f      	bpl.n	801affc <__swbuf_r+0x84>
 801af9c:	6923      	ldr	r3, [r4, #16]
 801af9e:	b36b      	cbz	r3, 801affc <__swbuf_r+0x84>
 801afa0:	6923      	ldr	r3, [r4, #16]
 801afa2:	6820      	ldr	r0, [r4, #0]
 801afa4:	1ac0      	subs	r0, r0, r3
 801afa6:	6963      	ldr	r3, [r4, #20]
 801afa8:	b2f6      	uxtb	r6, r6
 801afaa:	4283      	cmp	r3, r0
 801afac:	4637      	mov	r7, r6
 801afae:	dc04      	bgt.n	801afba <__swbuf_r+0x42>
 801afb0:	4621      	mov	r1, r4
 801afb2:	4628      	mov	r0, r5
 801afb4:	f000 f972 	bl	801b29c <_fflush_r>
 801afb8:	bb30      	cbnz	r0, 801b008 <__swbuf_r+0x90>
 801afba:	68a3      	ldr	r3, [r4, #8]
 801afbc:	3b01      	subs	r3, #1
 801afbe:	60a3      	str	r3, [r4, #8]
 801afc0:	6823      	ldr	r3, [r4, #0]
 801afc2:	1c5a      	adds	r2, r3, #1
 801afc4:	6022      	str	r2, [r4, #0]
 801afc6:	701e      	strb	r6, [r3, #0]
 801afc8:	6963      	ldr	r3, [r4, #20]
 801afca:	3001      	adds	r0, #1
 801afcc:	4283      	cmp	r3, r0
 801afce:	d004      	beq.n	801afda <__swbuf_r+0x62>
 801afd0:	89a3      	ldrh	r3, [r4, #12]
 801afd2:	07db      	lsls	r3, r3, #31
 801afd4:	d506      	bpl.n	801afe4 <__swbuf_r+0x6c>
 801afd6:	2e0a      	cmp	r6, #10
 801afd8:	d104      	bne.n	801afe4 <__swbuf_r+0x6c>
 801afda:	4621      	mov	r1, r4
 801afdc:	4628      	mov	r0, r5
 801afde:	f000 f95d 	bl	801b29c <_fflush_r>
 801afe2:	b988      	cbnz	r0, 801b008 <__swbuf_r+0x90>
 801afe4:	4638      	mov	r0, r7
 801afe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801afe8:	4b0a      	ldr	r3, [pc, #40]	; (801b014 <__swbuf_r+0x9c>)
 801afea:	429c      	cmp	r4, r3
 801afec:	d101      	bne.n	801aff2 <__swbuf_r+0x7a>
 801afee:	68ac      	ldr	r4, [r5, #8]
 801aff0:	e7cf      	b.n	801af92 <__swbuf_r+0x1a>
 801aff2:	4b09      	ldr	r3, [pc, #36]	; (801b018 <__swbuf_r+0xa0>)
 801aff4:	429c      	cmp	r4, r3
 801aff6:	bf08      	it	eq
 801aff8:	68ec      	ldreq	r4, [r5, #12]
 801affa:	e7ca      	b.n	801af92 <__swbuf_r+0x1a>
 801affc:	4621      	mov	r1, r4
 801affe:	4628      	mov	r0, r5
 801b000:	f000 f81e 	bl	801b040 <__swsetup_r>
 801b004:	2800      	cmp	r0, #0
 801b006:	d0cb      	beq.n	801afa0 <__swbuf_r+0x28>
 801b008:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801b00c:	e7ea      	b.n	801afe4 <__swbuf_r+0x6c>
 801b00e:	bf00      	nop
 801b010:	0801f88c 	.word	0x0801f88c
 801b014:	0801f8ac 	.word	0x0801f8ac
 801b018:	0801f86c 	.word	0x0801f86c

0801b01c <_write_r>:
 801b01c:	b538      	push	{r3, r4, r5, lr}
 801b01e:	4d07      	ldr	r5, [pc, #28]	; (801b03c <_write_r+0x20>)
 801b020:	4604      	mov	r4, r0
 801b022:	4608      	mov	r0, r1
 801b024:	4611      	mov	r1, r2
 801b026:	2200      	movs	r2, #0
 801b028:	602a      	str	r2, [r5, #0]
 801b02a:	461a      	mov	r2, r3
 801b02c:	f7e8 fd2b 	bl	8003a86 <_write>
 801b030:	1c43      	adds	r3, r0, #1
 801b032:	d102      	bne.n	801b03a <_write_r+0x1e>
 801b034:	682b      	ldr	r3, [r5, #0]
 801b036:	b103      	cbz	r3, 801b03a <_write_r+0x1e>
 801b038:	6023      	str	r3, [r4, #0]
 801b03a:	bd38      	pop	{r3, r4, r5, pc}
 801b03c:	2001604c 	.word	0x2001604c

0801b040 <__swsetup_r>:
 801b040:	4b32      	ldr	r3, [pc, #200]	; (801b10c <__swsetup_r+0xcc>)
 801b042:	b570      	push	{r4, r5, r6, lr}
 801b044:	681d      	ldr	r5, [r3, #0]
 801b046:	4606      	mov	r6, r0
 801b048:	460c      	mov	r4, r1
 801b04a:	b125      	cbz	r5, 801b056 <__swsetup_r+0x16>
 801b04c:	69ab      	ldr	r3, [r5, #24]
 801b04e:	b913      	cbnz	r3, 801b056 <__swsetup_r+0x16>
 801b050:	4628      	mov	r0, r5
 801b052:	f000 f9b7 	bl	801b3c4 <__sinit>
 801b056:	4b2e      	ldr	r3, [pc, #184]	; (801b110 <__swsetup_r+0xd0>)
 801b058:	429c      	cmp	r4, r3
 801b05a:	d10f      	bne.n	801b07c <__swsetup_r+0x3c>
 801b05c:	686c      	ldr	r4, [r5, #4]
 801b05e:	89a3      	ldrh	r3, [r4, #12]
 801b060:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b064:	0719      	lsls	r1, r3, #28
 801b066:	d42c      	bmi.n	801b0c2 <__swsetup_r+0x82>
 801b068:	06dd      	lsls	r5, r3, #27
 801b06a:	d411      	bmi.n	801b090 <__swsetup_r+0x50>
 801b06c:	2309      	movs	r3, #9
 801b06e:	6033      	str	r3, [r6, #0]
 801b070:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801b074:	81a3      	strh	r3, [r4, #12]
 801b076:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b07a:	e03e      	b.n	801b0fa <__swsetup_r+0xba>
 801b07c:	4b25      	ldr	r3, [pc, #148]	; (801b114 <__swsetup_r+0xd4>)
 801b07e:	429c      	cmp	r4, r3
 801b080:	d101      	bne.n	801b086 <__swsetup_r+0x46>
 801b082:	68ac      	ldr	r4, [r5, #8]
 801b084:	e7eb      	b.n	801b05e <__swsetup_r+0x1e>
 801b086:	4b24      	ldr	r3, [pc, #144]	; (801b118 <__swsetup_r+0xd8>)
 801b088:	429c      	cmp	r4, r3
 801b08a:	bf08      	it	eq
 801b08c:	68ec      	ldreq	r4, [r5, #12]
 801b08e:	e7e6      	b.n	801b05e <__swsetup_r+0x1e>
 801b090:	0758      	lsls	r0, r3, #29
 801b092:	d512      	bpl.n	801b0ba <__swsetup_r+0x7a>
 801b094:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b096:	b141      	cbz	r1, 801b0aa <__swsetup_r+0x6a>
 801b098:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b09c:	4299      	cmp	r1, r3
 801b09e:	d002      	beq.n	801b0a6 <__swsetup_r+0x66>
 801b0a0:	4630      	mov	r0, r6
 801b0a2:	f7fe fb87 	bl	80197b4 <_free_r>
 801b0a6:	2300      	movs	r3, #0
 801b0a8:	6363      	str	r3, [r4, #52]	; 0x34
 801b0aa:	89a3      	ldrh	r3, [r4, #12]
 801b0ac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801b0b0:	81a3      	strh	r3, [r4, #12]
 801b0b2:	2300      	movs	r3, #0
 801b0b4:	6063      	str	r3, [r4, #4]
 801b0b6:	6923      	ldr	r3, [r4, #16]
 801b0b8:	6023      	str	r3, [r4, #0]
 801b0ba:	89a3      	ldrh	r3, [r4, #12]
 801b0bc:	f043 0308 	orr.w	r3, r3, #8
 801b0c0:	81a3      	strh	r3, [r4, #12]
 801b0c2:	6923      	ldr	r3, [r4, #16]
 801b0c4:	b94b      	cbnz	r3, 801b0da <__swsetup_r+0x9a>
 801b0c6:	89a3      	ldrh	r3, [r4, #12]
 801b0c8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801b0cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801b0d0:	d003      	beq.n	801b0da <__swsetup_r+0x9a>
 801b0d2:	4621      	mov	r1, r4
 801b0d4:	4630      	mov	r0, r6
 801b0d6:	f000 fdc9 	bl	801bc6c <__smakebuf_r>
 801b0da:	89a0      	ldrh	r0, [r4, #12]
 801b0dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801b0e0:	f010 0301 	ands.w	r3, r0, #1
 801b0e4:	d00a      	beq.n	801b0fc <__swsetup_r+0xbc>
 801b0e6:	2300      	movs	r3, #0
 801b0e8:	60a3      	str	r3, [r4, #8]
 801b0ea:	6963      	ldr	r3, [r4, #20]
 801b0ec:	425b      	negs	r3, r3
 801b0ee:	61a3      	str	r3, [r4, #24]
 801b0f0:	6923      	ldr	r3, [r4, #16]
 801b0f2:	b943      	cbnz	r3, 801b106 <__swsetup_r+0xc6>
 801b0f4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801b0f8:	d1ba      	bne.n	801b070 <__swsetup_r+0x30>
 801b0fa:	bd70      	pop	{r4, r5, r6, pc}
 801b0fc:	0781      	lsls	r1, r0, #30
 801b0fe:	bf58      	it	pl
 801b100:	6963      	ldrpl	r3, [r4, #20]
 801b102:	60a3      	str	r3, [r4, #8]
 801b104:	e7f4      	b.n	801b0f0 <__swsetup_r+0xb0>
 801b106:	2000      	movs	r0, #0
 801b108:	e7f7      	b.n	801b0fa <__swsetup_r+0xba>
 801b10a:	bf00      	nop
 801b10c:	20000190 	.word	0x20000190
 801b110:	0801f88c 	.word	0x0801f88c
 801b114:	0801f8ac 	.word	0x0801f8ac
 801b118:	0801f86c 	.word	0x0801f86c

0801b11c <__assert_func>:
 801b11c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b11e:	4614      	mov	r4, r2
 801b120:	461a      	mov	r2, r3
 801b122:	4b09      	ldr	r3, [pc, #36]	; (801b148 <__assert_func+0x2c>)
 801b124:	681b      	ldr	r3, [r3, #0]
 801b126:	4605      	mov	r5, r0
 801b128:	68d8      	ldr	r0, [r3, #12]
 801b12a:	b14c      	cbz	r4, 801b140 <__assert_func+0x24>
 801b12c:	4b07      	ldr	r3, [pc, #28]	; (801b14c <__assert_func+0x30>)
 801b12e:	9100      	str	r1, [sp, #0]
 801b130:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b134:	4906      	ldr	r1, [pc, #24]	; (801b150 <__assert_func+0x34>)
 801b136:	462b      	mov	r3, r5
 801b138:	f000 f9c2 	bl	801b4c0 <fiprintf>
 801b13c:	f002 fad9 	bl	801d6f2 <abort>
 801b140:	4b04      	ldr	r3, [pc, #16]	; (801b154 <__assert_func+0x38>)
 801b142:	461c      	mov	r4, r3
 801b144:	e7f3      	b.n	801b12e <__assert_func+0x12>
 801b146:	bf00      	nop
 801b148:	20000190 	.word	0x20000190
 801b14c:	0801f830 	.word	0x0801f830
 801b150:	0801f83d 	.word	0x0801f83d
 801b154:	0801f86b 	.word	0x0801f86b

0801b158 <_close_r>:
 801b158:	b538      	push	{r3, r4, r5, lr}
 801b15a:	4d06      	ldr	r5, [pc, #24]	; (801b174 <_close_r+0x1c>)
 801b15c:	2300      	movs	r3, #0
 801b15e:	4604      	mov	r4, r0
 801b160:	4608      	mov	r0, r1
 801b162:	602b      	str	r3, [r5, #0]
 801b164:	f7e8 fcab 	bl	8003abe <_close>
 801b168:	1c43      	adds	r3, r0, #1
 801b16a:	d102      	bne.n	801b172 <_close_r+0x1a>
 801b16c:	682b      	ldr	r3, [r5, #0]
 801b16e:	b103      	cbz	r3, 801b172 <_close_r+0x1a>
 801b170:	6023      	str	r3, [r4, #0]
 801b172:	bd38      	pop	{r3, r4, r5, pc}
 801b174:	2001604c 	.word	0x2001604c

0801b178 <__env_lock>:
 801b178:	4801      	ldr	r0, [pc, #4]	; (801b180 <__env_lock+0x8>)
 801b17a:	f7fe bac8 	b.w	801970e <__retarget_lock_acquire_recursive>
 801b17e:	bf00      	nop
 801b180:	20016042 	.word	0x20016042

0801b184 <__env_unlock>:
 801b184:	4801      	ldr	r0, [pc, #4]	; (801b18c <__env_unlock+0x8>)
 801b186:	f7fe bac3 	b.w	8019710 <__retarget_lock_release_recursive>
 801b18a:	bf00      	nop
 801b18c:	20016042 	.word	0x20016042

0801b190 <__sflush_r>:
 801b190:	898a      	ldrh	r2, [r1, #12]
 801b192:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b196:	4605      	mov	r5, r0
 801b198:	0710      	lsls	r0, r2, #28
 801b19a:	460c      	mov	r4, r1
 801b19c:	d458      	bmi.n	801b250 <__sflush_r+0xc0>
 801b19e:	684b      	ldr	r3, [r1, #4]
 801b1a0:	2b00      	cmp	r3, #0
 801b1a2:	dc05      	bgt.n	801b1b0 <__sflush_r+0x20>
 801b1a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801b1a6:	2b00      	cmp	r3, #0
 801b1a8:	dc02      	bgt.n	801b1b0 <__sflush_r+0x20>
 801b1aa:	2000      	movs	r0, #0
 801b1ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b1b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b1b2:	2e00      	cmp	r6, #0
 801b1b4:	d0f9      	beq.n	801b1aa <__sflush_r+0x1a>
 801b1b6:	2300      	movs	r3, #0
 801b1b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801b1bc:	682f      	ldr	r7, [r5, #0]
 801b1be:	602b      	str	r3, [r5, #0]
 801b1c0:	d032      	beq.n	801b228 <__sflush_r+0x98>
 801b1c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801b1c4:	89a3      	ldrh	r3, [r4, #12]
 801b1c6:	075a      	lsls	r2, r3, #29
 801b1c8:	d505      	bpl.n	801b1d6 <__sflush_r+0x46>
 801b1ca:	6863      	ldr	r3, [r4, #4]
 801b1cc:	1ac0      	subs	r0, r0, r3
 801b1ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801b1d0:	b10b      	cbz	r3, 801b1d6 <__sflush_r+0x46>
 801b1d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801b1d4:	1ac0      	subs	r0, r0, r3
 801b1d6:	2300      	movs	r3, #0
 801b1d8:	4602      	mov	r2, r0
 801b1da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801b1dc:	6a21      	ldr	r1, [r4, #32]
 801b1de:	4628      	mov	r0, r5
 801b1e0:	47b0      	blx	r6
 801b1e2:	1c43      	adds	r3, r0, #1
 801b1e4:	89a3      	ldrh	r3, [r4, #12]
 801b1e6:	d106      	bne.n	801b1f6 <__sflush_r+0x66>
 801b1e8:	6829      	ldr	r1, [r5, #0]
 801b1ea:	291d      	cmp	r1, #29
 801b1ec:	d82c      	bhi.n	801b248 <__sflush_r+0xb8>
 801b1ee:	4a2a      	ldr	r2, [pc, #168]	; (801b298 <__sflush_r+0x108>)
 801b1f0:	40ca      	lsrs	r2, r1
 801b1f2:	07d6      	lsls	r6, r2, #31
 801b1f4:	d528      	bpl.n	801b248 <__sflush_r+0xb8>
 801b1f6:	2200      	movs	r2, #0
 801b1f8:	6062      	str	r2, [r4, #4]
 801b1fa:	04d9      	lsls	r1, r3, #19
 801b1fc:	6922      	ldr	r2, [r4, #16]
 801b1fe:	6022      	str	r2, [r4, #0]
 801b200:	d504      	bpl.n	801b20c <__sflush_r+0x7c>
 801b202:	1c42      	adds	r2, r0, #1
 801b204:	d101      	bne.n	801b20a <__sflush_r+0x7a>
 801b206:	682b      	ldr	r3, [r5, #0]
 801b208:	b903      	cbnz	r3, 801b20c <__sflush_r+0x7c>
 801b20a:	6560      	str	r0, [r4, #84]	; 0x54
 801b20c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801b20e:	602f      	str	r7, [r5, #0]
 801b210:	2900      	cmp	r1, #0
 801b212:	d0ca      	beq.n	801b1aa <__sflush_r+0x1a>
 801b214:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801b218:	4299      	cmp	r1, r3
 801b21a:	d002      	beq.n	801b222 <__sflush_r+0x92>
 801b21c:	4628      	mov	r0, r5
 801b21e:	f7fe fac9 	bl	80197b4 <_free_r>
 801b222:	2000      	movs	r0, #0
 801b224:	6360      	str	r0, [r4, #52]	; 0x34
 801b226:	e7c1      	b.n	801b1ac <__sflush_r+0x1c>
 801b228:	6a21      	ldr	r1, [r4, #32]
 801b22a:	2301      	movs	r3, #1
 801b22c:	4628      	mov	r0, r5
 801b22e:	47b0      	blx	r6
 801b230:	1c41      	adds	r1, r0, #1
 801b232:	d1c7      	bne.n	801b1c4 <__sflush_r+0x34>
 801b234:	682b      	ldr	r3, [r5, #0]
 801b236:	2b00      	cmp	r3, #0
 801b238:	d0c4      	beq.n	801b1c4 <__sflush_r+0x34>
 801b23a:	2b1d      	cmp	r3, #29
 801b23c:	d001      	beq.n	801b242 <__sflush_r+0xb2>
 801b23e:	2b16      	cmp	r3, #22
 801b240:	d101      	bne.n	801b246 <__sflush_r+0xb6>
 801b242:	602f      	str	r7, [r5, #0]
 801b244:	e7b1      	b.n	801b1aa <__sflush_r+0x1a>
 801b246:	89a3      	ldrh	r3, [r4, #12]
 801b248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b24c:	81a3      	strh	r3, [r4, #12]
 801b24e:	e7ad      	b.n	801b1ac <__sflush_r+0x1c>
 801b250:	690f      	ldr	r7, [r1, #16]
 801b252:	2f00      	cmp	r7, #0
 801b254:	d0a9      	beq.n	801b1aa <__sflush_r+0x1a>
 801b256:	0793      	lsls	r3, r2, #30
 801b258:	680e      	ldr	r6, [r1, #0]
 801b25a:	bf08      	it	eq
 801b25c:	694b      	ldreq	r3, [r1, #20]
 801b25e:	600f      	str	r7, [r1, #0]
 801b260:	bf18      	it	ne
 801b262:	2300      	movne	r3, #0
 801b264:	eba6 0807 	sub.w	r8, r6, r7
 801b268:	608b      	str	r3, [r1, #8]
 801b26a:	f1b8 0f00 	cmp.w	r8, #0
 801b26e:	dd9c      	ble.n	801b1aa <__sflush_r+0x1a>
 801b270:	6a21      	ldr	r1, [r4, #32]
 801b272:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801b274:	4643      	mov	r3, r8
 801b276:	463a      	mov	r2, r7
 801b278:	4628      	mov	r0, r5
 801b27a:	47b0      	blx	r6
 801b27c:	2800      	cmp	r0, #0
 801b27e:	dc06      	bgt.n	801b28e <__sflush_r+0xfe>
 801b280:	89a3      	ldrh	r3, [r4, #12]
 801b282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b286:	81a3      	strh	r3, [r4, #12]
 801b288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801b28c:	e78e      	b.n	801b1ac <__sflush_r+0x1c>
 801b28e:	4407      	add	r7, r0
 801b290:	eba8 0800 	sub.w	r8, r8, r0
 801b294:	e7e9      	b.n	801b26a <__sflush_r+0xda>
 801b296:	bf00      	nop
 801b298:	20400001 	.word	0x20400001

0801b29c <_fflush_r>:
 801b29c:	b538      	push	{r3, r4, r5, lr}
 801b29e:	690b      	ldr	r3, [r1, #16]
 801b2a0:	4605      	mov	r5, r0
 801b2a2:	460c      	mov	r4, r1
 801b2a4:	b913      	cbnz	r3, 801b2ac <_fflush_r+0x10>
 801b2a6:	2500      	movs	r5, #0
 801b2a8:	4628      	mov	r0, r5
 801b2aa:	bd38      	pop	{r3, r4, r5, pc}
 801b2ac:	b118      	cbz	r0, 801b2b6 <_fflush_r+0x1a>
 801b2ae:	6983      	ldr	r3, [r0, #24]
 801b2b0:	b90b      	cbnz	r3, 801b2b6 <_fflush_r+0x1a>
 801b2b2:	f000 f887 	bl	801b3c4 <__sinit>
 801b2b6:	4b14      	ldr	r3, [pc, #80]	; (801b308 <_fflush_r+0x6c>)
 801b2b8:	429c      	cmp	r4, r3
 801b2ba:	d11b      	bne.n	801b2f4 <_fflush_r+0x58>
 801b2bc:	686c      	ldr	r4, [r5, #4]
 801b2be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b2c2:	2b00      	cmp	r3, #0
 801b2c4:	d0ef      	beq.n	801b2a6 <_fflush_r+0xa>
 801b2c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801b2c8:	07d0      	lsls	r0, r2, #31
 801b2ca:	d404      	bmi.n	801b2d6 <_fflush_r+0x3a>
 801b2cc:	0599      	lsls	r1, r3, #22
 801b2ce:	d402      	bmi.n	801b2d6 <_fflush_r+0x3a>
 801b2d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b2d2:	f7fe fa1c 	bl	801970e <__retarget_lock_acquire_recursive>
 801b2d6:	4628      	mov	r0, r5
 801b2d8:	4621      	mov	r1, r4
 801b2da:	f7ff ff59 	bl	801b190 <__sflush_r>
 801b2de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b2e0:	07da      	lsls	r2, r3, #31
 801b2e2:	4605      	mov	r5, r0
 801b2e4:	d4e0      	bmi.n	801b2a8 <_fflush_r+0xc>
 801b2e6:	89a3      	ldrh	r3, [r4, #12]
 801b2e8:	059b      	lsls	r3, r3, #22
 801b2ea:	d4dd      	bmi.n	801b2a8 <_fflush_r+0xc>
 801b2ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b2ee:	f7fe fa0f 	bl	8019710 <__retarget_lock_release_recursive>
 801b2f2:	e7d9      	b.n	801b2a8 <_fflush_r+0xc>
 801b2f4:	4b05      	ldr	r3, [pc, #20]	; (801b30c <_fflush_r+0x70>)
 801b2f6:	429c      	cmp	r4, r3
 801b2f8:	d101      	bne.n	801b2fe <_fflush_r+0x62>
 801b2fa:	68ac      	ldr	r4, [r5, #8]
 801b2fc:	e7df      	b.n	801b2be <_fflush_r+0x22>
 801b2fe:	4b04      	ldr	r3, [pc, #16]	; (801b310 <_fflush_r+0x74>)
 801b300:	429c      	cmp	r4, r3
 801b302:	bf08      	it	eq
 801b304:	68ec      	ldreq	r4, [r5, #12]
 801b306:	e7da      	b.n	801b2be <_fflush_r+0x22>
 801b308:	0801f88c 	.word	0x0801f88c
 801b30c:	0801f8ac 	.word	0x0801f8ac
 801b310:	0801f86c 	.word	0x0801f86c

0801b314 <std>:
 801b314:	2300      	movs	r3, #0
 801b316:	b510      	push	{r4, lr}
 801b318:	4604      	mov	r4, r0
 801b31a:	e9c0 3300 	strd	r3, r3, [r0]
 801b31e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801b322:	6083      	str	r3, [r0, #8]
 801b324:	8181      	strh	r1, [r0, #12]
 801b326:	6643      	str	r3, [r0, #100]	; 0x64
 801b328:	81c2      	strh	r2, [r0, #14]
 801b32a:	6183      	str	r3, [r0, #24]
 801b32c:	4619      	mov	r1, r3
 801b32e:	2208      	movs	r2, #8
 801b330:	305c      	adds	r0, #92	; 0x5c
 801b332:	f7fe fa27 	bl	8019784 <memset>
 801b336:	4b05      	ldr	r3, [pc, #20]	; (801b34c <std+0x38>)
 801b338:	6263      	str	r3, [r4, #36]	; 0x24
 801b33a:	4b05      	ldr	r3, [pc, #20]	; (801b350 <std+0x3c>)
 801b33c:	62a3      	str	r3, [r4, #40]	; 0x28
 801b33e:	4b05      	ldr	r3, [pc, #20]	; (801b354 <std+0x40>)
 801b340:	62e3      	str	r3, [r4, #44]	; 0x2c
 801b342:	4b05      	ldr	r3, [pc, #20]	; (801b358 <std+0x44>)
 801b344:	6224      	str	r4, [r4, #32]
 801b346:	6323      	str	r3, [r4, #48]	; 0x30
 801b348:	bd10      	pop	{r4, pc}
 801b34a:	bf00      	nop
 801b34c:	08019f71 	.word	0x08019f71
 801b350:	08019f97 	.word	0x08019f97
 801b354:	08019fcf 	.word	0x08019fcf
 801b358:	08019ff3 	.word	0x08019ff3

0801b35c <_cleanup_r>:
 801b35c:	4901      	ldr	r1, [pc, #4]	; (801b364 <_cleanup_r+0x8>)
 801b35e:	f000 b8c1 	b.w	801b4e4 <_fwalk_reent>
 801b362:	bf00      	nop
 801b364:	0801b29d 	.word	0x0801b29d

0801b368 <__sfmoreglue>:
 801b368:	b570      	push	{r4, r5, r6, lr}
 801b36a:	1e4a      	subs	r2, r1, #1
 801b36c:	2568      	movs	r5, #104	; 0x68
 801b36e:	4355      	muls	r5, r2
 801b370:	460e      	mov	r6, r1
 801b372:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801b376:	f7fe fa6d 	bl	8019854 <_malloc_r>
 801b37a:	4604      	mov	r4, r0
 801b37c:	b140      	cbz	r0, 801b390 <__sfmoreglue+0x28>
 801b37e:	2100      	movs	r1, #0
 801b380:	e9c0 1600 	strd	r1, r6, [r0]
 801b384:	300c      	adds	r0, #12
 801b386:	60a0      	str	r0, [r4, #8]
 801b388:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801b38c:	f7fe f9fa 	bl	8019784 <memset>
 801b390:	4620      	mov	r0, r4
 801b392:	bd70      	pop	{r4, r5, r6, pc}

0801b394 <__sfp_lock_acquire>:
 801b394:	4801      	ldr	r0, [pc, #4]	; (801b39c <__sfp_lock_acquire+0x8>)
 801b396:	f7fe b9ba 	b.w	801970e <__retarget_lock_acquire_recursive>
 801b39a:	bf00      	nop
 801b39c:	20016048 	.word	0x20016048

0801b3a0 <__sfp_lock_release>:
 801b3a0:	4801      	ldr	r0, [pc, #4]	; (801b3a8 <__sfp_lock_release+0x8>)
 801b3a2:	f7fe b9b5 	b.w	8019710 <__retarget_lock_release_recursive>
 801b3a6:	bf00      	nop
 801b3a8:	20016048 	.word	0x20016048

0801b3ac <__sinit_lock_acquire>:
 801b3ac:	4801      	ldr	r0, [pc, #4]	; (801b3b4 <__sinit_lock_acquire+0x8>)
 801b3ae:	f7fe b9ae 	b.w	801970e <__retarget_lock_acquire_recursive>
 801b3b2:	bf00      	nop
 801b3b4:	20016043 	.word	0x20016043

0801b3b8 <__sinit_lock_release>:
 801b3b8:	4801      	ldr	r0, [pc, #4]	; (801b3c0 <__sinit_lock_release+0x8>)
 801b3ba:	f7fe b9a9 	b.w	8019710 <__retarget_lock_release_recursive>
 801b3be:	bf00      	nop
 801b3c0:	20016043 	.word	0x20016043

0801b3c4 <__sinit>:
 801b3c4:	b510      	push	{r4, lr}
 801b3c6:	4604      	mov	r4, r0
 801b3c8:	f7ff fff0 	bl	801b3ac <__sinit_lock_acquire>
 801b3cc:	69a3      	ldr	r3, [r4, #24]
 801b3ce:	b11b      	cbz	r3, 801b3d8 <__sinit+0x14>
 801b3d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b3d4:	f7ff bff0 	b.w	801b3b8 <__sinit_lock_release>
 801b3d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b3dc:	6523      	str	r3, [r4, #80]	; 0x50
 801b3de:	4b13      	ldr	r3, [pc, #76]	; (801b42c <__sinit+0x68>)
 801b3e0:	4a13      	ldr	r2, [pc, #76]	; (801b430 <__sinit+0x6c>)
 801b3e2:	681b      	ldr	r3, [r3, #0]
 801b3e4:	62a2      	str	r2, [r4, #40]	; 0x28
 801b3e6:	42a3      	cmp	r3, r4
 801b3e8:	bf04      	itt	eq
 801b3ea:	2301      	moveq	r3, #1
 801b3ec:	61a3      	streq	r3, [r4, #24]
 801b3ee:	4620      	mov	r0, r4
 801b3f0:	f000 f820 	bl	801b434 <__sfp>
 801b3f4:	6060      	str	r0, [r4, #4]
 801b3f6:	4620      	mov	r0, r4
 801b3f8:	f000 f81c 	bl	801b434 <__sfp>
 801b3fc:	60a0      	str	r0, [r4, #8]
 801b3fe:	4620      	mov	r0, r4
 801b400:	f000 f818 	bl	801b434 <__sfp>
 801b404:	2200      	movs	r2, #0
 801b406:	60e0      	str	r0, [r4, #12]
 801b408:	2104      	movs	r1, #4
 801b40a:	6860      	ldr	r0, [r4, #4]
 801b40c:	f7ff ff82 	bl	801b314 <std>
 801b410:	68a0      	ldr	r0, [r4, #8]
 801b412:	2201      	movs	r2, #1
 801b414:	2109      	movs	r1, #9
 801b416:	f7ff ff7d 	bl	801b314 <std>
 801b41a:	68e0      	ldr	r0, [r4, #12]
 801b41c:	2202      	movs	r2, #2
 801b41e:	2112      	movs	r1, #18
 801b420:	f7ff ff78 	bl	801b314 <std>
 801b424:	2301      	movs	r3, #1
 801b426:	61a3      	str	r3, [r4, #24]
 801b428:	e7d2      	b.n	801b3d0 <__sinit+0xc>
 801b42a:	bf00      	nop
 801b42c:	0801f754 	.word	0x0801f754
 801b430:	0801b35d 	.word	0x0801b35d

0801b434 <__sfp>:
 801b434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b436:	4607      	mov	r7, r0
 801b438:	f7ff ffac 	bl	801b394 <__sfp_lock_acquire>
 801b43c:	4b1e      	ldr	r3, [pc, #120]	; (801b4b8 <__sfp+0x84>)
 801b43e:	681e      	ldr	r6, [r3, #0]
 801b440:	69b3      	ldr	r3, [r6, #24]
 801b442:	b913      	cbnz	r3, 801b44a <__sfp+0x16>
 801b444:	4630      	mov	r0, r6
 801b446:	f7ff ffbd 	bl	801b3c4 <__sinit>
 801b44a:	3648      	adds	r6, #72	; 0x48
 801b44c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b450:	3b01      	subs	r3, #1
 801b452:	d503      	bpl.n	801b45c <__sfp+0x28>
 801b454:	6833      	ldr	r3, [r6, #0]
 801b456:	b30b      	cbz	r3, 801b49c <__sfp+0x68>
 801b458:	6836      	ldr	r6, [r6, #0]
 801b45a:	e7f7      	b.n	801b44c <__sfp+0x18>
 801b45c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b460:	b9d5      	cbnz	r5, 801b498 <__sfp+0x64>
 801b462:	4b16      	ldr	r3, [pc, #88]	; (801b4bc <__sfp+0x88>)
 801b464:	60e3      	str	r3, [r4, #12]
 801b466:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b46a:	6665      	str	r5, [r4, #100]	; 0x64
 801b46c:	f7fe f94e 	bl	801970c <__retarget_lock_init_recursive>
 801b470:	f7ff ff96 	bl	801b3a0 <__sfp_lock_release>
 801b474:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b478:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b47c:	6025      	str	r5, [r4, #0]
 801b47e:	61a5      	str	r5, [r4, #24]
 801b480:	2208      	movs	r2, #8
 801b482:	4629      	mov	r1, r5
 801b484:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b488:	f7fe f97c 	bl	8019784 <memset>
 801b48c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b490:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b494:	4620      	mov	r0, r4
 801b496:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b498:	3468      	adds	r4, #104	; 0x68
 801b49a:	e7d9      	b.n	801b450 <__sfp+0x1c>
 801b49c:	2104      	movs	r1, #4
 801b49e:	4638      	mov	r0, r7
 801b4a0:	f7ff ff62 	bl	801b368 <__sfmoreglue>
 801b4a4:	4604      	mov	r4, r0
 801b4a6:	6030      	str	r0, [r6, #0]
 801b4a8:	2800      	cmp	r0, #0
 801b4aa:	d1d5      	bne.n	801b458 <__sfp+0x24>
 801b4ac:	f7ff ff78 	bl	801b3a0 <__sfp_lock_release>
 801b4b0:	230c      	movs	r3, #12
 801b4b2:	603b      	str	r3, [r7, #0]
 801b4b4:	e7ee      	b.n	801b494 <__sfp+0x60>
 801b4b6:	bf00      	nop
 801b4b8:	0801f754 	.word	0x0801f754
 801b4bc:	ffff0001 	.word	0xffff0001

0801b4c0 <fiprintf>:
 801b4c0:	b40e      	push	{r1, r2, r3}
 801b4c2:	b503      	push	{r0, r1, lr}
 801b4c4:	4601      	mov	r1, r0
 801b4c6:	ab03      	add	r3, sp, #12
 801b4c8:	4805      	ldr	r0, [pc, #20]	; (801b4e0 <fiprintf+0x20>)
 801b4ca:	f853 2b04 	ldr.w	r2, [r3], #4
 801b4ce:	6800      	ldr	r0, [r0, #0]
 801b4d0:	9301      	str	r3, [sp, #4]
 801b4d2:	f001 fc61 	bl	801cd98 <_vfiprintf_r>
 801b4d6:	b002      	add	sp, #8
 801b4d8:	f85d eb04 	ldr.w	lr, [sp], #4
 801b4dc:	b003      	add	sp, #12
 801b4de:	4770      	bx	lr
 801b4e0:	20000190 	.word	0x20000190

0801b4e4 <_fwalk_reent>:
 801b4e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b4e8:	4606      	mov	r6, r0
 801b4ea:	4688      	mov	r8, r1
 801b4ec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b4f0:	2700      	movs	r7, #0
 801b4f2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b4f6:	f1b9 0901 	subs.w	r9, r9, #1
 801b4fa:	d505      	bpl.n	801b508 <_fwalk_reent+0x24>
 801b4fc:	6824      	ldr	r4, [r4, #0]
 801b4fe:	2c00      	cmp	r4, #0
 801b500:	d1f7      	bne.n	801b4f2 <_fwalk_reent+0xe>
 801b502:	4638      	mov	r0, r7
 801b504:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b508:	89ab      	ldrh	r3, [r5, #12]
 801b50a:	2b01      	cmp	r3, #1
 801b50c:	d907      	bls.n	801b51e <_fwalk_reent+0x3a>
 801b50e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b512:	3301      	adds	r3, #1
 801b514:	d003      	beq.n	801b51e <_fwalk_reent+0x3a>
 801b516:	4629      	mov	r1, r5
 801b518:	4630      	mov	r0, r6
 801b51a:	47c0      	blx	r8
 801b51c:	4307      	orrs	r7, r0
 801b51e:	3568      	adds	r5, #104	; 0x68
 801b520:	e7e9      	b.n	801b4f6 <_fwalk_reent+0x12>

0801b522 <rshift>:
 801b522:	6903      	ldr	r3, [r0, #16]
 801b524:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801b528:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b52c:	ea4f 1261 	mov.w	r2, r1, asr #5
 801b530:	f100 0414 	add.w	r4, r0, #20
 801b534:	dd45      	ble.n	801b5c2 <rshift+0xa0>
 801b536:	f011 011f 	ands.w	r1, r1, #31
 801b53a:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801b53e:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801b542:	d10c      	bne.n	801b55e <rshift+0x3c>
 801b544:	f100 0710 	add.w	r7, r0, #16
 801b548:	4629      	mov	r1, r5
 801b54a:	42b1      	cmp	r1, r6
 801b54c:	d334      	bcc.n	801b5b8 <rshift+0x96>
 801b54e:	1a9b      	subs	r3, r3, r2
 801b550:	009b      	lsls	r3, r3, #2
 801b552:	1eea      	subs	r2, r5, #3
 801b554:	4296      	cmp	r6, r2
 801b556:	bf38      	it	cc
 801b558:	2300      	movcc	r3, #0
 801b55a:	4423      	add	r3, r4
 801b55c:	e015      	b.n	801b58a <rshift+0x68>
 801b55e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801b562:	f1c1 0820 	rsb	r8, r1, #32
 801b566:	40cf      	lsrs	r7, r1
 801b568:	f105 0e04 	add.w	lr, r5, #4
 801b56c:	46a1      	mov	r9, r4
 801b56e:	4576      	cmp	r6, lr
 801b570:	46f4      	mov	ip, lr
 801b572:	d815      	bhi.n	801b5a0 <rshift+0x7e>
 801b574:	1a9b      	subs	r3, r3, r2
 801b576:	009a      	lsls	r2, r3, #2
 801b578:	3a04      	subs	r2, #4
 801b57a:	3501      	adds	r5, #1
 801b57c:	42ae      	cmp	r6, r5
 801b57e:	bf38      	it	cc
 801b580:	2200      	movcc	r2, #0
 801b582:	18a3      	adds	r3, r4, r2
 801b584:	50a7      	str	r7, [r4, r2]
 801b586:	b107      	cbz	r7, 801b58a <rshift+0x68>
 801b588:	3304      	adds	r3, #4
 801b58a:	1b1a      	subs	r2, r3, r4
 801b58c:	42a3      	cmp	r3, r4
 801b58e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801b592:	bf08      	it	eq
 801b594:	2300      	moveq	r3, #0
 801b596:	6102      	str	r2, [r0, #16]
 801b598:	bf08      	it	eq
 801b59a:	6143      	streq	r3, [r0, #20]
 801b59c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b5a0:	f8dc c000 	ldr.w	ip, [ip]
 801b5a4:	fa0c fc08 	lsl.w	ip, ip, r8
 801b5a8:	ea4c 0707 	orr.w	r7, ip, r7
 801b5ac:	f849 7b04 	str.w	r7, [r9], #4
 801b5b0:	f85e 7b04 	ldr.w	r7, [lr], #4
 801b5b4:	40cf      	lsrs	r7, r1
 801b5b6:	e7da      	b.n	801b56e <rshift+0x4c>
 801b5b8:	f851 cb04 	ldr.w	ip, [r1], #4
 801b5bc:	f847 cf04 	str.w	ip, [r7, #4]!
 801b5c0:	e7c3      	b.n	801b54a <rshift+0x28>
 801b5c2:	4623      	mov	r3, r4
 801b5c4:	e7e1      	b.n	801b58a <rshift+0x68>

0801b5c6 <__hexdig_fun>:
 801b5c6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801b5ca:	2b09      	cmp	r3, #9
 801b5cc:	d802      	bhi.n	801b5d4 <__hexdig_fun+0xe>
 801b5ce:	3820      	subs	r0, #32
 801b5d0:	b2c0      	uxtb	r0, r0
 801b5d2:	4770      	bx	lr
 801b5d4:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801b5d8:	2b05      	cmp	r3, #5
 801b5da:	d801      	bhi.n	801b5e0 <__hexdig_fun+0x1a>
 801b5dc:	3847      	subs	r0, #71	; 0x47
 801b5de:	e7f7      	b.n	801b5d0 <__hexdig_fun+0xa>
 801b5e0:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801b5e4:	2b05      	cmp	r3, #5
 801b5e6:	d801      	bhi.n	801b5ec <__hexdig_fun+0x26>
 801b5e8:	3827      	subs	r0, #39	; 0x27
 801b5ea:	e7f1      	b.n	801b5d0 <__hexdig_fun+0xa>
 801b5ec:	2000      	movs	r0, #0
 801b5ee:	4770      	bx	lr

0801b5f0 <__gethex>:
 801b5f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5f4:	ed2d 8b02 	vpush	{d8}
 801b5f8:	b089      	sub	sp, #36	; 0x24
 801b5fa:	ee08 0a10 	vmov	s16, r0
 801b5fe:	9304      	str	r3, [sp, #16]
 801b600:	4bbc      	ldr	r3, [pc, #752]	; (801b8f4 <__gethex+0x304>)
 801b602:	681b      	ldr	r3, [r3, #0]
 801b604:	9301      	str	r3, [sp, #4]
 801b606:	4618      	mov	r0, r3
 801b608:	468b      	mov	fp, r1
 801b60a:	4690      	mov	r8, r2
 801b60c:	f7e4 fdea 	bl	80001e4 <strlen>
 801b610:	9b01      	ldr	r3, [sp, #4]
 801b612:	f8db 2000 	ldr.w	r2, [fp]
 801b616:	4403      	add	r3, r0
 801b618:	4682      	mov	sl, r0
 801b61a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801b61e:	9305      	str	r3, [sp, #20]
 801b620:	1c93      	adds	r3, r2, #2
 801b622:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801b626:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801b62a:	32fe      	adds	r2, #254	; 0xfe
 801b62c:	18d1      	adds	r1, r2, r3
 801b62e:	461f      	mov	r7, r3
 801b630:	f813 0b01 	ldrb.w	r0, [r3], #1
 801b634:	9100      	str	r1, [sp, #0]
 801b636:	2830      	cmp	r0, #48	; 0x30
 801b638:	d0f8      	beq.n	801b62c <__gethex+0x3c>
 801b63a:	f7ff ffc4 	bl	801b5c6 <__hexdig_fun>
 801b63e:	4604      	mov	r4, r0
 801b640:	2800      	cmp	r0, #0
 801b642:	d13a      	bne.n	801b6ba <__gethex+0xca>
 801b644:	9901      	ldr	r1, [sp, #4]
 801b646:	4652      	mov	r2, sl
 801b648:	4638      	mov	r0, r7
 801b64a:	f7fe fceb 	bl	801a024 <strncmp>
 801b64e:	4605      	mov	r5, r0
 801b650:	2800      	cmp	r0, #0
 801b652:	d168      	bne.n	801b726 <__gethex+0x136>
 801b654:	f817 000a 	ldrb.w	r0, [r7, sl]
 801b658:	eb07 060a 	add.w	r6, r7, sl
 801b65c:	f7ff ffb3 	bl	801b5c6 <__hexdig_fun>
 801b660:	2800      	cmp	r0, #0
 801b662:	d062      	beq.n	801b72a <__gethex+0x13a>
 801b664:	4633      	mov	r3, r6
 801b666:	7818      	ldrb	r0, [r3, #0]
 801b668:	2830      	cmp	r0, #48	; 0x30
 801b66a:	461f      	mov	r7, r3
 801b66c:	f103 0301 	add.w	r3, r3, #1
 801b670:	d0f9      	beq.n	801b666 <__gethex+0x76>
 801b672:	f7ff ffa8 	bl	801b5c6 <__hexdig_fun>
 801b676:	2301      	movs	r3, #1
 801b678:	fab0 f480 	clz	r4, r0
 801b67c:	0964      	lsrs	r4, r4, #5
 801b67e:	4635      	mov	r5, r6
 801b680:	9300      	str	r3, [sp, #0]
 801b682:	463a      	mov	r2, r7
 801b684:	4616      	mov	r6, r2
 801b686:	3201      	adds	r2, #1
 801b688:	7830      	ldrb	r0, [r6, #0]
 801b68a:	f7ff ff9c 	bl	801b5c6 <__hexdig_fun>
 801b68e:	2800      	cmp	r0, #0
 801b690:	d1f8      	bne.n	801b684 <__gethex+0x94>
 801b692:	9901      	ldr	r1, [sp, #4]
 801b694:	4652      	mov	r2, sl
 801b696:	4630      	mov	r0, r6
 801b698:	f7fe fcc4 	bl	801a024 <strncmp>
 801b69c:	b980      	cbnz	r0, 801b6c0 <__gethex+0xd0>
 801b69e:	b94d      	cbnz	r5, 801b6b4 <__gethex+0xc4>
 801b6a0:	eb06 050a 	add.w	r5, r6, sl
 801b6a4:	462a      	mov	r2, r5
 801b6a6:	4616      	mov	r6, r2
 801b6a8:	3201      	adds	r2, #1
 801b6aa:	7830      	ldrb	r0, [r6, #0]
 801b6ac:	f7ff ff8b 	bl	801b5c6 <__hexdig_fun>
 801b6b0:	2800      	cmp	r0, #0
 801b6b2:	d1f8      	bne.n	801b6a6 <__gethex+0xb6>
 801b6b4:	1bad      	subs	r5, r5, r6
 801b6b6:	00ad      	lsls	r5, r5, #2
 801b6b8:	e004      	b.n	801b6c4 <__gethex+0xd4>
 801b6ba:	2400      	movs	r4, #0
 801b6bc:	4625      	mov	r5, r4
 801b6be:	e7e0      	b.n	801b682 <__gethex+0x92>
 801b6c0:	2d00      	cmp	r5, #0
 801b6c2:	d1f7      	bne.n	801b6b4 <__gethex+0xc4>
 801b6c4:	7833      	ldrb	r3, [r6, #0]
 801b6c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801b6ca:	2b50      	cmp	r3, #80	; 0x50
 801b6cc:	d13b      	bne.n	801b746 <__gethex+0x156>
 801b6ce:	7873      	ldrb	r3, [r6, #1]
 801b6d0:	2b2b      	cmp	r3, #43	; 0x2b
 801b6d2:	d02c      	beq.n	801b72e <__gethex+0x13e>
 801b6d4:	2b2d      	cmp	r3, #45	; 0x2d
 801b6d6:	d02e      	beq.n	801b736 <__gethex+0x146>
 801b6d8:	1c71      	adds	r1, r6, #1
 801b6da:	f04f 0900 	mov.w	r9, #0
 801b6de:	7808      	ldrb	r0, [r1, #0]
 801b6e0:	f7ff ff71 	bl	801b5c6 <__hexdig_fun>
 801b6e4:	1e43      	subs	r3, r0, #1
 801b6e6:	b2db      	uxtb	r3, r3
 801b6e8:	2b18      	cmp	r3, #24
 801b6ea:	d82c      	bhi.n	801b746 <__gethex+0x156>
 801b6ec:	f1a0 0210 	sub.w	r2, r0, #16
 801b6f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801b6f4:	f7ff ff67 	bl	801b5c6 <__hexdig_fun>
 801b6f8:	1e43      	subs	r3, r0, #1
 801b6fa:	b2db      	uxtb	r3, r3
 801b6fc:	2b18      	cmp	r3, #24
 801b6fe:	d91d      	bls.n	801b73c <__gethex+0x14c>
 801b700:	f1b9 0f00 	cmp.w	r9, #0
 801b704:	d000      	beq.n	801b708 <__gethex+0x118>
 801b706:	4252      	negs	r2, r2
 801b708:	4415      	add	r5, r2
 801b70a:	f8cb 1000 	str.w	r1, [fp]
 801b70e:	b1e4      	cbz	r4, 801b74a <__gethex+0x15a>
 801b710:	9b00      	ldr	r3, [sp, #0]
 801b712:	2b00      	cmp	r3, #0
 801b714:	bf14      	ite	ne
 801b716:	2700      	movne	r7, #0
 801b718:	2706      	moveq	r7, #6
 801b71a:	4638      	mov	r0, r7
 801b71c:	b009      	add	sp, #36	; 0x24
 801b71e:	ecbd 8b02 	vpop	{d8}
 801b722:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b726:	463e      	mov	r6, r7
 801b728:	4625      	mov	r5, r4
 801b72a:	2401      	movs	r4, #1
 801b72c:	e7ca      	b.n	801b6c4 <__gethex+0xd4>
 801b72e:	f04f 0900 	mov.w	r9, #0
 801b732:	1cb1      	adds	r1, r6, #2
 801b734:	e7d3      	b.n	801b6de <__gethex+0xee>
 801b736:	f04f 0901 	mov.w	r9, #1
 801b73a:	e7fa      	b.n	801b732 <__gethex+0x142>
 801b73c:	230a      	movs	r3, #10
 801b73e:	fb03 0202 	mla	r2, r3, r2, r0
 801b742:	3a10      	subs	r2, #16
 801b744:	e7d4      	b.n	801b6f0 <__gethex+0x100>
 801b746:	4631      	mov	r1, r6
 801b748:	e7df      	b.n	801b70a <__gethex+0x11a>
 801b74a:	1bf3      	subs	r3, r6, r7
 801b74c:	3b01      	subs	r3, #1
 801b74e:	4621      	mov	r1, r4
 801b750:	2b07      	cmp	r3, #7
 801b752:	dc0b      	bgt.n	801b76c <__gethex+0x17c>
 801b754:	ee18 0a10 	vmov	r0, s16
 801b758:	f000 fae6 	bl	801bd28 <_Balloc>
 801b75c:	4604      	mov	r4, r0
 801b75e:	b940      	cbnz	r0, 801b772 <__gethex+0x182>
 801b760:	4b65      	ldr	r3, [pc, #404]	; (801b8f8 <__gethex+0x308>)
 801b762:	4602      	mov	r2, r0
 801b764:	21de      	movs	r1, #222	; 0xde
 801b766:	4865      	ldr	r0, [pc, #404]	; (801b8fc <__gethex+0x30c>)
 801b768:	f7ff fcd8 	bl	801b11c <__assert_func>
 801b76c:	3101      	adds	r1, #1
 801b76e:	105b      	asrs	r3, r3, #1
 801b770:	e7ee      	b.n	801b750 <__gethex+0x160>
 801b772:	f100 0914 	add.w	r9, r0, #20
 801b776:	f04f 0b00 	mov.w	fp, #0
 801b77a:	f1ca 0301 	rsb	r3, sl, #1
 801b77e:	f8cd 9008 	str.w	r9, [sp, #8]
 801b782:	f8cd b000 	str.w	fp, [sp]
 801b786:	9306      	str	r3, [sp, #24]
 801b788:	42b7      	cmp	r7, r6
 801b78a:	d340      	bcc.n	801b80e <__gethex+0x21e>
 801b78c:	9802      	ldr	r0, [sp, #8]
 801b78e:	9b00      	ldr	r3, [sp, #0]
 801b790:	f840 3b04 	str.w	r3, [r0], #4
 801b794:	eba0 0009 	sub.w	r0, r0, r9
 801b798:	1080      	asrs	r0, r0, #2
 801b79a:	0146      	lsls	r6, r0, #5
 801b79c:	6120      	str	r0, [r4, #16]
 801b79e:	4618      	mov	r0, r3
 801b7a0:	f000 fbb8 	bl	801bf14 <__hi0bits>
 801b7a4:	1a30      	subs	r0, r6, r0
 801b7a6:	f8d8 6000 	ldr.w	r6, [r8]
 801b7aa:	42b0      	cmp	r0, r6
 801b7ac:	dd63      	ble.n	801b876 <__gethex+0x286>
 801b7ae:	1b87      	subs	r7, r0, r6
 801b7b0:	4639      	mov	r1, r7
 801b7b2:	4620      	mov	r0, r4
 801b7b4:	f000 ff52 	bl	801c65c <__any_on>
 801b7b8:	4682      	mov	sl, r0
 801b7ba:	b1a8      	cbz	r0, 801b7e8 <__gethex+0x1f8>
 801b7bc:	1e7b      	subs	r3, r7, #1
 801b7be:	1159      	asrs	r1, r3, #5
 801b7c0:	f003 021f 	and.w	r2, r3, #31
 801b7c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801b7c8:	f04f 0a01 	mov.w	sl, #1
 801b7cc:	fa0a f202 	lsl.w	r2, sl, r2
 801b7d0:	420a      	tst	r2, r1
 801b7d2:	d009      	beq.n	801b7e8 <__gethex+0x1f8>
 801b7d4:	4553      	cmp	r3, sl
 801b7d6:	dd05      	ble.n	801b7e4 <__gethex+0x1f4>
 801b7d8:	1eb9      	subs	r1, r7, #2
 801b7da:	4620      	mov	r0, r4
 801b7dc:	f000 ff3e 	bl	801c65c <__any_on>
 801b7e0:	2800      	cmp	r0, #0
 801b7e2:	d145      	bne.n	801b870 <__gethex+0x280>
 801b7e4:	f04f 0a02 	mov.w	sl, #2
 801b7e8:	4639      	mov	r1, r7
 801b7ea:	4620      	mov	r0, r4
 801b7ec:	f7ff fe99 	bl	801b522 <rshift>
 801b7f0:	443d      	add	r5, r7
 801b7f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801b7f6:	42ab      	cmp	r3, r5
 801b7f8:	da4c      	bge.n	801b894 <__gethex+0x2a4>
 801b7fa:	ee18 0a10 	vmov	r0, s16
 801b7fe:	4621      	mov	r1, r4
 801b800:	f000 fad2 	bl	801bda8 <_Bfree>
 801b804:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801b806:	2300      	movs	r3, #0
 801b808:	6013      	str	r3, [r2, #0]
 801b80a:	27a3      	movs	r7, #163	; 0xa3
 801b80c:	e785      	b.n	801b71a <__gethex+0x12a>
 801b80e:	1e73      	subs	r3, r6, #1
 801b810:	9a05      	ldr	r2, [sp, #20]
 801b812:	9303      	str	r3, [sp, #12]
 801b814:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801b818:	4293      	cmp	r3, r2
 801b81a:	d019      	beq.n	801b850 <__gethex+0x260>
 801b81c:	f1bb 0f20 	cmp.w	fp, #32
 801b820:	d107      	bne.n	801b832 <__gethex+0x242>
 801b822:	9b02      	ldr	r3, [sp, #8]
 801b824:	9a00      	ldr	r2, [sp, #0]
 801b826:	f843 2b04 	str.w	r2, [r3], #4
 801b82a:	9302      	str	r3, [sp, #8]
 801b82c:	2300      	movs	r3, #0
 801b82e:	9300      	str	r3, [sp, #0]
 801b830:	469b      	mov	fp, r3
 801b832:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801b836:	f7ff fec6 	bl	801b5c6 <__hexdig_fun>
 801b83a:	9b00      	ldr	r3, [sp, #0]
 801b83c:	f000 000f 	and.w	r0, r0, #15
 801b840:	fa00 f00b 	lsl.w	r0, r0, fp
 801b844:	4303      	orrs	r3, r0
 801b846:	9300      	str	r3, [sp, #0]
 801b848:	f10b 0b04 	add.w	fp, fp, #4
 801b84c:	9b03      	ldr	r3, [sp, #12]
 801b84e:	e00d      	b.n	801b86c <__gethex+0x27c>
 801b850:	9b03      	ldr	r3, [sp, #12]
 801b852:	9a06      	ldr	r2, [sp, #24]
 801b854:	4413      	add	r3, r2
 801b856:	42bb      	cmp	r3, r7
 801b858:	d3e0      	bcc.n	801b81c <__gethex+0x22c>
 801b85a:	4618      	mov	r0, r3
 801b85c:	9901      	ldr	r1, [sp, #4]
 801b85e:	9307      	str	r3, [sp, #28]
 801b860:	4652      	mov	r2, sl
 801b862:	f7fe fbdf 	bl	801a024 <strncmp>
 801b866:	9b07      	ldr	r3, [sp, #28]
 801b868:	2800      	cmp	r0, #0
 801b86a:	d1d7      	bne.n	801b81c <__gethex+0x22c>
 801b86c:	461e      	mov	r6, r3
 801b86e:	e78b      	b.n	801b788 <__gethex+0x198>
 801b870:	f04f 0a03 	mov.w	sl, #3
 801b874:	e7b8      	b.n	801b7e8 <__gethex+0x1f8>
 801b876:	da0a      	bge.n	801b88e <__gethex+0x29e>
 801b878:	1a37      	subs	r7, r6, r0
 801b87a:	4621      	mov	r1, r4
 801b87c:	ee18 0a10 	vmov	r0, s16
 801b880:	463a      	mov	r2, r7
 801b882:	f000 fcad 	bl	801c1e0 <__lshift>
 801b886:	1bed      	subs	r5, r5, r7
 801b888:	4604      	mov	r4, r0
 801b88a:	f100 0914 	add.w	r9, r0, #20
 801b88e:	f04f 0a00 	mov.w	sl, #0
 801b892:	e7ae      	b.n	801b7f2 <__gethex+0x202>
 801b894:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801b898:	42a8      	cmp	r0, r5
 801b89a:	dd72      	ble.n	801b982 <__gethex+0x392>
 801b89c:	1b45      	subs	r5, r0, r5
 801b89e:	42ae      	cmp	r6, r5
 801b8a0:	dc36      	bgt.n	801b910 <__gethex+0x320>
 801b8a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b8a6:	2b02      	cmp	r3, #2
 801b8a8:	d02a      	beq.n	801b900 <__gethex+0x310>
 801b8aa:	2b03      	cmp	r3, #3
 801b8ac:	d02c      	beq.n	801b908 <__gethex+0x318>
 801b8ae:	2b01      	cmp	r3, #1
 801b8b0:	d115      	bne.n	801b8de <__gethex+0x2ee>
 801b8b2:	42ae      	cmp	r6, r5
 801b8b4:	d113      	bne.n	801b8de <__gethex+0x2ee>
 801b8b6:	2e01      	cmp	r6, #1
 801b8b8:	d10b      	bne.n	801b8d2 <__gethex+0x2e2>
 801b8ba:	9a04      	ldr	r2, [sp, #16]
 801b8bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b8c0:	6013      	str	r3, [r2, #0]
 801b8c2:	2301      	movs	r3, #1
 801b8c4:	6123      	str	r3, [r4, #16]
 801b8c6:	f8c9 3000 	str.w	r3, [r9]
 801b8ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b8cc:	2762      	movs	r7, #98	; 0x62
 801b8ce:	601c      	str	r4, [r3, #0]
 801b8d0:	e723      	b.n	801b71a <__gethex+0x12a>
 801b8d2:	1e71      	subs	r1, r6, #1
 801b8d4:	4620      	mov	r0, r4
 801b8d6:	f000 fec1 	bl	801c65c <__any_on>
 801b8da:	2800      	cmp	r0, #0
 801b8dc:	d1ed      	bne.n	801b8ba <__gethex+0x2ca>
 801b8de:	ee18 0a10 	vmov	r0, s16
 801b8e2:	4621      	mov	r1, r4
 801b8e4:	f000 fa60 	bl	801bda8 <_Bfree>
 801b8e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801b8ea:	2300      	movs	r3, #0
 801b8ec:	6013      	str	r3, [r2, #0]
 801b8ee:	2750      	movs	r7, #80	; 0x50
 801b8f0:	e713      	b.n	801b71a <__gethex+0x12a>
 801b8f2:	bf00      	nop
 801b8f4:	0801f948 	.word	0x0801f948
 801b8f8:	0801f8cc 	.word	0x0801f8cc
 801b8fc:	0801f8dd 	.word	0x0801f8dd
 801b900:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b902:	2b00      	cmp	r3, #0
 801b904:	d1eb      	bne.n	801b8de <__gethex+0x2ee>
 801b906:	e7d8      	b.n	801b8ba <__gethex+0x2ca>
 801b908:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b90a:	2b00      	cmp	r3, #0
 801b90c:	d1d5      	bne.n	801b8ba <__gethex+0x2ca>
 801b90e:	e7e6      	b.n	801b8de <__gethex+0x2ee>
 801b910:	1e6f      	subs	r7, r5, #1
 801b912:	f1ba 0f00 	cmp.w	sl, #0
 801b916:	d131      	bne.n	801b97c <__gethex+0x38c>
 801b918:	b127      	cbz	r7, 801b924 <__gethex+0x334>
 801b91a:	4639      	mov	r1, r7
 801b91c:	4620      	mov	r0, r4
 801b91e:	f000 fe9d 	bl	801c65c <__any_on>
 801b922:	4682      	mov	sl, r0
 801b924:	117b      	asrs	r3, r7, #5
 801b926:	2101      	movs	r1, #1
 801b928:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801b92c:	f007 071f 	and.w	r7, r7, #31
 801b930:	fa01 f707 	lsl.w	r7, r1, r7
 801b934:	421f      	tst	r7, r3
 801b936:	4629      	mov	r1, r5
 801b938:	4620      	mov	r0, r4
 801b93a:	bf18      	it	ne
 801b93c:	f04a 0a02 	orrne.w	sl, sl, #2
 801b940:	1b76      	subs	r6, r6, r5
 801b942:	f7ff fdee 	bl	801b522 <rshift>
 801b946:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801b94a:	2702      	movs	r7, #2
 801b94c:	f1ba 0f00 	cmp.w	sl, #0
 801b950:	d048      	beq.n	801b9e4 <__gethex+0x3f4>
 801b952:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801b956:	2b02      	cmp	r3, #2
 801b958:	d015      	beq.n	801b986 <__gethex+0x396>
 801b95a:	2b03      	cmp	r3, #3
 801b95c:	d017      	beq.n	801b98e <__gethex+0x39e>
 801b95e:	2b01      	cmp	r3, #1
 801b960:	d109      	bne.n	801b976 <__gethex+0x386>
 801b962:	f01a 0f02 	tst.w	sl, #2
 801b966:	d006      	beq.n	801b976 <__gethex+0x386>
 801b968:	f8d9 0000 	ldr.w	r0, [r9]
 801b96c:	ea4a 0a00 	orr.w	sl, sl, r0
 801b970:	f01a 0f01 	tst.w	sl, #1
 801b974:	d10e      	bne.n	801b994 <__gethex+0x3a4>
 801b976:	f047 0710 	orr.w	r7, r7, #16
 801b97a:	e033      	b.n	801b9e4 <__gethex+0x3f4>
 801b97c:	f04f 0a01 	mov.w	sl, #1
 801b980:	e7d0      	b.n	801b924 <__gethex+0x334>
 801b982:	2701      	movs	r7, #1
 801b984:	e7e2      	b.n	801b94c <__gethex+0x35c>
 801b986:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b988:	f1c3 0301 	rsb	r3, r3, #1
 801b98c:	9315      	str	r3, [sp, #84]	; 0x54
 801b98e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801b990:	2b00      	cmp	r3, #0
 801b992:	d0f0      	beq.n	801b976 <__gethex+0x386>
 801b994:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801b998:	f104 0314 	add.w	r3, r4, #20
 801b99c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801b9a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801b9a4:	f04f 0c00 	mov.w	ip, #0
 801b9a8:	4618      	mov	r0, r3
 801b9aa:	f853 2b04 	ldr.w	r2, [r3], #4
 801b9ae:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 801b9b2:	d01c      	beq.n	801b9ee <__gethex+0x3fe>
 801b9b4:	3201      	adds	r2, #1
 801b9b6:	6002      	str	r2, [r0, #0]
 801b9b8:	2f02      	cmp	r7, #2
 801b9ba:	f104 0314 	add.w	r3, r4, #20
 801b9be:	d13f      	bne.n	801ba40 <__gethex+0x450>
 801b9c0:	f8d8 2000 	ldr.w	r2, [r8]
 801b9c4:	3a01      	subs	r2, #1
 801b9c6:	42b2      	cmp	r2, r6
 801b9c8:	d10a      	bne.n	801b9e0 <__gethex+0x3f0>
 801b9ca:	1171      	asrs	r1, r6, #5
 801b9cc:	2201      	movs	r2, #1
 801b9ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801b9d2:	f006 061f 	and.w	r6, r6, #31
 801b9d6:	fa02 f606 	lsl.w	r6, r2, r6
 801b9da:	421e      	tst	r6, r3
 801b9dc:	bf18      	it	ne
 801b9de:	4617      	movne	r7, r2
 801b9e0:	f047 0720 	orr.w	r7, r7, #32
 801b9e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b9e6:	601c      	str	r4, [r3, #0]
 801b9e8:	9b04      	ldr	r3, [sp, #16]
 801b9ea:	601d      	str	r5, [r3, #0]
 801b9ec:	e695      	b.n	801b71a <__gethex+0x12a>
 801b9ee:	4299      	cmp	r1, r3
 801b9f0:	f843 cc04 	str.w	ip, [r3, #-4]
 801b9f4:	d8d8      	bhi.n	801b9a8 <__gethex+0x3b8>
 801b9f6:	68a3      	ldr	r3, [r4, #8]
 801b9f8:	459b      	cmp	fp, r3
 801b9fa:	db19      	blt.n	801ba30 <__gethex+0x440>
 801b9fc:	6861      	ldr	r1, [r4, #4]
 801b9fe:	ee18 0a10 	vmov	r0, s16
 801ba02:	3101      	adds	r1, #1
 801ba04:	f000 f990 	bl	801bd28 <_Balloc>
 801ba08:	4681      	mov	r9, r0
 801ba0a:	b918      	cbnz	r0, 801ba14 <__gethex+0x424>
 801ba0c:	4b1a      	ldr	r3, [pc, #104]	; (801ba78 <__gethex+0x488>)
 801ba0e:	4602      	mov	r2, r0
 801ba10:	2184      	movs	r1, #132	; 0x84
 801ba12:	e6a8      	b.n	801b766 <__gethex+0x176>
 801ba14:	6922      	ldr	r2, [r4, #16]
 801ba16:	3202      	adds	r2, #2
 801ba18:	f104 010c 	add.w	r1, r4, #12
 801ba1c:	0092      	lsls	r2, r2, #2
 801ba1e:	300c      	adds	r0, #12
 801ba20:	f7fd fe88 	bl	8019734 <memcpy>
 801ba24:	4621      	mov	r1, r4
 801ba26:	ee18 0a10 	vmov	r0, s16
 801ba2a:	f000 f9bd 	bl	801bda8 <_Bfree>
 801ba2e:	464c      	mov	r4, r9
 801ba30:	6923      	ldr	r3, [r4, #16]
 801ba32:	1c5a      	adds	r2, r3, #1
 801ba34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801ba38:	6122      	str	r2, [r4, #16]
 801ba3a:	2201      	movs	r2, #1
 801ba3c:	615a      	str	r2, [r3, #20]
 801ba3e:	e7bb      	b.n	801b9b8 <__gethex+0x3c8>
 801ba40:	6922      	ldr	r2, [r4, #16]
 801ba42:	455a      	cmp	r2, fp
 801ba44:	dd0b      	ble.n	801ba5e <__gethex+0x46e>
 801ba46:	2101      	movs	r1, #1
 801ba48:	4620      	mov	r0, r4
 801ba4a:	f7ff fd6a 	bl	801b522 <rshift>
 801ba4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801ba52:	3501      	adds	r5, #1
 801ba54:	42ab      	cmp	r3, r5
 801ba56:	f6ff aed0 	blt.w	801b7fa <__gethex+0x20a>
 801ba5a:	2701      	movs	r7, #1
 801ba5c:	e7c0      	b.n	801b9e0 <__gethex+0x3f0>
 801ba5e:	f016 061f 	ands.w	r6, r6, #31
 801ba62:	d0fa      	beq.n	801ba5a <__gethex+0x46a>
 801ba64:	449a      	add	sl, r3
 801ba66:	f1c6 0620 	rsb	r6, r6, #32
 801ba6a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801ba6e:	f000 fa51 	bl	801bf14 <__hi0bits>
 801ba72:	42b0      	cmp	r0, r6
 801ba74:	dbe7      	blt.n	801ba46 <__gethex+0x456>
 801ba76:	e7f0      	b.n	801ba5a <__gethex+0x46a>
 801ba78:	0801f8cc 	.word	0x0801f8cc

0801ba7c <L_shift>:
 801ba7c:	f1c2 0208 	rsb	r2, r2, #8
 801ba80:	0092      	lsls	r2, r2, #2
 801ba82:	b570      	push	{r4, r5, r6, lr}
 801ba84:	f1c2 0620 	rsb	r6, r2, #32
 801ba88:	6843      	ldr	r3, [r0, #4]
 801ba8a:	6804      	ldr	r4, [r0, #0]
 801ba8c:	fa03 f506 	lsl.w	r5, r3, r6
 801ba90:	432c      	orrs	r4, r5
 801ba92:	40d3      	lsrs	r3, r2
 801ba94:	6004      	str	r4, [r0, #0]
 801ba96:	f840 3f04 	str.w	r3, [r0, #4]!
 801ba9a:	4288      	cmp	r0, r1
 801ba9c:	d3f4      	bcc.n	801ba88 <L_shift+0xc>
 801ba9e:	bd70      	pop	{r4, r5, r6, pc}

0801baa0 <__match>:
 801baa0:	b530      	push	{r4, r5, lr}
 801baa2:	6803      	ldr	r3, [r0, #0]
 801baa4:	3301      	adds	r3, #1
 801baa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801baaa:	b914      	cbnz	r4, 801bab2 <__match+0x12>
 801baac:	6003      	str	r3, [r0, #0]
 801baae:	2001      	movs	r0, #1
 801bab0:	bd30      	pop	{r4, r5, pc}
 801bab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bab6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801baba:	2d19      	cmp	r5, #25
 801babc:	bf98      	it	ls
 801babe:	3220      	addls	r2, #32
 801bac0:	42a2      	cmp	r2, r4
 801bac2:	d0f0      	beq.n	801baa6 <__match+0x6>
 801bac4:	2000      	movs	r0, #0
 801bac6:	e7f3      	b.n	801bab0 <__match+0x10>

0801bac8 <__hexnan>:
 801bac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bacc:	680b      	ldr	r3, [r1, #0]
 801bace:	6801      	ldr	r1, [r0, #0]
 801bad0:	115e      	asrs	r6, r3, #5
 801bad2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801bad6:	f013 031f 	ands.w	r3, r3, #31
 801bada:	b087      	sub	sp, #28
 801badc:	bf18      	it	ne
 801bade:	3604      	addne	r6, #4
 801bae0:	2500      	movs	r5, #0
 801bae2:	1f37      	subs	r7, r6, #4
 801bae4:	4682      	mov	sl, r0
 801bae6:	4690      	mov	r8, r2
 801bae8:	9301      	str	r3, [sp, #4]
 801baea:	f846 5c04 	str.w	r5, [r6, #-4]
 801baee:	46b9      	mov	r9, r7
 801baf0:	463c      	mov	r4, r7
 801baf2:	9502      	str	r5, [sp, #8]
 801baf4:	46ab      	mov	fp, r5
 801baf6:	784a      	ldrb	r2, [r1, #1]
 801baf8:	1c4b      	adds	r3, r1, #1
 801bafa:	9303      	str	r3, [sp, #12]
 801bafc:	b342      	cbz	r2, 801bb50 <__hexnan+0x88>
 801bafe:	4610      	mov	r0, r2
 801bb00:	9105      	str	r1, [sp, #20]
 801bb02:	9204      	str	r2, [sp, #16]
 801bb04:	f7ff fd5f 	bl	801b5c6 <__hexdig_fun>
 801bb08:	2800      	cmp	r0, #0
 801bb0a:	d14f      	bne.n	801bbac <__hexnan+0xe4>
 801bb0c:	9a04      	ldr	r2, [sp, #16]
 801bb0e:	9905      	ldr	r1, [sp, #20]
 801bb10:	2a20      	cmp	r2, #32
 801bb12:	d818      	bhi.n	801bb46 <__hexnan+0x7e>
 801bb14:	9b02      	ldr	r3, [sp, #8]
 801bb16:	459b      	cmp	fp, r3
 801bb18:	dd13      	ble.n	801bb42 <__hexnan+0x7a>
 801bb1a:	454c      	cmp	r4, r9
 801bb1c:	d206      	bcs.n	801bb2c <__hexnan+0x64>
 801bb1e:	2d07      	cmp	r5, #7
 801bb20:	dc04      	bgt.n	801bb2c <__hexnan+0x64>
 801bb22:	462a      	mov	r2, r5
 801bb24:	4649      	mov	r1, r9
 801bb26:	4620      	mov	r0, r4
 801bb28:	f7ff ffa8 	bl	801ba7c <L_shift>
 801bb2c:	4544      	cmp	r4, r8
 801bb2e:	d950      	bls.n	801bbd2 <__hexnan+0x10a>
 801bb30:	2300      	movs	r3, #0
 801bb32:	f1a4 0904 	sub.w	r9, r4, #4
 801bb36:	f844 3c04 	str.w	r3, [r4, #-4]
 801bb3a:	f8cd b008 	str.w	fp, [sp, #8]
 801bb3e:	464c      	mov	r4, r9
 801bb40:	461d      	mov	r5, r3
 801bb42:	9903      	ldr	r1, [sp, #12]
 801bb44:	e7d7      	b.n	801baf6 <__hexnan+0x2e>
 801bb46:	2a29      	cmp	r2, #41	; 0x29
 801bb48:	d156      	bne.n	801bbf8 <__hexnan+0x130>
 801bb4a:	3102      	adds	r1, #2
 801bb4c:	f8ca 1000 	str.w	r1, [sl]
 801bb50:	f1bb 0f00 	cmp.w	fp, #0
 801bb54:	d050      	beq.n	801bbf8 <__hexnan+0x130>
 801bb56:	454c      	cmp	r4, r9
 801bb58:	d206      	bcs.n	801bb68 <__hexnan+0xa0>
 801bb5a:	2d07      	cmp	r5, #7
 801bb5c:	dc04      	bgt.n	801bb68 <__hexnan+0xa0>
 801bb5e:	462a      	mov	r2, r5
 801bb60:	4649      	mov	r1, r9
 801bb62:	4620      	mov	r0, r4
 801bb64:	f7ff ff8a 	bl	801ba7c <L_shift>
 801bb68:	4544      	cmp	r4, r8
 801bb6a:	d934      	bls.n	801bbd6 <__hexnan+0x10e>
 801bb6c:	f1a8 0204 	sub.w	r2, r8, #4
 801bb70:	4623      	mov	r3, r4
 801bb72:	f853 1b04 	ldr.w	r1, [r3], #4
 801bb76:	f842 1f04 	str.w	r1, [r2, #4]!
 801bb7a:	429f      	cmp	r7, r3
 801bb7c:	d2f9      	bcs.n	801bb72 <__hexnan+0xaa>
 801bb7e:	1b3b      	subs	r3, r7, r4
 801bb80:	f023 0303 	bic.w	r3, r3, #3
 801bb84:	3304      	adds	r3, #4
 801bb86:	3401      	adds	r4, #1
 801bb88:	3e03      	subs	r6, #3
 801bb8a:	42b4      	cmp	r4, r6
 801bb8c:	bf88      	it	hi
 801bb8e:	2304      	movhi	r3, #4
 801bb90:	4443      	add	r3, r8
 801bb92:	2200      	movs	r2, #0
 801bb94:	f843 2b04 	str.w	r2, [r3], #4
 801bb98:	429f      	cmp	r7, r3
 801bb9a:	d2fb      	bcs.n	801bb94 <__hexnan+0xcc>
 801bb9c:	683b      	ldr	r3, [r7, #0]
 801bb9e:	b91b      	cbnz	r3, 801bba8 <__hexnan+0xe0>
 801bba0:	4547      	cmp	r7, r8
 801bba2:	d127      	bne.n	801bbf4 <__hexnan+0x12c>
 801bba4:	2301      	movs	r3, #1
 801bba6:	603b      	str	r3, [r7, #0]
 801bba8:	2005      	movs	r0, #5
 801bbaa:	e026      	b.n	801bbfa <__hexnan+0x132>
 801bbac:	3501      	adds	r5, #1
 801bbae:	2d08      	cmp	r5, #8
 801bbb0:	f10b 0b01 	add.w	fp, fp, #1
 801bbb4:	dd06      	ble.n	801bbc4 <__hexnan+0xfc>
 801bbb6:	4544      	cmp	r4, r8
 801bbb8:	d9c3      	bls.n	801bb42 <__hexnan+0x7a>
 801bbba:	2300      	movs	r3, #0
 801bbbc:	f844 3c04 	str.w	r3, [r4, #-4]
 801bbc0:	2501      	movs	r5, #1
 801bbc2:	3c04      	subs	r4, #4
 801bbc4:	6822      	ldr	r2, [r4, #0]
 801bbc6:	f000 000f 	and.w	r0, r0, #15
 801bbca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801bbce:	6022      	str	r2, [r4, #0]
 801bbd0:	e7b7      	b.n	801bb42 <__hexnan+0x7a>
 801bbd2:	2508      	movs	r5, #8
 801bbd4:	e7b5      	b.n	801bb42 <__hexnan+0x7a>
 801bbd6:	9b01      	ldr	r3, [sp, #4]
 801bbd8:	2b00      	cmp	r3, #0
 801bbda:	d0df      	beq.n	801bb9c <__hexnan+0xd4>
 801bbdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801bbe0:	f1c3 0320 	rsb	r3, r3, #32
 801bbe4:	fa22 f303 	lsr.w	r3, r2, r3
 801bbe8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801bbec:	401a      	ands	r2, r3
 801bbee:	f846 2c04 	str.w	r2, [r6, #-4]
 801bbf2:	e7d3      	b.n	801bb9c <__hexnan+0xd4>
 801bbf4:	3f04      	subs	r7, #4
 801bbf6:	e7d1      	b.n	801bb9c <__hexnan+0xd4>
 801bbf8:	2004      	movs	r0, #4
 801bbfa:	b007      	add	sp, #28
 801bbfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801bc00 <_lseek_r>:
 801bc00:	b538      	push	{r3, r4, r5, lr}
 801bc02:	4d07      	ldr	r5, [pc, #28]	; (801bc20 <_lseek_r+0x20>)
 801bc04:	4604      	mov	r4, r0
 801bc06:	4608      	mov	r0, r1
 801bc08:	4611      	mov	r1, r2
 801bc0a:	2200      	movs	r2, #0
 801bc0c:	602a      	str	r2, [r5, #0]
 801bc0e:	461a      	mov	r2, r3
 801bc10:	f7e7 ff7c 	bl	8003b0c <_lseek>
 801bc14:	1c43      	adds	r3, r0, #1
 801bc16:	d102      	bne.n	801bc1e <_lseek_r+0x1e>
 801bc18:	682b      	ldr	r3, [r5, #0]
 801bc1a:	b103      	cbz	r3, 801bc1e <_lseek_r+0x1e>
 801bc1c:	6023      	str	r3, [r4, #0]
 801bc1e:	bd38      	pop	{r3, r4, r5, pc}
 801bc20:	2001604c 	.word	0x2001604c

0801bc24 <__swhatbuf_r>:
 801bc24:	b570      	push	{r4, r5, r6, lr}
 801bc26:	460e      	mov	r6, r1
 801bc28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bc2c:	2900      	cmp	r1, #0
 801bc2e:	b096      	sub	sp, #88	; 0x58
 801bc30:	4614      	mov	r4, r2
 801bc32:	461d      	mov	r5, r3
 801bc34:	da07      	bge.n	801bc46 <__swhatbuf_r+0x22>
 801bc36:	2300      	movs	r3, #0
 801bc38:	602b      	str	r3, [r5, #0]
 801bc3a:	89b3      	ldrh	r3, [r6, #12]
 801bc3c:	061a      	lsls	r2, r3, #24
 801bc3e:	d410      	bmi.n	801bc62 <__swhatbuf_r+0x3e>
 801bc40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801bc44:	e00e      	b.n	801bc64 <__swhatbuf_r+0x40>
 801bc46:	466a      	mov	r2, sp
 801bc48:	f001 fd5a 	bl	801d700 <_fstat_r>
 801bc4c:	2800      	cmp	r0, #0
 801bc4e:	dbf2      	blt.n	801bc36 <__swhatbuf_r+0x12>
 801bc50:	9a01      	ldr	r2, [sp, #4]
 801bc52:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801bc56:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801bc5a:	425a      	negs	r2, r3
 801bc5c:	415a      	adcs	r2, r3
 801bc5e:	602a      	str	r2, [r5, #0]
 801bc60:	e7ee      	b.n	801bc40 <__swhatbuf_r+0x1c>
 801bc62:	2340      	movs	r3, #64	; 0x40
 801bc64:	2000      	movs	r0, #0
 801bc66:	6023      	str	r3, [r4, #0]
 801bc68:	b016      	add	sp, #88	; 0x58
 801bc6a:	bd70      	pop	{r4, r5, r6, pc}

0801bc6c <__smakebuf_r>:
 801bc6c:	898b      	ldrh	r3, [r1, #12]
 801bc6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801bc70:	079d      	lsls	r5, r3, #30
 801bc72:	4606      	mov	r6, r0
 801bc74:	460c      	mov	r4, r1
 801bc76:	d507      	bpl.n	801bc88 <__smakebuf_r+0x1c>
 801bc78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801bc7c:	6023      	str	r3, [r4, #0]
 801bc7e:	6123      	str	r3, [r4, #16]
 801bc80:	2301      	movs	r3, #1
 801bc82:	6163      	str	r3, [r4, #20]
 801bc84:	b002      	add	sp, #8
 801bc86:	bd70      	pop	{r4, r5, r6, pc}
 801bc88:	ab01      	add	r3, sp, #4
 801bc8a:	466a      	mov	r2, sp
 801bc8c:	f7ff ffca 	bl	801bc24 <__swhatbuf_r>
 801bc90:	9900      	ldr	r1, [sp, #0]
 801bc92:	4605      	mov	r5, r0
 801bc94:	4630      	mov	r0, r6
 801bc96:	f7fd fddd 	bl	8019854 <_malloc_r>
 801bc9a:	b948      	cbnz	r0, 801bcb0 <__smakebuf_r+0x44>
 801bc9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bca0:	059a      	lsls	r2, r3, #22
 801bca2:	d4ef      	bmi.n	801bc84 <__smakebuf_r+0x18>
 801bca4:	f023 0303 	bic.w	r3, r3, #3
 801bca8:	f043 0302 	orr.w	r3, r3, #2
 801bcac:	81a3      	strh	r3, [r4, #12]
 801bcae:	e7e3      	b.n	801bc78 <__smakebuf_r+0xc>
 801bcb0:	4b0d      	ldr	r3, [pc, #52]	; (801bce8 <__smakebuf_r+0x7c>)
 801bcb2:	62b3      	str	r3, [r6, #40]	; 0x28
 801bcb4:	89a3      	ldrh	r3, [r4, #12]
 801bcb6:	6020      	str	r0, [r4, #0]
 801bcb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801bcbc:	81a3      	strh	r3, [r4, #12]
 801bcbe:	9b00      	ldr	r3, [sp, #0]
 801bcc0:	6163      	str	r3, [r4, #20]
 801bcc2:	9b01      	ldr	r3, [sp, #4]
 801bcc4:	6120      	str	r0, [r4, #16]
 801bcc6:	b15b      	cbz	r3, 801bce0 <__smakebuf_r+0x74>
 801bcc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801bccc:	4630      	mov	r0, r6
 801bcce:	f001 fd29 	bl	801d724 <_isatty_r>
 801bcd2:	b128      	cbz	r0, 801bce0 <__smakebuf_r+0x74>
 801bcd4:	89a3      	ldrh	r3, [r4, #12]
 801bcd6:	f023 0303 	bic.w	r3, r3, #3
 801bcda:	f043 0301 	orr.w	r3, r3, #1
 801bcde:	81a3      	strh	r3, [r4, #12]
 801bce0:	89a0      	ldrh	r0, [r4, #12]
 801bce2:	4305      	orrs	r5, r0
 801bce4:	81a5      	strh	r5, [r4, #12]
 801bce6:	e7cd      	b.n	801bc84 <__smakebuf_r+0x18>
 801bce8:	0801b35d 	.word	0x0801b35d

0801bcec <__ascii_mbtowc>:
 801bcec:	b082      	sub	sp, #8
 801bcee:	b901      	cbnz	r1, 801bcf2 <__ascii_mbtowc+0x6>
 801bcf0:	a901      	add	r1, sp, #4
 801bcf2:	b142      	cbz	r2, 801bd06 <__ascii_mbtowc+0x1a>
 801bcf4:	b14b      	cbz	r3, 801bd0a <__ascii_mbtowc+0x1e>
 801bcf6:	7813      	ldrb	r3, [r2, #0]
 801bcf8:	600b      	str	r3, [r1, #0]
 801bcfa:	7812      	ldrb	r2, [r2, #0]
 801bcfc:	1e10      	subs	r0, r2, #0
 801bcfe:	bf18      	it	ne
 801bd00:	2001      	movne	r0, #1
 801bd02:	b002      	add	sp, #8
 801bd04:	4770      	bx	lr
 801bd06:	4610      	mov	r0, r2
 801bd08:	e7fb      	b.n	801bd02 <__ascii_mbtowc+0x16>
 801bd0a:	f06f 0001 	mvn.w	r0, #1
 801bd0e:	e7f8      	b.n	801bd02 <__ascii_mbtowc+0x16>

0801bd10 <__malloc_lock>:
 801bd10:	4801      	ldr	r0, [pc, #4]	; (801bd18 <__malloc_lock+0x8>)
 801bd12:	f7fd bcfc 	b.w	801970e <__retarget_lock_acquire_recursive>
 801bd16:	bf00      	nop
 801bd18:	20016044 	.word	0x20016044

0801bd1c <__malloc_unlock>:
 801bd1c:	4801      	ldr	r0, [pc, #4]	; (801bd24 <__malloc_unlock+0x8>)
 801bd1e:	f7fd bcf7 	b.w	8019710 <__retarget_lock_release_recursive>
 801bd22:	bf00      	nop
 801bd24:	20016044 	.word	0x20016044

0801bd28 <_Balloc>:
 801bd28:	b570      	push	{r4, r5, r6, lr}
 801bd2a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801bd2c:	4604      	mov	r4, r0
 801bd2e:	460d      	mov	r5, r1
 801bd30:	b976      	cbnz	r6, 801bd50 <_Balloc+0x28>
 801bd32:	2010      	movs	r0, #16
 801bd34:	f7fd fcee 	bl	8019714 <malloc>
 801bd38:	4602      	mov	r2, r0
 801bd3a:	6260      	str	r0, [r4, #36]	; 0x24
 801bd3c:	b920      	cbnz	r0, 801bd48 <_Balloc+0x20>
 801bd3e:	4b18      	ldr	r3, [pc, #96]	; (801bda0 <_Balloc+0x78>)
 801bd40:	4818      	ldr	r0, [pc, #96]	; (801bda4 <_Balloc+0x7c>)
 801bd42:	2166      	movs	r1, #102	; 0x66
 801bd44:	f7ff f9ea 	bl	801b11c <__assert_func>
 801bd48:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bd4c:	6006      	str	r6, [r0, #0]
 801bd4e:	60c6      	str	r6, [r0, #12]
 801bd50:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801bd52:	68f3      	ldr	r3, [r6, #12]
 801bd54:	b183      	cbz	r3, 801bd78 <_Balloc+0x50>
 801bd56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bd58:	68db      	ldr	r3, [r3, #12]
 801bd5a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801bd5e:	b9b8      	cbnz	r0, 801bd90 <_Balloc+0x68>
 801bd60:	2101      	movs	r1, #1
 801bd62:	fa01 f605 	lsl.w	r6, r1, r5
 801bd66:	1d72      	adds	r2, r6, #5
 801bd68:	0092      	lsls	r2, r2, #2
 801bd6a:	4620      	mov	r0, r4
 801bd6c:	f7fd fd12 	bl	8019794 <_calloc_r>
 801bd70:	b160      	cbz	r0, 801bd8c <_Balloc+0x64>
 801bd72:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801bd76:	e00e      	b.n	801bd96 <_Balloc+0x6e>
 801bd78:	2221      	movs	r2, #33	; 0x21
 801bd7a:	2104      	movs	r1, #4
 801bd7c:	4620      	mov	r0, r4
 801bd7e:	f7fd fd09 	bl	8019794 <_calloc_r>
 801bd82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801bd84:	60f0      	str	r0, [r6, #12]
 801bd86:	68db      	ldr	r3, [r3, #12]
 801bd88:	2b00      	cmp	r3, #0
 801bd8a:	d1e4      	bne.n	801bd56 <_Balloc+0x2e>
 801bd8c:	2000      	movs	r0, #0
 801bd8e:	bd70      	pop	{r4, r5, r6, pc}
 801bd90:	6802      	ldr	r2, [r0, #0]
 801bd92:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bd96:	2300      	movs	r3, #0
 801bd98:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801bd9c:	e7f7      	b.n	801bd8e <_Balloc+0x66>
 801bd9e:	bf00      	nop
 801bda0:	0801f75d 	.word	0x0801f75d
 801bda4:	0801f95c 	.word	0x0801f95c

0801bda8 <_Bfree>:
 801bda8:	b570      	push	{r4, r5, r6, lr}
 801bdaa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801bdac:	4605      	mov	r5, r0
 801bdae:	460c      	mov	r4, r1
 801bdb0:	b976      	cbnz	r6, 801bdd0 <_Bfree+0x28>
 801bdb2:	2010      	movs	r0, #16
 801bdb4:	f7fd fcae 	bl	8019714 <malloc>
 801bdb8:	4602      	mov	r2, r0
 801bdba:	6268      	str	r0, [r5, #36]	; 0x24
 801bdbc:	b920      	cbnz	r0, 801bdc8 <_Bfree+0x20>
 801bdbe:	4b09      	ldr	r3, [pc, #36]	; (801bde4 <_Bfree+0x3c>)
 801bdc0:	4809      	ldr	r0, [pc, #36]	; (801bde8 <_Bfree+0x40>)
 801bdc2:	218a      	movs	r1, #138	; 0x8a
 801bdc4:	f7ff f9aa 	bl	801b11c <__assert_func>
 801bdc8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801bdcc:	6006      	str	r6, [r0, #0]
 801bdce:	60c6      	str	r6, [r0, #12]
 801bdd0:	b13c      	cbz	r4, 801bde2 <_Bfree+0x3a>
 801bdd2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801bdd4:	6862      	ldr	r2, [r4, #4]
 801bdd6:	68db      	ldr	r3, [r3, #12]
 801bdd8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801bddc:	6021      	str	r1, [r4, #0]
 801bdde:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801bde2:	bd70      	pop	{r4, r5, r6, pc}
 801bde4:	0801f75d 	.word	0x0801f75d
 801bde8:	0801f95c 	.word	0x0801f95c

0801bdec <__multadd>:
 801bdec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bdf0:	690e      	ldr	r6, [r1, #16]
 801bdf2:	4607      	mov	r7, r0
 801bdf4:	4698      	mov	r8, r3
 801bdf6:	460c      	mov	r4, r1
 801bdf8:	f101 0014 	add.w	r0, r1, #20
 801bdfc:	2300      	movs	r3, #0
 801bdfe:	6805      	ldr	r5, [r0, #0]
 801be00:	b2a9      	uxth	r1, r5
 801be02:	fb02 8101 	mla	r1, r2, r1, r8
 801be06:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801be0a:	0c2d      	lsrs	r5, r5, #16
 801be0c:	fb02 c505 	mla	r5, r2, r5, ip
 801be10:	b289      	uxth	r1, r1
 801be12:	3301      	adds	r3, #1
 801be14:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801be18:	429e      	cmp	r6, r3
 801be1a:	f840 1b04 	str.w	r1, [r0], #4
 801be1e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801be22:	dcec      	bgt.n	801bdfe <__multadd+0x12>
 801be24:	f1b8 0f00 	cmp.w	r8, #0
 801be28:	d022      	beq.n	801be70 <__multadd+0x84>
 801be2a:	68a3      	ldr	r3, [r4, #8]
 801be2c:	42b3      	cmp	r3, r6
 801be2e:	dc19      	bgt.n	801be64 <__multadd+0x78>
 801be30:	6861      	ldr	r1, [r4, #4]
 801be32:	4638      	mov	r0, r7
 801be34:	3101      	adds	r1, #1
 801be36:	f7ff ff77 	bl	801bd28 <_Balloc>
 801be3a:	4605      	mov	r5, r0
 801be3c:	b928      	cbnz	r0, 801be4a <__multadd+0x5e>
 801be3e:	4602      	mov	r2, r0
 801be40:	4b0d      	ldr	r3, [pc, #52]	; (801be78 <__multadd+0x8c>)
 801be42:	480e      	ldr	r0, [pc, #56]	; (801be7c <__multadd+0x90>)
 801be44:	21b5      	movs	r1, #181	; 0xb5
 801be46:	f7ff f969 	bl	801b11c <__assert_func>
 801be4a:	6922      	ldr	r2, [r4, #16]
 801be4c:	3202      	adds	r2, #2
 801be4e:	f104 010c 	add.w	r1, r4, #12
 801be52:	0092      	lsls	r2, r2, #2
 801be54:	300c      	adds	r0, #12
 801be56:	f7fd fc6d 	bl	8019734 <memcpy>
 801be5a:	4621      	mov	r1, r4
 801be5c:	4638      	mov	r0, r7
 801be5e:	f7ff ffa3 	bl	801bda8 <_Bfree>
 801be62:	462c      	mov	r4, r5
 801be64:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801be68:	3601      	adds	r6, #1
 801be6a:	f8c3 8014 	str.w	r8, [r3, #20]
 801be6e:	6126      	str	r6, [r4, #16]
 801be70:	4620      	mov	r0, r4
 801be72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801be76:	bf00      	nop
 801be78:	0801f8cc 	.word	0x0801f8cc
 801be7c:	0801f95c 	.word	0x0801f95c

0801be80 <__s2b>:
 801be80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801be84:	460c      	mov	r4, r1
 801be86:	4615      	mov	r5, r2
 801be88:	461f      	mov	r7, r3
 801be8a:	2209      	movs	r2, #9
 801be8c:	3308      	adds	r3, #8
 801be8e:	4606      	mov	r6, r0
 801be90:	fb93 f3f2 	sdiv	r3, r3, r2
 801be94:	2100      	movs	r1, #0
 801be96:	2201      	movs	r2, #1
 801be98:	429a      	cmp	r2, r3
 801be9a:	db09      	blt.n	801beb0 <__s2b+0x30>
 801be9c:	4630      	mov	r0, r6
 801be9e:	f7ff ff43 	bl	801bd28 <_Balloc>
 801bea2:	b940      	cbnz	r0, 801beb6 <__s2b+0x36>
 801bea4:	4602      	mov	r2, r0
 801bea6:	4b19      	ldr	r3, [pc, #100]	; (801bf0c <__s2b+0x8c>)
 801bea8:	4819      	ldr	r0, [pc, #100]	; (801bf10 <__s2b+0x90>)
 801beaa:	21ce      	movs	r1, #206	; 0xce
 801beac:	f7ff f936 	bl	801b11c <__assert_func>
 801beb0:	0052      	lsls	r2, r2, #1
 801beb2:	3101      	adds	r1, #1
 801beb4:	e7f0      	b.n	801be98 <__s2b+0x18>
 801beb6:	9b08      	ldr	r3, [sp, #32]
 801beb8:	6143      	str	r3, [r0, #20]
 801beba:	2d09      	cmp	r5, #9
 801bebc:	f04f 0301 	mov.w	r3, #1
 801bec0:	6103      	str	r3, [r0, #16]
 801bec2:	dd16      	ble.n	801bef2 <__s2b+0x72>
 801bec4:	f104 0909 	add.w	r9, r4, #9
 801bec8:	46c8      	mov	r8, r9
 801beca:	442c      	add	r4, r5
 801becc:	f818 3b01 	ldrb.w	r3, [r8], #1
 801bed0:	4601      	mov	r1, r0
 801bed2:	3b30      	subs	r3, #48	; 0x30
 801bed4:	220a      	movs	r2, #10
 801bed6:	4630      	mov	r0, r6
 801bed8:	f7ff ff88 	bl	801bdec <__multadd>
 801bedc:	45a0      	cmp	r8, r4
 801bede:	d1f5      	bne.n	801becc <__s2b+0x4c>
 801bee0:	f1a5 0408 	sub.w	r4, r5, #8
 801bee4:	444c      	add	r4, r9
 801bee6:	1b2d      	subs	r5, r5, r4
 801bee8:	1963      	adds	r3, r4, r5
 801beea:	42bb      	cmp	r3, r7
 801beec:	db04      	blt.n	801bef8 <__s2b+0x78>
 801beee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801bef2:	340a      	adds	r4, #10
 801bef4:	2509      	movs	r5, #9
 801bef6:	e7f6      	b.n	801bee6 <__s2b+0x66>
 801bef8:	f814 3b01 	ldrb.w	r3, [r4], #1
 801befc:	4601      	mov	r1, r0
 801befe:	3b30      	subs	r3, #48	; 0x30
 801bf00:	220a      	movs	r2, #10
 801bf02:	4630      	mov	r0, r6
 801bf04:	f7ff ff72 	bl	801bdec <__multadd>
 801bf08:	e7ee      	b.n	801bee8 <__s2b+0x68>
 801bf0a:	bf00      	nop
 801bf0c:	0801f8cc 	.word	0x0801f8cc
 801bf10:	0801f95c 	.word	0x0801f95c

0801bf14 <__hi0bits>:
 801bf14:	0c03      	lsrs	r3, r0, #16
 801bf16:	041b      	lsls	r3, r3, #16
 801bf18:	b9d3      	cbnz	r3, 801bf50 <__hi0bits+0x3c>
 801bf1a:	0400      	lsls	r0, r0, #16
 801bf1c:	2310      	movs	r3, #16
 801bf1e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801bf22:	bf04      	itt	eq
 801bf24:	0200      	lsleq	r0, r0, #8
 801bf26:	3308      	addeq	r3, #8
 801bf28:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801bf2c:	bf04      	itt	eq
 801bf2e:	0100      	lsleq	r0, r0, #4
 801bf30:	3304      	addeq	r3, #4
 801bf32:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801bf36:	bf04      	itt	eq
 801bf38:	0080      	lsleq	r0, r0, #2
 801bf3a:	3302      	addeq	r3, #2
 801bf3c:	2800      	cmp	r0, #0
 801bf3e:	db05      	blt.n	801bf4c <__hi0bits+0x38>
 801bf40:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801bf44:	f103 0301 	add.w	r3, r3, #1
 801bf48:	bf08      	it	eq
 801bf4a:	2320      	moveq	r3, #32
 801bf4c:	4618      	mov	r0, r3
 801bf4e:	4770      	bx	lr
 801bf50:	2300      	movs	r3, #0
 801bf52:	e7e4      	b.n	801bf1e <__hi0bits+0xa>

0801bf54 <__lo0bits>:
 801bf54:	6803      	ldr	r3, [r0, #0]
 801bf56:	f013 0207 	ands.w	r2, r3, #7
 801bf5a:	4601      	mov	r1, r0
 801bf5c:	d00b      	beq.n	801bf76 <__lo0bits+0x22>
 801bf5e:	07da      	lsls	r2, r3, #31
 801bf60:	d424      	bmi.n	801bfac <__lo0bits+0x58>
 801bf62:	0798      	lsls	r0, r3, #30
 801bf64:	bf49      	itett	mi
 801bf66:	085b      	lsrmi	r3, r3, #1
 801bf68:	089b      	lsrpl	r3, r3, #2
 801bf6a:	2001      	movmi	r0, #1
 801bf6c:	600b      	strmi	r3, [r1, #0]
 801bf6e:	bf5c      	itt	pl
 801bf70:	600b      	strpl	r3, [r1, #0]
 801bf72:	2002      	movpl	r0, #2
 801bf74:	4770      	bx	lr
 801bf76:	b298      	uxth	r0, r3
 801bf78:	b9b0      	cbnz	r0, 801bfa8 <__lo0bits+0x54>
 801bf7a:	0c1b      	lsrs	r3, r3, #16
 801bf7c:	2010      	movs	r0, #16
 801bf7e:	f013 0fff 	tst.w	r3, #255	; 0xff
 801bf82:	bf04      	itt	eq
 801bf84:	0a1b      	lsreq	r3, r3, #8
 801bf86:	3008      	addeq	r0, #8
 801bf88:	071a      	lsls	r2, r3, #28
 801bf8a:	bf04      	itt	eq
 801bf8c:	091b      	lsreq	r3, r3, #4
 801bf8e:	3004      	addeq	r0, #4
 801bf90:	079a      	lsls	r2, r3, #30
 801bf92:	bf04      	itt	eq
 801bf94:	089b      	lsreq	r3, r3, #2
 801bf96:	3002      	addeq	r0, #2
 801bf98:	07da      	lsls	r2, r3, #31
 801bf9a:	d403      	bmi.n	801bfa4 <__lo0bits+0x50>
 801bf9c:	085b      	lsrs	r3, r3, #1
 801bf9e:	f100 0001 	add.w	r0, r0, #1
 801bfa2:	d005      	beq.n	801bfb0 <__lo0bits+0x5c>
 801bfa4:	600b      	str	r3, [r1, #0]
 801bfa6:	4770      	bx	lr
 801bfa8:	4610      	mov	r0, r2
 801bfaa:	e7e8      	b.n	801bf7e <__lo0bits+0x2a>
 801bfac:	2000      	movs	r0, #0
 801bfae:	4770      	bx	lr
 801bfb0:	2020      	movs	r0, #32
 801bfb2:	4770      	bx	lr

0801bfb4 <__i2b>:
 801bfb4:	b510      	push	{r4, lr}
 801bfb6:	460c      	mov	r4, r1
 801bfb8:	2101      	movs	r1, #1
 801bfba:	f7ff feb5 	bl	801bd28 <_Balloc>
 801bfbe:	4602      	mov	r2, r0
 801bfc0:	b928      	cbnz	r0, 801bfce <__i2b+0x1a>
 801bfc2:	4b05      	ldr	r3, [pc, #20]	; (801bfd8 <__i2b+0x24>)
 801bfc4:	4805      	ldr	r0, [pc, #20]	; (801bfdc <__i2b+0x28>)
 801bfc6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801bfca:	f7ff f8a7 	bl	801b11c <__assert_func>
 801bfce:	2301      	movs	r3, #1
 801bfd0:	6144      	str	r4, [r0, #20]
 801bfd2:	6103      	str	r3, [r0, #16]
 801bfd4:	bd10      	pop	{r4, pc}
 801bfd6:	bf00      	nop
 801bfd8:	0801f8cc 	.word	0x0801f8cc
 801bfdc:	0801f95c 	.word	0x0801f95c

0801bfe0 <__multiply>:
 801bfe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfe4:	4614      	mov	r4, r2
 801bfe6:	690a      	ldr	r2, [r1, #16]
 801bfe8:	6923      	ldr	r3, [r4, #16]
 801bfea:	429a      	cmp	r2, r3
 801bfec:	bfb8      	it	lt
 801bfee:	460b      	movlt	r3, r1
 801bff0:	460d      	mov	r5, r1
 801bff2:	bfbc      	itt	lt
 801bff4:	4625      	movlt	r5, r4
 801bff6:	461c      	movlt	r4, r3
 801bff8:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801bffc:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801c000:	68ab      	ldr	r3, [r5, #8]
 801c002:	6869      	ldr	r1, [r5, #4]
 801c004:	eb0a 0709 	add.w	r7, sl, r9
 801c008:	42bb      	cmp	r3, r7
 801c00a:	b085      	sub	sp, #20
 801c00c:	bfb8      	it	lt
 801c00e:	3101      	addlt	r1, #1
 801c010:	f7ff fe8a 	bl	801bd28 <_Balloc>
 801c014:	b930      	cbnz	r0, 801c024 <__multiply+0x44>
 801c016:	4602      	mov	r2, r0
 801c018:	4b42      	ldr	r3, [pc, #264]	; (801c124 <__multiply+0x144>)
 801c01a:	4843      	ldr	r0, [pc, #268]	; (801c128 <__multiply+0x148>)
 801c01c:	f240 115d 	movw	r1, #349	; 0x15d
 801c020:	f7ff f87c 	bl	801b11c <__assert_func>
 801c024:	f100 0614 	add.w	r6, r0, #20
 801c028:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801c02c:	4633      	mov	r3, r6
 801c02e:	2200      	movs	r2, #0
 801c030:	4543      	cmp	r3, r8
 801c032:	d31e      	bcc.n	801c072 <__multiply+0x92>
 801c034:	f105 0c14 	add.w	ip, r5, #20
 801c038:	f104 0314 	add.w	r3, r4, #20
 801c03c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801c040:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801c044:	9202      	str	r2, [sp, #8]
 801c046:	ebac 0205 	sub.w	r2, ip, r5
 801c04a:	3a15      	subs	r2, #21
 801c04c:	f022 0203 	bic.w	r2, r2, #3
 801c050:	3204      	adds	r2, #4
 801c052:	f105 0115 	add.w	r1, r5, #21
 801c056:	458c      	cmp	ip, r1
 801c058:	bf38      	it	cc
 801c05a:	2204      	movcc	r2, #4
 801c05c:	9201      	str	r2, [sp, #4]
 801c05e:	9a02      	ldr	r2, [sp, #8]
 801c060:	9303      	str	r3, [sp, #12]
 801c062:	429a      	cmp	r2, r3
 801c064:	d808      	bhi.n	801c078 <__multiply+0x98>
 801c066:	2f00      	cmp	r7, #0
 801c068:	dc55      	bgt.n	801c116 <__multiply+0x136>
 801c06a:	6107      	str	r7, [r0, #16]
 801c06c:	b005      	add	sp, #20
 801c06e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c072:	f843 2b04 	str.w	r2, [r3], #4
 801c076:	e7db      	b.n	801c030 <__multiply+0x50>
 801c078:	f8b3 a000 	ldrh.w	sl, [r3]
 801c07c:	f1ba 0f00 	cmp.w	sl, #0
 801c080:	d020      	beq.n	801c0c4 <__multiply+0xe4>
 801c082:	f105 0e14 	add.w	lr, r5, #20
 801c086:	46b1      	mov	r9, r6
 801c088:	2200      	movs	r2, #0
 801c08a:	f85e 4b04 	ldr.w	r4, [lr], #4
 801c08e:	f8d9 b000 	ldr.w	fp, [r9]
 801c092:	b2a1      	uxth	r1, r4
 801c094:	fa1f fb8b 	uxth.w	fp, fp
 801c098:	fb0a b101 	mla	r1, sl, r1, fp
 801c09c:	4411      	add	r1, r2
 801c09e:	f8d9 2000 	ldr.w	r2, [r9]
 801c0a2:	0c24      	lsrs	r4, r4, #16
 801c0a4:	0c12      	lsrs	r2, r2, #16
 801c0a6:	fb0a 2404 	mla	r4, sl, r4, r2
 801c0aa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801c0ae:	b289      	uxth	r1, r1
 801c0b0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801c0b4:	45f4      	cmp	ip, lr
 801c0b6:	f849 1b04 	str.w	r1, [r9], #4
 801c0ba:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801c0be:	d8e4      	bhi.n	801c08a <__multiply+0xaa>
 801c0c0:	9901      	ldr	r1, [sp, #4]
 801c0c2:	5072      	str	r2, [r6, r1]
 801c0c4:	9a03      	ldr	r2, [sp, #12]
 801c0c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801c0ca:	3304      	adds	r3, #4
 801c0cc:	f1b9 0f00 	cmp.w	r9, #0
 801c0d0:	d01f      	beq.n	801c112 <__multiply+0x132>
 801c0d2:	6834      	ldr	r4, [r6, #0]
 801c0d4:	f105 0114 	add.w	r1, r5, #20
 801c0d8:	46b6      	mov	lr, r6
 801c0da:	f04f 0a00 	mov.w	sl, #0
 801c0de:	880a      	ldrh	r2, [r1, #0]
 801c0e0:	f8be b002 	ldrh.w	fp, [lr, #2]
 801c0e4:	fb09 b202 	mla	r2, r9, r2, fp
 801c0e8:	4492      	add	sl, r2
 801c0ea:	b2a4      	uxth	r4, r4
 801c0ec:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801c0f0:	f84e 4b04 	str.w	r4, [lr], #4
 801c0f4:	f851 4b04 	ldr.w	r4, [r1], #4
 801c0f8:	f8be 2000 	ldrh.w	r2, [lr]
 801c0fc:	0c24      	lsrs	r4, r4, #16
 801c0fe:	fb09 2404 	mla	r4, r9, r4, r2
 801c102:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801c106:	458c      	cmp	ip, r1
 801c108:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801c10c:	d8e7      	bhi.n	801c0de <__multiply+0xfe>
 801c10e:	9a01      	ldr	r2, [sp, #4]
 801c110:	50b4      	str	r4, [r6, r2]
 801c112:	3604      	adds	r6, #4
 801c114:	e7a3      	b.n	801c05e <__multiply+0x7e>
 801c116:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801c11a:	2b00      	cmp	r3, #0
 801c11c:	d1a5      	bne.n	801c06a <__multiply+0x8a>
 801c11e:	3f01      	subs	r7, #1
 801c120:	e7a1      	b.n	801c066 <__multiply+0x86>
 801c122:	bf00      	nop
 801c124:	0801f8cc 	.word	0x0801f8cc
 801c128:	0801f95c 	.word	0x0801f95c

0801c12c <__pow5mult>:
 801c12c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801c130:	4615      	mov	r5, r2
 801c132:	f012 0203 	ands.w	r2, r2, #3
 801c136:	4606      	mov	r6, r0
 801c138:	460f      	mov	r7, r1
 801c13a:	d007      	beq.n	801c14c <__pow5mult+0x20>
 801c13c:	4c25      	ldr	r4, [pc, #148]	; (801c1d4 <__pow5mult+0xa8>)
 801c13e:	3a01      	subs	r2, #1
 801c140:	2300      	movs	r3, #0
 801c142:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801c146:	f7ff fe51 	bl	801bdec <__multadd>
 801c14a:	4607      	mov	r7, r0
 801c14c:	10ad      	asrs	r5, r5, #2
 801c14e:	d03d      	beq.n	801c1cc <__pow5mult+0xa0>
 801c150:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801c152:	b97c      	cbnz	r4, 801c174 <__pow5mult+0x48>
 801c154:	2010      	movs	r0, #16
 801c156:	f7fd fadd 	bl	8019714 <malloc>
 801c15a:	4602      	mov	r2, r0
 801c15c:	6270      	str	r0, [r6, #36]	; 0x24
 801c15e:	b928      	cbnz	r0, 801c16c <__pow5mult+0x40>
 801c160:	4b1d      	ldr	r3, [pc, #116]	; (801c1d8 <__pow5mult+0xac>)
 801c162:	481e      	ldr	r0, [pc, #120]	; (801c1dc <__pow5mult+0xb0>)
 801c164:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801c168:	f7fe ffd8 	bl	801b11c <__assert_func>
 801c16c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801c170:	6004      	str	r4, [r0, #0]
 801c172:	60c4      	str	r4, [r0, #12]
 801c174:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801c178:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801c17c:	b94c      	cbnz	r4, 801c192 <__pow5mult+0x66>
 801c17e:	f240 2171 	movw	r1, #625	; 0x271
 801c182:	4630      	mov	r0, r6
 801c184:	f7ff ff16 	bl	801bfb4 <__i2b>
 801c188:	2300      	movs	r3, #0
 801c18a:	f8c8 0008 	str.w	r0, [r8, #8]
 801c18e:	4604      	mov	r4, r0
 801c190:	6003      	str	r3, [r0, #0]
 801c192:	f04f 0900 	mov.w	r9, #0
 801c196:	07eb      	lsls	r3, r5, #31
 801c198:	d50a      	bpl.n	801c1b0 <__pow5mult+0x84>
 801c19a:	4639      	mov	r1, r7
 801c19c:	4622      	mov	r2, r4
 801c19e:	4630      	mov	r0, r6
 801c1a0:	f7ff ff1e 	bl	801bfe0 <__multiply>
 801c1a4:	4639      	mov	r1, r7
 801c1a6:	4680      	mov	r8, r0
 801c1a8:	4630      	mov	r0, r6
 801c1aa:	f7ff fdfd 	bl	801bda8 <_Bfree>
 801c1ae:	4647      	mov	r7, r8
 801c1b0:	106d      	asrs	r5, r5, #1
 801c1b2:	d00b      	beq.n	801c1cc <__pow5mult+0xa0>
 801c1b4:	6820      	ldr	r0, [r4, #0]
 801c1b6:	b938      	cbnz	r0, 801c1c8 <__pow5mult+0x9c>
 801c1b8:	4622      	mov	r2, r4
 801c1ba:	4621      	mov	r1, r4
 801c1bc:	4630      	mov	r0, r6
 801c1be:	f7ff ff0f 	bl	801bfe0 <__multiply>
 801c1c2:	6020      	str	r0, [r4, #0]
 801c1c4:	f8c0 9000 	str.w	r9, [r0]
 801c1c8:	4604      	mov	r4, r0
 801c1ca:	e7e4      	b.n	801c196 <__pow5mult+0x6a>
 801c1cc:	4638      	mov	r0, r7
 801c1ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801c1d2:	bf00      	nop
 801c1d4:	0801fab0 	.word	0x0801fab0
 801c1d8:	0801f75d 	.word	0x0801f75d
 801c1dc:	0801f95c 	.word	0x0801f95c

0801c1e0 <__lshift>:
 801c1e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c1e4:	460c      	mov	r4, r1
 801c1e6:	6849      	ldr	r1, [r1, #4]
 801c1e8:	6923      	ldr	r3, [r4, #16]
 801c1ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801c1ee:	68a3      	ldr	r3, [r4, #8]
 801c1f0:	4607      	mov	r7, r0
 801c1f2:	4691      	mov	r9, r2
 801c1f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801c1f8:	f108 0601 	add.w	r6, r8, #1
 801c1fc:	42b3      	cmp	r3, r6
 801c1fe:	db0b      	blt.n	801c218 <__lshift+0x38>
 801c200:	4638      	mov	r0, r7
 801c202:	f7ff fd91 	bl	801bd28 <_Balloc>
 801c206:	4605      	mov	r5, r0
 801c208:	b948      	cbnz	r0, 801c21e <__lshift+0x3e>
 801c20a:	4602      	mov	r2, r0
 801c20c:	4b28      	ldr	r3, [pc, #160]	; (801c2b0 <__lshift+0xd0>)
 801c20e:	4829      	ldr	r0, [pc, #164]	; (801c2b4 <__lshift+0xd4>)
 801c210:	f240 11d9 	movw	r1, #473	; 0x1d9
 801c214:	f7fe ff82 	bl	801b11c <__assert_func>
 801c218:	3101      	adds	r1, #1
 801c21a:	005b      	lsls	r3, r3, #1
 801c21c:	e7ee      	b.n	801c1fc <__lshift+0x1c>
 801c21e:	2300      	movs	r3, #0
 801c220:	f100 0114 	add.w	r1, r0, #20
 801c224:	f100 0210 	add.w	r2, r0, #16
 801c228:	4618      	mov	r0, r3
 801c22a:	4553      	cmp	r3, sl
 801c22c:	db33      	blt.n	801c296 <__lshift+0xb6>
 801c22e:	6920      	ldr	r0, [r4, #16]
 801c230:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801c234:	f104 0314 	add.w	r3, r4, #20
 801c238:	f019 091f 	ands.w	r9, r9, #31
 801c23c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801c240:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801c244:	d02b      	beq.n	801c29e <__lshift+0xbe>
 801c246:	f1c9 0e20 	rsb	lr, r9, #32
 801c24a:	468a      	mov	sl, r1
 801c24c:	2200      	movs	r2, #0
 801c24e:	6818      	ldr	r0, [r3, #0]
 801c250:	fa00 f009 	lsl.w	r0, r0, r9
 801c254:	4302      	orrs	r2, r0
 801c256:	f84a 2b04 	str.w	r2, [sl], #4
 801c25a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c25e:	459c      	cmp	ip, r3
 801c260:	fa22 f20e 	lsr.w	r2, r2, lr
 801c264:	d8f3      	bhi.n	801c24e <__lshift+0x6e>
 801c266:	ebac 0304 	sub.w	r3, ip, r4
 801c26a:	3b15      	subs	r3, #21
 801c26c:	f023 0303 	bic.w	r3, r3, #3
 801c270:	3304      	adds	r3, #4
 801c272:	f104 0015 	add.w	r0, r4, #21
 801c276:	4584      	cmp	ip, r0
 801c278:	bf38      	it	cc
 801c27a:	2304      	movcc	r3, #4
 801c27c:	50ca      	str	r2, [r1, r3]
 801c27e:	b10a      	cbz	r2, 801c284 <__lshift+0xa4>
 801c280:	f108 0602 	add.w	r6, r8, #2
 801c284:	3e01      	subs	r6, #1
 801c286:	4638      	mov	r0, r7
 801c288:	612e      	str	r6, [r5, #16]
 801c28a:	4621      	mov	r1, r4
 801c28c:	f7ff fd8c 	bl	801bda8 <_Bfree>
 801c290:	4628      	mov	r0, r5
 801c292:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c296:	f842 0f04 	str.w	r0, [r2, #4]!
 801c29a:	3301      	adds	r3, #1
 801c29c:	e7c5      	b.n	801c22a <__lshift+0x4a>
 801c29e:	3904      	subs	r1, #4
 801c2a0:	f853 2b04 	ldr.w	r2, [r3], #4
 801c2a4:	f841 2f04 	str.w	r2, [r1, #4]!
 801c2a8:	459c      	cmp	ip, r3
 801c2aa:	d8f9      	bhi.n	801c2a0 <__lshift+0xc0>
 801c2ac:	e7ea      	b.n	801c284 <__lshift+0xa4>
 801c2ae:	bf00      	nop
 801c2b0:	0801f8cc 	.word	0x0801f8cc
 801c2b4:	0801f95c 	.word	0x0801f95c

0801c2b8 <__mcmp>:
 801c2b8:	b530      	push	{r4, r5, lr}
 801c2ba:	6902      	ldr	r2, [r0, #16]
 801c2bc:	690c      	ldr	r4, [r1, #16]
 801c2be:	1b12      	subs	r2, r2, r4
 801c2c0:	d10e      	bne.n	801c2e0 <__mcmp+0x28>
 801c2c2:	f100 0314 	add.w	r3, r0, #20
 801c2c6:	3114      	adds	r1, #20
 801c2c8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801c2cc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801c2d0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801c2d4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801c2d8:	42a5      	cmp	r5, r4
 801c2da:	d003      	beq.n	801c2e4 <__mcmp+0x2c>
 801c2dc:	d305      	bcc.n	801c2ea <__mcmp+0x32>
 801c2de:	2201      	movs	r2, #1
 801c2e0:	4610      	mov	r0, r2
 801c2e2:	bd30      	pop	{r4, r5, pc}
 801c2e4:	4283      	cmp	r3, r0
 801c2e6:	d3f3      	bcc.n	801c2d0 <__mcmp+0x18>
 801c2e8:	e7fa      	b.n	801c2e0 <__mcmp+0x28>
 801c2ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c2ee:	e7f7      	b.n	801c2e0 <__mcmp+0x28>

0801c2f0 <__mdiff>:
 801c2f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c2f4:	460c      	mov	r4, r1
 801c2f6:	4606      	mov	r6, r0
 801c2f8:	4611      	mov	r1, r2
 801c2fa:	4620      	mov	r0, r4
 801c2fc:	4617      	mov	r7, r2
 801c2fe:	f7ff ffdb 	bl	801c2b8 <__mcmp>
 801c302:	1e05      	subs	r5, r0, #0
 801c304:	d110      	bne.n	801c328 <__mdiff+0x38>
 801c306:	4629      	mov	r1, r5
 801c308:	4630      	mov	r0, r6
 801c30a:	f7ff fd0d 	bl	801bd28 <_Balloc>
 801c30e:	b930      	cbnz	r0, 801c31e <__mdiff+0x2e>
 801c310:	4b39      	ldr	r3, [pc, #228]	; (801c3f8 <__mdiff+0x108>)
 801c312:	4602      	mov	r2, r0
 801c314:	f240 2132 	movw	r1, #562	; 0x232
 801c318:	4838      	ldr	r0, [pc, #224]	; (801c3fc <__mdiff+0x10c>)
 801c31a:	f7fe feff 	bl	801b11c <__assert_func>
 801c31e:	2301      	movs	r3, #1
 801c320:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801c324:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c328:	bfa4      	itt	ge
 801c32a:	463b      	movge	r3, r7
 801c32c:	4627      	movge	r7, r4
 801c32e:	4630      	mov	r0, r6
 801c330:	6879      	ldr	r1, [r7, #4]
 801c332:	bfa6      	itte	ge
 801c334:	461c      	movge	r4, r3
 801c336:	2500      	movge	r5, #0
 801c338:	2501      	movlt	r5, #1
 801c33a:	f7ff fcf5 	bl	801bd28 <_Balloc>
 801c33e:	b920      	cbnz	r0, 801c34a <__mdiff+0x5a>
 801c340:	4b2d      	ldr	r3, [pc, #180]	; (801c3f8 <__mdiff+0x108>)
 801c342:	4602      	mov	r2, r0
 801c344:	f44f 7110 	mov.w	r1, #576	; 0x240
 801c348:	e7e6      	b.n	801c318 <__mdiff+0x28>
 801c34a:	693e      	ldr	r6, [r7, #16]
 801c34c:	60c5      	str	r5, [r0, #12]
 801c34e:	6925      	ldr	r5, [r4, #16]
 801c350:	f107 0114 	add.w	r1, r7, #20
 801c354:	f104 0914 	add.w	r9, r4, #20
 801c358:	f100 0e14 	add.w	lr, r0, #20
 801c35c:	f107 0210 	add.w	r2, r7, #16
 801c360:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801c364:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801c368:	46f2      	mov	sl, lr
 801c36a:	2700      	movs	r7, #0
 801c36c:	f859 3b04 	ldr.w	r3, [r9], #4
 801c370:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801c374:	fa1f f883 	uxth.w	r8, r3
 801c378:	fa17 f78b 	uxtah	r7, r7, fp
 801c37c:	0c1b      	lsrs	r3, r3, #16
 801c37e:	eba7 0808 	sub.w	r8, r7, r8
 801c382:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801c386:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801c38a:	fa1f f888 	uxth.w	r8, r8
 801c38e:	141f      	asrs	r7, r3, #16
 801c390:	454d      	cmp	r5, r9
 801c392:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801c396:	f84a 3b04 	str.w	r3, [sl], #4
 801c39a:	d8e7      	bhi.n	801c36c <__mdiff+0x7c>
 801c39c:	1b2b      	subs	r3, r5, r4
 801c39e:	3b15      	subs	r3, #21
 801c3a0:	f023 0303 	bic.w	r3, r3, #3
 801c3a4:	3304      	adds	r3, #4
 801c3a6:	3415      	adds	r4, #21
 801c3a8:	42a5      	cmp	r5, r4
 801c3aa:	bf38      	it	cc
 801c3ac:	2304      	movcc	r3, #4
 801c3ae:	4419      	add	r1, r3
 801c3b0:	4473      	add	r3, lr
 801c3b2:	469e      	mov	lr, r3
 801c3b4:	460d      	mov	r5, r1
 801c3b6:	4565      	cmp	r5, ip
 801c3b8:	d30e      	bcc.n	801c3d8 <__mdiff+0xe8>
 801c3ba:	f10c 0203 	add.w	r2, ip, #3
 801c3be:	1a52      	subs	r2, r2, r1
 801c3c0:	f022 0203 	bic.w	r2, r2, #3
 801c3c4:	3903      	subs	r1, #3
 801c3c6:	458c      	cmp	ip, r1
 801c3c8:	bf38      	it	cc
 801c3ca:	2200      	movcc	r2, #0
 801c3cc:	441a      	add	r2, r3
 801c3ce:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801c3d2:	b17b      	cbz	r3, 801c3f4 <__mdiff+0x104>
 801c3d4:	6106      	str	r6, [r0, #16]
 801c3d6:	e7a5      	b.n	801c324 <__mdiff+0x34>
 801c3d8:	f855 8b04 	ldr.w	r8, [r5], #4
 801c3dc:	fa17 f488 	uxtah	r4, r7, r8
 801c3e0:	1422      	asrs	r2, r4, #16
 801c3e2:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 801c3e6:	b2a4      	uxth	r4, r4
 801c3e8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 801c3ec:	f84e 4b04 	str.w	r4, [lr], #4
 801c3f0:	1417      	asrs	r7, r2, #16
 801c3f2:	e7e0      	b.n	801c3b6 <__mdiff+0xc6>
 801c3f4:	3e01      	subs	r6, #1
 801c3f6:	e7ea      	b.n	801c3ce <__mdiff+0xde>
 801c3f8:	0801f8cc 	.word	0x0801f8cc
 801c3fc:	0801f95c 	.word	0x0801f95c

0801c400 <__ulp>:
 801c400:	b082      	sub	sp, #8
 801c402:	ed8d 0b00 	vstr	d0, [sp]
 801c406:	9b01      	ldr	r3, [sp, #4]
 801c408:	4912      	ldr	r1, [pc, #72]	; (801c454 <__ulp+0x54>)
 801c40a:	4019      	ands	r1, r3
 801c40c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 801c410:	2900      	cmp	r1, #0
 801c412:	dd05      	ble.n	801c420 <__ulp+0x20>
 801c414:	2200      	movs	r2, #0
 801c416:	460b      	mov	r3, r1
 801c418:	ec43 2b10 	vmov	d0, r2, r3
 801c41c:	b002      	add	sp, #8
 801c41e:	4770      	bx	lr
 801c420:	4249      	negs	r1, r1
 801c422:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 801c426:	ea4f 5021 	mov.w	r0, r1, asr #20
 801c42a:	f04f 0200 	mov.w	r2, #0
 801c42e:	f04f 0300 	mov.w	r3, #0
 801c432:	da04      	bge.n	801c43e <__ulp+0x3e>
 801c434:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 801c438:	fa41 f300 	asr.w	r3, r1, r0
 801c43c:	e7ec      	b.n	801c418 <__ulp+0x18>
 801c43e:	f1a0 0114 	sub.w	r1, r0, #20
 801c442:	291e      	cmp	r1, #30
 801c444:	bfda      	itte	le
 801c446:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 801c44a:	fa20 f101 	lsrle.w	r1, r0, r1
 801c44e:	2101      	movgt	r1, #1
 801c450:	460a      	mov	r2, r1
 801c452:	e7e1      	b.n	801c418 <__ulp+0x18>
 801c454:	7ff00000 	.word	0x7ff00000

0801c458 <__b2d>:
 801c458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c45a:	6905      	ldr	r5, [r0, #16]
 801c45c:	f100 0714 	add.w	r7, r0, #20
 801c460:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 801c464:	1f2e      	subs	r6, r5, #4
 801c466:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801c46a:	4620      	mov	r0, r4
 801c46c:	f7ff fd52 	bl	801bf14 <__hi0bits>
 801c470:	f1c0 0320 	rsb	r3, r0, #32
 801c474:	280a      	cmp	r0, #10
 801c476:	f8df c07c 	ldr.w	ip, [pc, #124]	; 801c4f4 <__b2d+0x9c>
 801c47a:	600b      	str	r3, [r1, #0]
 801c47c:	dc14      	bgt.n	801c4a8 <__b2d+0x50>
 801c47e:	f1c0 0e0b 	rsb	lr, r0, #11
 801c482:	fa24 f10e 	lsr.w	r1, r4, lr
 801c486:	42b7      	cmp	r7, r6
 801c488:	ea41 030c 	orr.w	r3, r1, ip
 801c48c:	bf34      	ite	cc
 801c48e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801c492:	2100      	movcs	r1, #0
 801c494:	3015      	adds	r0, #21
 801c496:	fa04 f000 	lsl.w	r0, r4, r0
 801c49a:	fa21 f10e 	lsr.w	r1, r1, lr
 801c49e:	ea40 0201 	orr.w	r2, r0, r1
 801c4a2:	ec43 2b10 	vmov	d0, r2, r3
 801c4a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c4a8:	42b7      	cmp	r7, r6
 801c4aa:	bf3a      	itte	cc
 801c4ac:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801c4b0:	f1a5 0608 	subcc.w	r6, r5, #8
 801c4b4:	2100      	movcs	r1, #0
 801c4b6:	380b      	subs	r0, #11
 801c4b8:	d017      	beq.n	801c4ea <__b2d+0x92>
 801c4ba:	f1c0 0c20 	rsb	ip, r0, #32
 801c4be:	fa04 f500 	lsl.w	r5, r4, r0
 801c4c2:	42be      	cmp	r6, r7
 801c4c4:	fa21 f40c 	lsr.w	r4, r1, ip
 801c4c8:	ea45 0504 	orr.w	r5, r5, r4
 801c4cc:	bf8c      	ite	hi
 801c4ce:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801c4d2:	2400      	movls	r4, #0
 801c4d4:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 801c4d8:	fa01 f000 	lsl.w	r0, r1, r0
 801c4dc:	fa24 f40c 	lsr.w	r4, r4, ip
 801c4e0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 801c4e4:	ea40 0204 	orr.w	r2, r0, r4
 801c4e8:	e7db      	b.n	801c4a2 <__b2d+0x4a>
 801c4ea:	ea44 030c 	orr.w	r3, r4, ip
 801c4ee:	460a      	mov	r2, r1
 801c4f0:	e7d7      	b.n	801c4a2 <__b2d+0x4a>
 801c4f2:	bf00      	nop
 801c4f4:	3ff00000 	.word	0x3ff00000

0801c4f8 <__d2b>:
 801c4f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801c4fc:	4689      	mov	r9, r1
 801c4fe:	2101      	movs	r1, #1
 801c500:	ec57 6b10 	vmov	r6, r7, d0
 801c504:	4690      	mov	r8, r2
 801c506:	f7ff fc0f 	bl	801bd28 <_Balloc>
 801c50a:	4604      	mov	r4, r0
 801c50c:	b930      	cbnz	r0, 801c51c <__d2b+0x24>
 801c50e:	4602      	mov	r2, r0
 801c510:	4b25      	ldr	r3, [pc, #148]	; (801c5a8 <__d2b+0xb0>)
 801c512:	4826      	ldr	r0, [pc, #152]	; (801c5ac <__d2b+0xb4>)
 801c514:	f240 310a 	movw	r1, #778	; 0x30a
 801c518:	f7fe fe00 	bl	801b11c <__assert_func>
 801c51c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801c520:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801c524:	bb35      	cbnz	r5, 801c574 <__d2b+0x7c>
 801c526:	2e00      	cmp	r6, #0
 801c528:	9301      	str	r3, [sp, #4]
 801c52a:	d028      	beq.n	801c57e <__d2b+0x86>
 801c52c:	4668      	mov	r0, sp
 801c52e:	9600      	str	r6, [sp, #0]
 801c530:	f7ff fd10 	bl	801bf54 <__lo0bits>
 801c534:	9900      	ldr	r1, [sp, #0]
 801c536:	b300      	cbz	r0, 801c57a <__d2b+0x82>
 801c538:	9a01      	ldr	r2, [sp, #4]
 801c53a:	f1c0 0320 	rsb	r3, r0, #32
 801c53e:	fa02 f303 	lsl.w	r3, r2, r3
 801c542:	430b      	orrs	r3, r1
 801c544:	40c2      	lsrs	r2, r0
 801c546:	6163      	str	r3, [r4, #20]
 801c548:	9201      	str	r2, [sp, #4]
 801c54a:	9b01      	ldr	r3, [sp, #4]
 801c54c:	61a3      	str	r3, [r4, #24]
 801c54e:	2b00      	cmp	r3, #0
 801c550:	bf14      	ite	ne
 801c552:	2202      	movne	r2, #2
 801c554:	2201      	moveq	r2, #1
 801c556:	6122      	str	r2, [r4, #16]
 801c558:	b1d5      	cbz	r5, 801c590 <__d2b+0x98>
 801c55a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801c55e:	4405      	add	r5, r0
 801c560:	f8c9 5000 	str.w	r5, [r9]
 801c564:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801c568:	f8c8 0000 	str.w	r0, [r8]
 801c56c:	4620      	mov	r0, r4
 801c56e:	b003      	add	sp, #12
 801c570:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801c574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801c578:	e7d5      	b.n	801c526 <__d2b+0x2e>
 801c57a:	6161      	str	r1, [r4, #20]
 801c57c:	e7e5      	b.n	801c54a <__d2b+0x52>
 801c57e:	a801      	add	r0, sp, #4
 801c580:	f7ff fce8 	bl	801bf54 <__lo0bits>
 801c584:	9b01      	ldr	r3, [sp, #4]
 801c586:	6163      	str	r3, [r4, #20]
 801c588:	2201      	movs	r2, #1
 801c58a:	6122      	str	r2, [r4, #16]
 801c58c:	3020      	adds	r0, #32
 801c58e:	e7e3      	b.n	801c558 <__d2b+0x60>
 801c590:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801c594:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801c598:	f8c9 0000 	str.w	r0, [r9]
 801c59c:	6918      	ldr	r0, [r3, #16]
 801c59e:	f7ff fcb9 	bl	801bf14 <__hi0bits>
 801c5a2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801c5a6:	e7df      	b.n	801c568 <__d2b+0x70>
 801c5a8:	0801f8cc 	.word	0x0801f8cc
 801c5ac:	0801f95c 	.word	0x0801f95c

0801c5b0 <__ratio>:
 801c5b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c5b4:	4688      	mov	r8, r1
 801c5b6:	4669      	mov	r1, sp
 801c5b8:	4681      	mov	r9, r0
 801c5ba:	f7ff ff4d 	bl	801c458 <__b2d>
 801c5be:	a901      	add	r1, sp, #4
 801c5c0:	4640      	mov	r0, r8
 801c5c2:	ec55 4b10 	vmov	r4, r5, d0
 801c5c6:	f7ff ff47 	bl	801c458 <__b2d>
 801c5ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801c5ce:	f8d8 2010 	ldr.w	r2, [r8, #16]
 801c5d2:	eba3 0c02 	sub.w	ip, r3, r2
 801c5d6:	e9dd 3200 	ldrd	r3, r2, [sp]
 801c5da:	1a9b      	subs	r3, r3, r2
 801c5dc:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801c5e0:	ec51 0b10 	vmov	r0, r1, d0
 801c5e4:	2b00      	cmp	r3, #0
 801c5e6:	bfd6      	itet	le
 801c5e8:	460a      	movle	r2, r1
 801c5ea:	462a      	movgt	r2, r5
 801c5ec:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801c5f0:	468b      	mov	fp, r1
 801c5f2:	462f      	mov	r7, r5
 801c5f4:	bfd4      	ite	le
 801c5f6:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 801c5fa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801c5fe:	4620      	mov	r0, r4
 801c600:	ee10 2a10 	vmov	r2, s0
 801c604:	465b      	mov	r3, fp
 801c606:	4639      	mov	r1, r7
 801c608:	f7e4 f930 	bl	800086c <__aeabi_ddiv>
 801c60c:	ec41 0b10 	vmov	d0, r0, r1
 801c610:	b003      	add	sp, #12
 801c612:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801c616 <__copybits>:
 801c616:	3901      	subs	r1, #1
 801c618:	b570      	push	{r4, r5, r6, lr}
 801c61a:	1149      	asrs	r1, r1, #5
 801c61c:	6914      	ldr	r4, [r2, #16]
 801c61e:	3101      	adds	r1, #1
 801c620:	f102 0314 	add.w	r3, r2, #20
 801c624:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801c628:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801c62c:	1f05      	subs	r5, r0, #4
 801c62e:	42a3      	cmp	r3, r4
 801c630:	d30c      	bcc.n	801c64c <__copybits+0x36>
 801c632:	1aa3      	subs	r3, r4, r2
 801c634:	3b11      	subs	r3, #17
 801c636:	f023 0303 	bic.w	r3, r3, #3
 801c63a:	3211      	adds	r2, #17
 801c63c:	42a2      	cmp	r2, r4
 801c63e:	bf88      	it	hi
 801c640:	2300      	movhi	r3, #0
 801c642:	4418      	add	r0, r3
 801c644:	2300      	movs	r3, #0
 801c646:	4288      	cmp	r0, r1
 801c648:	d305      	bcc.n	801c656 <__copybits+0x40>
 801c64a:	bd70      	pop	{r4, r5, r6, pc}
 801c64c:	f853 6b04 	ldr.w	r6, [r3], #4
 801c650:	f845 6f04 	str.w	r6, [r5, #4]!
 801c654:	e7eb      	b.n	801c62e <__copybits+0x18>
 801c656:	f840 3b04 	str.w	r3, [r0], #4
 801c65a:	e7f4      	b.n	801c646 <__copybits+0x30>

0801c65c <__any_on>:
 801c65c:	f100 0214 	add.w	r2, r0, #20
 801c660:	6900      	ldr	r0, [r0, #16]
 801c662:	114b      	asrs	r3, r1, #5
 801c664:	4298      	cmp	r0, r3
 801c666:	b510      	push	{r4, lr}
 801c668:	db11      	blt.n	801c68e <__any_on+0x32>
 801c66a:	dd0a      	ble.n	801c682 <__any_on+0x26>
 801c66c:	f011 011f 	ands.w	r1, r1, #31
 801c670:	d007      	beq.n	801c682 <__any_on+0x26>
 801c672:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801c676:	fa24 f001 	lsr.w	r0, r4, r1
 801c67a:	fa00 f101 	lsl.w	r1, r0, r1
 801c67e:	428c      	cmp	r4, r1
 801c680:	d10b      	bne.n	801c69a <__any_on+0x3e>
 801c682:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c686:	4293      	cmp	r3, r2
 801c688:	d803      	bhi.n	801c692 <__any_on+0x36>
 801c68a:	2000      	movs	r0, #0
 801c68c:	bd10      	pop	{r4, pc}
 801c68e:	4603      	mov	r3, r0
 801c690:	e7f7      	b.n	801c682 <__any_on+0x26>
 801c692:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801c696:	2900      	cmp	r1, #0
 801c698:	d0f5      	beq.n	801c686 <__any_on+0x2a>
 801c69a:	2001      	movs	r0, #1
 801c69c:	e7f6      	b.n	801c68c <__any_on+0x30>

0801c69e <_realloc_r>:
 801c69e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c6a0:	4607      	mov	r7, r0
 801c6a2:	4614      	mov	r4, r2
 801c6a4:	460e      	mov	r6, r1
 801c6a6:	b921      	cbnz	r1, 801c6b2 <_realloc_r+0x14>
 801c6a8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801c6ac:	4611      	mov	r1, r2
 801c6ae:	f7fd b8d1 	b.w	8019854 <_malloc_r>
 801c6b2:	b922      	cbnz	r2, 801c6be <_realloc_r+0x20>
 801c6b4:	f7fd f87e 	bl	80197b4 <_free_r>
 801c6b8:	4625      	mov	r5, r4
 801c6ba:	4628      	mov	r0, r5
 801c6bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c6be:	f001 f841 	bl	801d744 <_malloc_usable_size_r>
 801c6c2:	42a0      	cmp	r0, r4
 801c6c4:	d20f      	bcs.n	801c6e6 <_realloc_r+0x48>
 801c6c6:	4621      	mov	r1, r4
 801c6c8:	4638      	mov	r0, r7
 801c6ca:	f7fd f8c3 	bl	8019854 <_malloc_r>
 801c6ce:	4605      	mov	r5, r0
 801c6d0:	2800      	cmp	r0, #0
 801c6d2:	d0f2      	beq.n	801c6ba <_realloc_r+0x1c>
 801c6d4:	4631      	mov	r1, r6
 801c6d6:	4622      	mov	r2, r4
 801c6d8:	f7fd f82c 	bl	8019734 <memcpy>
 801c6dc:	4631      	mov	r1, r6
 801c6de:	4638      	mov	r0, r7
 801c6e0:	f7fd f868 	bl	80197b4 <_free_r>
 801c6e4:	e7e9      	b.n	801c6ba <_realloc_r+0x1c>
 801c6e6:	4635      	mov	r5, r6
 801c6e8:	e7e7      	b.n	801c6ba <_realloc_r+0x1c>

0801c6ea <__ssputs_r>:
 801c6ea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c6ee:	688e      	ldr	r6, [r1, #8]
 801c6f0:	429e      	cmp	r6, r3
 801c6f2:	4682      	mov	sl, r0
 801c6f4:	460c      	mov	r4, r1
 801c6f6:	4690      	mov	r8, r2
 801c6f8:	461f      	mov	r7, r3
 801c6fa:	d838      	bhi.n	801c76e <__ssputs_r+0x84>
 801c6fc:	898a      	ldrh	r2, [r1, #12]
 801c6fe:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801c702:	d032      	beq.n	801c76a <__ssputs_r+0x80>
 801c704:	6825      	ldr	r5, [r4, #0]
 801c706:	6909      	ldr	r1, [r1, #16]
 801c708:	eba5 0901 	sub.w	r9, r5, r1
 801c70c:	6965      	ldr	r5, [r4, #20]
 801c70e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801c712:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801c716:	3301      	adds	r3, #1
 801c718:	444b      	add	r3, r9
 801c71a:	106d      	asrs	r5, r5, #1
 801c71c:	429d      	cmp	r5, r3
 801c71e:	bf38      	it	cc
 801c720:	461d      	movcc	r5, r3
 801c722:	0553      	lsls	r3, r2, #21
 801c724:	d531      	bpl.n	801c78a <__ssputs_r+0xa0>
 801c726:	4629      	mov	r1, r5
 801c728:	f7fd f894 	bl	8019854 <_malloc_r>
 801c72c:	4606      	mov	r6, r0
 801c72e:	b950      	cbnz	r0, 801c746 <__ssputs_r+0x5c>
 801c730:	230c      	movs	r3, #12
 801c732:	f8ca 3000 	str.w	r3, [sl]
 801c736:	89a3      	ldrh	r3, [r4, #12]
 801c738:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801c73c:	81a3      	strh	r3, [r4, #12]
 801c73e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c742:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c746:	6921      	ldr	r1, [r4, #16]
 801c748:	464a      	mov	r2, r9
 801c74a:	f7fc fff3 	bl	8019734 <memcpy>
 801c74e:	89a3      	ldrh	r3, [r4, #12]
 801c750:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801c754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801c758:	81a3      	strh	r3, [r4, #12]
 801c75a:	6126      	str	r6, [r4, #16]
 801c75c:	6165      	str	r5, [r4, #20]
 801c75e:	444e      	add	r6, r9
 801c760:	eba5 0509 	sub.w	r5, r5, r9
 801c764:	6026      	str	r6, [r4, #0]
 801c766:	60a5      	str	r5, [r4, #8]
 801c768:	463e      	mov	r6, r7
 801c76a:	42be      	cmp	r6, r7
 801c76c:	d900      	bls.n	801c770 <__ssputs_r+0x86>
 801c76e:	463e      	mov	r6, r7
 801c770:	4632      	mov	r2, r6
 801c772:	6820      	ldr	r0, [r4, #0]
 801c774:	4641      	mov	r1, r8
 801c776:	f7fc ffeb 	bl	8019750 <memmove>
 801c77a:	68a3      	ldr	r3, [r4, #8]
 801c77c:	6822      	ldr	r2, [r4, #0]
 801c77e:	1b9b      	subs	r3, r3, r6
 801c780:	4432      	add	r2, r6
 801c782:	60a3      	str	r3, [r4, #8]
 801c784:	6022      	str	r2, [r4, #0]
 801c786:	2000      	movs	r0, #0
 801c788:	e7db      	b.n	801c742 <__ssputs_r+0x58>
 801c78a:	462a      	mov	r2, r5
 801c78c:	f7ff ff87 	bl	801c69e <_realloc_r>
 801c790:	4606      	mov	r6, r0
 801c792:	2800      	cmp	r0, #0
 801c794:	d1e1      	bne.n	801c75a <__ssputs_r+0x70>
 801c796:	6921      	ldr	r1, [r4, #16]
 801c798:	4650      	mov	r0, sl
 801c79a:	f7fd f80b 	bl	80197b4 <_free_r>
 801c79e:	e7c7      	b.n	801c730 <__ssputs_r+0x46>

0801c7a0 <_svfiprintf_r>:
 801c7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c7a4:	4698      	mov	r8, r3
 801c7a6:	898b      	ldrh	r3, [r1, #12]
 801c7a8:	061b      	lsls	r3, r3, #24
 801c7aa:	b09d      	sub	sp, #116	; 0x74
 801c7ac:	4607      	mov	r7, r0
 801c7ae:	460d      	mov	r5, r1
 801c7b0:	4614      	mov	r4, r2
 801c7b2:	d50e      	bpl.n	801c7d2 <_svfiprintf_r+0x32>
 801c7b4:	690b      	ldr	r3, [r1, #16]
 801c7b6:	b963      	cbnz	r3, 801c7d2 <_svfiprintf_r+0x32>
 801c7b8:	2140      	movs	r1, #64	; 0x40
 801c7ba:	f7fd f84b 	bl	8019854 <_malloc_r>
 801c7be:	6028      	str	r0, [r5, #0]
 801c7c0:	6128      	str	r0, [r5, #16]
 801c7c2:	b920      	cbnz	r0, 801c7ce <_svfiprintf_r+0x2e>
 801c7c4:	230c      	movs	r3, #12
 801c7c6:	603b      	str	r3, [r7, #0]
 801c7c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801c7cc:	e0d1      	b.n	801c972 <_svfiprintf_r+0x1d2>
 801c7ce:	2340      	movs	r3, #64	; 0x40
 801c7d0:	616b      	str	r3, [r5, #20]
 801c7d2:	2300      	movs	r3, #0
 801c7d4:	9309      	str	r3, [sp, #36]	; 0x24
 801c7d6:	2320      	movs	r3, #32
 801c7d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801c7dc:	f8cd 800c 	str.w	r8, [sp, #12]
 801c7e0:	2330      	movs	r3, #48	; 0x30
 801c7e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801c98c <_svfiprintf_r+0x1ec>
 801c7e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801c7ea:	f04f 0901 	mov.w	r9, #1
 801c7ee:	4623      	mov	r3, r4
 801c7f0:	469a      	mov	sl, r3
 801c7f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c7f6:	b10a      	cbz	r2, 801c7fc <_svfiprintf_r+0x5c>
 801c7f8:	2a25      	cmp	r2, #37	; 0x25
 801c7fa:	d1f9      	bne.n	801c7f0 <_svfiprintf_r+0x50>
 801c7fc:	ebba 0b04 	subs.w	fp, sl, r4
 801c800:	d00b      	beq.n	801c81a <_svfiprintf_r+0x7a>
 801c802:	465b      	mov	r3, fp
 801c804:	4622      	mov	r2, r4
 801c806:	4629      	mov	r1, r5
 801c808:	4638      	mov	r0, r7
 801c80a:	f7ff ff6e 	bl	801c6ea <__ssputs_r>
 801c80e:	3001      	adds	r0, #1
 801c810:	f000 80aa 	beq.w	801c968 <_svfiprintf_r+0x1c8>
 801c814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801c816:	445a      	add	r2, fp
 801c818:	9209      	str	r2, [sp, #36]	; 0x24
 801c81a:	f89a 3000 	ldrb.w	r3, [sl]
 801c81e:	2b00      	cmp	r3, #0
 801c820:	f000 80a2 	beq.w	801c968 <_svfiprintf_r+0x1c8>
 801c824:	2300      	movs	r3, #0
 801c826:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801c82a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c82e:	f10a 0a01 	add.w	sl, sl, #1
 801c832:	9304      	str	r3, [sp, #16]
 801c834:	9307      	str	r3, [sp, #28]
 801c836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801c83a:	931a      	str	r3, [sp, #104]	; 0x68
 801c83c:	4654      	mov	r4, sl
 801c83e:	2205      	movs	r2, #5
 801c840:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c844:	4851      	ldr	r0, [pc, #324]	; (801c98c <_svfiprintf_r+0x1ec>)
 801c846:	f7e3 fcdb 	bl	8000200 <memchr>
 801c84a:	9a04      	ldr	r2, [sp, #16]
 801c84c:	b9d8      	cbnz	r0, 801c886 <_svfiprintf_r+0xe6>
 801c84e:	06d0      	lsls	r0, r2, #27
 801c850:	bf44      	itt	mi
 801c852:	2320      	movmi	r3, #32
 801c854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c858:	0711      	lsls	r1, r2, #28
 801c85a:	bf44      	itt	mi
 801c85c:	232b      	movmi	r3, #43	; 0x2b
 801c85e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801c862:	f89a 3000 	ldrb.w	r3, [sl]
 801c866:	2b2a      	cmp	r3, #42	; 0x2a
 801c868:	d015      	beq.n	801c896 <_svfiprintf_r+0xf6>
 801c86a:	9a07      	ldr	r2, [sp, #28]
 801c86c:	4654      	mov	r4, sl
 801c86e:	2000      	movs	r0, #0
 801c870:	f04f 0c0a 	mov.w	ip, #10
 801c874:	4621      	mov	r1, r4
 801c876:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c87a:	3b30      	subs	r3, #48	; 0x30
 801c87c:	2b09      	cmp	r3, #9
 801c87e:	d94e      	bls.n	801c91e <_svfiprintf_r+0x17e>
 801c880:	b1b0      	cbz	r0, 801c8b0 <_svfiprintf_r+0x110>
 801c882:	9207      	str	r2, [sp, #28]
 801c884:	e014      	b.n	801c8b0 <_svfiprintf_r+0x110>
 801c886:	eba0 0308 	sub.w	r3, r0, r8
 801c88a:	fa09 f303 	lsl.w	r3, r9, r3
 801c88e:	4313      	orrs	r3, r2
 801c890:	9304      	str	r3, [sp, #16]
 801c892:	46a2      	mov	sl, r4
 801c894:	e7d2      	b.n	801c83c <_svfiprintf_r+0x9c>
 801c896:	9b03      	ldr	r3, [sp, #12]
 801c898:	1d19      	adds	r1, r3, #4
 801c89a:	681b      	ldr	r3, [r3, #0]
 801c89c:	9103      	str	r1, [sp, #12]
 801c89e:	2b00      	cmp	r3, #0
 801c8a0:	bfbb      	ittet	lt
 801c8a2:	425b      	neglt	r3, r3
 801c8a4:	f042 0202 	orrlt.w	r2, r2, #2
 801c8a8:	9307      	strge	r3, [sp, #28]
 801c8aa:	9307      	strlt	r3, [sp, #28]
 801c8ac:	bfb8      	it	lt
 801c8ae:	9204      	strlt	r2, [sp, #16]
 801c8b0:	7823      	ldrb	r3, [r4, #0]
 801c8b2:	2b2e      	cmp	r3, #46	; 0x2e
 801c8b4:	d10c      	bne.n	801c8d0 <_svfiprintf_r+0x130>
 801c8b6:	7863      	ldrb	r3, [r4, #1]
 801c8b8:	2b2a      	cmp	r3, #42	; 0x2a
 801c8ba:	d135      	bne.n	801c928 <_svfiprintf_r+0x188>
 801c8bc:	9b03      	ldr	r3, [sp, #12]
 801c8be:	1d1a      	adds	r2, r3, #4
 801c8c0:	681b      	ldr	r3, [r3, #0]
 801c8c2:	9203      	str	r2, [sp, #12]
 801c8c4:	2b00      	cmp	r3, #0
 801c8c6:	bfb8      	it	lt
 801c8c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801c8cc:	3402      	adds	r4, #2
 801c8ce:	9305      	str	r3, [sp, #20]
 801c8d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801c99c <_svfiprintf_r+0x1fc>
 801c8d4:	7821      	ldrb	r1, [r4, #0]
 801c8d6:	2203      	movs	r2, #3
 801c8d8:	4650      	mov	r0, sl
 801c8da:	f7e3 fc91 	bl	8000200 <memchr>
 801c8de:	b140      	cbz	r0, 801c8f2 <_svfiprintf_r+0x152>
 801c8e0:	2340      	movs	r3, #64	; 0x40
 801c8e2:	eba0 000a 	sub.w	r0, r0, sl
 801c8e6:	fa03 f000 	lsl.w	r0, r3, r0
 801c8ea:	9b04      	ldr	r3, [sp, #16]
 801c8ec:	4303      	orrs	r3, r0
 801c8ee:	3401      	adds	r4, #1
 801c8f0:	9304      	str	r3, [sp, #16]
 801c8f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c8f6:	4826      	ldr	r0, [pc, #152]	; (801c990 <_svfiprintf_r+0x1f0>)
 801c8f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801c8fc:	2206      	movs	r2, #6
 801c8fe:	f7e3 fc7f 	bl	8000200 <memchr>
 801c902:	2800      	cmp	r0, #0
 801c904:	d038      	beq.n	801c978 <_svfiprintf_r+0x1d8>
 801c906:	4b23      	ldr	r3, [pc, #140]	; (801c994 <_svfiprintf_r+0x1f4>)
 801c908:	bb1b      	cbnz	r3, 801c952 <_svfiprintf_r+0x1b2>
 801c90a:	9b03      	ldr	r3, [sp, #12]
 801c90c:	3307      	adds	r3, #7
 801c90e:	f023 0307 	bic.w	r3, r3, #7
 801c912:	3308      	adds	r3, #8
 801c914:	9303      	str	r3, [sp, #12]
 801c916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c918:	4433      	add	r3, r6
 801c91a:	9309      	str	r3, [sp, #36]	; 0x24
 801c91c:	e767      	b.n	801c7ee <_svfiprintf_r+0x4e>
 801c91e:	fb0c 3202 	mla	r2, ip, r2, r3
 801c922:	460c      	mov	r4, r1
 801c924:	2001      	movs	r0, #1
 801c926:	e7a5      	b.n	801c874 <_svfiprintf_r+0xd4>
 801c928:	2300      	movs	r3, #0
 801c92a:	3401      	adds	r4, #1
 801c92c:	9305      	str	r3, [sp, #20]
 801c92e:	4619      	mov	r1, r3
 801c930:	f04f 0c0a 	mov.w	ip, #10
 801c934:	4620      	mov	r0, r4
 801c936:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c93a:	3a30      	subs	r2, #48	; 0x30
 801c93c:	2a09      	cmp	r2, #9
 801c93e:	d903      	bls.n	801c948 <_svfiprintf_r+0x1a8>
 801c940:	2b00      	cmp	r3, #0
 801c942:	d0c5      	beq.n	801c8d0 <_svfiprintf_r+0x130>
 801c944:	9105      	str	r1, [sp, #20]
 801c946:	e7c3      	b.n	801c8d0 <_svfiprintf_r+0x130>
 801c948:	fb0c 2101 	mla	r1, ip, r1, r2
 801c94c:	4604      	mov	r4, r0
 801c94e:	2301      	movs	r3, #1
 801c950:	e7f0      	b.n	801c934 <_svfiprintf_r+0x194>
 801c952:	ab03      	add	r3, sp, #12
 801c954:	9300      	str	r3, [sp, #0]
 801c956:	462a      	mov	r2, r5
 801c958:	4b0f      	ldr	r3, [pc, #60]	; (801c998 <_svfiprintf_r+0x1f8>)
 801c95a:	a904      	add	r1, sp, #16
 801c95c:	4638      	mov	r0, r7
 801c95e:	f3af 8000 	nop.w
 801c962:	1c42      	adds	r2, r0, #1
 801c964:	4606      	mov	r6, r0
 801c966:	d1d6      	bne.n	801c916 <_svfiprintf_r+0x176>
 801c968:	89ab      	ldrh	r3, [r5, #12]
 801c96a:	065b      	lsls	r3, r3, #25
 801c96c:	f53f af2c 	bmi.w	801c7c8 <_svfiprintf_r+0x28>
 801c970:	9809      	ldr	r0, [sp, #36]	; 0x24
 801c972:	b01d      	add	sp, #116	; 0x74
 801c974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c978:	ab03      	add	r3, sp, #12
 801c97a:	9300      	str	r3, [sp, #0]
 801c97c:	462a      	mov	r2, r5
 801c97e:	4b06      	ldr	r3, [pc, #24]	; (801c998 <_svfiprintf_r+0x1f8>)
 801c980:	a904      	add	r1, sp, #16
 801c982:	4638      	mov	r0, r7
 801c984:	f000 fba6 	bl	801d0d4 <_printf_i>
 801c988:	e7eb      	b.n	801c962 <_svfiprintf_r+0x1c2>
 801c98a:	bf00      	nop
 801c98c:	0801fabc 	.word	0x0801fabc
 801c990:	0801fac6 	.word	0x0801fac6
 801c994:	00000000 	.word	0x00000000
 801c998:	0801c6eb 	.word	0x0801c6eb
 801c99c:	0801fac2 	.word	0x0801fac2

0801c9a0 <_sungetc_r>:
 801c9a0:	b538      	push	{r3, r4, r5, lr}
 801c9a2:	1c4b      	adds	r3, r1, #1
 801c9a4:	4614      	mov	r4, r2
 801c9a6:	d103      	bne.n	801c9b0 <_sungetc_r+0x10>
 801c9a8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 801c9ac:	4628      	mov	r0, r5
 801c9ae:	bd38      	pop	{r3, r4, r5, pc}
 801c9b0:	8993      	ldrh	r3, [r2, #12]
 801c9b2:	f023 0320 	bic.w	r3, r3, #32
 801c9b6:	8193      	strh	r3, [r2, #12]
 801c9b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801c9ba:	6852      	ldr	r2, [r2, #4]
 801c9bc:	b2cd      	uxtb	r5, r1
 801c9be:	b18b      	cbz	r3, 801c9e4 <_sungetc_r+0x44>
 801c9c0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801c9c2:	4293      	cmp	r3, r2
 801c9c4:	dd08      	ble.n	801c9d8 <_sungetc_r+0x38>
 801c9c6:	6823      	ldr	r3, [r4, #0]
 801c9c8:	1e5a      	subs	r2, r3, #1
 801c9ca:	6022      	str	r2, [r4, #0]
 801c9cc:	f803 5c01 	strb.w	r5, [r3, #-1]
 801c9d0:	6863      	ldr	r3, [r4, #4]
 801c9d2:	3301      	adds	r3, #1
 801c9d4:	6063      	str	r3, [r4, #4]
 801c9d6:	e7e9      	b.n	801c9ac <_sungetc_r+0xc>
 801c9d8:	4621      	mov	r1, r4
 801c9da:	f000 fe43 	bl	801d664 <__submore>
 801c9de:	2800      	cmp	r0, #0
 801c9e0:	d0f1      	beq.n	801c9c6 <_sungetc_r+0x26>
 801c9e2:	e7e1      	b.n	801c9a8 <_sungetc_r+0x8>
 801c9e4:	6921      	ldr	r1, [r4, #16]
 801c9e6:	6823      	ldr	r3, [r4, #0]
 801c9e8:	b151      	cbz	r1, 801ca00 <_sungetc_r+0x60>
 801c9ea:	4299      	cmp	r1, r3
 801c9ec:	d208      	bcs.n	801ca00 <_sungetc_r+0x60>
 801c9ee:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801c9f2:	42a9      	cmp	r1, r5
 801c9f4:	d104      	bne.n	801ca00 <_sungetc_r+0x60>
 801c9f6:	3b01      	subs	r3, #1
 801c9f8:	3201      	adds	r2, #1
 801c9fa:	6023      	str	r3, [r4, #0]
 801c9fc:	6062      	str	r2, [r4, #4]
 801c9fe:	e7d5      	b.n	801c9ac <_sungetc_r+0xc>
 801ca00:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801ca04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ca08:	6363      	str	r3, [r4, #52]	; 0x34
 801ca0a:	2303      	movs	r3, #3
 801ca0c:	63a3      	str	r3, [r4, #56]	; 0x38
 801ca0e:	4623      	mov	r3, r4
 801ca10:	f803 5f46 	strb.w	r5, [r3, #70]!
 801ca14:	6023      	str	r3, [r4, #0]
 801ca16:	2301      	movs	r3, #1
 801ca18:	e7dc      	b.n	801c9d4 <_sungetc_r+0x34>

0801ca1a <__ssrefill_r>:
 801ca1a:	b510      	push	{r4, lr}
 801ca1c:	460c      	mov	r4, r1
 801ca1e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801ca20:	b169      	cbz	r1, 801ca3e <__ssrefill_r+0x24>
 801ca22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ca26:	4299      	cmp	r1, r3
 801ca28:	d001      	beq.n	801ca2e <__ssrefill_r+0x14>
 801ca2a:	f7fc fec3 	bl	80197b4 <_free_r>
 801ca2e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ca30:	6063      	str	r3, [r4, #4]
 801ca32:	2000      	movs	r0, #0
 801ca34:	6360      	str	r0, [r4, #52]	; 0x34
 801ca36:	b113      	cbz	r3, 801ca3e <__ssrefill_r+0x24>
 801ca38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801ca3a:	6023      	str	r3, [r4, #0]
 801ca3c:	bd10      	pop	{r4, pc}
 801ca3e:	6923      	ldr	r3, [r4, #16]
 801ca40:	6023      	str	r3, [r4, #0]
 801ca42:	2300      	movs	r3, #0
 801ca44:	6063      	str	r3, [r4, #4]
 801ca46:	89a3      	ldrh	r3, [r4, #12]
 801ca48:	f043 0320 	orr.w	r3, r3, #32
 801ca4c:	81a3      	strh	r3, [r4, #12]
 801ca4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ca52:	e7f3      	b.n	801ca3c <__ssrefill_r+0x22>

0801ca54 <__ssvfiscanf_r>:
 801ca54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ca58:	460c      	mov	r4, r1
 801ca5a:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801ca5e:	2100      	movs	r1, #0
 801ca60:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801ca64:	49b2      	ldr	r1, [pc, #712]	; (801cd30 <__ssvfiscanf_r+0x2dc>)
 801ca66:	91a0      	str	r1, [sp, #640]	; 0x280
 801ca68:	f10d 0804 	add.w	r8, sp, #4
 801ca6c:	49b1      	ldr	r1, [pc, #708]	; (801cd34 <__ssvfiscanf_r+0x2e0>)
 801ca6e:	4fb2      	ldr	r7, [pc, #712]	; (801cd38 <__ssvfiscanf_r+0x2e4>)
 801ca70:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801cd3c <__ssvfiscanf_r+0x2e8>
 801ca74:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801ca78:	4606      	mov	r6, r0
 801ca7a:	91a1      	str	r1, [sp, #644]	; 0x284
 801ca7c:	9300      	str	r3, [sp, #0]
 801ca7e:	f892 a000 	ldrb.w	sl, [r2]
 801ca82:	f1ba 0f00 	cmp.w	sl, #0
 801ca86:	f000 8151 	beq.w	801cd2c <__ssvfiscanf_r+0x2d8>
 801ca8a:	f81a 3007 	ldrb.w	r3, [sl, r7]
 801ca8e:	f013 0308 	ands.w	r3, r3, #8
 801ca92:	f102 0501 	add.w	r5, r2, #1
 801ca96:	d019      	beq.n	801cacc <__ssvfiscanf_r+0x78>
 801ca98:	6863      	ldr	r3, [r4, #4]
 801ca9a:	2b00      	cmp	r3, #0
 801ca9c:	dd0f      	ble.n	801cabe <__ssvfiscanf_r+0x6a>
 801ca9e:	6823      	ldr	r3, [r4, #0]
 801caa0:	781a      	ldrb	r2, [r3, #0]
 801caa2:	5cba      	ldrb	r2, [r7, r2]
 801caa4:	0712      	lsls	r2, r2, #28
 801caa6:	d401      	bmi.n	801caac <__ssvfiscanf_r+0x58>
 801caa8:	462a      	mov	r2, r5
 801caaa:	e7e8      	b.n	801ca7e <__ssvfiscanf_r+0x2a>
 801caac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801caae:	3201      	adds	r2, #1
 801cab0:	9245      	str	r2, [sp, #276]	; 0x114
 801cab2:	6862      	ldr	r2, [r4, #4]
 801cab4:	3301      	adds	r3, #1
 801cab6:	3a01      	subs	r2, #1
 801cab8:	6062      	str	r2, [r4, #4]
 801caba:	6023      	str	r3, [r4, #0]
 801cabc:	e7ec      	b.n	801ca98 <__ssvfiscanf_r+0x44>
 801cabe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801cac0:	4621      	mov	r1, r4
 801cac2:	4630      	mov	r0, r6
 801cac4:	4798      	blx	r3
 801cac6:	2800      	cmp	r0, #0
 801cac8:	d0e9      	beq.n	801ca9e <__ssvfiscanf_r+0x4a>
 801caca:	e7ed      	b.n	801caa8 <__ssvfiscanf_r+0x54>
 801cacc:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801cad0:	f040 8083 	bne.w	801cbda <__ssvfiscanf_r+0x186>
 801cad4:	9341      	str	r3, [sp, #260]	; 0x104
 801cad6:	9343      	str	r3, [sp, #268]	; 0x10c
 801cad8:	7853      	ldrb	r3, [r2, #1]
 801cada:	2b2a      	cmp	r3, #42	; 0x2a
 801cadc:	bf02      	ittt	eq
 801cade:	2310      	moveq	r3, #16
 801cae0:	1c95      	addeq	r5, r2, #2
 801cae2:	9341      	streq	r3, [sp, #260]	; 0x104
 801cae4:	220a      	movs	r2, #10
 801cae6:	46ab      	mov	fp, r5
 801cae8:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801caec:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801caf0:	2b09      	cmp	r3, #9
 801caf2:	d91d      	bls.n	801cb30 <__ssvfiscanf_r+0xdc>
 801caf4:	4891      	ldr	r0, [pc, #580]	; (801cd3c <__ssvfiscanf_r+0x2e8>)
 801caf6:	2203      	movs	r2, #3
 801caf8:	f7e3 fb82 	bl	8000200 <memchr>
 801cafc:	b140      	cbz	r0, 801cb10 <__ssvfiscanf_r+0xbc>
 801cafe:	2301      	movs	r3, #1
 801cb00:	eba0 0009 	sub.w	r0, r0, r9
 801cb04:	fa03 f000 	lsl.w	r0, r3, r0
 801cb08:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cb0a:	4318      	orrs	r0, r3
 801cb0c:	9041      	str	r0, [sp, #260]	; 0x104
 801cb0e:	465d      	mov	r5, fp
 801cb10:	f815 3b01 	ldrb.w	r3, [r5], #1
 801cb14:	2b78      	cmp	r3, #120	; 0x78
 801cb16:	d806      	bhi.n	801cb26 <__ssvfiscanf_r+0xd2>
 801cb18:	2b57      	cmp	r3, #87	; 0x57
 801cb1a:	d810      	bhi.n	801cb3e <__ssvfiscanf_r+0xea>
 801cb1c:	2b25      	cmp	r3, #37	; 0x25
 801cb1e:	d05c      	beq.n	801cbda <__ssvfiscanf_r+0x186>
 801cb20:	d856      	bhi.n	801cbd0 <__ssvfiscanf_r+0x17c>
 801cb22:	2b00      	cmp	r3, #0
 801cb24:	d074      	beq.n	801cc10 <__ssvfiscanf_r+0x1bc>
 801cb26:	2303      	movs	r3, #3
 801cb28:	9347      	str	r3, [sp, #284]	; 0x11c
 801cb2a:	230a      	movs	r3, #10
 801cb2c:	9342      	str	r3, [sp, #264]	; 0x108
 801cb2e:	e081      	b.n	801cc34 <__ssvfiscanf_r+0x1e0>
 801cb30:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801cb32:	fb02 1303 	mla	r3, r2, r3, r1
 801cb36:	3b30      	subs	r3, #48	; 0x30
 801cb38:	9343      	str	r3, [sp, #268]	; 0x10c
 801cb3a:	465d      	mov	r5, fp
 801cb3c:	e7d3      	b.n	801cae6 <__ssvfiscanf_r+0x92>
 801cb3e:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801cb42:	2a20      	cmp	r2, #32
 801cb44:	d8ef      	bhi.n	801cb26 <__ssvfiscanf_r+0xd2>
 801cb46:	a101      	add	r1, pc, #4	; (adr r1, 801cb4c <__ssvfiscanf_r+0xf8>)
 801cb48:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801cb4c:	0801cc1f 	.word	0x0801cc1f
 801cb50:	0801cb27 	.word	0x0801cb27
 801cb54:	0801cb27 	.word	0x0801cb27
 801cb58:	0801cc7d 	.word	0x0801cc7d
 801cb5c:	0801cb27 	.word	0x0801cb27
 801cb60:	0801cb27 	.word	0x0801cb27
 801cb64:	0801cb27 	.word	0x0801cb27
 801cb68:	0801cb27 	.word	0x0801cb27
 801cb6c:	0801cb27 	.word	0x0801cb27
 801cb70:	0801cb27 	.word	0x0801cb27
 801cb74:	0801cb27 	.word	0x0801cb27
 801cb78:	0801cc93 	.word	0x0801cc93
 801cb7c:	0801cc69 	.word	0x0801cc69
 801cb80:	0801cbd7 	.word	0x0801cbd7
 801cb84:	0801cbd7 	.word	0x0801cbd7
 801cb88:	0801cbd7 	.word	0x0801cbd7
 801cb8c:	0801cb27 	.word	0x0801cb27
 801cb90:	0801cc6d 	.word	0x0801cc6d
 801cb94:	0801cb27 	.word	0x0801cb27
 801cb98:	0801cb27 	.word	0x0801cb27
 801cb9c:	0801cb27 	.word	0x0801cb27
 801cba0:	0801cb27 	.word	0x0801cb27
 801cba4:	0801cca3 	.word	0x0801cca3
 801cba8:	0801cc75 	.word	0x0801cc75
 801cbac:	0801cc17 	.word	0x0801cc17
 801cbb0:	0801cb27 	.word	0x0801cb27
 801cbb4:	0801cb27 	.word	0x0801cb27
 801cbb8:	0801cc9f 	.word	0x0801cc9f
 801cbbc:	0801cb27 	.word	0x0801cb27
 801cbc0:	0801cc69 	.word	0x0801cc69
 801cbc4:	0801cb27 	.word	0x0801cb27
 801cbc8:	0801cb27 	.word	0x0801cb27
 801cbcc:	0801cc1f 	.word	0x0801cc1f
 801cbd0:	3b45      	subs	r3, #69	; 0x45
 801cbd2:	2b02      	cmp	r3, #2
 801cbd4:	d8a7      	bhi.n	801cb26 <__ssvfiscanf_r+0xd2>
 801cbd6:	2305      	movs	r3, #5
 801cbd8:	e02b      	b.n	801cc32 <__ssvfiscanf_r+0x1de>
 801cbda:	6863      	ldr	r3, [r4, #4]
 801cbdc:	2b00      	cmp	r3, #0
 801cbde:	dd0d      	ble.n	801cbfc <__ssvfiscanf_r+0x1a8>
 801cbe0:	6823      	ldr	r3, [r4, #0]
 801cbe2:	781a      	ldrb	r2, [r3, #0]
 801cbe4:	4552      	cmp	r2, sl
 801cbe6:	f040 80a1 	bne.w	801cd2c <__ssvfiscanf_r+0x2d8>
 801cbea:	3301      	adds	r3, #1
 801cbec:	6862      	ldr	r2, [r4, #4]
 801cbee:	6023      	str	r3, [r4, #0]
 801cbf0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801cbf2:	3a01      	subs	r2, #1
 801cbf4:	3301      	adds	r3, #1
 801cbf6:	6062      	str	r2, [r4, #4]
 801cbf8:	9345      	str	r3, [sp, #276]	; 0x114
 801cbfa:	e755      	b.n	801caa8 <__ssvfiscanf_r+0x54>
 801cbfc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801cbfe:	4621      	mov	r1, r4
 801cc00:	4630      	mov	r0, r6
 801cc02:	4798      	blx	r3
 801cc04:	2800      	cmp	r0, #0
 801cc06:	d0eb      	beq.n	801cbe0 <__ssvfiscanf_r+0x18c>
 801cc08:	9844      	ldr	r0, [sp, #272]	; 0x110
 801cc0a:	2800      	cmp	r0, #0
 801cc0c:	f040 8084 	bne.w	801cd18 <__ssvfiscanf_r+0x2c4>
 801cc10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cc14:	e086      	b.n	801cd24 <__ssvfiscanf_r+0x2d0>
 801cc16:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801cc18:	f042 0220 	orr.w	r2, r2, #32
 801cc1c:	9241      	str	r2, [sp, #260]	; 0x104
 801cc1e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801cc20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801cc24:	9241      	str	r2, [sp, #260]	; 0x104
 801cc26:	2210      	movs	r2, #16
 801cc28:	2b6f      	cmp	r3, #111	; 0x6f
 801cc2a:	9242      	str	r2, [sp, #264]	; 0x108
 801cc2c:	bf34      	ite	cc
 801cc2e:	2303      	movcc	r3, #3
 801cc30:	2304      	movcs	r3, #4
 801cc32:	9347      	str	r3, [sp, #284]	; 0x11c
 801cc34:	6863      	ldr	r3, [r4, #4]
 801cc36:	2b00      	cmp	r3, #0
 801cc38:	dd41      	ble.n	801ccbe <__ssvfiscanf_r+0x26a>
 801cc3a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cc3c:	0659      	lsls	r1, r3, #25
 801cc3e:	d404      	bmi.n	801cc4a <__ssvfiscanf_r+0x1f6>
 801cc40:	6823      	ldr	r3, [r4, #0]
 801cc42:	781a      	ldrb	r2, [r3, #0]
 801cc44:	5cba      	ldrb	r2, [r7, r2]
 801cc46:	0712      	lsls	r2, r2, #28
 801cc48:	d440      	bmi.n	801cccc <__ssvfiscanf_r+0x278>
 801cc4a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801cc4c:	2b02      	cmp	r3, #2
 801cc4e:	dc4f      	bgt.n	801ccf0 <__ssvfiscanf_r+0x29c>
 801cc50:	466b      	mov	r3, sp
 801cc52:	4622      	mov	r2, r4
 801cc54:	a941      	add	r1, sp, #260	; 0x104
 801cc56:	4630      	mov	r0, r6
 801cc58:	f000 fb62 	bl	801d320 <_scanf_chars>
 801cc5c:	2801      	cmp	r0, #1
 801cc5e:	d065      	beq.n	801cd2c <__ssvfiscanf_r+0x2d8>
 801cc60:	2802      	cmp	r0, #2
 801cc62:	f47f af21 	bne.w	801caa8 <__ssvfiscanf_r+0x54>
 801cc66:	e7cf      	b.n	801cc08 <__ssvfiscanf_r+0x1b4>
 801cc68:	220a      	movs	r2, #10
 801cc6a:	e7dd      	b.n	801cc28 <__ssvfiscanf_r+0x1d4>
 801cc6c:	2300      	movs	r3, #0
 801cc6e:	9342      	str	r3, [sp, #264]	; 0x108
 801cc70:	2303      	movs	r3, #3
 801cc72:	e7de      	b.n	801cc32 <__ssvfiscanf_r+0x1de>
 801cc74:	2308      	movs	r3, #8
 801cc76:	9342      	str	r3, [sp, #264]	; 0x108
 801cc78:	2304      	movs	r3, #4
 801cc7a:	e7da      	b.n	801cc32 <__ssvfiscanf_r+0x1de>
 801cc7c:	4629      	mov	r1, r5
 801cc7e:	4640      	mov	r0, r8
 801cc80:	f000 fcb6 	bl	801d5f0 <__sccl>
 801cc84:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cc86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cc8a:	9341      	str	r3, [sp, #260]	; 0x104
 801cc8c:	4605      	mov	r5, r0
 801cc8e:	2301      	movs	r3, #1
 801cc90:	e7cf      	b.n	801cc32 <__ssvfiscanf_r+0x1de>
 801cc92:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801cc94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cc98:	9341      	str	r3, [sp, #260]	; 0x104
 801cc9a:	2300      	movs	r3, #0
 801cc9c:	e7c9      	b.n	801cc32 <__ssvfiscanf_r+0x1de>
 801cc9e:	2302      	movs	r3, #2
 801cca0:	e7c7      	b.n	801cc32 <__ssvfiscanf_r+0x1de>
 801cca2:	9841      	ldr	r0, [sp, #260]	; 0x104
 801cca4:	06c3      	lsls	r3, r0, #27
 801cca6:	f53f aeff 	bmi.w	801caa8 <__ssvfiscanf_r+0x54>
 801ccaa:	9b00      	ldr	r3, [sp, #0]
 801ccac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ccae:	1d19      	adds	r1, r3, #4
 801ccb0:	9100      	str	r1, [sp, #0]
 801ccb2:	681b      	ldr	r3, [r3, #0]
 801ccb4:	07c0      	lsls	r0, r0, #31
 801ccb6:	bf4c      	ite	mi
 801ccb8:	801a      	strhmi	r2, [r3, #0]
 801ccba:	601a      	strpl	r2, [r3, #0]
 801ccbc:	e6f4      	b.n	801caa8 <__ssvfiscanf_r+0x54>
 801ccbe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801ccc0:	4621      	mov	r1, r4
 801ccc2:	4630      	mov	r0, r6
 801ccc4:	4798      	blx	r3
 801ccc6:	2800      	cmp	r0, #0
 801ccc8:	d0b7      	beq.n	801cc3a <__ssvfiscanf_r+0x1e6>
 801ccca:	e79d      	b.n	801cc08 <__ssvfiscanf_r+0x1b4>
 801cccc:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ccce:	3201      	adds	r2, #1
 801ccd0:	9245      	str	r2, [sp, #276]	; 0x114
 801ccd2:	6862      	ldr	r2, [r4, #4]
 801ccd4:	3a01      	subs	r2, #1
 801ccd6:	2a00      	cmp	r2, #0
 801ccd8:	6062      	str	r2, [r4, #4]
 801ccda:	dd02      	ble.n	801cce2 <__ssvfiscanf_r+0x28e>
 801ccdc:	3301      	adds	r3, #1
 801ccde:	6023      	str	r3, [r4, #0]
 801cce0:	e7ae      	b.n	801cc40 <__ssvfiscanf_r+0x1ec>
 801cce2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801cce4:	4621      	mov	r1, r4
 801cce6:	4630      	mov	r0, r6
 801cce8:	4798      	blx	r3
 801ccea:	2800      	cmp	r0, #0
 801ccec:	d0a8      	beq.n	801cc40 <__ssvfiscanf_r+0x1ec>
 801ccee:	e78b      	b.n	801cc08 <__ssvfiscanf_r+0x1b4>
 801ccf0:	2b04      	cmp	r3, #4
 801ccf2:	dc06      	bgt.n	801cd02 <__ssvfiscanf_r+0x2ae>
 801ccf4:	466b      	mov	r3, sp
 801ccf6:	4622      	mov	r2, r4
 801ccf8:	a941      	add	r1, sp, #260	; 0x104
 801ccfa:	4630      	mov	r0, r6
 801ccfc:	f000 fb68 	bl	801d3d0 <_scanf_i>
 801cd00:	e7ac      	b.n	801cc5c <__ssvfiscanf_r+0x208>
 801cd02:	4b0f      	ldr	r3, [pc, #60]	; (801cd40 <__ssvfiscanf_r+0x2ec>)
 801cd04:	2b00      	cmp	r3, #0
 801cd06:	f43f aecf 	beq.w	801caa8 <__ssvfiscanf_r+0x54>
 801cd0a:	466b      	mov	r3, sp
 801cd0c:	4622      	mov	r2, r4
 801cd0e:	a941      	add	r1, sp, #260	; 0x104
 801cd10:	4630      	mov	r0, r6
 801cd12:	f7fc fdf9 	bl	8019908 <_scanf_float>
 801cd16:	e7a1      	b.n	801cc5c <__ssvfiscanf_r+0x208>
 801cd18:	89a3      	ldrh	r3, [r4, #12]
 801cd1a:	f013 0f40 	tst.w	r3, #64	; 0x40
 801cd1e:	bf18      	it	ne
 801cd20:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 801cd24:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801cd28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cd2c:	9844      	ldr	r0, [sp, #272]	; 0x110
 801cd2e:	e7f9      	b.n	801cd24 <__ssvfiscanf_r+0x2d0>
 801cd30:	0801c9a1 	.word	0x0801c9a1
 801cd34:	0801ca1b 	.word	0x0801ca1b
 801cd38:	0801f651 	.word	0x0801f651
 801cd3c:	0801fac2 	.word	0x0801fac2
 801cd40:	08019909 	.word	0x08019909

0801cd44 <__sfputc_r>:
 801cd44:	6893      	ldr	r3, [r2, #8]
 801cd46:	3b01      	subs	r3, #1
 801cd48:	2b00      	cmp	r3, #0
 801cd4a:	b410      	push	{r4}
 801cd4c:	6093      	str	r3, [r2, #8]
 801cd4e:	da08      	bge.n	801cd62 <__sfputc_r+0x1e>
 801cd50:	6994      	ldr	r4, [r2, #24]
 801cd52:	42a3      	cmp	r3, r4
 801cd54:	db01      	blt.n	801cd5a <__sfputc_r+0x16>
 801cd56:	290a      	cmp	r1, #10
 801cd58:	d103      	bne.n	801cd62 <__sfputc_r+0x1e>
 801cd5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cd5e:	f7fe b90b 	b.w	801af78 <__swbuf_r>
 801cd62:	6813      	ldr	r3, [r2, #0]
 801cd64:	1c58      	adds	r0, r3, #1
 801cd66:	6010      	str	r0, [r2, #0]
 801cd68:	7019      	strb	r1, [r3, #0]
 801cd6a:	4608      	mov	r0, r1
 801cd6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 801cd70:	4770      	bx	lr

0801cd72 <__sfputs_r>:
 801cd72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cd74:	4606      	mov	r6, r0
 801cd76:	460f      	mov	r7, r1
 801cd78:	4614      	mov	r4, r2
 801cd7a:	18d5      	adds	r5, r2, r3
 801cd7c:	42ac      	cmp	r4, r5
 801cd7e:	d101      	bne.n	801cd84 <__sfputs_r+0x12>
 801cd80:	2000      	movs	r0, #0
 801cd82:	e007      	b.n	801cd94 <__sfputs_r+0x22>
 801cd84:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cd88:	463a      	mov	r2, r7
 801cd8a:	4630      	mov	r0, r6
 801cd8c:	f7ff ffda 	bl	801cd44 <__sfputc_r>
 801cd90:	1c43      	adds	r3, r0, #1
 801cd92:	d1f3      	bne.n	801cd7c <__sfputs_r+0xa>
 801cd94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801cd98 <_vfiprintf_r>:
 801cd98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd9c:	460d      	mov	r5, r1
 801cd9e:	b09d      	sub	sp, #116	; 0x74
 801cda0:	4614      	mov	r4, r2
 801cda2:	4698      	mov	r8, r3
 801cda4:	4606      	mov	r6, r0
 801cda6:	b118      	cbz	r0, 801cdb0 <_vfiprintf_r+0x18>
 801cda8:	6983      	ldr	r3, [r0, #24]
 801cdaa:	b90b      	cbnz	r3, 801cdb0 <_vfiprintf_r+0x18>
 801cdac:	f7fe fb0a 	bl	801b3c4 <__sinit>
 801cdb0:	4b89      	ldr	r3, [pc, #548]	; (801cfd8 <_vfiprintf_r+0x240>)
 801cdb2:	429d      	cmp	r5, r3
 801cdb4:	d11b      	bne.n	801cdee <_vfiprintf_r+0x56>
 801cdb6:	6875      	ldr	r5, [r6, #4]
 801cdb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cdba:	07d9      	lsls	r1, r3, #31
 801cdbc:	d405      	bmi.n	801cdca <_vfiprintf_r+0x32>
 801cdbe:	89ab      	ldrh	r3, [r5, #12]
 801cdc0:	059a      	lsls	r2, r3, #22
 801cdc2:	d402      	bmi.n	801cdca <_vfiprintf_r+0x32>
 801cdc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cdc6:	f7fc fca2 	bl	801970e <__retarget_lock_acquire_recursive>
 801cdca:	89ab      	ldrh	r3, [r5, #12]
 801cdcc:	071b      	lsls	r3, r3, #28
 801cdce:	d501      	bpl.n	801cdd4 <_vfiprintf_r+0x3c>
 801cdd0:	692b      	ldr	r3, [r5, #16]
 801cdd2:	b9eb      	cbnz	r3, 801ce10 <_vfiprintf_r+0x78>
 801cdd4:	4629      	mov	r1, r5
 801cdd6:	4630      	mov	r0, r6
 801cdd8:	f7fe f932 	bl	801b040 <__swsetup_r>
 801cddc:	b1c0      	cbz	r0, 801ce10 <_vfiprintf_r+0x78>
 801cdde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cde0:	07dc      	lsls	r4, r3, #31
 801cde2:	d50e      	bpl.n	801ce02 <_vfiprintf_r+0x6a>
 801cde4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801cde8:	b01d      	add	sp, #116	; 0x74
 801cdea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cdee:	4b7b      	ldr	r3, [pc, #492]	; (801cfdc <_vfiprintf_r+0x244>)
 801cdf0:	429d      	cmp	r5, r3
 801cdf2:	d101      	bne.n	801cdf8 <_vfiprintf_r+0x60>
 801cdf4:	68b5      	ldr	r5, [r6, #8]
 801cdf6:	e7df      	b.n	801cdb8 <_vfiprintf_r+0x20>
 801cdf8:	4b79      	ldr	r3, [pc, #484]	; (801cfe0 <_vfiprintf_r+0x248>)
 801cdfa:	429d      	cmp	r5, r3
 801cdfc:	bf08      	it	eq
 801cdfe:	68f5      	ldreq	r5, [r6, #12]
 801ce00:	e7da      	b.n	801cdb8 <_vfiprintf_r+0x20>
 801ce02:	89ab      	ldrh	r3, [r5, #12]
 801ce04:	0598      	lsls	r0, r3, #22
 801ce06:	d4ed      	bmi.n	801cde4 <_vfiprintf_r+0x4c>
 801ce08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801ce0a:	f7fc fc81 	bl	8019710 <__retarget_lock_release_recursive>
 801ce0e:	e7e9      	b.n	801cde4 <_vfiprintf_r+0x4c>
 801ce10:	2300      	movs	r3, #0
 801ce12:	9309      	str	r3, [sp, #36]	; 0x24
 801ce14:	2320      	movs	r3, #32
 801ce16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801ce1a:	f8cd 800c 	str.w	r8, [sp, #12]
 801ce1e:	2330      	movs	r3, #48	; 0x30
 801ce20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801cfe4 <_vfiprintf_r+0x24c>
 801ce24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801ce28:	f04f 0901 	mov.w	r9, #1
 801ce2c:	4623      	mov	r3, r4
 801ce2e:	469a      	mov	sl, r3
 801ce30:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ce34:	b10a      	cbz	r2, 801ce3a <_vfiprintf_r+0xa2>
 801ce36:	2a25      	cmp	r2, #37	; 0x25
 801ce38:	d1f9      	bne.n	801ce2e <_vfiprintf_r+0x96>
 801ce3a:	ebba 0b04 	subs.w	fp, sl, r4
 801ce3e:	d00b      	beq.n	801ce58 <_vfiprintf_r+0xc0>
 801ce40:	465b      	mov	r3, fp
 801ce42:	4622      	mov	r2, r4
 801ce44:	4629      	mov	r1, r5
 801ce46:	4630      	mov	r0, r6
 801ce48:	f7ff ff93 	bl	801cd72 <__sfputs_r>
 801ce4c:	3001      	adds	r0, #1
 801ce4e:	f000 80aa 	beq.w	801cfa6 <_vfiprintf_r+0x20e>
 801ce52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ce54:	445a      	add	r2, fp
 801ce56:	9209      	str	r2, [sp, #36]	; 0x24
 801ce58:	f89a 3000 	ldrb.w	r3, [sl]
 801ce5c:	2b00      	cmp	r3, #0
 801ce5e:	f000 80a2 	beq.w	801cfa6 <_vfiprintf_r+0x20e>
 801ce62:	2300      	movs	r3, #0
 801ce64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801ce68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801ce6c:	f10a 0a01 	add.w	sl, sl, #1
 801ce70:	9304      	str	r3, [sp, #16]
 801ce72:	9307      	str	r3, [sp, #28]
 801ce74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801ce78:	931a      	str	r3, [sp, #104]	; 0x68
 801ce7a:	4654      	mov	r4, sl
 801ce7c:	2205      	movs	r2, #5
 801ce7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801ce82:	4858      	ldr	r0, [pc, #352]	; (801cfe4 <_vfiprintf_r+0x24c>)
 801ce84:	f7e3 f9bc 	bl	8000200 <memchr>
 801ce88:	9a04      	ldr	r2, [sp, #16]
 801ce8a:	b9d8      	cbnz	r0, 801cec4 <_vfiprintf_r+0x12c>
 801ce8c:	06d1      	lsls	r1, r2, #27
 801ce8e:	bf44      	itt	mi
 801ce90:	2320      	movmi	r3, #32
 801ce92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801ce96:	0713      	lsls	r3, r2, #28
 801ce98:	bf44      	itt	mi
 801ce9a:	232b      	movmi	r3, #43	; 0x2b
 801ce9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801cea0:	f89a 3000 	ldrb.w	r3, [sl]
 801cea4:	2b2a      	cmp	r3, #42	; 0x2a
 801cea6:	d015      	beq.n	801ced4 <_vfiprintf_r+0x13c>
 801cea8:	9a07      	ldr	r2, [sp, #28]
 801ceaa:	4654      	mov	r4, sl
 801ceac:	2000      	movs	r0, #0
 801ceae:	f04f 0c0a 	mov.w	ip, #10
 801ceb2:	4621      	mov	r1, r4
 801ceb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 801ceb8:	3b30      	subs	r3, #48	; 0x30
 801ceba:	2b09      	cmp	r3, #9
 801cebc:	d94e      	bls.n	801cf5c <_vfiprintf_r+0x1c4>
 801cebe:	b1b0      	cbz	r0, 801ceee <_vfiprintf_r+0x156>
 801cec0:	9207      	str	r2, [sp, #28]
 801cec2:	e014      	b.n	801ceee <_vfiprintf_r+0x156>
 801cec4:	eba0 0308 	sub.w	r3, r0, r8
 801cec8:	fa09 f303 	lsl.w	r3, r9, r3
 801cecc:	4313      	orrs	r3, r2
 801cece:	9304      	str	r3, [sp, #16]
 801ced0:	46a2      	mov	sl, r4
 801ced2:	e7d2      	b.n	801ce7a <_vfiprintf_r+0xe2>
 801ced4:	9b03      	ldr	r3, [sp, #12]
 801ced6:	1d19      	adds	r1, r3, #4
 801ced8:	681b      	ldr	r3, [r3, #0]
 801ceda:	9103      	str	r1, [sp, #12]
 801cedc:	2b00      	cmp	r3, #0
 801cede:	bfbb      	ittet	lt
 801cee0:	425b      	neglt	r3, r3
 801cee2:	f042 0202 	orrlt.w	r2, r2, #2
 801cee6:	9307      	strge	r3, [sp, #28]
 801cee8:	9307      	strlt	r3, [sp, #28]
 801ceea:	bfb8      	it	lt
 801ceec:	9204      	strlt	r2, [sp, #16]
 801ceee:	7823      	ldrb	r3, [r4, #0]
 801cef0:	2b2e      	cmp	r3, #46	; 0x2e
 801cef2:	d10c      	bne.n	801cf0e <_vfiprintf_r+0x176>
 801cef4:	7863      	ldrb	r3, [r4, #1]
 801cef6:	2b2a      	cmp	r3, #42	; 0x2a
 801cef8:	d135      	bne.n	801cf66 <_vfiprintf_r+0x1ce>
 801cefa:	9b03      	ldr	r3, [sp, #12]
 801cefc:	1d1a      	adds	r2, r3, #4
 801cefe:	681b      	ldr	r3, [r3, #0]
 801cf00:	9203      	str	r2, [sp, #12]
 801cf02:	2b00      	cmp	r3, #0
 801cf04:	bfb8      	it	lt
 801cf06:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801cf0a:	3402      	adds	r4, #2
 801cf0c:	9305      	str	r3, [sp, #20]
 801cf0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801cff4 <_vfiprintf_r+0x25c>
 801cf12:	7821      	ldrb	r1, [r4, #0]
 801cf14:	2203      	movs	r2, #3
 801cf16:	4650      	mov	r0, sl
 801cf18:	f7e3 f972 	bl	8000200 <memchr>
 801cf1c:	b140      	cbz	r0, 801cf30 <_vfiprintf_r+0x198>
 801cf1e:	2340      	movs	r3, #64	; 0x40
 801cf20:	eba0 000a 	sub.w	r0, r0, sl
 801cf24:	fa03 f000 	lsl.w	r0, r3, r0
 801cf28:	9b04      	ldr	r3, [sp, #16]
 801cf2a:	4303      	orrs	r3, r0
 801cf2c:	3401      	adds	r4, #1
 801cf2e:	9304      	str	r3, [sp, #16]
 801cf30:	f814 1b01 	ldrb.w	r1, [r4], #1
 801cf34:	482c      	ldr	r0, [pc, #176]	; (801cfe8 <_vfiprintf_r+0x250>)
 801cf36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801cf3a:	2206      	movs	r2, #6
 801cf3c:	f7e3 f960 	bl	8000200 <memchr>
 801cf40:	2800      	cmp	r0, #0
 801cf42:	d03f      	beq.n	801cfc4 <_vfiprintf_r+0x22c>
 801cf44:	4b29      	ldr	r3, [pc, #164]	; (801cfec <_vfiprintf_r+0x254>)
 801cf46:	bb1b      	cbnz	r3, 801cf90 <_vfiprintf_r+0x1f8>
 801cf48:	9b03      	ldr	r3, [sp, #12]
 801cf4a:	3307      	adds	r3, #7
 801cf4c:	f023 0307 	bic.w	r3, r3, #7
 801cf50:	3308      	adds	r3, #8
 801cf52:	9303      	str	r3, [sp, #12]
 801cf54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cf56:	443b      	add	r3, r7
 801cf58:	9309      	str	r3, [sp, #36]	; 0x24
 801cf5a:	e767      	b.n	801ce2c <_vfiprintf_r+0x94>
 801cf5c:	fb0c 3202 	mla	r2, ip, r2, r3
 801cf60:	460c      	mov	r4, r1
 801cf62:	2001      	movs	r0, #1
 801cf64:	e7a5      	b.n	801ceb2 <_vfiprintf_r+0x11a>
 801cf66:	2300      	movs	r3, #0
 801cf68:	3401      	adds	r4, #1
 801cf6a:	9305      	str	r3, [sp, #20]
 801cf6c:	4619      	mov	r1, r3
 801cf6e:	f04f 0c0a 	mov.w	ip, #10
 801cf72:	4620      	mov	r0, r4
 801cf74:	f810 2b01 	ldrb.w	r2, [r0], #1
 801cf78:	3a30      	subs	r2, #48	; 0x30
 801cf7a:	2a09      	cmp	r2, #9
 801cf7c:	d903      	bls.n	801cf86 <_vfiprintf_r+0x1ee>
 801cf7e:	2b00      	cmp	r3, #0
 801cf80:	d0c5      	beq.n	801cf0e <_vfiprintf_r+0x176>
 801cf82:	9105      	str	r1, [sp, #20]
 801cf84:	e7c3      	b.n	801cf0e <_vfiprintf_r+0x176>
 801cf86:	fb0c 2101 	mla	r1, ip, r1, r2
 801cf8a:	4604      	mov	r4, r0
 801cf8c:	2301      	movs	r3, #1
 801cf8e:	e7f0      	b.n	801cf72 <_vfiprintf_r+0x1da>
 801cf90:	ab03      	add	r3, sp, #12
 801cf92:	9300      	str	r3, [sp, #0]
 801cf94:	462a      	mov	r2, r5
 801cf96:	4b16      	ldr	r3, [pc, #88]	; (801cff0 <_vfiprintf_r+0x258>)
 801cf98:	a904      	add	r1, sp, #16
 801cf9a:	4630      	mov	r0, r6
 801cf9c:	f3af 8000 	nop.w
 801cfa0:	4607      	mov	r7, r0
 801cfa2:	1c78      	adds	r0, r7, #1
 801cfa4:	d1d6      	bne.n	801cf54 <_vfiprintf_r+0x1bc>
 801cfa6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801cfa8:	07d9      	lsls	r1, r3, #31
 801cfaa:	d405      	bmi.n	801cfb8 <_vfiprintf_r+0x220>
 801cfac:	89ab      	ldrh	r3, [r5, #12]
 801cfae:	059a      	lsls	r2, r3, #22
 801cfb0:	d402      	bmi.n	801cfb8 <_vfiprintf_r+0x220>
 801cfb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801cfb4:	f7fc fbac 	bl	8019710 <__retarget_lock_release_recursive>
 801cfb8:	89ab      	ldrh	r3, [r5, #12]
 801cfba:	065b      	lsls	r3, r3, #25
 801cfbc:	f53f af12 	bmi.w	801cde4 <_vfiprintf_r+0x4c>
 801cfc0:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cfc2:	e711      	b.n	801cde8 <_vfiprintf_r+0x50>
 801cfc4:	ab03      	add	r3, sp, #12
 801cfc6:	9300      	str	r3, [sp, #0]
 801cfc8:	462a      	mov	r2, r5
 801cfca:	4b09      	ldr	r3, [pc, #36]	; (801cff0 <_vfiprintf_r+0x258>)
 801cfcc:	a904      	add	r1, sp, #16
 801cfce:	4630      	mov	r0, r6
 801cfd0:	f000 f880 	bl	801d0d4 <_printf_i>
 801cfd4:	e7e4      	b.n	801cfa0 <_vfiprintf_r+0x208>
 801cfd6:	bf00      	nop
 801cfd8:	0801f88c 	.word	0x0801f88c
 801cfdc:	0801f8ac 	.word	0x0801f8ac
 801cfe0:	0801f86c 	.word	0x0801f86c
 801cfe4:	0801fabc 	.word	0x0801fabc
 801cfe8:	0801fac6 	.word	0x0801fac6
 801cfec:	00000000 	.word	0x00000000
 801cff0:	0801cd73 	.word	0x0801cd73
 801cff4:	0801fac2 	.word	0x0801fac2

0801cff8 <_printf_common>:
 801cff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801cffc:	4616      	mov	r6, r2
 801cffe:	4699      	mov	r9, r3
 801d000:	688a      	ldr	r2, [r1, #8]
 801d002:	690b      	ldr	r3, [r1, #16]
 801d004:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d008:	4293      	cmp	r3, r2
 801d00a:	bfb8      	it	lt
 801d00c:	4613      	movlt	r3, r2
 801d00e:	6033      	str	r3, [r6, #0]
 801d010:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801d014:	4607      	mov	r7, r0
 801d016:	460c      	mov	r4, r1
 801d018:	b10a      	cbz	r2, 801d01e <_printf_common+0x26>
 801d01a:	3301      	adds	r3, #1
 801d01c:	6033      	str	r3, [r6, #0]
 801d01e:	6823      	ldr	r3, [r4, #0]
 801d020:	0699      	lsls	r1, r3, #26
 801d022:	bf42      	ittt	mi
 801d024:	6833      	ldrmi	r3, [r6, #0]
 801d026:	3302      	addmi	r3, #2
 801d028:	6033      	strmi	r3, [r6, #0]
 801d02a:	6825      	ldr	r5, [r4, #0]
 801d02c:	f015 0506 	ands.w	r5, r5, #6
 801d030:	d106      	bne.n	801d040 <_printf_common+0x48>
 801d032:	f104 0a19 	add.w	sl, r4, #25
 801d036:	68e3      	ldr	r3, [r4, #12]
 801d038:	6832      	ldr	r2, [r6, #0]
 801d03a:	1a9b      	subs	r3, r3, r2
 801d03c:	42ab      	cmp	r3, r5
 801d03e:	dc26      	bgt.n	801d08e <_printf_common+0x96>
 801d040:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801d044:	1e13      	subs	r3, r2, #0
 801d046:	6822      	ldr	r2, [r4, #0]
 801d048:	bf18      	it	ne
 801d04a:	2301      	movne	r3, #1
 801d04c:	0692      	lsls	r2, r2, #26
 801d04e:	d42b      	bmi.n	801d0a8 <_printf_common+0xb0>
 801d050:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d054:	4649      	mov	r1, r9
 801d056:	4638      	mov	r0, r7
 801d058:	47c0      	blx	r8
 801d05a:	3001      	adds	r0, #1
 801d05c:	d01e      	beq.n	801d09c <_printf_common+0xa4>
 801d05e:	6823      	ldr	r3, [r4, #0]
 801d060:	68e5      	ldr	r5, [r4, #12]
 801d062:	6832      	ldr	r2, [r6, #0]
 801d064:	f003 0306 	and.w	r3, r3, #6
 801d068:	2b04      	cmp	r3, #4
 801d06a:	bf08      	it	eq
 801d06c:	1aad      	subeq	r5, r5, r2
 801d06e:	68a3      	ldr	r3, [r4, #8]
 801d070:	6922      	ldr	r2, [r4, #16]
 801d072:	bf0c      	ite	eq
 801d074:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d078:	2500      	movne	r5, #0
 801d07a:	4293      	cmp	r3, r2
 801d07c:	bfc4      	itt	gt
 801d07e:	1a9b      	subgt	r3, r3, r2
 801d080:	18ed      	addgt	r5, r5, r3
 801d082:	2600      	movs	r6, #0
 801d084:	341a      	adds	r4, #26
 801d086:	42b5      	cmp	r5, r6
 801d088:	d11a      	bne.n	801d0c0 <_printf_common+0xc8>
 801d08a:	2000      	movs	r0, #0
 801d08c:	e008      	b.n	801d0a0 <_printf_common+0xa8>
 801d08e:	2301      	movs	r3, #1
 801d090:	4652      	mov	r2, sl
 801d092:	4649      	mov	r1, r9
 801d094:	4638      	mov	r0, r7
 801d096:	47c0      	blx	r8
 801d098:	3001      	adds	r0, #1
 801d09a:	d103      	bne.n	801d0a4 <_printf_common+0xac>
 801d09c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d0a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d0a4:	3501      	adds	r5, #1
 801d0a6:	e7c6      	b.n	801d036 <_printf_common+0x3e>
 801d0a8:	18e1      	adds	r1, r4, r3
 801d0aa:	1c5a      	adds	r2, r3, #1
 801d0ac:	2030      	movs	r0, #48	; 0x30
 801d0ae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d0b2:	4422      	add	r2, r4
 801d0b4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d0b8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d0bc:	3302      	adds	r3, #2
 801d0be:	e7c7      	b.n	801d050 <_printf_common+0x58>
 801d0c0:	2301      	movs	r3, #1
 801d0c2:	4622      	mov	r2, r4
 801d0c4:	4649      	mov	r1, r9
 801d0c6:	4638      	mov	r0, r7
 801d0c8:	47c0      	blx	r8
 801d0ca:	3001      	adds	r0, #1
 801d0cc:	d0e6      	beq.n	801d09c <_printf_common+0xa4>
 801d0ce:	3601      	adds	r6, #1
 801d0d0:	e7d9      	b.n	801d086 <_printf_common+0x8e>
	...

0801d0d4 <_printf_i>:
 801d0d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801d0d8:	460c      	mov	r4, r1
 801d0da:	4691      	mov	r9, r2
 801d0dc:	7e27      	ldrb	r7, [r4, #24]
 801d0de:	990c      	ldr	r1, [sp, #48]	; 0x30
 801d0e0:	2f78      	cmp	r7, #120	; 0x78
 801d0e2:	4680      	mov	r8, r0
 801d0e4:	469a      	mov	sl, r3
 801d0e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d0ea:	d807      	bhi.n	801d0fc <_printf_i+0x28>
 801d0ec:	2f62      	cmp	r7, #98	; 0x62
 801d0ee:	d80a      	bhi.n	801d106 <_printf_i+0x32>
 801d0f0:	2f00      	cmp	r7, #0
 801d0f2:	f000 80d8 	beq.w	801d2a6 <_printf_i+0x1d2>
 801d0f6:	2f58      	cmp	r7, #88	; 0x58
 801d0f8:	f000 80a3 	beq.w	801d242 <_printf_i+0x16e>
 801d0fc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801d100:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801d104:	e03a      	b.n	801d17c <_printf_i+0xa8>
 801d106:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801d10a:	2b15      	cmp	r3, #21
 801d10c:	d8f6      	bhi.n	801d0fc <_printf_i+0x28>
 801d10e:	a001      	add	r0, pc, #4	; (adr r0, 801d114 <_printf_i+0x40>)
 801d110:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801d114:	0801d16d 	.word	0x0801d16d
 801d118:	0801d181 	.word	0x0801d181
 801d11c:	0801d0fd 	.word	0x0801d0fd
 801d120:	0801d0fd 	.word	0x0801d0fd
 801d124:	0801d0fd 	.word	0x0801d0fd
 801d128:	0801d0fd 	.word	0x0801d0fd
 801d12c:	0801d181 	.word	0x0801d181
 801d130:	0801d0fd 	.word	0x0801d0fd
 801d134:	0801d0fd 	.word	0x0801d0fd
 801d138:	0801d0fd 	.word	0x0801d0fd
 801d13c:	0801d0fd 	.word	0x0801d0fd
 801d140:	0801d28d 	.word	0x0801d28d
 801d144:	0801d1b1 	.word	0x0801d1b1
 801d148:	0801d26f 	.word	0x0801d26f
 801d14c:	0801d0fd 	.word	0x0801d0fd
 801d150:	0801d0fd 	.word	0x0801d0fd
 801d154:	0801d2af 	.word	0x0801d2af
 801d158:	0801d0fd 	.word	0x0801d0fd
 801d15c:	0801d1b1 	.word	0x0801d1b1
 801d160:	0801d0fd 	.word	0x0801d0fd
 801d164:	0801d0fd 	.word	0x0801d0fd
 801d168:	0801d277 	.word	0x0801d277
 801d16c:	680b      	ldr	r3, [r1, #0]
 801d16e:	1d1a      	adds	r2, r3, #4
 801d170:	681b      	ldr	r3, [r3, #0]
 801d172:	600a      	str	r2, [r1, #0]
 801d174:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801d178:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d17c:	2301      	movs	r3, #1
 801d17e:	e0a3      	b.n	801d2c8 <_printf_i+0x1f4>
 801d180:	6825      	ldr	r5, [r4, #0]
 801d182:	6808      	ldr	r0, [r1, #0]
 801d184:	062e      	lsls	r6, r5, #24
 801d186:	f100 0304 	add.w	r3, r0, #4
 801d18a:	d50a      	bpl.n	801d1a2 <_printf_i+0xce>
 801d18c:	6805      	ldr	r5, [r0, #0]
 801d18e:	600b      	str	r3, [r1, #0]
 801d190:	2d00      	cmp	r5, #0
 801d192:	da03      	bge.n	801d19c <_printf_i+0xc8>
 801d194:	232d      	movs	r3, #45	; 0x2d
 801d196:	426d      	negs	r5, r5
 801d198:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d19c:	485e      	ldr	r0, [pc, #376]	; (801d318 <_printf_i+0x244>)
 801d19e:	230a      	movs	r3, #10
 801d1a0:	e019      	b.n	801d1d6 <_printf_i+0x102>
 801d1a2:	f015 0f40 	tst.w	r5, #64	; 0x40
 801d1a6:	6805      	ldr	r5, [r0, #0]
 801d1a8:	600b      	str	r3, [r1, #0]
 801d1aa:	bf18      	it	ne
 801d1ac:	b22d      	sxthne	r5, r5
 801d1ae:	e7ef      	b.n	801d190 <_printf_i+0xbc>
 801d1b0:	680b      	ldr	r3, [r1, #0]
 801d1b2:	6825      	ldr	r5, [r4, #0]
 801d1b4:	1d18      	adds	r0, r3, #4
 801d1b6:	6008      	str	r0, [r1, #0]
 801d1b8:	0628      	lsls	r0, r5, #24
 801d1ba:	d501      	bpl.n	801d1c0 <_printf_i+0xec>
 801d1bc:	681d      	ldr	r5, [r3, #0]
 801d1be:	e002      	b.n	801d1c6 <_printf_i+0xf2>
 801d1c0:	0669      	lsls	r1, r5, #25
 801d1c2:	d5fb      	bpl.n	801d1bc <_printf_i+0xe8>
 801d1c4:	881d      	ldrh	r5, [r3, #0]
 801d1c6:	4854      	ldr	r0, [pc, #336]	; (801d318 <_printf_i+0x244>)
 801d1c8:	2f6f      	cmp	r7, #111	; 0x6f
 801d1ca:	bf0c      	ite	eq
 801d1cc:	2308      	moveq	r3, #8
 801d1ce:	230a      	movne	r3, #10
 801d1d0:	2100      	movs	r1, #0
 801d1d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801d1d6:	6866      	ldr	r6, [r4, #4]
 801d1d8:	60a6      	str	r6, [r4, #8]
 801d1da:	2e00      	cmp	r6, #0
 801d1dc:	bfa2      	ittt	ge
 801d1de:	6821      	ldrge	r1, [r4, #0]
 801d1e0:	f021 0104 	bicge.w	r1, r1, #4
 801d1e4:	6021      	strge	r1, [r4, #0]
 801d1e6:	b90d      	cbnz	r5, 801d1ec <_printf_i+0x118>
 801d1e8:	2e00      	cmp	r6, #0
 801d1ea:	d04d      	beq.n	801d288 <_printf_i+0x1b4>
 801d1ec:	4616      	mov	r6, r2
 801d1ee:	fbb5 f1f3 	udiv	r1, r5, r3
 801d1f2:	fb03 5711 	mls	r7, r3, r1, r5
 801d1f6:	5dc7      	ldrb	r7, [r0, r7]
 801d1f8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801d1fc:	462f      	mov	r7, r5
 801d1fe:	42bb      	cmp	r3, r7
 801d200:	460d      	mov	r5, r1
 801d202:	d9f4      	bls.n	801d1ee <_printf_i+0x11a>
 801d204:	2b08      	cmp	r3, #8
 801d206:	d10b      	bne.n	801d220 <_printf_i+0x14c>
 801d208:	6823      	ldr	r3, [r4, #0]
 801d20a:	07df      	lsls	r7, r3, #31
 801d20c:	d508      	bpl.n	801d220 <_printf_i+0x14c>
 801d20e:	6923      	ldr	r3, [r4, #16]
 801d210:	6861      	ldr	r1, [r4, #4]
 801d212:	4299      	cmp	r1, r3
 801d214:	bfde      	ittt	le
 801d216:	2330      	movle	r3, #48	; 0x30
 801d218:	f806 3c01 	strble.w	r3, [r6, #-1]
 801d21c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 801d220:	1b92      	subs	r2, r2, r6
 801d222:	6122      	str	r2, [r4, #16]
 801d224:	f8cd a000 	str.w	sl, [sp]
 801d228:	464b      	mov	r3, r9
 801d22a:	aa03      	add	r2, sp, #12
 801d22c:	4621      	mov	r1, r4
 801d22e:	4640      	mov	r0, r8
 801d230:	f7ff fee2 	bl	801cff8 <_printf_common>
 801d234:	3001      	adds	r0, #1
 801d236:	d14c      	bne.n	801d2d2 <_printf_i+0x1fe>
 801d238:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d23c:	b004      	add	sp, #16
 801d23e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d242:	4835      	ldr	r0, [pc, #212]	; (801d318 <_printf_i+0x244>)
 801d244:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801d248:	6823      	ldr	r3, [r4, #0]
 801d24a:	680e      	ldr	r6, [r1, #0]
 801d24c:	061f      	lsls	r7, r3, #24
 801d24e:	f856 5b04 	ldr.w	r5, [r6], #4
 801d252:	600e      	str	r6, [r1, #0]
 801d254:	d514      	bpl.n	801d280 <_printf_i+0x1ac>
 801d256:	07d9      	lsls	r1, r3, #31
 801d258:	bf44      	itt	mi
 801d25a:	f043 0320 	orrmi.w	r3, r3, #32
 801d25e:	6023      	strmi	r3, [r4, #0]
 801d260:	b91d      	cbnz	r5, 801d26a <_printf_i+0x196>
 801d262:	6823      	ldr	r3, [r4, #0]
 801d264:	f023 0320 	bic.w	r3, r3, #32
 801d268:	6023      	str	r3, [r4, #0]
 801d26a:	2310      	movs	r3, #16
 801d26c:	e7b0      	b.n	801d1d0 <_printf_i+0xfc>
 801d26e:	6823      	ldr	r3, [r4, #0]
 801d270:	f043 0320 	orr.w	r3, r3, #32
 801d274:	6023      	str	r3, [r4, #0]
 801d276:	2378      	movs	r3, #120	; 0x78
 801d278:	4828      	ldr	r0, [pc, #160]	; (801d31c <_printf_i+0x248>)
 801d27a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801d27e:	e7e3      	b.n	801d248 <_printf_i+0x174>
 801d280:	065e      	lsls	r6, r3, #25
 801d282:	bf48      	it	mi
 801d284:	b2ad      	uxthmi	r5, r5
 801d286:	e7e6      	b.n	801d256 <_printf_i+0x182>
 801d288:	4616      	mov	r6, r2
 801d28a:	e7bb      	b.n	801d204 <_printf_i+0x130>
 801d28c:	680b      	ldr	r3, [r1, #0]
 801d28e:	6826      	ldr	r6, [r4, #0]
 801d290:	6960      	ldr	r0, [r4, #20]
 801d292:	1d1d      	adds	r5, r3, #4
 801d294:	600d      	str	r5, [r1, #0]
 801d296:	0635      	lsls	r5, r6, #24
 801d298:	681b      	ldr	r3, [r3, #0]
 801d29a:	d501      	bpl.n	801d2a0 <_printf_i+0x1cc>
 801d29c:	6018      	str	r0, [r3, #0]
 801d29e:	e002      	b.n	801d2a6 <_printf_i+0x1d2>
 801d2a0:	0671      	lsls	r1, r6, #25
 801d2a2:	d5fb      	bpl.n	801d29c <_printf_i+0x1c8>
 801d2a4:	8018      	strh	r0, [r3, #0]
 801d2a6:	2300      	movs	r3, #0
 801d2a8:	6123      	str	r3, [r4, #16]
 801d2aa:	4616      	mov	r6, r2
 801d2ac:	e7ba      	b.n	801d224 <_printf_i+0x150>
 801d2ae:	680b      	ldr	r3, [r1, #0]
 801d2b0:	1d1a      	adds	r2, r3, #4
 801d2b2:	600a      	str	r2, [r1, #0]
 801d2b4:	681e      	ldr	r6, [r3, #0]
 801d2b6:	6862      	ldr	r2, [r4, #4]
 801d2b8:	2100      	movs	r1, #0
 801d2ba:	4630      	mov	r0, r6
 801d2bc:	f7e2 ffa0 	bl	8000200 <memchr>
 801d2c0:	b108      	cbz	r0, 801d2c6 <_printf_i+0x1f2>
 801d2c2:	1b80      	subs	r0, r0, r6
 801d2c4:	6060      	str	r0, [r4, #4]
 801d2c6:	6863      	ldr	r3, [r4, #4]
 801d2c8:	6123      	str	r3, [r4, #16]
 801d2ca:	2300      	movs	r3, #0
 801d2cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d2d0:	e7a8      	b.n	801d224 <_printf_i+0x150>
 801d2d2:	6923      	ldr	r3, [r4, #16]
 801d2d4:	4632      	mov	r2, r6
 801d2d6:	4649      	mov	r1, r9
 801d2d8:	4640      	mov	r0, r8
 801d2da:	47d0      	blx	sl
 801d2dc:	3001      	adds	r0, #1
 801d2de:	d0ab      	beq.n	801d238 <_printf_i+0x164>
 801d2e0:	6823      	ldr	r3, [r4, #0]
 801d2e2:	079b      	lsls	r3, r3, #30
 801d2e4:	d413      	bmi.n	801d30e <_printf_i+0x23a>
 801d2e6:	68e0      	ldr	r0, [r4, #12]
 801d2e8:	9b03      	ldr	r3, [sp, #12]
 801d2ea:	4298      	cmp	r0, r3
 801d2ec:	bfb8      	it	lt
 801d2ee:	4618      	movlt	r0, r3
 801d2f0:	e7a4      	b.n	801d23c <_printf_i+0x168>
 801d2f2:	2301      	movs	r3, #1
 801d2f4:	4632      	mov	r2, r6
 801d2f6:	4649      	mov	r1, r9
 801d2f8:	4640      	mov	r0, r8
 801d2fa:	47d0      	blx	sl
 801d2fc:	3001      	adds	r0, #1
 801d2fe:	d09b      	beq.n	801d238 <_printf_i+0x164>
 801d300:	3501      	adds	r5, #1
 801d302:	68e3      	ldr	r3, [r4, #12]
 801d304:	9903      	ldr	r1, [sp, #12]
 801d306:	1a5b      	subs	r3, r3, r1
 801d308:	42ab      	cmp	r3, r5
 801d30a:	dcf2      	bgt.n	801d2f2 <_printf_i+0x21e>
 801d30c:	e7eb      	b.n	801d2e6 <_printf_i+0x212>
 801d30e:	2500      	movs	r5, #0
 801d310:	f104 0619 	add.w	r6, r4, #25
 801d314:	e7f5      	b.n	801d302 <_printf_i+0x22e>
 801d316:	bf00      	nop
 801d318:	0801facd 	.word	0x0801facd
 801d31c:	0801fade 	.word	0x0801fade

0801d320 <_scanf_chars>:
 801d320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d324:	4615      	mov	r5, r2
 801d326:	688a      	ldr	r2, [r1, #8]
 801d328:	4680      	mov	r8, r0
 801d32a:	460c      	mov	r4, r1
 801d32c:	b932      	cbnz	r2, 801d33c <_scanf_chars+0x1c>
 801d32e:	698a      	ldr	r2, [r1, #24]
 801d330:	2a00      	cmp	r2, #0
 801d332:	bf0c      	ite	eq
 801d334:	2201      	moveq	r2, #1
 801d336:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 801d33a:	608a      	str	r2, [r1, #8]
 801d33c:	6822      	ldr	r2, [r4, #0]
 801d33e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801d3cc <_scanf_chars+0xac>
 801d342:	06d1      	lsls	r1, r2, #27
 801d344:	bf5f      	itttt	pl
 801d346:	681a      	ldrpl	r2, [r3, #0]
 801d348:	1d11      	addpl	r1, r2, #4
 801d34a:	6019      	strpl	r1, [r3, #0]
 801d34c:	6816      	ldrpl	r6, [r2, #0]
 801d34e:	2700      	movs	r7, #0
 801d350:	69a0      	ldr	r0, [r4, #24]
 801d352:	b188      	cbz	r0, 801d378 <_scanf_chars+0x58>
 801d354:	2801      	cmp	r0, #1
 801d356:	d107      	bne.n	801d368 <_scanf_chars+0x48>
 801d358:	682b      	ldr	r3, [r5, #0]
 801d35a:	781a      	ldrb	r2, [r3, #0]
 801d35c:	6963      	ldr	r3, [r4, #20]
 801d35e:	5c9b      	ldrb	r3, [r3, r2]
 801d360:	b953      	cbnz	r3, 801d378 <_scanf_chars+0x58>
 801d362:	bb27      	cbnz	r7, 801d3ae <_scanf_chars+0x8e>
 801d364:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d368:	2802      	cmp	r0, #2
 801d36a:	d120      	bne.n	801d3ae <_scanf_chars+0x8e>
 801d36c:	682b      	ldr	r3, [r5, #0]
 801d36e:	781b      	ldrb	r3, [r3, #0]
 801d370:	f813 3009 	ldrb.w	r3, [r3, r9]
 801d374:	071b      	lsls	r3, r3, #28
 801d376:	d41a      	bmi.n	801d3ae <_scanf_chars+0x8e>
 801d378:	6823      	ldr	r3, [r4, #0]
 801d37a:	06da      	lsls	r2, r3, #27
 801d37c:	bf5e      	ittt	pl
 801d37e:	682b      	ldrpl	r3, [r5, #0]
 801d380:	781b      	ldrbpl	r3, [r3, #0]
 801d382:	f806 3b01 	strbpl.w	r3, [r6], #1
 801d386:	682a      	ldr	r2, [r5, #0]
 801d388:	686b      	ldr	r3, [r5, #4]
 801d38a:	3201      	adds	r2, #1
 801d38c:	602a      	str	r2, [r5, #0]
 801d38e:	68a2      	ldr	r2, [r4, #8]
 801d390:	3b01      	subs	r3, #1
 801d392:	3a01      	subs	r2, #1
 801d394:	606b      	str	r3, [r5, #4]
 801d396:	3701      	adds	r7, #1
 801d398:	60a2      	str	r2, [r4, #8]
 801d39a:	b142      	cbz	r2, 801d3ae <_scanf_chars+0x8e>
 801d39c:	2b00      	cmp	r3, #0
 801d39e:	dcd7      	bgt.n	801d350 <_scanf_chars+0x30>
 801d3a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801d3a4:	4629      	mov	r1, r5
 801d3a6:	4640      	mov	r0, r8
 801d3a8:	4798      	blx	r3
 801d3aa:	2800      	cmp	r0, #0
 801d3ac:	d0d0      	beq.n	801d350 <_scanf_chars+0x30>
 801d3ae:	6823      	ldr	r3, [r4, #0]
 801d3b0:	f013 0310 	ands.w	r3, r3, #16
 801d3b4:	d105      	bne.n	801d3c2 <_scanf_chars+0xa2>
 801d3b6:	68e2      	ldr	r2, [r4, #12]
 801d3b8:	3201      	adds	r2, #1
 801d3ba:	60e2      	str	r2, [r4, #12]
 801d3bc:	69a2      	ldr	r2, [r4, #24]
 801d3be:	b102      	cbz	r2, 801d3c2 <_scanf_chars+0xa2>
 801d3c0:	7033      	strb	r3, [r6, #0]
 801d3c2:	6923      	ldr	r3, [r4, #16]
 801d3c4:	441f      	add	r7, r3
 801d3c6:	6127      	str	r7, [r4, #16]
 801d3c8:	2000      	movs	r0, #0
 801d3ca:	e7cb      	b.n	801d364 <_scanf_chars+0x44>
 801d3cc:	0801f651 	.word	0x0801f651

0801d3d0 <_scanf_i>:
 801d3d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d3d4:	4698      	mov	r8, r3
 801d3d6:	4b74      	ldr	r3, [pc, #464]	; (801d5a8 <_scanf_i+0x1d8>)
 801d3d8:	460c      	mov	r4, r1
 801d3da:	4682      	mov	sl, r0
 801d3dc:	4616      	mov	r6, r2
 801d3de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801d3e2:	b087      	sub	sp, #28
 801d3e4:	ab03      	add	r3, sp, #12
 801d3e6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801d3ea:	4b70      	ldr	r3, [pc, #448]	; (801d5ac <_scanf_i+0x1dc>)
 801d3ec:	69a1      	ldr	r1, [r4, #24]
 801d3ee:	4a70      	ldr	r2, [pc, #448]	; (801d5b0 <_scanf_i+0x1e0>)
 801d3f0:	2903      	cmp	r1, #3
 801d3f2:	bf18      	it	ne
 801d3f4:	461a      	movne	r2, r3
 801d3f6:	68a3      	ldr	r3, [r4, #8]
 801d3f8:	9201      	str	r2, [sp, #4]
 801d3fa:	1e5a      	subs	r2, r3, #1
 801d3fc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801d400:	bf88      	it	hi
 801d402:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801d406:	4627      	mov	r7, r4
 801d408:	bf82      	ittt	hi
 801d40a:	eb03 0905 	addhi.w	r9, r3, r5
 801d40e:	f240 135d 	movwhi	r3, #349	; 0x15d
 801d412:	60a3      	strhi	r3, [r4, #8]
 801d414:	f857 3b1c 	ldr.w	r3, [r7], #28
 801d418:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801d41c:	bf98      	it	ls
 801d41e:	f04f 0900 	movls.w	r9, #0
 801d422:	6023      	str	r3, [r4, #0]
 801d424:	463d      	mov	r5, r7
 801d426:	f04f 0b00 	mov.w	fp, #0
 801d42a:	6831      	ldr	r1, [r6, #0]
 801d42c:	ab03      	add	r3, sp, #12
 801d42e:	7809      	ldrb	r1, [r1, #0]
 801d430:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801d434:	2202      	movs	r2, #2
 801d436:	f7e2 fee3 	bl	8000200 <memchr>
 801d43a:	b328      	cbz	r0, 801d488 <_scanf_i+0xb8>
 801d43c:	f1bb 0f01 	cmp.w	fp, #1
 801d440:	d159      	bne.n	801d4f6 <_scanf_i+0x126>
 801d442:	6862      	ldr	r2, [r4, #4]
 801d444:	b92a      	cbnz	r2, 801d452 <_scanf_i+0x82>
 801d446:	6822      	ldr	r2, [r4, #0]
 801d448:	2308      	movs	r3, #8
 801d44a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801d44e:	6063      	str	r3, [r4, #4]
 801d450:	6022      	str	r2, [r4, #0]
 801d452:	6822      	ldr	r2, [r4, #0]
 801d454:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801d458:	6022      	str	r2, [r4, #0]
 801d45a:	68a2      	ldr	r2, [r4, #8]
 801d45c:	1e51      	subs	r1, r2, #1
 801d45e:	60a1      	str	r1, [r4, #8]
 801d460:	b192      	cbz	r2, 801d488 <_scanf_i+0xb8>
 801d462:	6832      	ldr	r2, [r6, #0]
 801d464:	1c51      	adds	r1, r2, #1
 801d466:	6031      	str	r1, [r6, #0]
 801d468:	7812      	ldrb	r2, [r2, #0]
 801d46a:	f805 2b01 	strb.w	r2, [r5], #1
 801d46e:	6872      	ldr	r2, [r6, #4]
 801d470:	3a01      	subs	r2, #1
 801d472:	2a00      	cmp	r2, #0
 801d474:	6072      	str	r2, [r6, #4]
 801d476:	dc07      	bgt.n	801d488 <_scanf_i+0xb8>
 801d478:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801d47c:	4631      	mov	r1, r6
 801d47e:	4650      	mov	r0, sl
 801d480:	4790      	blx	r2
 801d482:	2800      	cmp	r0, #0
 801d484:	f040 8085 	bne.w	801d592 <_scanf_i+0x1c2>
 801d488:	f10b 0b01 	add.w	fp, fp, #1
 801d48c:	f1bb 0f03 	cmp.w	fp, #3
 801d490:	d1cb      	bne.n	801d42a <_scanf_i+0x5a>
 801d492:	6863      	ldr	r3, [r4, #4]
 801d494:	b90b      	cbnz	r3, 801d49a <_scanf_i+0xca>
 801d496:	230a      	movs	r3, #10
 801d498:	6063      	str	r3, [r4, #4]
 801d49a:	6863      	ldr	r3, [r4, #4]
 801d49c:	4945      	ldr	r1, [pc, #276]	; (801d5b4 <_scanf_i+0x1e4>)
 801d49e:	6960      	ldr	r0, [r4, #20]
 801d4a0:	1ac9      	subs	r1, r1, r3
 801d4a2:	f000 f8a5 	bl	801d5f0 <__sccl>
 801d4a6:	f04f 0b00 	mov.w	fp, #0
 801d4aa:	68a3      	ldr	r3, [r4, #8]
 801d4ac:	6822      	ldr	r2, [r4, #0]
 801d4ae:	2b00      	cmp	r3, #0
 801d4b0:	d03d      	beq.n	801d52e <_scanf_i+0x15e>
 801d4b2:	6831      	ldr	r1, [r6, #0]
 801d4b4:	6960      	ldr	r0, [r4, #20]
 801d4b6:	f891 c000 	ldrb.w	ip, [r1]
 801d4ba:	f810 000c 	ldrb.w	r0, [r0, ip]
 801d4be:	2800      	cmp	r0, #0
 801d4c0:	d035      	beq.n	801d52e <_scanf_i+0x15e>
 801d4c2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801d4c6:	d124      	bne.n	801d512 <_scanf_i+0x142>
 801d4c8:	0510      	lsls	r0, r2, #20
 801d4ca:	d522      	bpl.n	801d512 <_scanf_i+0x142>
 801d4cc:	f10b 0b01 	add.w	fp, fp, #1
 801d4d0:	f1b9 0f00 	cmp.w	r9, #0
 801d4d4:	d003      	beq.n	801d4de <_scanf_i+0x10e>
 801d4d6:	3301      	adds	r3, #1
 801d4d8:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 801d4dc:	60a3      	str	r3, [r4, #8]
 801d4de:	6873      	ldr	r3, [r6, #4]
 801d4e0:	3b01      	subs	r3, #1
 801d4e2:	2b00      	cmp	r3, #0
 801d4e4:	6073      	str	r3, [r6, #4]
 801d4e6:	dd1b      	ble.n	801d520 <_scanf_i+0x150>
 801d4e8:	6833      	ldr	r3, [r6, #0]
 801d4ea:	3301      	adds	r3, #1
 801d4ec:	6033      	str	r3, [r6, #0]
 801d4ee:	68a3      	ldr	r3, [r4, #8]
 801d4f0:	3b01      	subs	r3, #1
 801d4f2:	60a3      	str	r3, [r4, #8]
 801d4f4:	e7d9      	b.n	801d4aa <_scanf_i+0xda>
 801d4f6:	f1bb 0f02 	cmp.w	fp, #2
 801d4fa:	d1ae      	bne.n	801d45a <_scanf_i+0x8a>
 801d4fc:	6822      	ldr	r2, [r4, #0]
 801d4fe:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801d502:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801d506:	d1bf      	bne.n	801d488 <_scanf_i+0xb8>
 801d508:	2310      	movs	r3, #16
 801d50a:	6063      	str	r3, [r4, #4]
 801d50c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801d510:	e7a2      	b.n	801d458 <_scanf_i+0x88>
 801d512:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801d516:	6022      	str	r2, [r4, #0]
 801d518:	780b      	ldrb	r3, [r1, #0]
 801d51a:	f805 3b01 	strb.w	r3, [r5], #1
 801d51e:	e7de      	b.n	801d4de <_scanf_i+0x10e>
 801d520:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801d524:	4631      	mov	r1, r6
 801d526:	4650      	mov	r0, sl
 801d528:	4798      	blx	r3
 801d52a:	2800      	cmp	r0, #0
 801d52c:	d0df      	beq.n	801d4ee <_scanf_i+0x11e>
 801d52e:	6823      	ldr	r3, [r4, #0]
 801d530:	05d9      	lsls	r1, r3, #23
 801d532:	d50d      	bpl.n	801d550 <_scanf_i+0x180>
 801d534:	42bd      	cmp	r5, r7
 801d536:	d909      	bls.n	801d54c <_scanf_i+0x17c>
 801d538:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801d53c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801d540:	4632      	mov	r2, r6
 801d542:	4650      	mov	r0, sl
 801d544:	4798      	blx	r3
 801d546:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 801d54a:	464d      	mov	r5, r9
 801d54c:	42bd      	cmp	r5, r7
 801d54e:	d028      	beq.n	801d5a2 <_scanf_i+0x1d2>
 801d550:	6822      	ldr	r2, [r4, #0]
 801d552:	f012 0210 	ands.w	r2, r2, #16
 801d556:	d113      	bne.n	801d580 <_scanf_i+0x1b0>
 801d558:	702a      	strb	r2, [r5, #0]
 801d55a:	6863      	ldr	r3, [r4, #4]
 801d55c:	9e01      	ldr	r6, [sp, #4]
 801d55e:	4639      	mov	r1, r7
 801d560:	4650      	mov	r0, sl
 801d562:	47b0      	blx	r6
 801d564:	f8d8 3000 	ldr.w	r3, [r8]
 801d568:	6821      	ldr	r1, [r4, #0]
 801d56a:	1d1a      	adds	r2, r3, #4
 801d56c:	f8c8 2000 	str.w	r2, [r8]
 801d570:	f011 0f20 	tst.w	r1, #32
 801d574:	681b      	ldr	r3, [r3, #0]
 801d576:	d00f      	beq.n	801d598 <_scanf_i+0x1c8>
 801d578:	6018      	str	r0, [r3, #0]
 801d57a:	68e3      	ldr	r3, [r4, #12]
 801d57c:	3301      	adds	r3, #1
 801d57e:	60e3      	str	r3, [r4, #12]
 801d580:	1bed      	subs	r5, r5, r7
 801d582:	44ab      	add	fp, r5
 801d584:	6925      	ldr	r5, [r4, #16]
 801d586:	445d      	add	r5, fp
 801d588:	6125      	str	r5, [r4, #16]
 801d58a:	2000      	movs	r0, #0
 801d58c:	b007      	add	sp, #28
 801d58e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d592:	f04f 0b00 	mov.w	fp, #0
 801d596:	e7ca      	b.n	801d52e <_scanf_i+0x15e>
 801d598:	07ca      	lsls	r2, r1, #31
 801d59a:	bf4c      	ite	mi
 801d59c:	8018      	strhmi	r0, [r3, #0]
 801d59e:	6018      	strpl	r0, [r3, #0]
 801d5a0:	e7eb      	b.n	801d57a <_scanf_i+0x1aa>
 801d5a2:	2001      	movs	r0, #1
 801d5a4:	e7f2      	b.n	801d58c <_scanf_i+0x1bc>
 801d5a6:	bf00      	nop
 801d5a8:	0801eadc 	.word	0x0801eadc
 801d5ac:	0801aeed 	.word	0x0801aeed
 801d5b0:	0801adf1 	.word	0x0801adf1
 801d5b4:	0801fb08 	.word	0x0801fb08

0801d5b8 <_read_r>:
 801d5b8:	b538      	push	{r3, r4, r5, lr}
 801d5ba:	4d07      	ldr	r5, [pc, #28]	; (801d5d8 <_read_r+0x20>)
 801d5bc:	4604      	mov	r4, r0
 801d5be:	4608      	mov	r0, r1
 801d5c0:	4611      	mov	r1, r2
 801d5c2:	2200      	movs	r2, #0
 801d5c4:	602a      	str	r2, [r5, #0]
 801d5c6:	461a      	mov	r2, r3
 801d5c8:	f7e6 fa40 	bl	8003a4c <_read>
 801d5cc:	1c43      	adds	r3, r0, #1
 801d5ce:	d102      	bne.n	801d5d6 <_read_r+0x1e>
 801d5d0:	682b      	ldr	r3, [r5, #0]
 801d5d2:	b103      	cbz	r3, 801d5d6 <_read_r+0x1e>
 801d5d4:	6023      	str	r3, [r4, #0]
 801d5d6:	bd38      	pop	{r3, r4, r5, pc}
 801d5d8:	2001604c 	.word	0x2001604c
 801d5dc:	00000000 	.word	0x00000000

0801d5e0 <nan>:
 801d5e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801d5e8 <nan+0x8>
 801d5e4:	4770      	bx	lr
 801d5e6:	bf00      	nop
 801d5e8:	00000000 	.word	0x00000000
 801d5ec:	7ff80000 	.word	0x7ff80000

0801d5f0 <__sccl>:
 801d5f0:	b570      	push	{r4, r5, r6, lr}
 801d5f2:	780b      	ldrb	r3, [r1, #0]
 801d5f4:	4604      	mov	r4, r0
 801d5f6:	2b5e      	cmp	r3, #94	; 0x5e
 801d5f8:	bf0b      	itete	eq
 801d5fa:	784b      	ldrbeq	r3, [r1, #1]
 801d5fc:	1c48      	addne	r0, r1, #1
 801d5fe:	1c88      	addeq	r0, r1, #2
 801d600:	2200      	movne	r2, #0
 801d602:	bf08      	it	eq
 801d604:	2201      	moveq	r2, #1
 801d606:	1e61      	subs	r1, r4, #1
 801d608:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801d60c:	f801 2f01 	strb.w	r2, [r1, #1]!
 801d610:	42a9      	cmp	r1, r5
 801d612:	d1fb      	bne.n	801d60c <__sccl+0x1c>
 801d614:	b90b      	cbnz	r3, 801d61a <__sccl+0x2a>
 801d616:	3801      	subs	r0, #1
 801d618:	bd70      	pop	{r4, r5, r6, pc}
 801d61a:	f082 0101 	eor.w	r1, r2, #1
 801d61e:	54e1      	strb	r1, [r4, r3]
 801d620:	1c42      	adds	r2, r0, #1
 801d622:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801d626:	2d2d      	cmp	r5, #45	; 0x2d
 801d628:	f102 36ff 	add.w	r6, r2, #4294967295	; 0xffffffff
 801d62c:	4610      	mov	r0, r2
 801d62e:	d006      	beq.n	801d63e <__sccl+0x4e>
 801d630:	2d5d      	cmp	r5, #93	; 0x5d
 801d632:	d0f1      	beq.n	801d618 <__sccl+0x28>
 801d634:	b90d      	cbnz	r5, 801d63a <__sccl+0x4a>
 801d636:	4630      	mov	r0, r6
 801d638:	e7ee      	b.n	801d618 <__sccl+0x28>
 801d63a:	462b      	mov	r3, r5
 801d63c:	e7ef      	b.n	801d61e <__sccl+0x2e>
 801d63e:	7816      	ldrb	r6, [r2, #0]
 801d640:	2e5d      	cmp	r6, #93	; 0x5d
 801d642:	d0fa      	beq.n	801d63a <__sccl+0x4a>
 801d644:	42b3      	cmp	r3, r6
 801d646:	dcf8      	bgt.n	801d63a <__sccl+0x4a>
 801d648:	4618      	mov	r0, r3
 801d64a:	3001      	adds	r0, #1
 801d64c:	4286      	cmp	r6, r0
 801d64e:	5421      	strb	r1, [r4, r0]
 801d650:	dcfb      	bgt.n	801d64a <__sccl+0x5a>
 801d652:	43d8      	mvns	r0, r3
 801d654:	4430      	add	r0, r6
 801d656:	1c5d      	adds	r5, r3, #1
 801d658:	42b3      	cmp	r3, r6
 801d65a:	bfa8      	it	ge
 801d65c:	2000      	movge	r0, #0
 801d65e:	182b      	adds	r3, r5, r0
 801d660:	3202      	adds	r2, #2
 801d662:	e7de      	b.n	801d622 <__sccl+0x32>

0801d664 <__submore>:
 801d664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d668:	460c      	mov	r4, r1
 801d66a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801d66c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801d670:	4299      	cmp	r1, r3
 801d672:	d11d      	bne.n	801d6b0 <__submore+0x4c>
 801d674:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801d678:	f7fc f8ec 	bl	8019854 <_malloc_r>
 801d67c:	b918      	cbnz	r0, 801d686 <__submore+0x22>
 801d67e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801d68a:	63a3      	str	r3, [r4, #56]	; 0x38
 801d68c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801d690:	6360      	str	r0, [r4, #52]	; 0x34
 801d692:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801d696:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801d69a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801d69e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801d6a2:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801d6a6:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801d6aa:	6020      	str	r0, [r4, #0]
 801d6ac:	2000      	movs	r0, #0
 801d6ae:	e7e8      	b.n	801d682 <__submore+0x1e>
 801d6b0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801d6b2:	0077      	lsls	r7, r6, #1
 801d6b4:	463a      	mov	r2, r7
 801d6b6:	f7fe fff2 	bl	801c69e <_realloc_r>
 801d6ba:	4605      	mov	r5, r0
 801d6bc:	2800      	cmp	r0, #0
 801d6be:	d0de      	beq.n	801d67e <__submore+0x1a>
 801d6c0:	eb00 0806 	add.w	r8, r0, r6
 801d6c4:	4601      	mov	r1, r0
 801d6c6:	4632      	mov	r2, r6
 801d6c8:	4640      	mov	r0, r8
 801d6ca:	f7fc f833 	bl	8019734 <memcpy>
 801d6ce:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801d6d2:	f8c4 8000 	str.w	r8, [r4]
 801d6d6:	e7e9      	b.n	801d6ac <__submore+0x48>

0801d6d8 <__ascii_wctomb>:
 801d6d8:	b149      	cbz	r1, 801d6ee <__ascii_wctomb+0x16>
 801d6da:	2aff      	cmp	r2, #255	; 0xff
 801d6dc:	bf85      	ittet	hi
 801d6de:	238a      	movhi	r3, #138	; 0x8a
 801d6e0:	6003      	strhi	r3, [r0, #0]
 801d6e2:	700a      	strbls	r2, [r1, #0]
 801d6e4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801d6e8:	bf98      	it	ls
 801d6ea:	2001      	movls	r0, #1
 801d6ec:	4770      	bx	lr
 801d6ee:	4608      	mov	r0, r1
 801d6f0:	4770      	bx	lr

0801d6f2 <abort>:
 801d6f2:	b508      	push	{r3, lr}
 801d6f4:	2006      	movs	r0, #6
 801d6f6:	f000 f855 	bl	801d7a4 <raise>
 801d6fa:	2001      	movs	r0, #1
 801d6fc:	f7e6 f99c 	bl	8003a38 <_exit>

0801d700 <_fstat_r>:
 801d700:	b538      	push	{r3, r4, r5, lr}
 801d702:	4d07      	ldr	r5, [pc, #28]	; (801d720 <_fstat_r+0x20>)
 801d704:	2300      	movs	r3, #0
 801d706:	4604      	mov	r4, r0
 801d708:	4608      	mov	r0, r1
 801d70a:	4611      	mov	r1, r2
 801d70c:	602b      	str	r3, [r5, #0]
 801d70e:	f7e6 f9e2 	bl	8003ad6 <_fstat>
 801d712:	1c43      	adds	r3, r0, #1
 801d714:	d102      	bne.n	801d71c <_fstat_r+0x1c>
 801d716:	682b      	ldr	r3, [r5, #0]
 801d718:	b103      	cbz	r3, 801d71c <_fstat_r+0x1c>
 801d71a:	6023      	str	r3, [r4, #0]
 801d71c:	bd38      	pop	{r3, r4, r5, pc}
 801d71e:	bf00      	nop
 801d720:	2001604c 	.word	0x2001604c

0801d724 <_isatty_r>:
 801d724:	b538      	push	{r3, r4, r5, lr}
 801d726:	4d06      	ldr	r5, [pc, #24]	; (801d740 <_isatty_r+0x1c>)
 801d728:	2300      	movs	r3, #0
 801d72a:	4604      	mov	r4, r0
 801d72c:	4608      	mov	r0, r1
 801d72e:	602b      	str	r3, [r5, #0]
 801d730:	f7e6 f9e1 	bl	8003af6 <_isatty>
 801d734:	1c43      	adds	r3, r0, #1
 801d736:	d102      	bne.n	801d73e <_isatty_r+0x1a>
 801d738:	682b      	ldr	r3, [r5, #0]
 801d73a:	b103      	cbz	r3, 801d73e <_isatty_r+0x1a>
 801d73c:	6023      	str	r3, [r4, #0]
 801d73e:	bd38      	pop	{r3, r4, r5, pc}
 801d740:	2001604c 	.word	0x2001604c

0801d744 <_malloc_usable_size_r>:
 801d744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d748:	1f18      	subs	r0, r3, #4
 801d74a:	2b00      	cmp	r3, #0
 801d74c:	bfbc      	itt	lt
 801d74e:	580b      	ldrlt	r3, [r1, r0]
 801d750:	18c0      	addlt	r0, r0, r3
 801d752:	4770      	bx	lr

0801d754 <_raise_r>:
 801d754:	291f      	cmp	r1, #31
 801d756:	b538      	push	{r3, r4, r5, lr}
 801d758:	4604      	mov	r4, r0
 801d75a:	460d      	mov	r5, r1
 801d75c:	d904      	bls.n	801d768 <_raise_r+0x14>
 801d75e:	2316      	movs	r3, #22
 801d760:	6003      	str	r3, [r0, #0]
 801d762:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d766:	bd38      	pop	{r3, r4, r5, pc}
 801d768:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801d76a:	b112      	cbz	r2, 801d772 <_raise_r+0x1e>
 801d76c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801d770:	b94b      	cbnz	r3, 801d786 <_raise_r+0x32>
 801d772:	4620      	mov	r0, r4
 801d774:	f000 f830 	bl	801d7d8 <_getpid_r>
 801d778:	462a      	mov	r2, r5
 801d77a:	4601      	mov	r1, r0
 801d77c:	4620      	mov	r0, r4
 801d77e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d782:	f000 b817 	b.w	801d7b4 <_kill_r>
 801d786:	2b01      	cmp	r3, #1
 801d788:	d00a      	beq.n	801d7a0 <_raise_r+0x4c>
 801d78a:	1c59      	adds	r1, r3, #1
 801d78c:	d103      	bne.n	801d796 <_raise_r+0x42>
 801d78e:	2316      	movs	r3, #22
 801d790:	6003      	str	r3, [r0, #0]
 801d792:	2001      	movs	r0, #1
 801d794:	e7e7      	b.n	801d766 <_raise_r+0x12>
 801d796:	2400      	movs	r4, #0
 801d798:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801d79c:	4628      	mov	r0, r5
 801d79e:	4798      	blx	r3
 801d7a0:	2000      	movs	r0, #0
 801d7a2:	e7e0      	b.n	801d766 <_raise_r+0x12>

0801d7a4 <raise>:
 801d7a4:	4b02      	ldr	r3, [pc, #8]	; (801d7b0 <raise+0xc>)
 801d7a6:	4601      	mov	r1, r0
 801d7a8:	6818      	ldr	r0, [r3, #0]
 801d7aa:	f7ff bfd3 	b.w	801d754 <_raise_r>
 801d7ae:	bf00      	nop
 801d7b0:	20000190 	.word	0x20000190

0801d7b4 <_kill_r>:
 801d7b4:	b538      	push	{r3, r4, r5, lr}
 801d7b6:	4d07      	ldr	r5, [pc, #28]	; (801d7d4 <_kill_r+0x20>)
 801d7b8:	2300      	movs	r3, #0
 801d7ba:	4604      	mov	r4, r0
 801d7bc:	4608      	mov	r0, r1
 801d7be:	4611      	mov	r1, r2
 801d7c0:	602b      	str	r3, [r5, #0]
 801d7c2:	f7e6 f929 	bl	8003a18 <_kill>
 801d7c6:	1c43      	adds	r3, r0, #1
 801d7c8:	d102      	bne.n	801d7d0 <_kill_r+0x1c>
 801d7ca:	682b      	ldr	r3, [r5, #0]
 801d7cc:	b103      	cbz	r3, 801d7d0 <_kill_r+0x1c>
 801d7ce:	6023      	str	r3, [r4, #0]
 801d7d0:	bd38      	pop	{r3, r4, r5, pc}
 801d7d2:	bf00      	nop
 801d7d4:	2001604c 	.word	0x2001604c

0801d7d8 <_getpid_r>:
 801d7d8:	f7e6 b916 	b.w	8003a08 <_getpid>

0801d7dc <fmod>:
 801d7dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d7de:	ed2d 8b02 	vpush	{d8}
 801d7e2:	ec57 6b10 	vmov	r6, r7, d0
 801d7e6:	ec55 4b11 	vmov	r4, r5, d1
 801d7ea:	f000 f867 	bl	801d8bc <__ieee754_fmod>
 801d7ee:	4b18      	ldr	r3, [pc, #96]	; (801d850 <fmod+0x74>)
 801d7f0:	eeb0 8a40 	vmov.f32	s16, s0
 801d7f4:	eef0 8a60 	vmov.f32	s17, s1
 801d7f8:	f993 3000 	ldrsb.w	r3, [r3]
 801d7fc:	3301      	adds	r3, #1
 801d7fe:	d020      	beq.n	801d842 <fmod+0x66>
 801d800:	4622      	mov	r2, r4
 801d802:	462b      	mov	r3, r5
 801d804:	4620      	mov	r0, r4
 801d806:	4629      	mov	r1, r5
 801d808:	f7e3 f9a0 	bl	8000b4c <__aeabi_dcmpun>
 801d80c:	b9c8      	cbnz	r0, 801d842 <fmod+0x66>
 801d80e:	4632      	mov	r2, r6
 801d810:	463b      	mov	r3, r7
 801d812:	4630      	mov	r0, r6
 801d814:	4639      	mov	r1, r7
 801d816:	f7e3 f999 	bl	8000b4c <__aeabi_dcmpun>
 801d81a:	b990      	cbnz	r0, 801d842 <fmod+0x66>
 801d81c:	2200      	movs	r2, #0
 801d81e:	2300      	movs	r3, #0
 801d820:	4620      	mov	r0, r4
 801d822:	4629      	mov	r1, r5
 801d824:	f7e3 f960 	bl	8000ae8 <__aeabi_dcmpeq>
 801d828:	b158      	cbz	r0, 801d842 <fmod+0x66>
 801d82a:	f7fb fe91 	bl	8019550 <__errno>
 801d82e:	2321      	movs	r3, #33	; 0x21
 801d830:	6003      	str	r3, [r0, #0]
 801d832:	2200      	movs	r2, #0
 801d834:	2300      	movs	r3, #0
 801d836:	4610      	mov	r0, r2
 801d838:	4619      	mov	r1, r3
 801d83a:	f7e3 f817 	bl	800086c <__aeabi_ddiv>
 801d83e:	ec41 0b18 	vmov	d8, r0, r1
 801d842:	eeb0 0a48 	vmov.f32	s0, s16
 801d846:	eef0 0a68 	vmov.f32	s1, s17
 801d84a:	ecbd 8b02 	vpop	{d8}
 801d84e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d850:	20000364 	.word	0x20000364

0801d854 <sqrt>:
 801d854:	b538      	push	{r3, r4, r5, lr}
 801d856:	ed2d 8b02 	vpush	{d8}
 801d85a:	ec55 4b10 	vmov	r4, r5, d0
 801d85e:	f000 f93f 	bl	801dae0 <__ieee754_sqrt>
 801d862:	4b15      	ldr	r3, [pc, #84]	; (801d8b8 <sqrt+0x64>)
 801d864:	eeb0 8a40 	vmov.f32	s16, s0
 801d868:	eef0 8a60 	vmov.f32	s17, s1
 801d86c:	f993 3000 	ldrsb.w	r3, [r3]
 801d870:	3301      	adds	r3, #1
 801d872:	d019      	beq.n	801d8a8 <sqrt+0x54>
 801d874:	4622      	mov	r2, r4
 801d876:	462b      	mov	r3, r5
 801d878:	4620      	mov	r0, r4
 801d87a:	4629      	mov	r1, r5
 801d87c:	f7e3 f966 	bl	8000b4c <__aeabi_dcmpun>
 801d880:	b990      	cbnz	r0, 801d8a8 <sqrt+0x54>
 801d882:	2200      	movs	r2, #0
 801d884:	2300      	movs	r3, #0
 801d886:	4620      	mov	r0, r4
 801d888:	4629      	mov	r1, r5
 801d88a:	f7e3 f937 	bl	8000afc <__aeabi_dcmplt>
 801d88e:	b158      	cbz	r0, 801d8a8 <sqrt+0x54>
 801d890:	f7fb fe5e 	bl	8019550 <__errno>
 801d894:	2321      	movs	r3, #33	; 0x21
 801d896:	6003      	str	r3, [r0, #0]
 801d898:	2200      	movs	r2, #0
 801d89a:	2300      	movs	r3, #0
 801d89c:	4610      	mov	r0, r2
 801d89e:	4619      	mov	r1, r3
 801d8a0:	f7e2 ffe4 	bl	800086c <__aeabi_ddiv>
 801d8a4:	ec41 0b18 	vmov	d8, r0, r1
 801d8a8:	eeb0 0a48 	vmov.f32	s0, s16
 801d8ac:	eef0 0a68 	vmov.f32	s1, s17
 801d8b0:	ecbd 8b02 	vpop	{d8}
 801d8b4:	bd38      	pop	{r3, r4, r5, pc}
 801d8b6:	bf00      	nop
 801d8b8:	20000364 	.word	0x20000364

0801d8bc <__ieee754_fmod>:
 801d8bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d8c0:	ec53 2b11 	vmov	r2, r3, d1
 801d8c4:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 801d8c8:	ea5e 0402 	orrs.w	r4, lr, r2
 801d8cc:	ec51 0b10 	vmov	r0, r1, d0
 801d8d0:	ee11 7a10 	vmov	r7, s2
 801d8d4:	ee11 ca10 	vmov	ip, s2
 801d8d8:	461e      	mov	r6, r3
 801d8da:	d00d      	beq.n	801d8f8 <__ieee754_fmod+0x3c>
 801d8dc:	4c7a      	ldr	r4, [pc, #488]	; (801dac8 <__ieee754_fmod+0x20c>)
 801d8de:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 801d8e2:	45a0      	cmp	r8, r4
 801d8e4:	4689      	mov	r9, r1
 801d8e6:	dc07      	bgt.n	801d8f8 <__ieee754_fmod+0x3c>
 801d8e8:	4254      	negs	r4, r2
 801d8ea:	4d78      	ldr	r5, [pc, #480]	; (801dacc <__ieee754_fmod+0x210>)
 801d8ec:	4314      	orrs	r4, r2
 801d8ee:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 801d8f2:	42ac      	cmp	r4, r5
 801d8f4:	46ab      	mov	fp, r5
 801d8f6:	d909      	bls.n	801d90c <__ieee754_fmod+0x50>
 801d8f8:	f7e2 fe8e 	bl	8000618 <__aeabi_dmul>
 801d8fc:	4602      	mov	r2, r0
 801d8fe:	460b      	mov	r3, r1
 801d900:	f7e2 ffb4 	bl	800086c <__aeabi_ddiv>
 801d904:	ec41 0b10 	vmov	d0, r0, r1
 801d908:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d90c:	45f0      	cmp	r8, lr
 801d90e:	ee10 aa10 	vmov	sl, s0
 801d912:	ee10 4a10 	vmov	r4, s0
 801d916:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 801d91a:	dc0a      	bgt.n	801d932 <__ieee754_fmod+0x76>
 801d91c:	dbf2      	blt.n	801d904 <__ieee754_fmod+0x48>
 801d91e:	4290      	cmp	r0, r2
 801d920:	d3f0      	bcc.n	801d904 <__ieee754_fmod+0x48>
 801d922:	d106      	bne.n	801d932 <__ieee754_fmod+0x76>
 801d924:	4a6a      	ldr	r2, [pc, #424]	; (801dad0 <__ieee754_fmod+0x214>)
 801d926:	0fed      	lsrs	r5, r5, #31
 801d928:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 801d92c:	e9d5 0100 	ldrd	r0, r1, [r5]
 801d930:	e7e8      	b.n	801d904 <__ieee754_fmod+0x48>
 801d932:	ea19 0f0b 	tst.w	r9, fp
 801d936:	d14a      	bne.n	801d9ce <__ieee754_fmod+0x112>
 801d938:	f1b8 0f00 	cmp.w	r8, #0
 801d93c:	d13f      	bne.n	801d9be <__ieee754_fmod+0x102>
 801d93e:	4965      	ldr	r1, [pc, #404]	; (801dad4 <__ieee754_fmod+0x218>)
 801d940:	4653      	mov	r3, sl
 801d942:	2b00      	cmp	r3, #0
 801d944:	dc38      	bgt.n	801d9b8 <__ieee754_fmod+0xfc>
 801d946:	4b61      	ldr	r3, [pc, #388]	; (801dacc <__ieee754_fmod+0x210>)
 801d948:	4033      	ands	r3, r6
 801d94a:	2b00      	cmp	r3, #0
 801d94c:	d14f      	bne.n	801d9ee <__ieee754_fmod+0x132>
 801d94e:	f1be 0f00 	cmp.w	lr, #0
 801d952:	d144      	bne.n	801d9de <__ieee754_fmod+0x122>
 801d954:	4a5f      	ldr	r2, [pc, #380]	; (801dad4 <__ieee754_fmod+0x218>)
 801d956:	463b      	mov	r3, r7
 801d958:	2b00      	cmp	r3, #0
 801d95a:	dc3d      	bgt.n	801d9d8 <__ieee754_fmod+0x11c>
 801d95c:	4b5e      	ldr	r3, [pc, #376]	; (801dad8 <__ieee754_fmod+0x21c>)
 801d95e:	4299      	cmp	r1, r3
 801d960:	db4a      	blt.n	801d9f8 <__ieee754_fmod+0x13c>
 801d962:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801d966:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801d96a:	485b      	ldr	r0, [pc, #364]	; (801dad8 <__ieee754_fmod+0x21c>)
 801d96c:	4282      	cmp	r2, r0
 801d96e:	db57      	blt.n	801da20 <__ieee754_fmod+0x164>
 801d970:	f3c6 0613 	ubfx	r6, r6, #0, #20
 801d974:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 801d978:	1a89      	subs	r1, r1, r2
 801d97a:	1b98      	subs	r0, r3, r6
 801d97c:	eba4 070c 	sub.w	r7, r4, ip
 801d980:	2900      	cmp	r1, #0
 801d982:	d164      	bne.n	801da4e <__ieee754_fmod+0x192>
 801d984:	4564      	cmp	r4, ip
 801d986:	bf38      	it	cc
 801d988:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 801d98c:	2800      	cmp	r0, #0
 801d98e:	bfa4      	itt	ge
 801d990:	463c      	movge	r4, r7
 801d992:	4603      	movge	r3, r0
 801d994:	ea53 0104 	orrs.w	r1, r3, r4
 801d998:	d0c4      	beq.n	801d924 <__ieee754_fmod+0x68>
 801d99a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801d99e:	db6b      	blt.n	801da78 <__ieee754_fmod+0x1bc>
 801d9a0:	494d      	ldr	r1, [pc, #308]	; (801dad8 <__ieee754_fmod+0x21c>)
 801d9a2:	428a      	cmp	r2, r1
 801d9a4:	db6e      	blt.n	801da84 <__ieee754_fmod+0x1c8>
 801d9a6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801d9aa:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 801d9ae:	431d      	orrs	r5, r3
 801d9b0:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 801d9b4:	4620      	mov	r0, r4
 801d9b6:	e7a5      	b.n	801d904 <__ieee754_fmod+0x48>
 801d9b8:	3901      	subs	r1, #1
 801d9ba:	005b      	lsls	r3, r3, #1
 801d9bc:	e7c1      	b.n	801d942 <__ieee754_fmod+0x86>
 801d9be:	4946      	ldr	r1, [pc, #280]	; (801dad8 <__ieee754_fmod+0x21c>)
 801d9c0:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 801d9c4:	2b00      	cmp	r3, #0
 801d9c6:	ddbe      	ble.n	801d946 <__ieee754_fmod+0x8a>
 801d9c8:	3901      	subs	r1, #1
 801d9ca:	005b      	lsls	r3, r3, #1
 801d9cc:	e7fa      	b.n	801d9c4 <__ieee754_fmod+0x108>
 801d9ce:	ea4f 5128 	mov.w	r1, r8, asr #20
 801d9d2:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801d9d6:	e7b6      	b.n	801d946 <__ieee754_fmod+0x8a>
 801d9d8:	3a01      	subs	r2, #1
 801d9da:	005b      	lsls	r3, r3, #1
 801d9dc:	e7bc      	b.n	801d958 <__ieee754_fmod+0x9c>
 801d9de:	4a3e      	ldr	r2, [pc, #248]	; (801dad8 <__ieee754_fmod+0x21c>)
 801d9e0:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 801d9e4:	2b00      	cmp	r3, #0
 801d9e6:	ddb9      	ble.n	801d95c <__ieee754_fmod+0xa0>
 801d9e8:	3a01      	subs	r2, #1
 801d9ea:	005b      	lsls	r3, r3, #1
 801d9ec:	e7fa      	b.n	801d9e4 <__ieee754_fmod+0x128>
 801d9ee:	ea4f 522e 	mov.w	r2, lr, asr #20
 801d9f2:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801d9f6:	e7b1      	b.n	801d95c <__ieee754_fmod+0xa0>
 801d9f8:	1a5c      	subs	r4, r3, r1
 801d9fa:	2c1f      	cmp	r4, #31
 801d9fc:	dc0a      	bgt.n	801da14 <__ieee754_fmod+0x158>
 801d9fe:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 801da02:	fa08 f804 	lsl.w	r8, r8, r4
 801da06:	fa2a f303 	lsr.w	r3, sl, r3
 801da0a:	ea43 0308 	orr.w	r3, r3, r8
 801da0e:	fa0a f404 	lsl.w	r4, sl, r4
 801da12:	e7aa      	b.n	801d96a <__ieee754_fmod+0xae>
 801da14:	4b31      	ldr	r3, [pc, #196]	; (801dadc <__ieee754_fmod+0x220>)
 801da16:	1a5b      	subs	r3, r3, r1
 801da18:	fa0a f303 	lsl.w	r3, sl, r3
 801da1c:	2400      	movs	r4, #0
 801da1e:	e7a4      	b.n	801d96a <__ieee754_fmod+0xae>
 801da20:	eba0 0c02 	sub.w	ip, r0, r2
 801da24:	f1bc 0f1f 	cmp.w	ip, #31
 801da28:	dc0a      	bgt.n	801da40 <__ieee754_fmod+0x184>
 801da2a:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 801da2e:	fa0e fe0c 	lsl.w	lr, lr, ip
 801da32:	fa27 f606 	lsr.w	r6, r7, r6
 801da36:	ea46 060e 	orr.w	r6, r6, lr
 801da3a:	fa07 fc0c 	lsl.w	ip, r7, ip
 801da3e:	e79b      	b.n	801d978 <__ieee754_fmod+0xbc>
 801da40:	4e26      	ldr	r6, [pc, #152]	; (801dadc <__ieee754_fmod+0x220>)
 801da42:	1ab6      	subs	r6, r6, r2
 801da44:	fa07 f606 	lsl.w	r6, r7, r6
 801da48:	f04f 0c00 	mov.w	ip, #0
 801da4c:	e794      	b.n	801d978 <__ieee754_fmod+0xbc>
 801da4e:	4564      	cmp	r4, ip
 801da50:	bf38      	it	cc
 801da52:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 801da56:	2800      	cmp	r0, #0
 801da58:	da05      	bge.n	801da66 <__ieee754_fmod+0x1aa>
 801da5a:	0fe0      	lsrs	r0, r4, #31
 801da5c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 801da60:	0064      	lsls	r4, r4, #1
 801da62:	3901      	subs	r1, #1
 801da64:	e789      	b.n	801d97a <__ieee754_fmod+0xbe>
 801da66:	ea50 0307 	orrs.w	r3, r0, r7
 801da6a:	f43f af5b 	beq.w	801d924 <__ieee754_fmod+0x68>
 801da6e:	0ffb      	lsrs	r3, r7, #31
 801da70:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 801da74:	007c      	lsls	r4, r7, #1
 801da76:	e7f4      	b.n	801da62 <__ieee754_fmod+0x1a6>
 801da78:	0fe1      	lsrs	r1, r4, #31
 801da7a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801da7e:	0064      	lsls	r4, r4, #1
 801da80:	3a01      	subs	r2, #1
 801da82:	e78a      	b.n	801d99a <__ieee754_fmod+0xde>
 801da84:	1a89      	subs	r1, r1, r2
 801da86:	2914      	cmp	r1, #20
 801da88:	dc0a      	bgt.n	801daa0 <__ieee754_fmod+0x1e4>
 801da8a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801da8e:	fa03 f202 	lsl.w	r2, r3, r2
 801da92:	40cc      	lsrs	r4, r1
 801da94:	4322      	orrs	r2, r4
 801da96:	410b      	asrs	r3, r1
 801da98:	ea43 0105 	orr.w	r1, r3, r5
 801da9c:	4610      	mov	r0, r2
 801da9e:	e731      	b.n	801d904 <__ieee754_fmod+0x48>
 801daa0:	291f      	cmp	r1, #31
 801daa2:	dc07      	bgt.n	801dab4 <__ieee754_fmod+0x1f8>
 801daa4:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801daa8:	40cc      	lsrs	r4, r1
 801daaa:	fa03 f202 	lsl.w	r2, r3, r2
 801daae:	4322      	orrs	r2, r4
 801dab0:	462b      	mov	r3, r5
 801dab2:	e7f1      	b.n	801da98 <__ieee754_fmod+0x1dc>
 801dab4:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 801dab8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801dabc:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 801dac0:	32e2      	adds	r2, #226	; 0xe2
 801dac2:	fa43 f202 	asr.w	r2, r3, r2
 801dac6:	e7f3      	b.n	801dab0 <__ieee754_fmod+0x1f4>
 801dac8:	7fefffff 	.word	0x7fefffff
 801dacc:	7ff00000 	.word	0x7ff00000
 801dad0:	0801fb10 	.word	0x0801fb10
 801dad4:	fffffbed 	.word	0xfffffbed
 801dad8:	fffffc02 	.word	0xfffffc02
 801dadc:	fffffbe2 	.word	0xfffffbe2

0801dae0 <__ieee754_sqrt>:
 801dae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dae4:	ec55 4b10 	vmov	r4, r5, d0
 801dae8:	4e56      	ldr	r6, [pc, #344]	; (801dc44 <__ieee754_sqrt+0x164>)
 801daea:	43ae      	bics	r6, r5
 801daec:	ee10 0a10 	vmov	r0, s0
 801daf0:	ee10 3a10 	vmov	r3, s0
 801daf4:	4629      	mov	r1, r5
 801daf6:	462a      	mov	r2, r5
 801daf8:	d110      	bne.n	801db1c <__ieee754_sqrt+0x3c>
 801dafa:	ee10 2a10 	vmov	r2, s0
 801dafe:	462b      	mov	r3, r5
 801db00:	f7e2 fd8a 	bl	8000618 <__aeabi_dmul>
 801db04:	4602      	mov	r2, r0
 801db06:	460b      	mov	r3, r1
 801db08:	4620      	mov	r0, r4
 801db0a:	4629      	mov	r1, r5
 801db0c:	f7e2 fbce 	bl	80002ac <__adddf3>
 801db10:	4604      	mov	r4, r0
 801db12:	460d      	mov	r5, r1
 801db14:	ec45 4b10 	vmov	d0, r4, r5
 801db18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801db1c:	2d00      	cmp	r5, #0
 801db1e:	dc10      	bgt.n	801db42 <__ieee754_sqrt+0x62>
 801db20:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801db24:	4330      	orrs	r0, r6
 801db26:	d0f5      	beq.n	801db14 <__ieee754_sqrt+0x34>
 801db28:	b15d      	cbz	r5, 801db42 <__ieee754_sqrt+0x62>
 801db2a:	ee10 2a10 	vmov	r2, s0
 801db2e:	462b      	mov	r3, r5
 801db30:	ee10 0a10 	vmov	r0, s0
 801db34:	f7e2 fbb8 	bl	80002a8 <__aeabi_dsub>
 801db38:	4602      	mov	r2, r0
 801db3a:	460b      	mov	r3, r1
 801db3c:	f7e2 fe96 	bl	800086c <__aeabi_ddiv>
 801db40:	e7e6      	b.n	801db10 <__ieee754_sqrt+0x30>
 801db42:	1509      	asrs	r1, r1, #20
 801db44:	d076      	beq.n	801dc34 <__ieee754_sqrt+0x154>
 801db46:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801db4a:	07ce      	lsls	r6, r1, #31
 801db4c:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801db50:	bf5e      	ittt	pl
 801db52:	0fda      	lsrpl	r2, r3, #31
 801db54:	005b      	lslpl	r3, r3, #1
 801db56:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801db5a:	0fda      	lsrs	r2, r3, #31
 801db5c:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801db60:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801db64:	2000      	movs	r0, #0
 801db66:	106d      	asrs	r5, r5, #1
 801db68:	005b      	lsls	r3, r3, #1
 801db6a:	f04f 0e16 	mov.w	lr, #22
 801db6e:	4684      	mov	ip, r0
 801db70:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801db74:	eb0c 0401 	add.w	r4, ip, r1
 801db78:	4294      	cmp	r4, r2
 801db7a:	bfde      	ittt	le
 801db7c:	1b12      	suble	r2, r2, r4
 801db7e:	eb04 0c01 	addle.w	ip, r4, r1
 801db82:	1840      	addle	r0, r0, r1
 801db84:	0052      	lsls	r2, r2, #1
 801db86:	f1be 0e01 	subs.w	lr, lr, #1
 801db8a:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801db8e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801db92:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801db96:	d1ed      	bne.n	801db74 <__ieee754_sqrt+0x94>
 801db98:	4671      	mov	r1, lr
 801db9a:	2720      	movs	r7, #32
 801db9c:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801dba0:	4562      	cmp	r2, ip
 801dba2:	eb04 060e 	add.w	r6, r4, lr
 801dba6:	dc02      	bgt.n	801dbae <__ieee754_sqrt+0xce>
 801dba8:	d113      	bne.n	801dbd2 <__ieee754_sqrt+0xf2>
 801dbaa:	429e      	cmp	r6, r3
 801dbac:	d811      	bhi.n	801dbd2 <__ieee754_sqrt+0xf2>
 801dbae:	2e00      	cmp	r6, #0
 801dbb0:	eb06 0e04 	add.w	lr, r6, r4
 801dbb4:	da43      	bge.n	801dc3e <__ieee754_sqrt+0x15e>
 801dbb6:	f1be 0f00 	cmp.w	lr, #0
 801dbba:	db40      	blt.n	801dc3e <__ieee754_sqrt+0x15e>
 801dbbc:	f10c 0801 	add.w	r8, ip, #1
 801dbc0:	eba2 020c 	sub.w	r2, r2, ip
 801dbc4:	429e      	cmp	r6, r3
 801dbc6:	bf88      	it	hi
 801dbc8:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 801dbcc:	1b9b      	subs	r3, r3, r6
 801dbce:	4421      	add	r1, r4
 801dbd0:	46c4      	mov	ip, r8
 801dbd2:	0052      	lsls	r2, r2, #1
 801dbd4:	3f01      	subs	r7, #1
 801dbd6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801dbda:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801dbde:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801dbe2:	d1dd      	bne.n	801dba0 <__ieee754_sqrt+0xc0>
 801dbe4:	4313      	orrs	r3, r2
 801dbe6:	d006      	beq.n	801dbf6 <__ieee754_sqrt+0x116>
 801dbe8:	1c4c      	adds	r4, r1, #1
 801dbea:	bf13      	iteet	ne
 801dbec:	3101      	addne	r1, #1
 801dbee:	3001      	addeq	r0, #1
 801dbf0:	4639      	moveq	r1, r7
 801dbf2:	f021 0101 	bicne.w	r1, r1, #1
 801dbf6:	1043      	asrs	r3, r0, #1
 801dbf8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801dbfc:	0849      	lsrs	r1, r1, #1
 801dbfe:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801dc02:	07c2      	lsls	r2, r0, #31
 801dc04:	bf48      	it	mi
 801dc06:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801dc0a:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801dc0e:	460c      	mov	r4, r1
 801dc10:	463d      	mov	r5, r7
 801dc12:	e77f      	b.n	801db14 <__ieee754_sqrt+0x34>
 801dc14:	0ada      	lsrs	r2, r3, #11
 801dc16:	3815      	subs	r0, #21
 801dc18:	055b      	lsls	r3, r3, #21
 801dc1a:	2a00      	cmp	r2, #0
 801dc1c:	d0fa      	beq.n	801dc14 <__ieee754_sqrt+0x134>
 801dc1e:	02d7      	lsls	r7, r2, #11
 801dc20:	d50a      	bpl.n	801dc38 <__ieee754_sqrt+0x158>
 801dc22:	f1c1 0420 	rsb	r4, r1, #32
 801dc26:	fa23 f404 	lsr.w	r4, r3, r4
 801dc2a:	1e4d      	subs	r5, r1, #1
 801dc2c:	408b      	lsls	r3, r1
 801dc2e:	4322      	orrs	r2, r4
 801dc30:	1b41      	subs	r1, r0, r5
 801dc32:	e788      	b.n	801db46 <__ieee754_sqrt+0x66>
 801dc34:	4608      	mov	r0, r1
 801dc36:	e7f0      	b.n	801dc1a <__ieee754_sqrt+0x13a>
 801dc38:	0052      	lsls	r2, r2, #1
 801dc3a:	3101      	adds	r1, #1
 801dc3c:	e7ef      	b.n	801dc1e <__ieee754_sqrt+0x13e>
 801dc3e:	46e0      	mov	r8, ip
 801dc40:	e7be      	b.n	801dbc0 <__ieee754_sqrt+0xe0>
 801dc42:	bf00      	nop
 801dc44:	7ff00000 	.word	0x7ff00000

0801dc48 <_init>:
 801dc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dc4a:	bf00      	nop
 801dc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dc4e:	bc08      	pop	{r3}
 801dc50:	469e      	mov	lr, r3
 801dc52:	4770      	bx	lr

0801dc54 <_fini>:
 801dc54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dc56:	bf00      	nop
 801dc58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801dc5a:	bc08      	pop	{r3}
 801dc5c:	469e      	mov	lr, r3
 801dc5e:	4770      	bx	lr
