# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do ParityCheck_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Registo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:15 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Registo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Registo
# -- Compiling architecture structure of Registo
# End time: 09:26:15 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/MuxCont.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:15 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/MuxCont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MuxCont
# -- Compiling architecture logicFunction of MuxCont
# End time: 09:26:15 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/HA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:15 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/HA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity HA
# -- Compiling architecture structural of HA
# End time: 09:26:15 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FFD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:15 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FFD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FFD
# -- Compiling architecture logicFunction of FFD
# End time: 09:26:15 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:15 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/FA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FA
# -- Compiling architecture structural of FA
# End time: 09:26:16 on Apr 03,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/ContadorCrescente.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:16 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/ContadorCrescente.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ContadorCrescente
# -- Compiling architecture structure of ContadorCrescente
# End time: 09:26:16 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Cont.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:16 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/Cont.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Cont
# -- Compiling architecture structure of Cont
# End time: 09:26:16 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:16 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/Cont/adder4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder1
# -- Compiling architecture structural of adder1
# End time: 09:26:16 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/ParityCheck.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:26:16 on Apr 03,2024
# vcom -reportprogress 300 -93 -work work C:/Users/ssrlo/ISEL/2324/2semestre/LIC/SerialReceiver/ParityCheck/ParityCheck.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ParityCheck
# -- Compiling architecture structure of ParityCheck
# End time: 09:26:16 on Apr 03,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.paritycheck
# vsim work.paritycheck 
# Start time: 09:26:26 on Apr 03,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.paritycheck(structure)
# Loading work.cont(structure)
# Loading work.contadorcrescente(structure)
# Loading work.registo(structure)
# Loading work.ffd(logicfunction)
# Loading work.adder1(structural)
# Loading work.fa(structural)
# Loading work.ha(structural)
# Loading work.muxcont(logicfunction)
add wave -position insertpoint  \
sim:/paritycheck/data \
sim:/paritycheck/init \
sim:/paritycheck/clk \
sim:/paritycheck/err
force -freeze sim:/paritycheck/clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/paritycheck/init 1 0
run
force -freeze sim:/paritycheck/init 0 0
force -freeze sim:/paritycheck/data 1 0
run
force -freeze sim:/paritycheck/data 0 0
run
force -freeze sim:/paritycheck/data 1 0
run
force -freeze sim:/paritycheck/data 0 0
run
force -freeze sim:/paritycheck/data 1 0
run
force -freeze sim:/paritycheck/data 0 0
run
force -freeze sim:/paritycheck/data 1 0
run
force -freeze sim:/paritycheck/data 0 0
run
force -freeze sim:/paritycheck/data 1 0
run
run
force -freeze sim:/paritycheck/data 0 0
run
run
run
run
run
run
run
run
run
force -freeze sim:/paritycheck/data 1 0
run
# End time: 09:31:57 on Apr 03,2024, Elapsed time: 0:05:31
# Errors: 0, Warnings: 0
