NDS Database:  version P.20131013

NDS_INFO | xpla3 | 3064XL44VQ | XCR3064XL-10-VQ44

DEVICE | 3064XL | 3064XL44VQ | 

NETWORK | control_emulator | 0 | 0 | 536887302

INPUT_INSTANCE | 0 | 0 | NULL | GPIO_Extra0_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | GPIO_Extra0 | 6291 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | GPIO_Extra0_II/UIM | 6609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | aux2_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | aux2 | 6292 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | aux2_II/UIM | 6322 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux2_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | aux3_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | aux3 | 6293 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | aux3_II/UIM | 6329 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux3_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | aux_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | aux_in | 6294 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | aux_in_II/UIM | 6336 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_in_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | NULL | aux_out_MC | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_II/UIM | 6299 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | pgood_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | aux_out_MC.Q | 6301 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | aux_out_MC.Q | aux_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | aux_out_MC.SI | aux_out_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | pgood_II/UIM | 6299 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | pgood_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | aux_out_MC.D1 | 6296 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | pgood_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | aux_out_MC.D2 | 6297 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | aux_out_MC.REG | aux_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | aux_out_MC.D | 6295 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | aux_out_MC.Q | 6300 | ? | 0 | 0 | aux_out_MC | NULL | NULL | aux_out_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | pgood_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | pgood | 6298 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | pgood_II/UIM | 6299 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | pgood_II | 0 | 5 | II_IMUX

OUTPUT_INSTANCE | 0 | aux_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | aux_out_MC.Q | 6301 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | aux_out_MC.Q | aux_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | aux_out | 6302 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_out | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | clk_in_j1_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_in_j1 | 6303 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | clk_in_j1_II/UIM | 6313 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | clk_in_j1_II/FCLK | 6615 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK

MACROCELL_INSTANCE | Inv | clk_out_p2_MC | control_emulator_COPY_0_COPY_0 | 256 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 6315 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/UIM | 6308 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/UIM | 6313 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | clk_out_p2_MC.Q | 6317 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | clk_out_p2_MC.UIM | 6383 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | clk_out_p2_MC.SI | clk_out_p2_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 6315 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/UIM | 6308 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/UIM | 6313 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | clk_out_p2_MC.D1 | 6306 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | clk_out_p2_MC.D2 | 6305 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | clk_select_II/UIM | IV_FALSE | ext_clk_in_II/UIM
SPPTERM | 3 | IV_FALSE | int_clk_in_II/UIM | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | clk_in_j1_II/UIM

SRFF_INSTANCE | clk_out_p2_MC.REG | clk_out_p2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | clk_out_p2_MC.D | 6304 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | clk_out_p2_MC.Q | 6316 | ? | 0 | 0 | clk_out_p2_MC | NULL | NULL | clk_out_p2_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | int_clk_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | int_clk_in | 6307 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | int_clk_in_II/UIM | 6308 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK

INPUT_INSTANCE | 0 | 0 | NULL | mode_select_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | mode_select | 6309 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | clk_select_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | clk_select | 6311 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX

INPUT_INSTANCE | 0 | 0 | NULL | ext_clk_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 2
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | ext_clk_in | 6314 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | ext_clk_in_II/UIM | 6315 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 3 | 5 | II_FCLK
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK

OUTPUT_INSTANCE | 0 | clk_out_p2 | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | clk_out_p2_MC.Q | 6317 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | clk_out_p2 | 6318 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_out_p2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | peltEnab1_MC | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux2_II/UIM | 6322 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux2_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | peltEnab1_MC.Q | 6324 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab1_MC.Q | peltEnab1_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | peltEnab1_MC.SI | peltEnab1_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux2_II/UIM | 6322 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux2_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | peltEnab1_MC.D1 | 6320 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | aux2_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | peltEnab1_MC.D2 | 6321 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | peltEnab1_MC.REG | peltEnab1_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | peltEnab1_MC.D | 6319 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | peltEnab1_MC.Q | 6323 | ? | 0 | 0 | peltEnab1_MC | NULL | NULL | peltEnab1_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | peltEnab1 | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | peltEnab1_MC.Q | 6324 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab1_MC.Q | peltEnab1_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | peltEnab1 | 6325 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | peltEnab1 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | NULL | peltEnab2_MC | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux3_II/UIM | 6329 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | peltEnab2_MC.Q | 6331 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab2_MC.Q | peltEnab2_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | peltEnab2_MC.SI | peltEnab2_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux3_II/UIM | 6329 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux3_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | peltEnab2_MC.D1 | 6327 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_TRUE | aux3_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | peltEnab2_MC.D2 | 6328 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | peltEnab2_MC.REG | peltEnab2_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | peltEnab2_MC.D | 6326 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | peltEnab2_MC.Q | 6330 | ? | 0 | 0 | peltEnab2_MC | NULL | NULL | peltEnab2_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | peltEnab2 | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | peltEnab2_MC.Q | 6331 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | peltEnab2_MC.Q | peltEnab2_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | peltEnab2 | 6332 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | peltEnab2 | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | penable_MC | control_emulator_COPY_0_COPY_0 | 256 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/penable_reg | 6337 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/penable_reg_MC.Q | miscControls/penable_reg_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux_in_II/UIM | 6336 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | penable_MC.Q | 6445 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | penable_MC.Q | penable_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | penable_MC.SI | penable_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/penable_reg | 6337 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/penable_reg_MC.Q | miscControls/penable_reg_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | aux_in_II/UIM | 6336 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | aux_in_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | penable_MC.D1 | 6335 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | penable_MC.D2 | 6334 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | mode_select_II/UIM | IV_FALSE | miscControls/penable_reg
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_FALSE | aux_in_II/UIM

SRFF_INSTANCE | penable_MC.REG | penable_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | penable_MC.D | 6333 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | penable_MC.Q | 6444 | ? | 0 | 0 | penable_MC | NULL | NULL | penable_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | miscControls/penable_reg_MC | control_emulator_COPY_0_COPY_0 | 1280 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/penable_reg | 6337 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/penable_reg_MC.Q | miscControls/penable_reg_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/penable_reg_MC.SI | miscControls/penable_reg_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/penable_reg_MC.D1 | 6341 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/penable_reg_MC.D2 | 6340 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_323
SPPTERM | 13 | IV_FALSE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<2> | IV_FALSE | miscControls/delay_reg<3> | IV_FALSE | miscControls/delay_reg<4> | IV_FALSE | miscControls/delay_reg<5> | IV_FALSE | miscControls/delay_reg<6> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/penable_reg_MC.REG | miscControls/penable_reg_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/penable_reg_MC.D | 6339 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/penable_reg_MC.Q | 6338 | ? | 0 | 0 | miscControls/penable_reg_MC | NULL | NULL | miscControls/penable_reg_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<0>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<0>_MC.SI | miscControls/delay_reg<0>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<0>_MC.D1 | 6346 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<0>_MC.D2 | 6345 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_TRUE | N_PZ_323
SPPTERM | 13 | IV_FALSE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<2> | IV_FALSE | miscControls/delay_reg<3> | IV_FALSE | miscControls/delay_reg<4> | IV_FALSE | miscControls/delay_reg<5> | IV_FALSE | miscControls/delay_reg<6> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<0>_MC.REG | miscControls/delay_reg<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<0>_MC.D | 6344 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<0>_MC.Q | 6343 | ? | 0 | 0 | miscControls/delay_reg<0>_MC | NULL | NULL | miscControls/delay_reg<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<10>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<10>_MC.SI | miscControls/delay_reg<10>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<10>_MC.D1 | 6351 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<10>_MC.D2 | 6350 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<10>_MC.REG | miscControls/delay_reg<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<10>_MC.D | 6349 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<10>_MC.Q | 6348 | ? | 0 | 0 | miscControls/delay_reg<10>_MC | NULL | NULL | miscControls/delay_reg<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<11>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<11>_MC.SI | miscControls/delay_reg<11>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<11>_MC.D1 | 6355 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 12 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<11>_MC.D2 | 6356 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<11>_MC.REG | miscControls/delay_reg<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<11>_MC.D | 6354 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<11>_MC.Q | 6353 | ? | 0 | 0 | miscControls/delay_reg<11>_MC | NULL | NULL | miscControls/delay_reg<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<1>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<1>_MC.SI | miscControls/delay_reg<1>_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<1>_MC.D1 | 6360 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | N_PZ_323
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<1>_MC.D2 | 6361 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<1>_MC.REG | miscControls/delay_reg<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<1>_MC.D | 6359 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<1>_MC.Q | 6358 | ? | 0 | 0 | miscControls/delay_reg<1>_MC | NULL | NULL | miscControls/delay_reg<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | NULL | N_PZ_323_MC | control_emulator_COPY_0_COPY_0 | 0 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | N_PZ_323_MC.SI | N_PZ_323_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | N_PZ_323_MC.D1 | 6366 | ? | 0 | 0 | N_PZ_323_MC | NULL | NULL | N_PZ_323_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | N_PZ_323_MC.D2 | 6365 | ? | 0 | 0 | N_PZ_323_MC | NULL | NULL | N_PZ_323_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<17>
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<18>
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<11> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 6 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 7 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | N_PZ_323_MC.REG | N_PZ_323_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | N_PZ_323_MC.D | 6364 | ? | 0 | 0 | N_PZ_323_MC | NULL | NULL | N_PZ_323_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | N_PZ_323_MC.Q | 6363 | ? | 0 | 0 | N_PZ_323_MC | NULL | NULL | N_PZ_323_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<13>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<13>_MC.SI | miscControls/delay_reg<13>_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<13>_MC.D1 | 6371 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<13>_MC.D2 | 6370 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<13>_MC.REG | miscControls/delay_reg<13>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<13>_MC.D | 6369 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<13>_MC.Q | 6368 | ? | 0 | 0 | miscControls/delay_reg<13>_MC | NULL | NULL | miscControls/delay_reg<13>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<12>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<12>_MC.SI | miscControls/delay_reg<12>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<12>_MC.D1 | 6375 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<12>_MC.D2 | 6376 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<12>_MC.REG | miscControls/delay_reg<12>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<12>_MC.D | 6374 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<12>_MC.Q | 6373 | ? | 0 | 0 | miscControls/delay_reg<12>_MC | NULL | NULL | miscControls/delay_reg<12>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<2>_MC.SI | miscControls/delay_reg<2>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<2>_MC.D1 | 6380 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<2>_MC.D2 | 6381 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<2>_MC.REG | miscControls/delay_reg<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<2>_MC.D | 6379 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<2>_MC.Q | 6378 | ? | 0 | 0 | miscControls/delay_reg<2>_MC | NULL | NULL | miscControls/delay_reg<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<3>_MC.SI | miscControls/delay_reg<3>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<3>_MC.D1 | 6387 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 4 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<3>_MC.D2 | 6388 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<3>_MC.REG | miscControls/delay_reg<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<3>_MC.D | 6386 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<3>_MC.Q | 6385 | ? | 0 | 0 | miscControls/delay_reg<3>_MC | NULL | NULL | miscControls/delay_reg<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<4>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<4>_MC.SI | miscControls/delay_reg<4>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<4>_MC.D1 | 6392 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 5 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<4>_MC.D2 | 6393 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<4>_MC.REG | miscControls/delay_reg<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<4>_MC.D | 6391 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<4>_MC.Q | 6390 | ? | 0 | 0 | miscControls/delay_reg<4>_MC | NULL | NULL | miscControls/delay_reg<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<5>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<5>_MC.SI | miscControls/delay_reg<5>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<5>_MC.D1 | 6397 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 6 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<5>_MC.D2 | 6398 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<5>_MC.REG | miscControls/delay_reg<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<5>_MC.D | 6396 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<5>_MC.Q | 6395 | ? | 0 | 0 | miscControls/delay_reg<5>_MC | NULL | NULL | miscControls/delay_reg<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<6>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<6>_MC.SI | miscControls/delay_reg<6>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<6>_MC.D1 | 6402 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 7 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<6>_MC.D2 | 6403 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<6>_MC.REG | miscControls/delay_reg<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<6>_MC.D | 6401 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<6>_MC.Q | 6400 | ? | 0 | 0 | miscControls/delay_reg<6>_MC | NULL | NULL | miscControls/delay_reg<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<7>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<7>_MC.SI | miscControls/delay_reg<7>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<7>_MC.D1 | 6407 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 8 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<7>_MC.D2 | 6408 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<7>_MC.REG | miscControls/delay_reg<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<7>_MC.D | 6406 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<7>_MC.Q | 6405 | ? | 0 | 0 | miscControls/delay_reg<7>_MC | NULL | NULL | miscControls/delay_reg<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<8>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<8>_MC.SI | miscControls/delay_reg<8>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<8>_MC.D1 | 6413 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<8>_MC.D2 | 6412 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<17>
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<18>
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<8>_MC.REG | miscControls/delay_reg<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<8>_MC.D | 6411 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<8>_MC.Q | 6410 | ? | 0 | 0 | miscControls/delay_reg<8>_MC | NULL | NULL | miscControls/delay_reg<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<14>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 17 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<14>_MC.SI | miscControls/delay_reg<14>_MC | 0 | 16 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<14>_MC.D1 | 6418 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<14>_MC.D2 | 6417 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<14>_MC.REG | miscControls/delay_reg<14>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<14>_MC.D | 6416 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<14>_MC.Q | 6415 | ? | 0 | 0 | miscControls/delay_reg<14>_MC | NULL | NULL | miscControls/delay_reg<14>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<17>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<17>_MC.SI | miscControls/delay_reg<17>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<17>_MC.D1 | 6423 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<17>_MC.D2 | 6422 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_TRUE | miscControls/delay_reg<16>
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>

SRFF_INSTANCE | miscControls/delay_reg<17>_MC.REG | miscControls/delay_reg<17>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<17>_MC.D | 6421 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<17>_MC.Q | 6420 | ? | 0 | 0 | miscControls/delay_reg<17>_MC | NULL | NULL | miscControls/delay_reg<17>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<15>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 18 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<15>_MC.SI | miscControls/delay_reg<15>_MC | 0 | 17 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<15>_MC.D1 | 6428 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<15>_MC.D2 | 6427 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<15>_MC.REG | miscControls/delay_reg<15>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<15>_MC.D | 6426 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<15>_MC.Q | 6425 | ? | 0 | 0 | miscControls/delay_reg<15>_MC | NULL | NULL | miscControls/delay_reg<15>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<9>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<9>_MC.SI | miscControls/delay_reg<9>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | N_PZ_323 | 6362 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | N_PZ_323_MC.Q | N_PZ_323_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<9>_MC.D1 | 6432 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 10 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<9>_MC.D2 | 6433 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<9>_MC.REG | miscControls/delay_reg<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<9>_MC.D | 6431 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<9>_MC.Q | 6430 | ? | 0 | 0 | miscControls/delay_reg<9>_MC | NULL | NULL | miscControls/delay_reg<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<18>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 20 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<18>_MC.SI | miscControls/delay_reg<18>_MC | 0 | 19 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<18>_MC.D1 | 6437 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 19 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<18>_MC.D2 | 6438 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | miscControls/delay_reg<18>_MC.REG | miscControls/delay_reg<18>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<18>_MC.D | 6436 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<18>_MC.Q | 6435 | ? | 0 | 0 | miscControls/delay_reg<18>_MC | NULL | NULL | miscControls/delay_reg<18>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | miscControls/delay_reg<16>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 19 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | miscControls/delay_reg<16> | 6439 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<16>_MC.Q | miscControls/delay_reg<16>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | miscControls/delay_reg<16>_MC.SI | miscControls/delay_reg<16>_MC | 0 | 18 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<0> | 6342 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<0>_MC.Q | miscControls/delay_reg<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<10> | 6347 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<10>_MC.Q | miscControls/delay_reg<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<11> | 6352 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<11>_MC.Q | miscControls/delay_reg<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<1> | 6357 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<1>_MC.Q | miscControls/delay_reg<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<13> | 6367 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<13>_MC.Q | miscControls/delay_reg<13>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<12> | 6372 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<12>_MC.Q | miscControls/delay_reg<12>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<2> | 6377 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<2>_MC.Q | miscControls/delay_reg<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<3> | 6384 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<3>_MC.Q | miscControls/delay_reg<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<4> | 6389 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<4>_MC.Q | miscControls/delay_reg<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<5> | 6394 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<5>_MC.Q | miscControls/delay_reg<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<6> | 6399 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<6>_MC.Q | miscControls/delay_reg<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<7> | 6404 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<7>_MC.Q | miscControls/delay_reg<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<8> | 6409 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<8>_MC.Q | miscControls/delay_reg<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<14> | 6414 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<14>_MC.Q | miscControls/delay_reg<14>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<17> | 6419 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<17>_MC.Q | miscControls/delay_reg<17>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<15> | 6424 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<15>_MC.Q | miscControls/delay_reg<15>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<9> | 6429 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<9>_MC.Q | miscControls/delay_reg<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | miscControls/delay_reg<18> | 6434 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | miscControls/delay_reg<18>_MC.Q | miscControls/delay_reg<18>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | miscControls/delay_reg<16>_MC.D1 | 6443 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | miscControls/delay_reg<16>_MC.D2 | 6442 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9>
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>

SRFF_INSTANCE | miscControls/delay_reg<16>_MC.REG | miscControls/delay_reg<16>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | miscControls/delay_reg<16>_MC.D | 6441 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | miscControls/delay_reg<16>_MC.Q | 6440 | ? | 0 | 0 | miscControls/delay_reg<16>_MC | NULL | NULL | miscControls/delay_reg<16>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | penable | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | penable_MC.Q | 6445 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | penable_MC.Q | penable_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | penable | 6446 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | penable | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | qie_reset_in_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | qie_reset_in | 6447 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | qie_reset_in_II/UIM | 6453 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | Inv | qie_reset_out_MC | control_emulator_COPY_0_COPY_0 | 256 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 6315 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_source_II/UIM | 6452 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_source_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 6453 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | qie_reset_out_MC.Q | 6599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_MC.Q | qie_reset_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | qie_reset_out_MC.SI | qie_reset_out_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/UIM | 6315 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_source_II/UIM | 6452 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_source_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 6453 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_MC.D1 | 6450 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_MC.D2 | 6449 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | ext_clk_in_II/UIM | IV_TRUE | qie_reset_source_II/UIM
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_TRUE | qie_reset_in_II/UIM
SPPTERM | 4 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_FALSE | qie_reset_out_intClk_intCtrl
SPPTERM | 4 | IV_TRUE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_FALSE | qie_reset_out_extClk_intCtrl

SRFF_INSTANCE | qie_reset_out_MC.REG | qie_reset_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_MC.D | 6448 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_MC.Q | 6598 | ? | 0 | 0 | qie_reset_out_MC | NULL | NULL | qie_reset_out_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | qie_reset_source_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | qie_reset_source | 6451 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | qie_reset_source_II/UIM | 6452 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_source_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow | qie_reset_out_extClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | qie_reset_out_extClk_intCtrl_MC.SI | qie_reset_out_extClk_intCtrl_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_extClk_intCtrl_MC.D1 | 6457 | ? | 0 | 0 | qie_reset_out_extClk_intCtrl_MC | NULL | NULL | qie_reset_out_extClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 14 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10> | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_FALSE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_FALSE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8> | IV_FALSE | fcl_extClk_intCtrl/upc/out<9> | IV_TRUE | fcl_extClk_intCtrl/upc/out<11>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_extClk_intCtrl_MC.D2 | 6458 | ? | 0 | 0 | qie_reset_out_extClk_intCtrl_MC | NULL | NULL | qie_reset_out_extClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | qie_reset_out_extClk_intCtrl_MC.REG | qie_reset_out_extClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_extClk_intCtrl_MC.D | 6456 | ? | 0 | 0 | qie_reset_out_extClk_intCtrl_MC | NULL | NULL | qie_reset_out_extClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_extClk_intCtrl_MC.Q | 6455 | ? | 0 | 0 | qie_reset_out_extClk_intCtrl_MC | NULL | NULL | qie_reset_out_extClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | fcl_extClk_intCtrl/upc/out<0>_MC | control_emulator_COPY_0_COPY_0 | 1280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<0>_MC.SI | fcl_extClk_intCtrl/upc/out<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<0>_MC.D1 | 6462 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<0>_MC.D2 | 6463 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<0>_MC.REG | fcl_extClk_intCtrl/upc/out<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<0>_MC.D | 6461 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<0>_MC.Q | 6460 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | reset_out_extClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_extClk_intCtrl_MC.SI | reset_out_extClk_intCtrl_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_extClk_intCtrl_MC.D1 | 6467 | ? | 0 | 0 | reset_out_extClk_intCtrl_MC | NULL | NULL | reset_out_extClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | reset_switch_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_extClk_intCtrl_MC.D2 | 6468 | ? | 0 | 0 | reset_out_extClk_intCtrl_MC | NULL | NULL | reset_out_extClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_extClk_intCtrl_MC.REG | reset_out_extClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_extClk_intCtrl_MC.D | 6466 | ? | 0 | 0 | reset_out_extClk_intCtrl_MC | NULL | NULL | reset_out_extClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_extClk_intCtrl_MC.Q | 6465 | ? | 0 | 0 | reset_out_extClk_intCtrl_MC | NULL | NULL | reset_out_extClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

INPUT_INSTANCE | 0 | 0 | NULL | reset_switch_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | reset_switch | 6469 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE
OUTPUT_NODE_TYPE | 0 | 5 | II_IMUX
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<10>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<10>_MC.SI | fcl_extClk_intCtrl/upc/out<10>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<10>_MC.D1 | 6476 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<10>_MC.D2 | 6475 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10>
SPPTERM | 12 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8> | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<10>_MC.REG | fcl_extClk_intCtrl/upc/out<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<10>_MC.D | 6474 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<10>_MC.Q | 6473 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | fcl_extClk_intCtrl/upc/out<1>_MC | control_emulator_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<1>_MC.SI | fcl_extClk_intCtrl/upc/out<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<1>_MC.D1 | 6481 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<1>_MC.D2 | 6480 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_FALSE | fcl_extClk_intCtrl/upc/out<1>
SPPTERM | 4 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_FALSE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<1>_MC.REG | fcl_extClk_intCtrl/upc/out<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<1>_MC.D | 6479 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<1>_MC.Q | 6478 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<2>_MC.SI | fcl_extClk_intCtrl/upc/out<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<2>_MC.D1 | 6486 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<2>_MC.D2 | 6485 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<2>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<2>
SPPTERM | 4 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<2>_MC.REG | fcl_extClk_intCtrl/upc/out<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<2>_MC.D | 6484 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<2>_MC.Q | 6483 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<3>_MC.SI | fcl_extClk_intCtrl/upc/out<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<3>_MC.D1 | 6491 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<3>_MC.D2 | 6490 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<3>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<3>
SPPTERM | 5 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<3>_MC.REG | fcl_extClk_intCtrl/upc/out<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<3>_MC.D | 6489 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<3>_MC.Q | 6488 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<4>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<4>_MC.SI | fcl_extClk_intCtrl/upc/out<4>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<4>_MC.D1 | 6496 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<4>_MC.D2 | 6495 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<4>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<4>
SPPTERM | 6 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<4>_MC.REG | fcl_extClk_intCtrl/upc/out<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<4>_MC.D | 6494 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<4>_MC.Q | 6493 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<5>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<5>_MC.SI | fcl_extClk_intCtrl/upc/out<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<5>_MC.D1 | 6501 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<5>_MC.D2 | 6500 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<5>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<5>
SPPTERM | 7 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<5>_MC.REG | fcl_extClk_intCtrl/upc/out<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<5>_MC.D | 6499 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<5>_MC.Q | 6498 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<6>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<6>_MC.SI | fcl_extClk_intCtrl/upc/out<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<6>_MC.D1 | 6506 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<6>_MC.D2 | 6505 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<6>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<6>
SPPTERM | 8 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<6>_MC.REG | fcl_extClk_intCtrl/upc/out<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<6>_MC.D | 6504 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<6>_MC.Q | 6503 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<7>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<7>_MC.SI | fcl_extClk_intCtrl/upc/out<7>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<7>_MC.D1 | 6511 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<7>_MC.D2 | 6510 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<7>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<7>
SPPTERM | 9 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<7>_MC.REG | fcl_extClk_intCtrl/upc/out<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<7>_MC.D | 6509 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<7>_MC.Q | 6508 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<8>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<8>_MC.SI | fcl_extClk_intCtrl/upc/out<8>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<8>_MC.D1 | 6516 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<8>_MC.D2 | 6515 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<8>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<8>
SPPTERM | 10 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<8>_MC.REG | fcl_extClk_intCtrl/upc/out<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<8>_MC.D | 6514 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<8>_MC.Q | 6513 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<9>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<9>_MC.SI | fcl_extClk_intCtrl/upc/out<9>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<9>_MC.D1 | 6521 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<9>_MC.D2 | 6520 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>
SPPTERM | 11 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<9>_MC.REG | fcl_extClk_intCtrl/upc/out<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<9>_MC.D | 6519 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<9>_MC.Q | 6518 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_extClk_intCtrl/upc/out<11>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_extClk_intCtrl/upc/out<11>_MC.SI | fcl_extClk_intCtrl/upc/out<11>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<11>_MC.D1 | 6526 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_extClk_intCtrl/upc/out<11>_MC.D2 | 6525 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<11>
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<11>
SPPTERM | 13 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10> | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8> | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>

SRFF_INSTANCE | fcl_extClk_intCtrl/upc/out<11>_MC.REG | fcl_extClk_intCtrl/upc/out<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_extClk_intCtrl/upc/out<11>_MC.D | 6524 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_extClk_intCtrl/upc/out<11>_MC.Q | 6523 | ? | 0 | 0 | fcl_extClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | qie_reset_out_intClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | qie_reset_out_intClk_intCtrl_MC.SI | qie_reset_out_intClk_intCtrl_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | qie_reset_out_intClk_intCtrl_MC.D1 | 6530 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_FALSE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_FALSE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | qie_reset_out_intClk_intCtrl_MC.D2 | 6531 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | qie_reset_out_intClk_intCtrl_MC.REG | qie_reset_out_intClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | qie_reset_out_intClk_intCtrl_MC.D | 6529 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | qie_reset_out_intClk_intCtrl_MC.Q | 6528 | ? | 0 | 0 | qie_reset_out_intClk_intCtrl_MC | NULL | NULL | qie_reset_out_intClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | fcl_intClk_intCtrl/upc/out<0>_MC | control_emulator_COPY_0_COPY_0 | 1280 | 4 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<0>_MC.SI | fcl_intClk_intCtrl/upc/out<0>_MC | 0 | 3 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<0>_MC.D1 | 6535 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 3 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<0>_MC.D2 | 6536 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<0>_MC.REG | fcl_intClk_intCtrl/upc/out<0>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<0>_MC.D | 6534 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<0>_MC.Q | 6533 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<0>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | reset_out_intClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 2 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_intClk_intCtrl_MC.SI | reset_out_intClk_intCtrl_MC | 0 | 1 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_intClk_intCtrl_MC.D1 | 6540 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 1 | IV_FALSE | reset_switch_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_intClk_intCtrl_MC.D2 | 6541 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_intClk_intCtrl_MC.REG | reset_out_intClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_intClk_intCtrl_MC.D | 6539 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_intClk_intCtrl_MC.Q | 6538 | ? | 0 | 0 | reset_out_intClk_intCtrl_MC | NULL | NULL | reset_out_intClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<10>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 14 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<10>_MC.SI | fcl_intClk_intCtrl/upc/out<10>_MC | 0 | 13 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<10>_MC.D1 | 6547 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<10>_MC.D2 | 6546 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
SPPTERM | 12 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<10>_MC.REG | fcl_intClk_intCtrl/upc/out<10>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<10>_MC.D | 6545 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<10>_MC.Q | 6544 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<10>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | fcl_intClk_intCtrl/upc/out<1>_MC | control_emulator_COPY_0_COPY_0 | 1024 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<1>_MC.SI | fcl_intClk_intCtrl/upc/out<1>_MC | 0 | 4 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<1>_MC.D1 | 6552 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<1>_MC.D2 | 6551 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<1>
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<1>_MC.REG | fcl_intClk_intCtrl/upc/out<1>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<1>_MC.D | 6550 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<1>_MC.Q | 6549 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<1>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<2>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<2>_MC.SI | fcl_intClk_intCtrl/upc/out<2>_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<2>_MC.D1 | 6557 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<2>_MC.D2 | 6556 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<2>_MC.REG | fcl_intClk_intCtrl/upc/out<2>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<2>_MC.D | 6555 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<2>_MC.Q | 6554 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<2>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<3>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 7 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<3>_MC.SI | fcl_intClk_intCtrl/upc/out<3>_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<3>_MC.D1 | 6562 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<3>_MC.D2 | 6561 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
SPPTERM | 5 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<3>_MC.REG | fcl_intClk_intCtrl/upc/out<3>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<3>_MC.D | 6560 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<3>_MC.Q | 6559 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<3>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<4>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 8 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<4>_MC.SI | fcl_intClk_intCtrl/upc/out<4>_MC | 0 | 7 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<4>_MC.D1 | 6567 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<4>_MC.D2 | 6566 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
SPPTERM | 6 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<4>_MC.REG | fcl_intClk_intCtrl/upc/out<4>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<4>_MC.D | 6565 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<4>_MC.Q | 6564 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<4>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<5>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 9 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<5>_MC.SI | fcl_intClk_intCtrl/upc/out<5>_MC | 0 | 8 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<5>_MC.D1 | 6572 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<5>_MC.D2 | 6571 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
SPPTERM | 7 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<5>_MC.REG | fcl_intClk_intCtrl/upc/out<5>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<5>_MC.D | 6570 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<5>_MC.Q | 6569 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<5>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<6>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 10 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<6>_MC.SI | fcl_intClk_intCtrl/upc/out<6>_MC | 0 | 9 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<6>_MC.D1 | 6577 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<6>_MC.D2 | 6576 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
SPPTERM | 8 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<6>_MC.REG | fcl_intClk_intCtrl/upc/out<6>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<6>_MC.D | 6575 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<6>_MC.Q | 6574 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<6>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<7>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 11 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<7>_MC.SI | fcl_intClk_intCtrl/upc/out<7>_MC | 0 | 10 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<7>_MC.D1 | 6582 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<7>_MC.D2 | 6581 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
SPPTERM | 9 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<7>_MC.REG | fcl_intClk_intCtrl/upc/out<7>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<7>_MC.D | 6580 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<7>_MC.Q | 6579 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<7>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<8>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 12 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<8>_MC.SI | fcl_intClk_intCtrl/upc/out<8>_MC | 0 | 11 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<8>_MC.D1 | 6587 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<8>_MC.D2 | 6586 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
SPPTERM | 10 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<8>_MC.REG | fcl_intClk_intCtrl/upc/out<8>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<8>_MC.D | 6585 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<8>_MC.Q | 6584 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<8>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<9>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 13 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<9>_MC.SI | fcl_intClk_intCtrl/upc/out<9>_MC | 0 | 12 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<9>_MC.D1 | 6592 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<9>_MC.D2 | 6591 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
SPPTERM | 11 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<9>_MC.REG | fcl_intClk_intCtrl/upc/out<9>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<9>_MC.D | 6590 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<9>_MC.Q | 6589 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<9>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow+Tff | fcl_intClk_intCtrl/upc/out<11>_MC | control_emulator_COPY_0_COPY_0 | 5120 | 15 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | fcl_intClk_intCtrl/upc/out<11>_MC.SI | fcl_intClk_intCtrl/upc/out<11>_MC | 0 | 14 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<11>_MC.D1 | 6597 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | fcl_intClk_intCtrl/upc/out<11>_MC.D2 | 6596 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
SPPTERM | 13 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>

SRFF_INSTANCE | fcl_intClk_intCtrl/upc/out<11>_MC.REG | fcl_intClk_intCtrl/upc/out<11>_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | fcl_intClk_intCtrl/upc/out<11>_MC.D | 6595 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | fcl_intClk_intCtrl/upc/out<11>_MC.Q | 6594 | ? | 0 | 0 | fcl_intClk_intCtrl/upc/out<11>_MC | NULL | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | qie_reset_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | qie_reset_out_MC.Q | 6599 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_MC.Q | qie_reset_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | qie_reset_out | 6600 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_out | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | reset_out_MC | control_emulator_COPY_0_COPY_0 | 256 | 6 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_extCtrl | 6610 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_extCtrl_MC.Q | reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_extCtrl | 6604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_extCtrl_MC.Q | reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | reset_out_MC.Q | 6617 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_MC.Q | reset_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | reset_out_MC.SI | reset_out_MC | 0 | 6 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_extCtrl | 6610 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_extCtrl_MC.Q | reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_extCtrl | 6604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_extCtrl_MC.Q | reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_MC.D1 | 6603 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_MC.D2 | 6602 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | reset_out_intClk_intCtrl
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | reset_out_extClk_intCtrl
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | reset_out_intClk_extCtrl
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | reset_out_extClk_extCtrl

SRFF_INSTANCE | reset_out_MC.REG | reset_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_MC.D | 6601 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_MC.Q | 6616 | ? | 0 | 0 | reset_out_MC | NULL | NULL | reset_out_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | reset_out_extClk_extCtrl_MC | control_emulator_COPY_0_COPY_0 | 1280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 6609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_extClk_extCtrl | 6604 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_extCtrl_MC.Q | reset_out_extClk_extCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_extClk_extCtrl_MC.SI | reset_out_extClk_extCtrl_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 6609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_extClk_extCtrl_MC.D1 | 6607 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_extClk_extCtrl_MC.D2 | 6608 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_extClk_extCtrl_MC.REG | reset_out_extClk_extCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_extClk_extCtrl_MC.D | 6606 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_extClk_extCtrl_MC.Q | 6605 | ? | 0 | 0 | reset_out_extClk_extCtrl_MC | NULL | NULL | reset_out_extClk_extCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | Inv+PrldLow | reset_out_intClk_extCtrl_MC | control_emulator_COPY_0_COPY_0 | 1280 | 3 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 6609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_in_j1_II/FCLK | 6615 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | reset_out_intClk_extCtrl | 6610 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_extCtrl_MC.Q | reset_out_intClk_extCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | reset_out_intClk_extCtrl_MC.SI | reset_out_intClk_extCtrl_MC | 0 | 2 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_switch_II/UIM | 6470 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_switch_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | GPIO_Extra0_II/UIM | 6609 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | GPIO_Extra0_II | 0 | 5 | II_IMUX
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | reset_out_intClk_extCtrl_MC.D1 | 6613 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | reset_out_intClk_extCtrl_MC.D2 | 6614 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 0 | IV_ZERO

SRFF_INSTANCE | reset_out_intClk_extCtrl_MC.REG | reset_out_intClk_extCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | reset_out_intClk_extCtrl_MC.D | 6612 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | clk_in_j1_II/FCLK | 6615 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_in_j1_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | reset_out_intClk_extCtrl_MC.Q | 6611 | ? | 0 | 0 | reset_out_intClk_extCtrl_MC | NULL | NULL | reset_out_intClk_extCtrl_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | reset_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | reset_out_MC.Q | 6617 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_MC.Q | reset_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | reset_out | 6618 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | reset_out | 0 | 6 | OI_OUT

MACROCELL_INSTANCE | Inv | wte_out_MC | control_emulator_COPY_0_COPY_0 | 256 | 5 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 6453 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 6627 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_extClk_intCtrl | 6622 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_extClk_intCtrl_MC.Q | wte_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 0 | 0 | MC_Q
NODE | wte_out_MC.Q | 6633 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_MC.Q | wte_out_MC | 0 | 0 | MC_Q

SIGNAL_INSTANCE | wte_out_MC.SI | wte_out_MC | 0 | 5 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | mode_select_II/UIM | 6310 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | mode_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_in_II/UIM | 6453 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | qie_reset_in_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_select_II/UIM | 6312 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | clk_select_II | 0 | 5 | II_IMUX
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 6627 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_extClk_intCtrl | 6622 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_extClk_intCtrl_MC.Q | wte_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wte_out_MC.D1 | 6621 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wte_out_MC.D2 | 6620 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_TRUE | qie_reset_in_II/UIM
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | wte_out_intClk_intCtrl
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | wte_out_extClk_intCtrl

SRFF_INSTANCE | wte_out_MC.REG | wte_out_MC | 0 | 1 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wte_out_MC.D | 6619 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.XOR | 0 | 7 | ALU_F
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wte_out_MC.Q | 6632 | ? | 0 | 0 | wte_out_MC | NULL | NULL | wte_out_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wte_out_extClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_extClk_intCtrl | 6622 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_extClk_intCtrl_MC.Q | wte_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wte_out_extClk_intCtrl | 6622 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_extClk_intCtrl_MC.Q | wte_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wte_out_extClk_intCtrl_MC.SI | wte_out_extClk_intCtrl_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_extClk_intCtrl | 6454 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_extClk_intCtrl_MC.Q | qie_reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_extClk_intCtrl | 6622 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_extClk_intCtrl_MC.Q | wte_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_extClk_intCtrl | 6464 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_extClk_intCtrl_MC.Q | reset_out_extClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<0> | 6459 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<0>_MC.Q | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<10> | 6472 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<10>_MC.Q | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<1> | 6477 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<1>_MC.Q | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<2> | 6482 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<2>_MC.Q | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<3> | 6487 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<3>_MC.Q | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<4> | 6492 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<4>_MC.Q | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<5> | 6497 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<5>_MC.Q | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<6> | 6502 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<6>_MC.Q | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<7> | 6507 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<7>_MC.Q | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<8> | 6512 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<8>_MC.Q | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<9> | 6517 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<9>_MC.Q | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_extClk_intCtrl/upc/out<11> | 6522 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_extClk_intCtrl/upc/out<11>_MC.Q | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wte_out_extClk_intCtrl_MC.D1 | 6626 | ? | 0 | 0 | wte_out_extClk_intCtrl_MC | NULL | NULL | wte_out_extClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wte_out_extClk_intCtrl_MC.D2 | 6625 | ? | 0 | 0 | wte_out_extClk_intCtrl_MC | NULL | NULL | wte_out_extClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | wte_out_extClk_intCtrl
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | wte_out_extClk_intCtrl
SPPTERM | 14 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_FALSE | fcl_extClk_intCtrl/upc/out<10> | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_FALSE | fcl_extClk_intCtrl/upc/out<7> | IV_FALSE | fcl_extClk_intCtrl/upc/out<8> | IV_FALSE | fcl_extClk_intCtrl/upc/out<9> | IV_FALSE | fcl_extClk_intCtrl/upc/out<11>

SRFF_INSTANCE | wte_out_extClk_intCtrl_MC.REG | wte_out_extClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wte_out_extClk_intCtrl_MC.D | 6624 | ? | 0 | 0 | wte_out_extClk_intCtrl_MC | NULL | NULL | wte_out_extClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | ext_clk_in_II/FCLK | 6471 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | ext_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wte_out_extClk_intCtrl_MC.Q | 6623 | ? | 0 | 0 | wte_out_extClk_intCtrl_MC | NULL | NULL | wte_out_extClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

MACROCELL_INSTANCE | PrldLow | wte_out_intClk_intCtrl_MC | control_emulator_COPY_0_COPY_0 | 1024 | 16 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 6627 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 1 | 0 | MC_UIM
NODE | wte_out_intClk_intCtrl | 6627 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM

SIGNAL_INSTANCE | wte_out_intClk_intCtrl_MC.SI | wte_out_intClk_intCtrl_MC | 0 | 15 | 2
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | qie_reset_out_intClk_intCtrl | 6527 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | qie_reset_out_intClk_intCtrl_MC.Q | qie_reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | wte_out_intClk_intCtrl | 6627 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_intClk_intCtrl_MC.Q | wte_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | reset_out_intClk_intCtrl | 6537 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | reset_out_intClk_intCtrl_MC.Q | reset_out_intClk_intCtrl_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<0> | 6532 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<0>_MC.Q | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<10> | 6543 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<10>_MC.Q | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<1> | 6548 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<1>_MC.Q | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<2> | 6553 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<2>_MC.Q | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<3> | 6558 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<3>_MC.Q | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<4> | 6563 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<4>_MC.Q | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<5> | 6568 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<5>_MC.Q | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<6> | 6573 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<6>_MC.Q | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<7> | 6578 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<7>_MC.Q | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<8> | 6583 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<8>_MC.Q | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<9> | 6588 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<9>_MC.Q | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | 0 | MC_UIM
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | fcl_intClk_intCtrl/upc/out<11> | 6593 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | fcl_intClk_intCtrl/upc/out<11>_MC.Q | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 1 | 9 | MC_SI_D1
SIGNAL | NODE | wte_out_intClk_intCtrl_MC.D1 | 6631 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.SI | 1 | 9 | MC_SI_D1
SPPTERM | 0 | IV_ZERO
OUTPUT_NODE_TYPE | 2 | 9 | MC_SI_D2
SIGNAL | NODE | wte_out_intClk_intCtrl_MC.D2 | 6630 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.SI | 2 | 9 | MC_SI_D2
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_FALSE | fcl_intClk_intCtrl/upc/out<7> | IV_FALSE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_FALSE | fcl_intClk_intCtrl/upc/out<11>

SRFF_INSTANCE | wte_out_intClk_intCtrl_MC.REG | wte_out_intClk_intCtrl_MC | 0 | 2 | 1
INPUT_NODE_TYPE | 0 | 8 | SRFF_D
NODE | wte_out_intClk_intCtrl_MC.D | 6629 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.XOR | 0 | 7 | ALU_F
INPUT_NODE_TYPE | 1 | 8 | SRFF_C
NODE | int_clk_in_II/FCLK | 6542 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | int_clk_in_II | 3 | 5 | II_FCLK
OUTPUT_NODE_TYPE | 0 | 8 | SRFF_Q
NODE | wte_out_intClk_intCtrl_MC.Q | 6628 | ? | 0 | 0 | wte_out_intClk_intCtrl_MC | NULL | NULL | wte_out_intClk_intCtrl_MC.REG | 0 | 8 | SRFF_Q

OUTPUT_INSTANCE | 0 | wte_out | control_emulator_COPY_0_COPY_0 | 3 | 1 | 1
INPUT_NODE_TYPE | 0 | 6 | OI_IN
NODE | wte_out_MC.Q | 6633 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | wte_out_MC.Q | wte_out_MC | 0 | 0 | MC_Q
OUTPUT_NODE_TYPE | 0 | 6 | OI_OUT
NODE | wte_out | 6634 | PO | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | wte_out | 0 | 6 | OI_OUT

INPUT_INSTANCE | 0 | 0 | NULL | xPUP_0_II | control_emulator_COPY_0_COPY_0 | 0 | 1 | 0
INPUT_NODE_TYPE | 0 | 5 | II_IN
NODE | xPUP_0 | 6635 | PI | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | NULL | 0 | 100 | NOTYPE

FB_INSTANCE | FOOBAR1_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | miscControls/delay_reg<13>_MC | 1 | qie_reset_in_II | 1 | NULL | 0 | 35 | 49152
FBPIN | 2 | miscControls/delay_reg<12>_MC | 1 | NULL | 0 | NULL | 0 | 34 | 49152
FBPIN | 3 | miscControls/delay_reg<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | miscControls/delay_reg<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | miscControls/delay_reg<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | miscControls/delay_reg<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | miscControls/delay_reg<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | miscControls/delay_reg<11>_MC | 1 | NULL | 0 | NULL | 0 | 33 | 49152
FBPIN | 9 | reset_out_extClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0 | 32 | 6
FBPIN | 10 | penable_MC | 1 | NULL | 0 | penable | 1 | 31 | 49152
FBPIN | 11 | miscControls/delay_reg<9>_MC | 1 | pgood_II | 1 | NULL | 0 | 30 | 49152
FBPIN | 12 | miscControls/delay_reg<1>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | reset_out_extClk_extCtrl_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | miscControls/delay_reg<7>_MC | 1 | GPIO_Extra0_II | 1 | NULL | 0 | 28 | 49152
FBPIN | 15 | clk_out_p2_MC | 1 | NULL | 0 | clk_out_p2 | 1 | 27 | 49152
FBPIN | 16 | reset_out_intClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR2_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | fcl_extClk_intCtrl/upc/out<1>_MC | 1 | qie_reset_source_II | 1 | NULL | 0 | 42 | 49152
FBPIN | 2 | fcl_extClk_intCtrl/upc/out<2>_MC | 1 | NULL | 0 | NULL | 0 | 43 | 49152
FBPIN | 3 | fcl_extClk_intCtrl/upc/out<3>_MC | 1 | clk_select_II | 1 | NULL | 0 | 44 | 49152
FBPIN | 4 | fcl_extClk_intCtrl/upc/out<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 5 | fcl_extClk_intCtrl/upc/out<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | fcl_extClk_intCtrl/upc/out<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | fcl_extClk_intCtrl/upc/out<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | fcl_extClk_intCtrl/upc/out<9>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | wte_out_extClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0 | 1 | 3
FBPIN | 10 | fcl_extClk_intCtrl/upc/out<4>_MC | 1 | mode_select_II | 1 | NULL | 0 | 2 | 49152
FBPIN | 11 | reset_out_MC | 1 | NULL | 0 | reset_out | 1 | 3 | 49152
FBPIN | 12 | fcl_extClk_intCtrl/upc/out<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 13 | fcl_extClk_intCtrl/upc/out<11>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | qie_reset_out_MC | 1 | NULL | 0 | qie_reset_out | 1 | 5 | 49152
FBPIN | 15 | wte_out_MC | 1 | NULL | 0 | wte_out | 1 | 6 | 49152
FBPIN | 16 | qie_reset_out_extClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR3_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | reset_out_intClk_extCtrl_MC | 1 | NULL | 0 | NULL | 0 | 26 | 5
FBPIN | 2 | NULL | 0 | reset_switch_II | 1 | NULL | 0 | 25 | 49152
FBPIN | 3 | miscControls/delay_reg<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | NULL | 0 | aux3_II | 1 | NULL | 0 | 23 | 49152
FBPIN | 5 | miscControls/delay_reg<10>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 6 | miscControls/delay_reg<16>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | miscControls/delay_reg<17>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | miscControls/delay_reg<18>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | NULL | 0 | aux2_II | 1 | NULL | 0 | 22 | 49152
FBPIN | 10 | aux_out_MC | 1 | NULL | 0 | aux_out | 1 | 21 | 49152
FBPIN | 11 | N_PZ_323_MC | 1 | aux_in_II | 1 | NULL | 0 | 20 | 49152
FBPIN | 12 | miscControls/delay_reg<14>_MC | 1 | NULL | 0 | NULL | 0 | 19 | 49152
FBPIN | 13 | miscControls/delay_reg<15>_MC | 1 | NULL | 0 | NULL | 0 | 18 | 49152
FBPIN | 14 | miscControls/penable_reg_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | miscControls/delay_reg<0>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | fcl_extClk_intCtrl/upc/out<0>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | FOOBAR4_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | fcl_intClk_intCtrl/upc/out<0>_MC | 1 | NULL | 0 | NULL | 0 | 7 | 4
FBPIN | 2 | peltEnab1_MC | 1 | NULL | 0 | peltEnab1 | 1 | 8 | 49152
FBPIN | 3 | fcl_intClk_intCtrl/upc/out<8>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 4 | wte_out_intClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0 | 10 | 49152
FBPIN | 5 | peltEnab2_MC | 1 | NULL | 0 | peltEnab2 | 1 | 11 | 49152
FBPIN | 6 | fcl_intClk_intCtrl/upc/out<7>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 7 | fcl_intClk_intCtrl/upc/out<6>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 8 | fcl_intClk_intCtrl/upc/out<5>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 9 | fcl_intClk_intCtrl/upc/out<11>_MC | 1 | NULL | 0 | NULL | 0 | 12 | 49152
FBPIN | 10 | qie_reset_out_intClk_intCtrl_MC | 1 | NULL | 0 | NULL | 0 | 13 | 49152
FBPIN | 11 | fcl_intClk_intCtrl/upc/out<10>_MC | 1 | NULL | 0 | NULL | 0 | 14 | 49152
FBPIN | 12 | fcl_intClk_intCtrl/upc/out<9>_MC | 1 | NULL | 0 | NULL | 0 | 15 | 49152
FBPIN | 13 | fcl_intClk_intCtrl/upc/out<4>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 14 | fcl_intClk_intCtrl/upc/out<3>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 15 | fcl_intClk_intCtrl/upc/out<2>_MC | 1 | NULL | 0 | NULL | 0
FBPIN | 16 | fcl_intClk_intCtrl/upc/out<1>_MC | 1 | NULL | 0 | NULL | 0

FB_INSTANCE | INPUTPINS_FOOBAR5_ | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0
FBPIN | 1 | NULL | 0 | clk_in_j1_II | 1 | NULL | 0 | 37 | 8192
FBPIN | 2 | NULL | 0 | ext_clk_in_II | 1 | NULL | 0 | 38 | 8192
FBPIN | 3 | NULL | 0 | int_clk_in_II | 1 | NULL | 0 | 39 | 8192

CT_INSTANCE | FOOBAR1_ | FOOBAR1__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 1 | 1
INPUT_NODE_TYPE | 1 | 100 | NOTYPE
NODE | clk_out_p2_MC.UIM | 6383 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | clk_out_p2_MC.Q | clk_out_p2_MC | 1 | 0 | MC_UIM
OUTPUT_NODE_TYPE | 7 | 12 | CT_SI7
SIGNAL | NODE | FOOBAR1__ctinst/7 | 6382 | ? | 0 | 0 | control_emulator_COPY_0_COPY_0 | NULL | NULL | FOOBAR1__ctinst | 7 | 12 | CT_SI7
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM

CT_INSTANCE | FOOBAR2_ | FOOBAR2__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR3_ | FOOBAR3__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0

CT_INSTANCE | FOOBAR4_ | FOOBAR4__ctinst | control_emulator_COPY_0_COPY_0 | 0 | 0 | 0

PLA | FOOBAR1_ | 21
PLA_TERM | 0 | 
SPPTERM | 3 | IV_FALSE | int_clk_in_II/UIM | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM
PLA_TERM | 1 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | clk_in_j1_II/UIM
PLA_TERM | 2 | 
SPPTERM | 2 | IV_FALSE | clk_select_II/UIM | IV_FALSE | ext_clk_in_II/UIM
PLA_TERM | 3 | 
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_FALSE | aux_in_II/UIM
PLA_TERM | 4 | 
SPPTERM | 2 | IV_TRUE | mode_select_II/UIM | IV_FALSE | miscControls/penable_reg
PLA_TERM | 5 | 
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 6 | 
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 7 | 
SPPTERM | 1 | IV_TRUE | clk_out_p2_MC.UIM
PLA_TERM | 10 | 
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 12 | 
SPPTERM | 7 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5>
PLA_TERM | 14 | 
SPPTERM | 6 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4>
PLA_TERM | 16 | 
SPPTERM | 5 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3>
PLA_TERM | 18 | 
SPPTERM | 4 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2>
PLA_TERM | 20 | 
SPPTERM | 3 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323
PLA_TERM | 22 | 
SPPTERM | 12 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 24 | 
SPPTERM | 1 | IV_FALSE | reset_switch_II/UIM
PLA_TERM | 28 | 
SPPTERM | 10 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | N_PZ_323
PLA_TERM | 32 | 
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
PLA_TERM | 34 | 
SPPTERM | 8 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | N_PZ_323 | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6>
PLA_TERM | 38 | 
SPPTERM | 1 | IV_FALSE | reset_switch_II/UIM

PLA | FOOBAR2_ | 47
PLA_TERM | 0 | 
SPPTERM | 2 | IV_FALSE | ext_clk_in_II/UIM | IV_TRUE | qie_reset_source_II/UIM
PLA_TERM | 1 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_TRUE | qie_reset_in_II/UIM
PLA_TERM | 2 | 
SPPTERM | 4 | IV_TRUE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_FALSE | qie_reset_out_extClk_intCtrl
PLA_TERM | 3 | 
SPPTERM | 4 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | qie_reset_source_II/UIM | IV_FALSE | qie_reset_out_intClk_intCtrl
PLA_TERM | 4 | 
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | reset_out_extClk_intCtrl
PLA_TERM | 5 | 
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | reset_out_intClk_intCtrl
PLA_TERM | 6 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | reset_out_extClk_extCtrl
PLA_TERM | 7 | 
SPPTERM | 3 | IV_FALSE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | reset_out_intClk_extCtrl
PLA_TERM | 8 | 
SPPTERM | 2 | IV_FALSE | mode_select_II/UIM | IV_TRUE | qie_reset_in_II/UIM
PLA_TERM | 9 | 
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_FALSE | clk_select_II/UIM | IV_FALSE | wte_out_extClk_intCtrl
PLA_TERM | 10 | 
SPPTERM | 3 | IV_TRUE | mode_select_II/UIM | IV_TRUE | clk_select_II/UIM | IV_FALSE | wte_out_intClk_intCtrl
PLA_TERM | 11 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | wte_out_extClk_intCtrl
PLA_TERM | 12 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | wte_out_extClk_intCtrl
PLA_TERM | 13 | 
SPPTERM | 14 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_FALSE | fcl_extClk_intCtrl/upc/out<10> | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_FALSE | fcl_extClk_intCtrl/upc/out<7> | IV_FALSE | fcl_extClk_intCtrl/upc/out<8> | IV_FALSE | fcl_extClk_intCtrl/upc/out<9> | IV_FALSE | fcl_extClk_intCtrl/upc/out<11>
PLA_TERM | 14 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<11>
PLA_TERM | 15 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<11>
PLA_TERM | 16 | 
SPPTERM | 13 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10> | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8> | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>
PLA_TERM | 17 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10>
PLA_TERM | 19 | 
SPPTERM | 12 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8> | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>
PLA_TERM | 20 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>
PLA_TERM | 21 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<9>
PLA_TERM | 22 | 
SPPTERM | 11 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8>
PLA_TERM | 23 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<8>
PLA_TERM | 24 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<8>
PLA_TERM | 25 | 
SPPTERM | 10 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7>
PLA_TERM | 26 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<7>
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<7>
PLA_TERM | 28 | 
SPPTERM | 9 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6>
PLA_TERM | 29 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<6>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<6>
PLA_TERM | 31 | 
SPPTERM | 8 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5>
PLA_TERM | 32 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<5>
PLA_TERM | 33 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<5>
PLA_TERM | 34 | 
SPPTERM | 7 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_TRUE | fcl_extClk_intCtrl/upc/out<4>
PLA_TERM | 35 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<4>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<4>
PLA_TERM | 37 | 
SPPTERM | 6 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3>
PLA_TERM | 38 | 
SPPTERM | 14 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<10> | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_FALSE | fcl_extClk_intCtrl/upc/out<2> | IV_TRUE | fcl_extClk_intCtrl/upc/out<3> | IV_FALSE | fcl_extClk_intCtrl/upc/out<4> | IV_TRUE | fcl_extClk_intCtrl/upc/out<5> | IV_TRUE | fcl_extClk_intCtrl/upc/out<6> | IV_TRUE | fcl_extClk_intCtrl/upc/out<7> | IV_TRUE | fcl_extClk_intCtrl/upc/out<8> | IV_FALSE | fcl_extClk_intCtrl/upc/out<9> | IV_TRUE | fcl_extClk_intCtrl/upc/out<11>
PLA_TERM | 39 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<3>
PLA_TERM | 40 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<3>
PLA_TERM | 41 | 
SPPTERM | 5 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1> | IV_TRUE | fcl_extClk_intCtrl/upc/out<2>
PLA_TERM | 42 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<2>
PLA_TERM | 43 | 
SPPTERM | 2 | IV_TRUE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<2>
PLA_TERM | 44 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1>
PLA_TERM | 45 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_FALSE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<1>
PLA_TERM | 46 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl | IV_FALSE | fcl_extClk_intCtrl/upc/out<1>

PLA | FOOBAR3_ | 29
PLA_TERM | 0 | 
SPPTERM | 13 | IV_FALSE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<2> | IV_FALSE | miscControls/delay_reg<3> | IV_FALSE | miscControls/delay_reg<4> | IV_FALSE | miscControls/delay_reg<5> | IV_FALSE | miscControls/delay_reg<6> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 1 | 
SPPTERM | 1 | IV_TRUE | N_PZ_323
PLA_TERM | 2 | 
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_TRUE | miscControls/delay_reg<16>
PLA_TERM | 3 | 
SPPTERM | 18 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>
PLA_TERM | 4 | 
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 5 | 
SPPTERM | 17 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 6 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 7 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 8 | 
SPPTERM | 2 | IV_TRUE | reset_switch_II/UIM | IV_FALSE | GPIO_Extra0_II/UIM
PLA_TERM | 9 | 
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 10 | 
SPPTERM | 11 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 11 | 
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 12 | 
SPPTERM | 13 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 13 | 
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<17>
PLA_TERM | 14 | 
SPPTERM | 14 | IV_TRUE | miscControls/delay_reg<0> | IV_FALSE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<1> | IV_FALSE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 15 | 
SPPTERM | 9 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 16 | 
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 17 | 
SPPTERM | 16 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 18 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<9>
PLA_TERM | 19 | 
SPPTERM | 15 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 20 | 
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<11> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 21 | 
SPPTERM | 5 | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<12> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 22 | 
SPPTERM | 19 | IV_TRUE | miscControls/delay_reg<0> | IV_TRUE | miscControls/delay_reg<10> | IV_TRUE | miscControls/delay_reg<11> | IV_TRUE | miscControls/delay_reg<1> | IV_TRUE | miscControls/delay_reg<13> | IV_TRUE | miscControls/delay_reg<12> | IV_TRUE | miscControls/delay_reg<2> | IV_TRUE | miscControls/delay_reg<3> | IV_TRUE | miscControls/delay_reg<4> | IV_TRUE | miscControls/delay_reg<5> | IV_TRUE | miscControls/delay_reg<6> | IV_TRUE | miscControls/delay_reg<7> | IV_TRUE | miscControls/delay_reg<8> | IV_TRUE | miscControls/delay_reg<14> | IV_TRUE | miscControls/delay_reg<17> | IV_TRUE | miscControls/delay_reg<15> | IV_TRUE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<18> | IV_TRUE | miscControls/delay_reg<16>
PLA_TERM | 23 | 
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<17>
PLA_TERM | 24 | 
SPPTERM | 7 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<7> | IV_FALSE | miscControls/delay_reg<8> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 25 | 
SPPTERM | 6 | IV_FALSE | miscControls/delay_reg<10> | IV_FALSE | miscControls/delay_reg<13> | IV_FALSE | miscControls/delay_reg<14> | IV_FALSE | miscControls/delay_reg<15> | IV_FALSE | miscControls/delay_reg<9> | IV_FALSE | miscControls/delay_reg<16>
PLA_TERM | 26 | 
SPPTERM | 1 | IV_TRUE | pgood_II/UIM
PLA_TERM | 27 | 
SPPTERM | 1 | IV_FALSE | miscControls/delay_reg<18>
PLA_TERM | 38 | 
SPPTERM | 3 | IV_FALSE | qie_reset_out_extClk_intCtrl | IV_TRUE | fcl_extClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_extClk_intCtrl

PLA | FOOBAR4_ | 39
PLA_TERM | 0 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>
PLA_TERM | 1 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<1>
PLA_TERM | 2 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
PLA_TERM | 3 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
PLA_TERM | 4 | 
SPPTERM | 4 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1>
PLA_TERM | 5 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
PLA_TERM | 6 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
PLA_TERM | 7 | 
SPPTERM | 5 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2>
PLA_TERM | 8 | 
SPPTERM | 3 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl
PLA_TERM | 9 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
PLA_TERM | 10 | 
SPPTERM | 1 | IV_TRUE | aux2_II/UIM
PLA_TERM | 11 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
PLA_TERM | 12 | 
SPPTERM | 6 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3>
PLA_TERM | 13 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
PLA_TERM | 14 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
PLA_TERM | 15 | 
SPPTERM | 7 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4>
PLA_TERM | 16 | 
SPPTERM | 1 | IV_TRUE | aux3_II/UIM
PLA_TERM | 17 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
PLA_TERM | 18 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
PLA_TERM | 19 | 
SPPTERM | 8 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5>
PLA_TERM | 20 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
PLA_TERM | 21 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
PLA_TERM | 22 | 
SPPTERM | 9 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6>
PLA_TERM | 23 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
PLA_TERM | 24 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
PLA_TERM | 25 | 
SPPTERM | 10 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7>
PLA_TERM | 26 | 
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_FALSE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_FALSE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 27 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 28 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 29 | 
SPPTERM | 11 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8>
PLA_TERM | 30 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
PLA_TERM | 31 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10>
PLA_TERM | 32 | 
SPPTERM | 12 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 33 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 34 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<11>
PLA_TERM | 35 | 
SPPTERM | 13 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_TRUE | fcl_intClk_intCtrl/upc/out<7> | IV_TRUE | fcl_intClk_intCtrl/upc/out<8> | IV_TRUE | fcl_intClk_intCtrl/upc/out<9>
PLA_TERM | 36 | 
SPPTERM | 2 | IV_TRUE | qie_reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
PLA_TERM | 37 | 
SPPTERM | 2 | IV_TRUE | reset_out_intClk_intCtrl | IV_TRUE | wte_out_intClk_intCtrl
PLA_TERM | 38 | 
SPPTERM | 14 | IV_FALSE | qie_reset_out_intClk_intCtrl | IV_TRUE | fcl_intClk_intCtrl/upc/out<0> | IV_FALSE | reset_out_intClk_intCtrl | IV_FALSE | fcl_intClk_intCtrl/upc/out<10> | IV_TRUE | fcl_intClk_intCtrl/upc/out<1> | IV_TRUE | fcl_intClk_intCtrl/upc/out<2> | IV_TRUE | fcl_intClk_intCtrl/upc/out<3> | IV_TRUE | fcl_intClk_intCtrl/upc/out<4> | IV_TRUE | fcl_intClk_intCtrl/upc/out<5> | IV_TRUE | fcl_intClk_intCtrl/upc/out<6> | IV_FALSE | fcl_intClk_intCtrl/upc/out<7> | IV_FALSE | fcl_intClk_intCtrl/upc/out<8> | IV_FALSE | fcl_intClk_intCtrl/upc/out<9> | IV_FALSE | fcl_intClk_intCtrl/upc/out<11>

GLOBAL_FCLK_IDX | FOOBAR1_ | 1 | 2

GLOBAL_FCLK_IDX | FOOBAR2_ | 2 | -1

GLOBAL_FCLK_IDX | FOOBAR3_ | 2 | 3

GLOBAL_FCLK_IDX | FOOBAR4_ | -1 | 1


FB_ORDER_OF_INPUTS | FOOBAR1_ | 0 | miscControls/penable_reg | NULL | 1 | miscControls/delay_reg<18> | NULL | 2 | clk_in_j1 | 37 | 3 | miscControls/delay_reg<5> | NULL | 4 | int_clk_in | 39
FB_ORDER_OF_INPUTS | FOOBAR1_ | 5 | miscControls/delay_reg<6> | NULL | 6 | miscControls/delay_reg<17> | NULL | 7 | miscControls/delay_reg<9> | NULL | 8 | N_PZ_323 | NULL | 9 | miscControls/delay_reg<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 10 | ext_clk_in | 38 | 11 | miscControls/delay_reg<7> | NULL | 13 | miscControls/delay_reg<2> | NULL | 14 | miscControls/delay_reg<8> | NULL | 15 | miscControls/delay_reg<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 16 | miscControls/delay_reg<10> | NULL | 18 | clk_out_p2_MC.UIM | NULL | 19 | miscControls/delay_reg<1> | NULL | 20 | miscControls/delay_reg<11> | NULL | 21 | miscControls/delay_reg<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR1_ | 23 | mode_select | 2 | 24 | GPIO_Extra0 | 28 | 26 | aux_in | 20 | 27 | miscControls/delay_reg<3> | NULL | 30 | reset_switch | 25
FB_ORDER_OF_INPUTS | FOOBAR1_ | 35 | clk_select | 44

FB_IMUX_INDEX | FOOBAR1_ | 109 | 103 | 131 | 67 | 129 | 66 | 102 | 74 | 106 | 110 | 130 | 77 | -1 | 70 | 98 | 68 | 100 | -1 | 78 | 75 | 71 | 65 | -1 | 25 | 13 | -1 | 42 | 69 | -1 | -1 | 33 | -1 | -1 | -1 | -1 | 18 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR2_ | 0 | qie_reset_out_intClk_intCtrl | NULL | 1 | fcl_extClk_intCtrl/upc/out<8> | NULL | 2 | wte_out_intClk_intCtrl | NULL | 3 | fcl_extClk_intCtrl/upc/out<3> | NULL | 4 | fcl_extClk_intCtrl/upc/out<2> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 5 | fcl_extClk_intCtrl/upc/out<0> | NULL | 6 | fcl_extClk_intCtrl/upc/out<6> | NULL | 7 | qie_reset_out_extClk_intCtrl | NULL | 8 | fcl_extClk_intCtrl/upc/out<7> | NULL | 9 | reset_out_intClk_extCtrl | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 10 | ext_clk_in | 38 | 11 | wte_out_extClk_intCtrl | NULL | 12 | reset_out_extClk_extCtrl | NULL | 13 | fcl_extClk_intCtrl/upc/out<9> | NULL | 14 | fcl_extClk_intCtrl/upc/out<1> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 15 | fcl_extClk_intCtrl/upc/out<5> | NULL | 16 | reset_out_intClk_intCtrl | NULL | 17 | fcl_extClk_intCtrl/upc/out<11> | NULL | 18 | fcl_extClk_intCtrl/upc/out<10> | NULL | 19 | fcl_extClk_intCtrl/upc/out<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR2_ | 20 | mode_select | 2 | 21 | clk_select | 44 | 22 | qie_reset_in | 35 | 25 | qie_reset_source | 42 | 32 | reset_out_extClk_intCtrl | NULL

FB_IMUX_INDEX | FOOBAR2_ | 121 | 86 | 115 | 82 | 81 | 111 | 84 | 95 | 85 | 96 | 130 | 88 | 76 | 87 | 80 | 83 | 79 | 92 | 91 | 89 | 25 | 18 | 0 | -1 | -1 | 16 | -1 | -1 | -1 | -1 | -1 | -1 | 72 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR3_ | 0 | miscControls/delay_reg<8> | NULL | 1 | miscControls/delay_reg<18> | NULL | 2 | miscControls/delay_reg<11> | NULL | 3 | miscControls/delay_reg<15> | NULL | 4 | miscControls/delay_reg<10> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 5 | fcl_extClk_intCtrl/upc/out<0> | NULL | 6 | miscControls/delay_reg<17> | NULL | 7 | miscControls/delay_reg<16> | NULL | 8 | N_PZ_323 | NULL | 9 | miscControls/delay_reg<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 10 | miscControls/delay_reg<14> | NULL | 11 | miscControls/delay_reg<7> | NULL | 13 | qie_reset_out_extClk_intCtrl | NULL | 14 | reset_out_extClk_intCtrl | NULL | 15 | miscControls/delay_reg<4> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 17 | miscControls/delay_reg<9> | NULL | 18 | miscControls/delay_reg<13> | NULL | 19 | miscControls/delay_reg<1> | NULL | 20 | GPIO_Extra0 | 28 | 21 | miscControls/delay_reg<12> | NULL
FB_ORDER_OF_INPUTS | FOOBAR3_ | 22 | miscControls/delay_reg<5> | NULL | 23 | miscControls/delay_reg<6> | NULL | 25 | miscControls/delay_reg<2> | NULL | 27 | miscControls/delay_reg<3> | NULL | 29 | pgood | 30
FB_ORDER_OF_INPUTS | FOOBAR3_ | 30 | reset_switch | 25

FB_IMUX_INDEX | FOOBAR3_ | 98 | 103 | 71 | 108 | 100 | 111 | 102 | 101 | 106 | 110 | 107 | 77 | -1 | 95 | 72 | 68 | -1 | 74 | 64 | 75 | 13 | 65 | 67 | 66 | -1 | 70 | -1 | 69 | -1 | 10 | 33 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


FB_ORDER_OF_INPUTS | FOOBAR4_ | 0 | fcl_intClk_intCtrl/upc/out<9> | NULL | 1 | fcl_intClk_intCtrl/upc/out<4> | NULL | 2 | wte_out_intClk_intCtrl | NULL | 3 | fcl_intClk_intCtrl/upc/out<1> | NULL | 4 | fcl_intClk_intCtrl/upc/out<11> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 6 | fcl_intClk_intCtrl/upc/out<10> | NULL | 7 | fcl_intClk_intCtrl/upc/out<8> | NULL | 8 | fcl_intClk_intCtrl/upc/out<2> | NULL | 9 | fcl_intClk_intCtrl/upc/out<3> | NULL | 10 | fcl_intClk_intCtrl/upc/out<0> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 12 | aux3 | 23 | 16 | reset_out_intClk_intCtrl | NULL | 17 | fcl_intClk_intCtrl/upc/out<7> | NULL | 18 | fcl_intClk_intCtrl/upc/out<6> | NULL | 19 | fcl_intClk_intCtrl/upc/out<5> | NULL
FB_ORDER_OF_INPUTS | FOOBAR4_ | 20 | aux2 | 22 | 21 | qie_reset_out_intClk_intCtrl | NULL

FB_IMUX_INDEX | FOOBAR4_ | 123 | 124 | 115 | 127 | 120 | -1 | 122 | 114 | 126 | 125 | 112 | -1 | 35 | -1 | -1 | -1 | 79 | 117 | 118 | 119 | 40 | 121 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1


GLOBAL_FCLK | int_clk_in | 1 | 1 | ext_clk_in | 2 | 2 | clk_in_j1 | 3 | 3

UTC | FOOBAR1__ctinst/7 | 0
