Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Feb  4 14:16:54 2020
| Host         : CO2041-13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_design_1_wrapper_control_sets_placed.rpt
| Design       : zynq_design_1_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   553 |
| Unused register locations in slices containing registers |  1574 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           35 |
|      2 |           18 |
|      3 |           15 |
|      4 |           63 |
|      5 |           27 |
|      6 |           10 |
|      7 |            6 |
|      8 |           98 |
|      9 |            8 |
|     10 |           26 |
|     11 |            3 |
|     12 |           34 |
|     13 |            5 |
|     14 |            2 |
|     15 |            4 |
|    16+ |          199 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2960 |          857 |
| No           | No                    | Yes                    |             171 |           59 |
| No           | Yes                   | No                     |            1255 |          454 |
| Yes          | No                    | No                     |            2355 |          755 |
| Yes          | No                    | Yes                    |             142 |           34 |
| Yes          | Yes                   | No                     |            3151 |          961 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                       Clock Signal                                      |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[10]_i_1_n_0        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                     | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                           |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[15]_i_1_n_0        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[12]_i_1_n_0        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[3]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[2]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                               |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[14]_i_1_n_0        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                               |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[11]_i_1_n_0        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[1]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[9]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                              |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                            |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[7]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[13]_i_1_n_0        |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[8]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                           |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[0]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[4]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[6]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_reg[5]_i_1_n_0         |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                           |                1 |              1 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                       |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                              |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_inhibit_rdy_n_reg                                       |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                2 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                            |                2 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                            |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                1 |              3 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                 |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                              | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                               |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                           |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                                |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                            | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                           |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                               | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                         | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                           | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                           | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[30]_i_1_n_0                                                                                                       |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                           | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                           | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                    |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                       | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                         |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                      | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                              | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                3 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                      |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                            | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                           | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              5 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                | zynq_design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                       |                1 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                         | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                2 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                  |                1 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                  |                2 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                      | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                      | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                4 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                2 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                  | zynq_design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                3 |              7 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/reset                                                                                                                                                                                                                                           |                1 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                        |                3 |              7 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                2 |              7 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                             | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                |                2 |              7 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                |                2 |              7 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                5 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                 |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                               |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                    | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                  | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                                                |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                       | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                            | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                               | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                 |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                              | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                             | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                             | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                             | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                      |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                      |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg[0]                                                                                                           | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                            | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ENABLE_DMACR_DELAY_CNTR.dmacr_i_reg[29]_0[0]                                                                                                                                                 |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                          |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/clken[0]                                                                                                                                                                                 | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                      | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                                     | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                3 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                1 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                      |                2 |              8 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                3 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_12_out                                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                          |                2 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                3 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                                      |                2 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                2 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                         | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                          |                2 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                      |                3 |              9 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                               | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                       |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                        | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg[0]                                                                                                 |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_2_out                                                                                                                                                      |                3 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.write_ack_e1_i_1_n_0                                                                                                                                                                                                    |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/current_state_reg[1][0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                               | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                             |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                3 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                      |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                       | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_fwft.empty_fwft_i_reg_0[0]                                                                                               |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                             |                2 |             10 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                2 |             11 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                6 |             11 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                               | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             11 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                             | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                                          | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                               |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                             |                2 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                5 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             12 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                  | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                5 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                     |                3 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                2 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                  | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                5 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                       |                3 |             14 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                                    |                3 |             15 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                            | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             15 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                          |                5 |             15 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                       | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             15 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]          |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                   |                2 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                3 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                     | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |                8 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                     |                8 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/data_buffer_reg[15]_i_1_n_0 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                             |                3 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                         |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                   |                4 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                8 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                6 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                5 |             17 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                           | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                3 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                       |                4 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                        |                4 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                  | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                4 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                               | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SR[0]                                                                                                                                                                                                        |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                             |                4 |             18 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                9 |             19 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                     |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[0]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                   |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                                                                   |                6 |             21 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                7 |             21 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                        | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             21 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               11 |             22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               10 |             22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |               10 |             22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               10 |             22 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_11[0]                                                                                                                                                               | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_5[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_10[0]                                                                                                                                                               | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_4[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                8 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_350[0]                                                                                                                                                              | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_349[0]                                                                                                                                                              | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg_0[0]                                                                                                                                               | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.write_ack_int_reg[0]                                                                                                                                                 | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                8 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                         |                                                                                                                                                                                                                                                                                    |                3 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                8 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                7 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             24 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |                7 |             25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                7 |             25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                8 |             25 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                     | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               15 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               10 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               12 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                     |                                                                                                                                                                                                                                                                                    |               10 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               11 |             26 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |               12 |             27 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                       |                8 |             28 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                            |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                             |                7 |             31 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                               | zynq_design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                7 |             31 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                    | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                               |               15 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                9 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                           | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                     |               32 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                9 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |               10 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/snes_intf_0/U0/snes_intf_v1_0_S00_AXI_inst/counter_reg[0]_i_1_n_0                                                                                                                                                                                                  |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                                                      |               12 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                          | zynq_design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                  | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                 | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |                8 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             32 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                8 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                6 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                       | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                7 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               14 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                             | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                          |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |                9 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               13 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                9 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                              |                                                                                                                                                                                                                                                                                    |               10 |             33 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                6 |             34 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               10 |             34 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |               11 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                        |                9 |             34 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                   |                                                                                                                                                                                                                                                                                    |                5 |             38 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               14 |             38 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                   | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                   |                8 |             41 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               17 |             42 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               18 |             47 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                           | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               10 |             48 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/GEN_NORMAL_DM_COMMAND.cmnd_wr_i_reg[0]                                                                        | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_2[0]                                                                                                                                                                              |                8 |             50 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                      |                                                                                                                                                                                                                                                                                    |                7 |             51 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               18 |             52 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                  | zynq_design_1_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                  |               11 |             53 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |               29 |             63 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                      | zynq_design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               19 |             64 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                          | zynq_design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_resetn_i_reg[0]                                                                                                                                                                                                                   |               13 |             77 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               58 |            101 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    | zynq_design_1_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               25 |            103 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   | zynq_design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               30 |            145 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                 | zynq_design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               40 |            173 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK1                                    |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |              293 |           1081 |
|  zynq_design_1_i/processing_system7_0/inst/FCLK_CLK0                                    |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                    |              514 |           1797 |
+-----------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


