Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot full_adder_four_bit_testbench_behav xil_defaultlib.full_adder_four_bit_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'c' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/project_four_bit_adder/project_four_bit_adder.srcs/sim_2/new/full_adder_four_bit_testbench.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c' [C:/Users/SQREAM/Desktop/sem4/DigitalDesign/project_four_bit_adder/project_four_bit_adder.srcs/sources_1/new/four_bit_full_adder.v:27]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
