# ğŸŒUVM_UART

> SystemVerilogë¥¼ ê¸°ë°˜ìœ¼ë¡œí•œ UVMì„ í™œìš©í•´ UART IPì˜ TX ëª¨ë“ˆì„ Verificationí•˜ëŠ” í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. 


## ğŸ” Overview

## ğŸ“Œ DUT Spec Analysis
### **1. System Block Diagram :**
        -<img width="3532" height="1812" alt="1" src="https://github.com/user-attachments/assets/f35191cc-3701-4830-ada3-a31a89ce559e" />
        
### **2. Protocol :**
        -<img width="3568" height="992" alt="image" src="https://github.com/user-attachments/assets/6ad50673-b11a-4506-bd35-7de224468af6" />

### **3. Timing Diagram, FSM , ASM, :**
        - FSM
        -<img width="4048" height="920" alt="image" src="https://github.com/user-attachments/assets/b4991daa-326d-4f95-9840-c5816e181085" />

        - ASM
        -<img width="4476" height="6232" alt="image" src="https://github.com/user-attachments/assets/4bb34b18-3029-4c76-a67c-f4e1cb682ad6" />


## ğŸ” Verification Plan

## ğŸ“š TB Architecture

## ğŸ“‹ Testcase & Scenario

## âœ¨ Verification Results

## ğŸ”¥ Insights
