Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Oct  4 15:52:18 2024
| Host         : agent-4 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu19eg-ffvc1760-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 5652 |     0 |          0 |    522720 |  1.08 |
|   LUT as Logic             | 4887 |     0 |          0 |    522720 |  0.93 |
|   LUT as Memory            |  765 |     0 |          0 |    161280 |  0.47 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |  745 |     0 |            |           |       |
| CLB Registers              | 6863 |     0 |          0 |   1045440 |  0.66 |
|   Register as Flip Flop    | 6863 |     0 |          0 |   1045440 |  0.66 |
|   Register as Latch        |    0 |     0 |          0 |   1045440 |  0.00 |
| CARRY8                     |  262 |     0 |          0 |     65340 |  0.40 |
| F7 Muxes                   |   55 |     0 |          0 |    261360 |  0.02 |
| F8 Muxes                   |   18 |     0 |          0 |    130680 |  0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     65340 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 554   |          Yes |           - |          Set |
| 269   |          Yes |           - |        Reset |
| 47    |          Yes |         Set |            - |
| 5993  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1263 |     0 |          0 |     65340 |  1.93 |
|   CLBL                                     |  584 |     0 |            |           |       |
|   CLBM                                     |  679 |     0 |            |           |       |
| LUT as Logic                               | 4887 |     0 |          0 |    522720 |  0.93 |
|   using O5 output only                     |   92 |       |            |           |       |
|   using O6 output only                     | 3541 |       |            |           |       |
|   using O5 and O6                          | 1254 |       |            |           |       |
| LUT as Memory                              |  765 |     0 |          0 |    161280 |  0.47 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  745 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   49 |       |            |           |       |
|     using O5 and O6                        |  696 |       |            |           |       |
| CLB Registers                              | 6863 |     0 |          0 |   1045440 |  0.66 |
|   Register driven from within the CLB      | 3388 |       |            |           |       |
|   Register driven from outside the CLB     | 3475 |       |            |           |       |
|     LUT in front of the register is unused | 2768 |       |            |           |       |
|     LUT in front of the register is used   |  707 |       |            |           |       |
| Unique Control Sets                        |  249 |       |          0 |    130680 |  0.19 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 39.5 |     0 |          0 |       984 |  4.01 |
|   RAMB36/FIFO*    |   38 |     0 |          0 |       984 |  3.86 |
|     RAMB36E2 only |   38 |       |            |           |       |
|   RAMB18          |    3 |     0 |          0 |      1968 |  0.15 |
|     RAMB18E2 only |    3 |       |            |           |       |
| URAM              |    0 |     0 |          0 |       128 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1968 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       512 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       264 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       264 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        88 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3432 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        88 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        44 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       940 |  0.32 |
|   BUFGCE             |    2 |     0 |          0 |       280 |  0.71 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        44 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       456 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        88 |  0.00 |
| PLL                  |    0 |     0 |          0 |        22 |  0.00 |
| MMCM                 |    0 |     0 |          0 |        11 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         4 |   0.00 |
| GTHE4_CHANNEL   |    0 |     0 |          0 |        32 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |        16 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         4 |   0.00 |
| ILKNE4          |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        24 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        24 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         5 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 5993 |            Register |
| LUT6     | 2006 |                 CLB |
| LUT5     | 1314 |                 CLB |
| LUT2     | 1046 |                 CLB |
| SRL16E   | 1029 |                 CLB |
| LUT4     |  762 |                 CLB |
| FDPE     |  554 |            Register |
| LUT1     |  520 |                 CLB |
| LUT3     |  493 |                 CLB |
| SRLC32E  |  410 |                 CLB |
| FDCE     |  269 |            Register |
| CARRY8   |  262 |                 CLB |
| MUXF7    |   55 |                 CLB |
| FDSE     |   47 |            Register |
| RAMB36E2 |   38 |            BLOCKRAM |
| RAMD32   |   36 |                 CLB |
| MUXF8    |   18 |                 CLB |
| RAMS32   |    4 |                 CLB |
| RAMB18E2 |    3 |            BLOCKRAM |
| SRLC16E  |    2 |                 CLB |
| BUFGCE   |    2 |               Clock |
| PS8      |    1 |            Advanced |
| BUFG_PS  |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------------------------+------+
|              Ref Name             | Used |
+-----------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0      |    1 |
| design_1_vio_0_0                  |    1 |
| design_1_system_ila_0_0           |    1 |
| design_1_smartconnect_0_0         |    1 |
| design_1_rpn_LAN_sequence_num_0_0 |    1 |
| design_1_proc_sys_reset_0_0       |    1 |
| design_1_debug_bridge_0_0         |    1 |
| design_1_blk_mem_gen_0_0          |    1 |
| dbg_hub                           |    1 |
| bd_c443_bsip_0                    |    1 |
| bd_c443_axi_jtag_0                |    1 |
+-----------------------------------+------+


