(* ===================================================================== *)
(* UkStep.v -- THE USER-MODE-ON-KERNEL STEP ENGINE: the verified-user      *)
(* step cycle stated against the KERNEL's trap contract ([UexecRet.uvb] /   *)
(* [ukont] / [uexec_ret]) instead of the assumed capability                *)
(* ([UmodeCap.uv_cap]).                                                     *)
(*                                                                         *)
(* See claude-notes/design/uk-engine.md.  This is WpUmodeStep.v's engine    *)
(* with the trap seam re-wired, and it REUSES that file's Sail-facing       *)
(* lemmas by import -- the cycle's landing shapes ([uv_land], [uv_tail],    *)
(* [uv_psi]/[uv_arm_res]/[uv_step_post]), the pin bundle ([uv_pre]), the    *)
(* page-table opener and re-former ([uv_pt_open], [uv_res]), the fetch and  *)
(* execute bridges ([uv_swp_fetch], [uv_swp_exec]), the landing closer      *)
(* ([uv_land_close]) and the trapping payload ([uv_psi_trap]) mention no    *)
(* capability and are taken verbatim.  What is NEW is exactly the part      *)
(* that mentions the trap contract:                                         *)
(*                                                                         *)
(*   uk_step_obl π Kc sz fdv cw gn cs M m pc   the caller's fetch-onward obligation, at    *)
(*                            EVERY table realizing the key's permission   *)
(*                            map [π] AND every mapped sub-image [Mp] of   *)
(*                            the key's LAZY image [M] (the continuation   *)
(*                            re-binds the table, so the obligation must   *)
(*                            too).  It is taken PERSISTENTLY (see the     *)
(*                            note on the store's fault arm below);        *)
(*   uk_ih π Kc fdv cw gn cs M m pc         the Löb hypothesis: from the bundle [uvb]    *)
(*                            at any such table, with the obligation and   *)
(*                            a ▷-guarded continuation, the loop is safe;  *)
(*   uk_psi_active             the retiring payload rebuilds [uvb];        *)
(*   uk_arm_intr               the INTERRUPT arm hands the kernel the       *)
(*                            [trapped_machine] at the trap-out key and    *)
(*                            [uexec_ret]'s transparent arm -- the slot at  *)
(*                            the same key, built from the Löb hypothesis; *)
(*   wp_uk_ecall               the ECALL driver hands it the trapped        *)
(*                            machine and the caller's [uexec_ret] at the  *)
(*                            ecall cause.                                 *)
(*                                                                         *)
(* THE PAYLOAD.  The cycle rule's continuation is the only later-stripping *)
(* point, so what an arm needs at the tail travels in the abstract [R]:    *)
(* here [R := (Kc ∧ ukc π M sz fdv cw gn cs m pc) ∗ Rut pt ∗ Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs] -- the     *)
(* caller's continuation OR the slot at the CURRENT key, the parked        *)
(* residue and the LATER-FREE BODY of the kernel obligation ([ukont] is    *)
(* [▷ ukb]; the wrapper strips it together with everything else at the     *)
(* tail, and the retiring arm puts the later back with [later_intro]).     *)
(*                                                                         *)
(* WHY THE ADDITIVE CONJUNCTION, AND WHY THE OBLIGATION IS PERSISTENT.     *)
(* A trap that RETIRES nothing -- the interrupt arm, and now the STORE's   *)
(* page-fault arm -- must hand the kernel [uexec_ret]'s transparent arm,   *)
(* i.e. the slot at the key the machine is standing on, which is           *)
(* [ukc π M sz fdv cw gn cs m pc] and NOT the leaf's post-instruction [Kc].  Both cannot   *)
(* be owned separately (they are the same resources spent two ways), so    *)
(* the payload carries their [∧] and each arm picks its side.  Building    *)
(* the [ukc] side at the cycle's tail needs the Löb hypothesis AND the     *)
(* obligation, and the obligation has already gone into the body slot --   *)
(* so it is taken under a [□].  It is a hypothetical entailment owning     *)
(* nothing, so every leaf proves it from the empty spatial context and     *)
(* [iModIntro] is the whole cost.                                          *)
(*                                                                         *)
(* THE LAZY KEY.  [uvb]'s image is the WP key's -- the LAZY sz-region      *)
(* view -- while the hardware walker owns only the MAPPED SUB-IMAGE [Mp]   *)
(* ([uvb_elim] hands it out existentially, [uk_pt_pure pt sz M Mp] is the  *)
(* relation).  Every byte fact a leaf states at [M] transports to [Mp] on  *)
(* a page the table MAPS ([ukp_win]); [uk_instr_mapped] is that transport  *)
(* for the fetch window, and the STORE's window is the other consumer.     *)
(*                                                                         *)
(* THE INSTRUCTION FACT a leaf takes is [uk_instr π M pc is_rvc i]: the     *)
(* [UmodeMem.uinstr] fact at every table realizing [π].  A program derives *)
(* it once per instruction from its key-level layout facts through          *)
(* UserPerm.v's transfers ([sync_layout] from an X page of [π]).            *)
(* ===================================================================== *)
From Stdlib Require Import ZArith Bool Lia List FunctionalExtensionality.
From stdpp Require Import gmap bitvector.definitions.
From iris.proofmode Require Import proofmode.
From iris.base_logic.lib Require Import invariants gen_heap.
From iris.program_logic Require Import language lifting.
Require Import SailStdpp.ConcurrencyInterface SailStdpp.ConcurrencyInterfaceBuiltins SailStdpp.ConcurrencyInterfaceTypes SailStdpp.Operators_mwords.
Require Import Riscv.rv64d_types Riscv.rv64d.
Require Import SailStdpp.Base SailStdpp.TypeCasts SailStdpp.Values SailStdpp.MachineWord.
Require Import RiscvModelBytes RiscvLang RiscvPtsto RiscvExec RiscvFetchExec.
Require Import WpGpr RegFile InstrBytes.
Require Import WpIntrCore.
Require Import RiscvExtras.
Require Import WpDecodeBridge DecodeTotalU.
Require Import PtreeType PtTree.
Require Import UptTree.
Require Import UserPtTree.
Require Import HartSwp HartLift HartSpan HartGoodb HartMemRun HartMCycle
        HartStepFull HartRunFull HartRunGen.
Require Import UserFrame UserClassifyAsm.
Require Import UserExec UserStep UserTrap UserExecFacts.
Require UserTotalU.
Require Import UserActiveClass.
Require Import UmodeMem UmodeCap.
Require Import WpUmodeStep.
Require Import ProcPtOwn.    (* [proc_pt_wf] *)
Require Import UserPerm.
Require Import UsysMemOk.
Require Import UexecWp UexecSlot UexecRet.
Require Import UmodeText.
Require Import FdSlots.      (* [fdstate] -- the key's descriptor view *)
Require Import TsoCtx.   (* [CurCtx]: ambient, per the WpUmode* precedent *)
Require Import ChildTok.  (* [genF] -- the capacity the slot's fork arms name *)
Local Open Scope Z_scope.
Import Defs.

(* the trap-file peeler, verbatim from WpUmodeStep.v (a [Local] there) *)
Local Ltac uv_trap_peel :=
  unfold u_trap_rs; cbv zeta;
  repeat (rewrite irrelevant_register_set; [ | vm_compute; reflexivity ]).

(* ===================================================================== *)
(* §1 The instruction fact and the pure page-table facts the bundle       *)
(* carries.                                                               *)
(* ===================================================================== *)

(* the decode fact at every table realizing the key's permission map *)
Definition uk_instr (π : gmap (mword 27) uperm) (M : gmap Z (bv 8))
    (pc : mword 64) (is_rvc : bool) (i : instruction) : Prop :=
  forall (pt : uptd) (sz : Z),
    proc_pt_wf pt -> perm_of (ud_um pt) sz = π -> uinstr pt M pc is_rvc i.

Lemma loop_ok_wf (C : ucfg) (pt : uptd) : loop_ok C pt -> proc_pt_wf pt.
Proof. intros (_ & _ & _ & _ & _ & H). exact H. Qed.

(* the two scause values the contract's case analysis meets: an ecall from
   U-mode is cause 8, an interrupt has bit 63 set ([RiscvExtras.scause_tower]
   collapses the trap tower's two field writes into a concatenation, after
   which both are computations) *)
Lemma utrap_scause_ecall (sc0 : mword 64) :
  utrap_scause (rv64d_types.Exception (E_U_EnvCall tt)) sc0 = uecall_scause.
Proof.
  unfold utrap_scause, uecall_scause. rewrite scause_tower.
  apply bv_eq. vm_compute. reflexivity.
Qed.

(* ...and a SYNCHRONOUS store page fault is cause 15, which is not 8 --
   the inequality the STORE leaf's fault arm needs to select
   [uexec_ret]'s transparent arm *)
Lemma utrap_scause_samo_ne (sc0 : mword 64) :
  utrap_scause (rv64d_types.Exception (E_SAMO_Page_Fault tt)) sc0 <> uecall_scause.
Proof.
  unfold utrap_scause, uecall_scause. rewrite scause_tower.
  intros H. apply (f_equal bv_unsigned) in H. vm_compute in H. discriminate H.
Qed.

Lemma utrap_scause_intr_ne (i : InterruptType) (sc0 : mword 64) :
  utrap_scause (Interrupt i) sc0 <> uecall_scause.
Proof.
  unfold utrap_scause, uecall_scause. rewrite scause_tower.
  intros H. apply (f_equal bv_unsigned) in H.
  destruct i; vm_compute in H; discriminate H.
Qed.

(* THE DISPATCH CONFINEMENT AT USER (lane KILL-PAY, K3(b)), the U-tier
   twin of [WpIntrCore.s_dispatch_MIE_S]: at [mie = MIE_S] -- which
   [UexecWp.loop_ok] pins -- the only interrupt the machine can dispatch is
   the S-mode timer or the S-mode external one.  The proof is
   [s_dispatch_MIE_S]'s minus its SIE gate, over the same [PendBits]
   facts (both are about [WpIntrCore.s_pending] at [MIE_S]). *)
Lemma u_dispatch_MIE_S (mip_v mdv : mword 64) (meip seip : mword 1)
    (i : InterruptType) (pr : Privilege) :
  u_dispatch mip_v meip seip MIE_S mdv = Some (i, pr) ->
  i = I_S_Timer \/ i = I_S_External.
Proof.
  unfold u_dispatch.
  destruct (neq_vec _ _); [| discriminate].
  unfold findPendingInterrupt. cbv zeta.
  rewrite pend_MEI. rewrite pend_MSI. rewrite pend_MTI.
  destruct (eq_vec (_get_Minterrupts_SEI _) ('b"1")).
  - cbn match. intros H. right. congruence.
  - rewrite pend_SSI.
    destruct (eq_vec (_get_Minterrupts_STI _) ('b"1")).
    + cbn match. intros H. left. congruence.
    + rewrite pend_LCOFI. cbn match. discriminate.
Qed.

(* ...AND WHAT IT BUYS: a dispatched interrupt's cause is one of the two
   usertrap's devintr handles, so it is NOT a cause a kill can follow and
   the deposit's kill row is [emp] there (lane KILL-PAY, K3(b)). *)
Lemma utrap_scause_intr_not_kill (i : InterruptType) (sc0 : mword 64) :
  i = I_S_Timer \/ i = I_S_External ->
  ~ ukill_sc (utrap_scause (Interrupt i) sc0).
Proof.
  intros Hi (_ & Hext & Htim). destruct Hi as [-> | ->].
  - apply Htim. unfold utrap_scause. rewrite scause_tower.
    apply bv_eq. vm_compute. reflexivity.
  - apply Hext. unfold utrap_scause. rewrite scause_tower.
    apply bv_eq. vm_compute. reflexivity.
Qed.

(* the word round trip, at 64 bits *)
Lemma moi_uint64 (va : mword 64) : (mword_of_int (uint va) : mword 64) = va.
Proof.
  apply bv_eq. rewrite moi64_unsigned uint_unsigned.
  apply bv_wrap_small. apply bv_unsigned_in_range.
Qed.

(* THE PURE FACTS THE LAZY BUNDLE CARRIES.  [uvb]'s image [M] is the WP
   key's -- the LAZY sz-region view, which the process cannot distinguish
   from a fully faulted-in one -- while the hardware walker owns only the
   MAPPED SUB-IMAGE [Mp].  [uk_pt_pure pt sz M Mp] is exactly
   [UserPtTree.umem_lazy]'s three pure clauses plus [user_pt_inv]'s own
   three, and the size bound the fill needs ([UserPerm.usz_ok]).  [Mp] is
   a FUNCTION of [M] and the table (a submap is pinned by its domain,
   ProcPtOwn SS5c'), which is why it is existential in the bundle and a
   parameter here. *)
Definition uk_pt_pure (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) : Prop :=
  Mp ⊆ M
  /\ (forall va : Z, is_Some (M !! va) <-> (uva_mapped pt va \/ uva_live sz va))
  /\ (forall va : Z, ~ uva_mapped pt va -> uva_live sz va ->
                     M !! va = Some (bv_0 8))
  /\ dom Mp = uva_dom pt
  /\ uva_pa_inj pt
  /\ upt_acc_wf (ud_um pt)
  /\ usz_ok sz.

Lemma ukp_sub (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) :
  uk_pt_pure pt sz M Mp -> Mp ⊆ M.
Proof. intros H. exact (proj1 H). Qed.

Lemma ukp_img (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) (va : Z) :
  uk_pt_pure pt sz M Mp ->
  is_Some (M !! va) <-> (uva_mapped pt va \/ uva_live sz va).
Proof. intros H. exact (proj1 (proj2 H) va). Qed.

Lemma ukp_zero (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) (va : Z) :
  uk_pt_pure pt sz M Mp -> ~ uva_mapped pt va -> uva_live sz va ->
  M !! va = Some (bv_0 8).
Proof. intros H. exact (proj1 (proj2 (proj2 H)) va). Qed.

Lemma ukp_dom (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) :
  uk_pt_pure pt sz M Mp -> dom Mp = uva_dom pt.
Proof. intros H. exact (proj1 (proj2 (proj2 (proj2 H)))). Qed.

Lemma ukp_inj (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) :
  uk_pt_pure pt sz M Mp -> uva_pa_inj pt.
Proof. intros H. exact (proj1 (proj2 (proj2 (proj2 (proj2 H))))). Qed.

Lemma ukp_acc (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) :
  uk_pt_pure pt sz M Mp -> upt_acc_wf (ud_um pt).
Proof. intros H. exact (proj1 (proj2 (proj2 (proj2 (proj2 (proj2 H)))))). Qed.

Lemma ukp_sz (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) :
  uk_pt_pure pt sz M Mp -> usz_ok sz.
Proof. intros H. exact (proj2 (proj2 (proj2 (proj2 (proj2 (proj2 H)))))). Qed.

Lemma ukp_intro (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) :
  Mp ⊆ M ->
  (forall va : Z, is_Some (M !! va) <-> (uva_mapped pt va \/ uva_live sz va)) ->
  (forall va : Z, ~ uva_mapped pt va -> uva_live sz va ->
                  M !! va = Some (bv_0 8)) ->
  dom Mp = uva_dom pt -> uva_pa_inj pt -> upt_acc_wf (ud_um pt) -> usz_ok sz ->
  uk_pt_pure pt sz M Mp.
Proof.
  intros Hsub Himg Hz Hdom Hinj Hacc Hsz.
  split_and!; [ exact Hsub | exact Himg | exact Hz | exact Hdom | exact Hinj
              | exact Hacc | exact Hsz ].
Qed.

(* THE TRANSPORT.  A byte the KEY's image records at a va on a page the
   TABLE maps is a byte of the mapped sub-image.  The bound that makes
   [svpn_of] read the page number back comes from the image itself: a va
   the image records is either mapped (so below 2^39, a vpn being 27 bits)
   or live (so below MAXVA, by [usz_ok]). *)
Lemma ukp_byte (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8)) (va : Z) (b : bv 8) :
  uk_pt_pure pt sz M Mp -> uva_mapped pt va ->
  M !! va = Some b -> Mp !! va = Some b.
Proof.
  intros Hp Hm Hb.
  exact (mapped_lookup_sub pt M Mp va b (ukp_sub _ _ _ _ Hp)
           (ukp_dom _ _ _ _ Hp) Hm Hb).
Qed.

Lemma ukp_win (pt : uptd) (sz : Z) (M Mp : gmap Z (bv 8))
    (a w : mword 64) (j : nat) (b : bv 8) :
  upt_map_wf (ud_um pt) ->
  uk_pt_pure pt sz M Mp ->
  ud_um pt !! svpn_of a = Some w ->
  (bv_unsigned a mod 4096 + Z.of_nat j < 4096)%Z ->
  M !! (uint a + Z.of_nat j)%Z = Some b ->
  Mp !! (uint a + Z.of_nat j)%Z = Some b.
Proof.
  intros Hwf Hp Hl Hoff Hb.
  assert (Hlt : (0 <= uint a + Z.of_nat j < 549755813888)%Z).
  { apply (uva_of_image_lt pt sz _ Hwf (ukp_sz _ _ _ _ Hp)).
    apply (ukp_img pt sz M Mp _ Hp). exists b. exact Hb. }
  apply (ukp_byte pt sz M Mp _ b Hp); [ | exact Hb ].
  apply (uva_mapped_window pt a j w Hl); [ | exact Hoff ].
  rewrite uint_unsigned in Hlt.
  pose proof (Nat2Z.is_nonneg j). lia.
Qed.

(* the in-page offset condition, off [uinstr]'s / a store's [Z.rem] form *)
Lemma ukp_off (a : mword 64) (k d : Z) :
  (Z.rem (uint a) 4096 <= 4096 - k)%Z -> (0 <= d < k)%Z ->
  (bv_unsigned a mod 4096 + d < 4096)%Z.
Proof.
  intros Hpg Hd.
  rewrite uint_unsigned in Hpg.
  rewrite Z.rem_mod_nonneg in Hpg;
    [ | exact (proj1 (bv_unsigned_in_range _ a)) | lia ].
  lia.
Qed.

(* THE INSTRUCTION FACT, TRANSPORTED.  A program states its decode fact at
   the KEY's image; the machine fetches out of the MAPPED sub-image.  Every
   READ of the fetch is on a mapped page -- the pc's ([ui_leaf]) and, for
   the split fetch, pc+2's ([ui_hi]) -- and stays on it because it is
   naturally aligned, so every byte of the window transports through the
   leaf of the read that fetches it.  The translation facts themselves do
   not mention the image and pass through unchanged. *)
Lemma uk_instr_mapped (π : gmap (mword 27) uperm) (M Mp : gmap Z (bv 8))
    (pc : mword 64) (is_rvc : bool) (i : instruction) (pt : uptd) (sz : Z) :
  proc_pt_wf pt -> perm_of (ud_um pt) sz = π -> uk_pt_pure pt sz M Mp ->
  uk_instr π M pc is_rvc i -> uinstr pt Mp pc is_rvc i.
Proof.
  intros Hwf Hpm Hp Hui.
  pose proof (Hui pt sz Hwf Hpm) as Hu.
  pose proof (ui_al2 _ _ _ _ _ Hu) as Hal2.
  pose proof (ui_canon _ _ _ _ _ Hu) as Hcanon.
  pose proof (ui_leaf _ _ _ _ _ Hu) as Hleaf.
  pose proof (ui_hi _ _ _ _ _ Hu) as Hhi.
  pose proof (ui_code _ _ _ _ _ Hu) as Hcode.
  destruct Hleaf as (w_leaf & Hl & Hlok).
  refine (UInstr pt Mp pc is_rvc i Hal2 Hcanon
            (ex_intro _ w_leaf (conj Hl Hlok)) Hhi _
            (ui_text _ _ _ _ _ Hu)).
  (* the pc's read: 2-aligned, so its first two bytes are on its page *)
  assert (Hoff2 : forall j : nat, (j < 2)%nat ->
            (bv_unsigned pc mod 4096 + Z.of_nat j < 4096)%Z)
    by (intros j Hj; exact (UmodeFetch.ualign2_nc pc (Z.of_nat j) Hal2 ltac:(lia))).
  destruct is_rvc.
  - destruct Hcode as (h & HisRVC & Hbytes & Hdec & Hnext2).
    exists h. split_and!; [ exact HisRVC | | exact Hdec | ].
    + intros j Hj.
      exact (ukp_win pt sz M Mp pc w_leaf j _ (proj1 Hwf) Hp Hl
               (Hoff2 j Hj) (Hbytes j Hj)).
    + (* a 4-aligned pc: one 4-byte read, on the pc's page *)
      intros Hal4. destruct (Hnext2 Hal4) as (b2 & b3 & Hb2 & Hb3).
      exists b2, b3. split.
      * exact (ukp_win pt sz M Mp pc w_leaf 2%nat b2 (proj1 Hwf) Hp Hl
                 (UmodeFetch.ualign4_nc pc 2 Hal4 ltac:(lia)) Hb2).
      * exact (ukp_win pt sz M Mp pc w_leaf 3%nat b3 (proj1 Hwf) Hp Hl
                 (UmodeFetch.ualign4_nc pc 3 Hal4 ltac:(lia)) Hb3).
  - destruct Hcode as (w & HnRVC & Hbytes & Hdec).
    exists w. split_and!; [ exact HnRVC | | exact Hdec ].
    intros j Hj.
    destruct (is_aligned_vaddr (Virtaddr pc) 4) eqn:Hal4.
    + (* one 4-byte read at a 4-aligned pc *)
      exact (ukp_win pt sz M Mp pc w_leaf j _ (proj1 Hwf) Hp Hl
               (UmodeFetch.ualign4_nc pc (Z.of_nat j) Hal4 ltac:(lia)) (Hbytes j Hj)).
    + (* the split fetch: bytes 0,1 through the pc's leaf, 2,3 through pc+2's *)
      destruct (decide (j < 2)%nat) as [Hlo | Hhi2].
      * exact (ukp_win pt sz M Mp pc w_leaf j _ (proj1 Hwf) Hp Hl
                 (Hoff2 j Hlo) (Hbytes j Hj)).
      * destruct (Hhi eq_refl eq_refl) as (Hu2 & _ & (w2 & Hl2 & _) & _).
        pose proof (UmodeFetch.ualign2_plus2 pc Hal2) as Hal2h.
        assert (Ej : (uint pc + Z.of_nat j = uint (add_vec_int pc 2) + Z.of_nat (j - 2))%Z)
          by (rewrite Hu2; lia).
        rewrite Ej.
        pose proof (Hbytes j Hj) as Hbj. rewrite Ej in Hbj.
        exact (ukp_win pt sz M Mp (add_vec_int pc 2) w2 (j - 2) _ (proj1 Hwf) Hp Hl2
                 (UmodeFetch.ualign2_nc (add_vec_int pc 2) (Z.of_nat (j - 2)) Hal2h
                    ltac:(lia)) Hbj).
Qed.

(* ===================================================================== *)
(* §2 The bundle, opened and closed.                                      *)
(* ===================================================================== *)
Require Import UserFd.   (* [ufdG] -- the class a minted user slot needs *)
Require Import UexecSG.   (* [uexecSG] / [uprogSG]: the ARM deposit class *)

Section UkBundle.
  Context `{!riscvGS Σ}.
  Context `{!ufdG Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  Lemma uvb_elim (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
      (sz : Z)
      (π : gmap (mword 27) uperm) (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
    ∃ Mp : gmap Z (bv 8),
    ⌜uk_pt_pure pt sz M Mp⌝ ∗
    uv_amb ∗ uv_regs ∗
    utlb_inv_pt (ud_root pt) (ud_tfp pt) (ud_um pt) ∗ umem_x pt Mp ∗
    (* the descriptor fragments come out beside the image, and go back in
       beside it ([uvb_intro]): the engine threads them unchanged, exactly
       as it threads [umem] *)
    Rfd fdv ∗
    user_cfg C ∗ gpr_file m ∗ pc_is pc ∗ Rut pt ∗ ▷ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all.
  Proof using .
    rewrite /uvb /uvb_F /user_ptm_inv_x /umem_lazy_x /umem_own_x.
    iIntros "(Hamb & Hur & %Hsz & Hpt & Hfrag & Hcfg & Hg & Hpc & Hrut & Hk)".
    iDestruct "Hpt" as "(Htlb & Hlz & %Hinj & %Hacc)".
    iDestruct "Hlz" as (Mp) "(%Hsub & %Himg & %Hz & [%Hdom Hmem])".
    iExists Mp.
    iSplitR; [ iPureIntro; exact (ukp_intro pt sz M Mp Hsub Himg Hz Hdom Hinj Hacc Hsz) | ].
    iFrame "Hamb Hur Htlb Hmem Hfrag Hcfg Hg Hpc Hrut". iExact "Hk".
  Qed.

  Lemma uvb_intro (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
      (sz : Z)
      (π : gmap (mword 27) uperm) (M Mp : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uk_pt_pure pt sz M Mp ->
    uv_amb -∗ uv_regs -∗
    utlb_inv_pt (ud_root pt) (ud_tfp pt) (ud_um pt) -∗ umem_x pt Mp -∗
    Rfd fdv -∗
    user_cfg C -∗ gpr_file m -∗ pc_is pc -∗ Rut pt -∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all -∗
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc.
  Proof using .
    intros (Hsub & Himg & Hz & Hdom & Hinj & Hacc & Hsz).
    iIntros "Hamb Hur Htlb Hmem Hfrag Hcfg Hg Hpc Hrut Hk".
    rewrite /uvb /uvb_F /user_ptm_inv_x.
    iFrame "Hamb Hur Hfrag Hcfg Hg Hpc Hrut".
    iSplitR; [ iPureIntro; exact Hsz | ].
    iSplitL "Htlb Hmem".
    { iFrame "Htlb".
      iSplitL; [ | iPureIntro; exact (conj Hinj Hacc) ].
      rewrite /umem_lazy_x /umem_own_x. iExists Mp.
      iSplitR; [ iPureIntro; exact Hsub | ].
      iSplitR; [ iPureIntro; exact Himg | ].
      iSplitR; [ iPureIntro; exact Hz | ].
      iSplitR; [ iPureIntro; exact Hdom | ].
      iExact "Hmem". }
    rewrite /ukont_F. iNext. iExact "Hk".
  Qed.

  (* the pure half, for program proofs that need the key's image law *)
  Lemma uvb_pure (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm) (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
    ⌜exists Mp : gmap Z (bv 8), uk_pt_pure pt sz M Mp⌝ ∗ uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc.
  Proof using .
    rewrite /uvb /uvb_F.
    iIntros "(Hamb & Hur & %Hsz & Hpt & Hfrag & Hcfg & Hg & Hpc & Hrut & Hk)".
    iAssert (⌜exists Mp : gmap Z (bv 8), uk_pt_pure pt sz M Mp⌝ ∗
             user_ptm_inv_x pt sz M)%I with "[Hpt]" as "[%Hp Hpt]".
    { rewrite /user_ptm_inv_x /umem_lazy_x.
      iDestruct "Hpt" as "(Htlb & Hlz & %Hinj & %Hacc)".
      iDestruct "Hlz" as (Mp) "(%Hsub & %Himg & %Hz & [%Hdom Hmem])".
      iSplitR.
      { iPureIntro. exists Mp.
        exact (ukp_intro pt sz M Mp Hsub Himg Hz Hdom Hinj Hacc Hsz). }
      rewrite /user_ptm_inv_x /umem_lazy_x /umem_own_x. iFrame "Htlb".
      iSplitL "Hmem"; [ | iPureIntro; exact (conj Hinj Hacc) ].
      iExists Mp.
      iSplitR; [ iPureIntro; exact Hsub | ].
      iSplitR; [ iPureIntro; exact Himg | ].
      iSplitR; [ iPureIntro; exact Hz | ].
      iSplitR; [ iPureIntro; exact Hdom | ].
      iExact "Hmem". }
    iSplitR; [ iPureIntro; exact Hp | ].
    iFrame "Hamb Hur Hpt Hfrag Hcfg Hg Hpc Hrut Hk";
      try (iPureIntro; exact Hsz).
  Qed.

  (* x0 is pinned inside the bundle *)
  Lemma uvb_x0 (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm) (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
    ⌜m !!! Regidx (mword_of_int 0) = zero_reg⌝ ∗ uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc.
  Proof using .
    rewrite /uvb /uvb_F.
    iIntros "(Hamb & Hur & %Hsz & Hpt & Hfrag & Hcfg & Hg & Hpc & Hrut & Hk)".
    iDestruct (gpr_file_x0 m (mword_of_int 0) ltac:(vm_compute; reflexivity) with "Hg")
      as "[%Hx0 Hg]".
    iSplitR; [ iPureIntro; exact Hx0 | ].
    iFrame "Hamb Hur Hpt Hfrag Hcfg Hg Hpc Hrut Hk";
      try (iPureIntro; exact Hsz).
  Qed.

  (* the trapped frame of the Umode tier IS the kernel's trapped machine at
     the trap-out key, once the residue and the pure facts are beside it *)
  Lemma trapped_of_uv_trap_frame (C : ucfg) (pt : uptd) (Rut : uptd -> iProp Σ)
      (sc stv : mword 64) (m : regfile) (pc : mword 64) (M Mp : gmap Z (bv 8))
      (sz : Z) (π : gmap (mword 27) uperm) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uk_pt_pure pt sz M Mp ->
    m !!! Regidx (mword_of_int 0) = zero_reg ->
    uv_trap_frame C pt sc stv pc m Mp -∗ Rut pt -∗
    trapped_machine C pt Rut sz sc stv (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all).
  Proof using .
    intros (Hsub & Himg & Hz & Hdom & Hinj & Hacc & Hsz) Hx0.
    iIntros "Hf Hrut".
    rewrite /uv_trap_frame /trapped_machine /user_trap_frame_atm.
    iDestruct "Hf" as (ms_v) "(%Hms & Hhs & Hpriv & Hmst & Hsc & Hstv & Hsep & Hpc & Hg & Htlb & Hmem & Hcfg)".
    cbn [uvis_tf uvis_M uvis_of_run].
    rewrite tf_of_epc (tf_of_resume_gpr m pc Hx0).
    iExists ms_v.
    iFrame "Hhs Hpriv Hmst Hsc Hstv Hsep Hpc Hg Hcfg Hrut".
    (* the key's length (milestone J, K3): the list IS [tf_of] *)
    iSplitR; [ iPureIntro; exact (tf_of_length m pc) | ].
    iSplitR; [ iPureIntro; exact Hms | ].
    rewrite /user_ptm_inv /umem_lazy /umem_own. iFrame "Htlb".
    iSplitL; [ | iPureIntro; exact (conj Hinj Hacc) ].
    iExists Mp.
    iSplitR; [ iPureIntro; exact Hsub | ].
    iSplitR; [ iPureIntro; exact Himg | ].
    iSplitR; [ iPureIntro; exact Hz | ].
    iSplitR; [ iPureIntro; exact Hdom | ].
    iExact "Hmem".
  Qed.

End UkBundle.

(* ===================================================================== *)
(* §3 THE OBLIGATION AND THE LÖB HYPOTHESIS (CpuId-free: the hart is a    *)
(* leading binder, so the induction hypothesis can be re-applied at the   *)
(* RESUMING hart after a migration).                                       *)
(* ===================================================================== *)
Section UkObl.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{XI : CurCtx}.
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  (* [sz] is a PARAMETER, not quantified: an instruction step does not call
     sbrk, so the process's break is the same on re-entry.  It used to be
     ∀-bound along with the rest of the ambient, which was harmless while
     [ukc] quantified [sz] too -- now that the key carries the break, the
     obligation has to be at THE size, and saying so is what makes the
     caller's continuation usable here. *)
  (* THE PAY FACT, PACKAGED WITH WHATEVER THE STEP CONTINUES INTO.  It used
     to be a triple -- the fact, the payload at the kill status, and the
     continuation the payload was handed back into -- because a trap could
     take the payload at any instruction boundary.  Nothing is deposited at
     such a trap any more (lane SELF-KILL, P6: a KILL is paid for by the
     killer, into <p->lock>'s own killed row), so what the engine has to
     carry is the persistent fact alone. *)
  Definition uk_paycont (Q : Z -> iProp Σ) (gn : gname) (K : iProp Σ) : iProp Σ :=
    (my_pay gn Q ∗ K)%I.

  Definition uk_step_obl (π : gmap (mword 27) uperm) (Kc : iProp Σ)
      (Q : Z -> iProp Σ) (sz : Z)
      (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32)
      (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) : iProp Σ :=
    (∀ (R : iProp Σ) (CIDo : CpuId) (XIo : CtxIdDefs.CurCtx)
       (C : ucfg) (pt : uptd)
       (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
       (* the accessor rides along so the obligation can re-enter [ukc] --
          the next round's loop needs it (A6.140) *)
       (HRut : forall pt' : uptd,
                 ⊢ Rut pt' -∗ TsoCtx.own_context (CID := CIDo) (cur_ctx (CurCtx := XIo)) ∗
                              (TsoCtx.own_context (CID := CIDo) (cur_ctx (CurCtx := XIo)) -∗ Rut pt'))
       (Mp : gmap Z (bv 8)) (t : ptree) (rs1 rsA : regstate)
       (usatp : mword 64) (pcfg : type_of_register pmpcfg_n)
       (paddr : type_of_register pmpaddr_n),
       ⌜loop_ok C pt⌝ -∗
       ⌜perm_of (ud_um pt) sz = π⌝ -∗
       (* the fill row (lane KILL-PAY, milestone LAZY-ROW): the obligation
          has to REBUILD the continuation at this very table, and the
          continuation's guard now carries it -- see [uk_ih]. *)
       ⌜lazy_free (ud_um pt) sz⌝ -∗
       ⌜uk_pt_pure pt sz M Mp⌝ -∗
       ⌜uv_pre C pt Mp m pc t rs1 rsA usatp pcfg paddr⌝ -∗
       uv_amb (CID := CIDo) -∗
       (* the residue slot carries the BORROW WAND, not [Rut pt]: the loop
          body took the running token out of the residue at the cycle's
          head (A6.140), and whichever arm ends the step restores it *)
       (R -∗ (TsoCtx.own_context (CID := CIDo) XIo -∗ Rut pt) ∗ Rfd fdv ∗ ukb (CID := CIDo) C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all ∗ uk_paycont Q gn (Kc ∧ ukc π M sz fdv cw gn cs pidv false secc_all m pc)) -∗
       resv_any cpu_id -∗
       hreg_frame rsA u_Drw -∗
       hreg_frame_ro (u_Df (uc_dqc C)) rsA u_Dro -∗
       TsoCtx.own_context (CID := CIDo) XIo -∗
       uv_bytes (XI := XIo) pt Mp t -∗
       uv_res (CID := CIDo) (XI := XIo) pt Mp t usatp pcfg paddr -∗
       swp (fetch tt)
         (run_fetch_post u_Drw u_Dro (u_Df (uc_dqc C))
            (fun (r : ExecutionResult) (ib : mword 32) =>
               uv_step_post (CID := CIDo) C R rs1 (Step_Execute (r, ib)))
            (fun (xv : mword 64) (e : ExceptionType) =>
               uv_step_post (CID := CIDo) C R rs1
                 (Step_Fetch_Failure (Virtaddr xv, e)))
            (fun _ : ext_fetch_addr_error => False)))%I.

  Definition uk_ih (π : gmap (mword 27) uperm) (Kc : iProp Σ)
      (Q : Z -> iProp Σ)
      (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32)
      (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) : iProp Σ :=
    (∀ (h : CpuId) (xi : CtxIdDefs.CurCtx) (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ)
       (Rut : uptd -> iProp Σ)
       (* A6.140: the accessor the loop borrows the running token with *)
       (HRut : forall pt' : uptd,
                 ⊢ Rut pt' -∗ TsoCtx.own_context (CID := h) (cur_ctx (CurCtx := xi)) ∗
                              (TsoCtx.own_context (CID := h) (cur_ctx (CurCtx := xi)) -∗ Rut pt'))
       (sz : Z),
       ⌜loop_ok C pt⌝ -∗ ⌜perm_of (ud_um pt) sz = π⌝ -∗
       (* ...AND THE FILL IS EMPTY (lane KILL-PAY, milestone LAZY-ROW).
          The engine's keys are all at [uvis_lazy = false], so the slot
          guard's row ([UexecRet.uslot_F]) arrives here without its
          antecedent: no page of this process is live-but-unmapped, which
          is what lets the store and load leaves REFUTE their page-fault
          arms. *)
       ⌜lazy_free (ud_um pt) sz⌝ -∗
       uvb (CID := h) (XI := xi) C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
       □ uk_step_obl π Kc Q sz fdv cw gn cs pidv M m pc -∗
       (* THE PAYMENT RIDES THE STEP'S OWN LATER, with the continuation it
          is handed back into: the payload this builds is proved under the
          cycle's [▷], so nothing here needs the resource before the machine
          has stepped -- and a caller holding [UexecRet.ukcq] under a later
          hands it over verbatim. *)
       ▷ (my_pay gn Q ∗ Kc) -∗
       mWP (Loop : expr riscv_lang))%I.

  (* the payload the wrapper hands the closer at the cycle's tail *)
  Definition uk_payload `{CID : CpuId} (sz : Z) (π : gmap (mword 27) uperm)
      (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (Kc : iProp Σ)
      (Q : Z -> iProp Σ)
      (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64)
      (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ)
      (Rut : uptd -> iProp Σ) : iProp Σ :=
    (uk_paycont Q gn (Kc ∧ ukc π M sz fdv cw gn cs pidv false secc_all m pc) ∗
     (TsoCtx.own_context CtxIdDefs.cur_ctx -∗ Rut pt) ∗
     Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all)%I.

End UkObl.

(* ===================================================================== *)
(* §4 THE TWO ARMS.                                                       *)
(* ===================================================================== *)
Section UkArms.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  (* the RETIRING payload: the process runs on, at the new file and pc,
     under the bundle rebuilt from the landing *)
  Lemma uk_psi_active (R : iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm) (M Mp : gmap Z (bv 8))
      (m' : regfile) (npc : mword 64) (t : ptree) (usatp : mword 64)
      (pcfg : type_of_register pmpcfg_n) (paddr : type_of_register pmpaddr_n)
      (rs2 : regstate) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    register_lookup hart_state rs2 = HART_ACTIVE tt ->
    register_lookup cur_privilege rs2 = User ->
    user_mstatus_ok (register_lookup (R_bitvector_64 mstatus) rs2) ->
    register_lookup (R_bitvector_64 nextPC) rs2 = npc ->
    u_gpr_agree m' rs2 ->
    m' (Regidx (mword_of_int 0)) = zero_reg ->
    register_lookup (R_bitvector_64 stvec) rs2 = uc_stvec C ->
    register_lookup (R_bitvector_64 mie) rs2 = uc_mie C ->
    register_lookup (R_bitvector_64 mideleg) rs2 = uc_mideleg C ->
    register_lookup (R_bitvector_64 medeleg) rs2 = uc_medeleg C ->
    register_lookup (R_bitvector_64 menvcfg) rs2 = MENVCFG_S ->
    register_lookup (R_bitvector_64 mstateen0) rs2 = (mword_of_int 0 : mword 64) ->
    register_lookup (R_bitvector_32 sstateen0) rs2 = (mword_of_int 0 : mword 32) ->
    register_lookup (R_bitvector_64 senvcfg) rs2 = (mword_of_int 0 : mword 64) ->
    register_lookup (R_bitvector_64 satp) rs2 = usatp ->
    register_lookup pmpcfg_n rs2 = pcfg ->
    register_lookup pmpaddr_n rs2 = paddr ->
    uv_tree_ok pt (upa_map pt Mp) t ->
    tlb_ok_pt (mword_of_int 0) t (register_lookup tlb rs2) ->
    uk_pt_pure pt sz M Mp ->
    uv_amb -∗
    resv_any cpu_id -∗
    uv_bytes pt Mp t -∗
    uv_res pt Mp t usatp pcfg paddr -∗
    TsoCtx.own_context XI -∗
    (R -∗ (TsoCtx.own_context XI -∗ Rut pt) ∗ Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all ∗
          (uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m' npc -∗ mWP (Loop : expr riscv_lang))) -∗
    uv_psi C R rs2.
  Proof using .
    intros Lhs Lpriv Hmsok Lnpc Hgag Hx0 Lstvec Lmie Lmdl Lmedl Lmenv Lmste
      Lsste Lsenv Lsatp Lpcfg Lpaddr Htok Htlbok Hpure.
    iIntros "#Hamb Hresv Hmm Hres Hctx Hk".
    rewrite /uv_psi. iFrame "Hctx Hresv".
    iIntros (rs3) "%Htail Hrw Hro Hctx Hresv HR".
    iDestruct ("Hk" with "HR") as "(Hbak & Hfdr & Hkb & Hcont)".
    (* the step is over: the token goes back into the residue (A6.140) *)
    iDestruct ("Hbak" with "Hctx") as "Hrut".
    iDestruct (uv_land_close C pt Mp m' npc t usatp pcfg paddr User rs2 rs3
                 Htail Lhs Lpriv Lnpc Hgag Hx0 Lstvec Lmie Lmdl Lmedl Lmenv
                 Lmste Lsste Lsenv Lsatp Lpcfg Lpaddr Htok Htlbok
                 with "Hrw Hro Hresv Hmm Hres")
      as "(Hhs & Hpriv & Hms & Hsc & Hstval & Hsepc & Hpc & Hgpr & Hcfg &
           Hutlb & Humem)".
    iApply "Hcont".
    iApply (uvb_intro C pt Rfd Rut sz π M Mp m' npc fdv cw gn cs pidv Hpure
              with "Hamb [Hhs Hpriv Hms Hsc Hstval Hsepc] Hutlb Humem Hfdr
                    Hcfg Hgpr Hpc Hrut Hkb").
    rewrite /uv_regs.
    iExists _, _, _, _. iSplitR; [ iPureIntro; exact Hmsok |].
    iFrame "Hhs Hpriv Hms Hsc Hstval Hsepc".
  Qed.

  (* ---- ARM 1: a pending delegated interrupt.  The frame goes to the
     kernel's obligation as a trapped machine at the trap-out key, with the
     TRANSPARENT arm of the return -- the slot at that same key, which is
     the Löb hypothesis re-packed. *)
  Lemma uk_arm_intr (Rut : uptd -> iProp Σ) (sz : Z) (π : gmap (mword 27) uperm)
      (Kc : iProp Σ) (Q : Z -> iProp Σ) (M Mp : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (t : ptree) (usatp : mword 64)
      (pcfg : type_of_register pmpcfg_n) (paddr : type_of_register pmpaddr_n)
      (rs1 rsA : regstate) (i : InterruptType) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uv_pre C pt Mp m pc t rs1 rsA usatp pcfg paddr ->
    uk_pt_pure pt sz M Mp ->
    is_aligned_vaddr (Virtaddr pc) 2 = true ->
    (* WHICH interrupt (lane KILL-PAY, K3(b)): at [mie = MIE_S] the machine
       dispatches only the S-mode timer or the S-mode external interrupt
       ([u_dispatch_MIE_S], applied at this arm's one call site), and that
       is what makes the trap deposit's kill row [emp] here -- devintr
       handles both and the process runs on. *)
    i = I_S_Timer \/ i = I_S_External ->
    gen_cert -∗
    resv_any cpu_id -∗
    hreg_frame rsA u_Drw -∗ hreg_frame_ro (u_Df (uc_dqc C)) rsA u_Dro -∗
    TsoCtx.own_context XI -∗
    uv_bytes pt Mp t -∗
    uv_res pt Mp t usatp pcfg paddr -∗
    uv_step_post C (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut) rs1
      (Step_Pending_Interrupt (i, Supervisor)).
  Proof using .
    intros Hpre Hpure Hal2 Hi.
    pose proof Hpre as (Hinj & Htok & Hpins & Lhs & Lpriv & Hmsok & Lpc & Hgag & Lstvec &
            Lmie & Lmdl & Lmedl & Lmenv & Lsatp & Lpcfg & Lpaddr & Lmi & Hx0).
    pose proof Hpins as ((Hmisa & Hsec & Hsenv & Hhtif & Hall & Helpne) &
                         (Hmste & Hsste) & _ & Htlbok).
    pose proof (elp_no_lp _ Helpne) as Lelp.
    assert (HmisaS : eq_vec (_get_Misa_S (register_lookup (R_bitvector_64 misa) rsA))
                       ('b"1") = true)
      by (rewrite Hmisa; vm_compute; reflexivity).
    iIntros "#Hcert Hany Hrw Hro Hctx Hmm Hres".
    iDestruct (u_ro_elp_acc with "Hro") as "[#Help Hro]".
    rewrite Lelp.
    rewrite /uv_step_post.
    iExists (u_trap_rs rsA (Interrupt i) None pc (uc_stvec C)).
    iSplitR "Hany Hrw Hro Hctx Hmm Hres".
    { iPureIntro. rewrite /uv_land. split_and!;
        [ uv_trap_peel; exact Lhs | uv_trap_peel; exact Lmi | exact I ]. }
    iApply (swp_mono with "[Hmm Hres Hctx] [Hany Hrw Hro]").
    2:{ iApply (swp_handle_interrupt_u
                  (u_state rsA (uv_mm t (upa_map pt Mp)))
                  (Interrupt i) None pc
                  (register_lookup (R_bitvector_64 mstatus) rsA)
                  (register_lookup (R_bitvector_64 scause) rsA)
                  (uc_stvec C) (landing_pad_bits_backwards NO_LP_EXPECTED)
                  Lpriv eq_refl eq_refl Lstvec Lelp HmisaS (uc_tvd C) Lpc
                  Du_r Du_w u_Drw u_Dro (u_Df (uc_dqc C)) rsA i eq_refl eq_refl
                  u_disj Du_r_sub Du_w_sub
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(intros r _; reflexivity) eq_refl
                  with "Hcert Hany Help Hrw Hro"). }
    iIntros (v) "Hpost".
    iDestruct "Hpost" as (rs') "(%Hag & Hrw & Hro & Hany)".
    rewrite /uv_arm_res.
    rewrite <- (hreg_frame_ext rs'
                 (u_trap_rs rsA (Interrupt i) None pc (uc_stvec C)) u_Drw
                 ltac:(intros r Hr; apply Hag, elem_of_union_l, Hr)).
    rewrite <- (hreg_frame_ro_ext (u_Df (uc_dqc C)) rs'
                 (u_trap_rs rsA (Interrupt i) None pc (uc_stvec C)) u_Dro
                 ltac:(intros r Hr; apply Hag, elem_of_union_r, Hr)).
    iFrame "Hrw Hro".
    iApply (uv_psi_trap C pt (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut) Mp m t usatp pcfg paddr
              (u_trap_rs rsA (Interrupt i) None pc (uc_stvec C))
              (utrap_scause (Interrupt i) (register_lookup (R_bitvector_64 scause) rsA))
              (tval None) pc
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; exact Lhs)
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; rewrite register_lookup_set;
                    exact (utrap_ms_ok _ _ Hmsok))
              ltac:(uv_trap_peel; apply register_lookup_set)
              (uv_gpr_agree_trap m rsA _ _ _ _ Hgag) Hx0
              ltac:(uv_trap_peel; exact Lstvec)
              ltac:(uv_trap_peel; exact Lmie)
              ltac:(uv_trap_peel; exact Lmdl)
              ltac:(uv_trap_peel; exact Lmedl)
              ltac:(uv_trap_peel; exact Lmenv)
              ltac:(uv_trap_peel; exact Hmste)
              ltac:(uv_trap_peel; exact Hsste)
              ltac:(uv_trap_peel; exact Hsenv)
              ltac:(uv_trap_peel; exact Lsatp)
              ltac:(uv_trap_peel; exact Lpcfg)
              ltac:(uv_trap_peel; exact Lpaddr)
              Htok ltac:(uv_trap_peel; exact Htlbok)
              with "Hany Hmm Hres Hctx []").
    iIntros "Hframe Hctx ((#Hmyp & Hkc) & Hbak & Hfdr & Hkb)".
    iDestruct ("Hbak" with "Hctx") as "Hrut".
    iApply ("Hkb" $! (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all)
              (utrap_scause (Interrupt i) (register_lookup (R_bitvector_64 scause) rsA))
              (tval None) with "[%] [%] [%] [%] [%] [%] [%] [%] [%] [Hframe Hrut Hfdr Hkc]");
      [ reflexivity | reflexivity | reflexivity | reflexivity
      | reflexivity | reflexivity | reflexivity | reflexivity | reflexivity | ].
    iSplitL "Hframe Hrut".
    { iApply (trapped_of_uv_trap_frame C pt Rut _ _ m pc M Mp sz π fdv cw gn cs pidv Hpure Hx0
                with "Hframe Hrut"). }
    (* the bundle takes the descriptor view back at the trap ([ukb_F]'s
       second conjunct); the key is built AT [fdv], so this is [Rfd fdv] *)
    iSplitL "Hfdr"; [ iExact "Hfdr" | ].
    (* the goal here is [ukb_F]'s body, i.e. [uexec_ret_F uslot _ _]: a
       [rewrite] cannot see [uexec_ret] in it, but [iApply] unifies up to
       the (delta-)conversion [uexec_ret = uexec_ret_F uslot] *)
    iApply (bi.equiv_entails_1_2 _ _
              (uexec_ret_transparent _ (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all)
                 (utrap_scause_intr_ne i (register_lookup (R_bitvector_64 scause) rsA)))).
    rewrite /UexecRet.uexec_kill_arm /UexecRet.uexec_kill_arm_F.
    (* THE DEPOSIT AT THE TRANSPARENT ARM IS THE PAY FACT ALONE (lane
       SELF-KILL, P6): an interrupt is not the exit ecall, so the row is
       free ([UexecRet.uexec_pay_dep_ne]).  The family is the one the
       payload's predicate names ([UexecSG.sfam_at] at [Q]). *)
    iExists (sfam_at Q sfam_pt).
    iSplitR;
      [ iApply (uexec_pay_dep_ne _ (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all) _ (sfam_at Q sfam_pt)
                  (utrap_scause_intr_ne i
                     (register_lookup (R_bitvector_64 scause) rsA))
                  (sexit_pay_at Q sfam_pt) with "Hmyp") | ].
    (* THE KILL ROW IS [emp] AT AN INTERRUPT (lane KILL-PAY, K3(b)): the
       dispatched cause is one devintr handles, so no kill can follow it. *)
    (* THE PAIR (lane TRAP-ROWS, T3), and its left is free here *)
    iSplit.
    { iApply (ukill_cred_at_not _ _ _ _ _
                (utrap_scause_intr_not_kill i
                   (register_lookup (R_bitvector_64 scause) rsA) Hi)). }
    rewrite (uslot_run m pc M π sz fdv cw gn cs pidv Hx0 Hal2).
    iDestruct "Hkc" as "[_ Hkc]". iExact "Hkc".
  Qed.

End UkArms.

(* ===================================================================== *)
(* §5 THE ENGINE.                                                         *)
(* ===================================================================== *)
Section UkStepEngine.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{XI : CurCtx}.
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  Lemma wp_uk_step_gen (π : gmap (mword 27) uperm) (Kc : iProp Σ)
      (Q : Z -> iProp Σ)
      (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    is_aligned_vaddr (Virtaddr pc) 2 = true ->
    ⊢ uk_ih π Kc Q fdv cw gn cs pidv M m pc.
  Proof using .
    intros Hal2.
    rewrite /uk_ih.
    iLöb as "IH".
    iIntros (CID XIv C pt Rfd Rut HRut sz) "%Hlo %Hpm %Hlf Hb #Hobl Hpay3".
    iDestruct (uvb_elim with "Hb")
      as (Mp) "(%Hpure & #Hamb & Hregs & Hutlb & Humem & Hfdv & Hcfg & Hgpr & Hpc & Hrut & Hk)".
    (* A6.140: borrow the running token out of the residue for this step;
       the wand rides the tail bucket and the arms restore through it *)
    iDestruct (HRut pt with "Hrut") as "[Hctx Hbak]".
    iPoseProof "Hamb" as "(#Hhw & _ & _)".
    iDestruct "Hregs" as (ms_v sc_v stval_v sepc_v)
      "(%Hmsok & Hhs & Hpriv & Hms & Hsc & Hstval & Hsepc)".
    iDestruct "Hpc" as "(HPC & HnPC & Hmr & Hcr & Hresv)".
    iDestruct "Hmr" as (mst mi mc micfg) "(Hminstret & Hmincr & #Hmcnt & #Hmicfg)".
    iDestruct "Hcr" as (cy ti ip) "(Hmcycle & Hmtime & Hmip)".
    iDestruct "Hcfg" as "(Hstvec & Hmie & Hmdl & #Hmedl & Hmenv & #Hsenv &
                          #Hmste & #Hsste & Hctr & Hhpmb)".
    iDestruct "Hctr" as (mcenv scenv) "[#Hmcen #Hscen]".
    iDestruct "Hhpmb" as (hpm) "#Hhpm".
    iPoseProof "Hhw" as (misa0 mseccfg0 pmar0 elp0)
      "(#Hmisa & #Hmseccfg & #Hpma & #Hhtif & #Help & #Hsenvhw &
        _ & _ & _ & _ & %Hpmaall & _ & _ & %Helpne & _ &
        %Hmisaeq & %Hseceq & _ & #Hcert & _)".
    iDestruct (gpr_file_x0 m (mword_of_int 0)
                 ltac:(apply (u_uint_mword5 0); lia) with "Hgpr")
      as "[%Hx0 Hgpr]".
    iDestruct (uv_pt_open pt Mp with "Hutlb Humem")
      as (t usatp tlbvec pcfg paddr)
         "(%Hinj & %Htok & %Hsatpok & %Hpmpok & %Htlbok &
           Hsatp & Htlb & Hpcfg & Hpaddr & #Hclaims & Hmm & Hcl)".
    pose proof Hpmpok as (HpA & Hpord & HpX & HpW & HpR & Hpcov).
    (* ---- the entry file ---- *)
    set (RS := u_rs m (HART_ACTIVE tt) mi mc (mword_of_int 0 : mword 32)
                 mcenv scenv hpm elp0 pmar0 None pcfg paddr tlbvec
                 pc pc ms_v sc_v stval_v sepc_v mst cy ti ip micfg
                 misa0 mseccfg0 (mword_of_int 0 : mword 64)
                 (uc_stvec C) (uc_mie C) (uc_mideleg C) (uc_medeleg C)
                 MENVCFG_S (mword_of_int 0 : mword 64) usatp).
    iDestruct (u_frames_intro RS (uc_dqc C) _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
                 (u_rs_pins_regs _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _)
                 (u_rs_pins_tick _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _)
                 (u_rs_pins_cfg _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _)
                 (u_rs_pins_hw _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _)
                 (u_rs_pins_pt _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _)
                 with "Hhs Hpriv Hms Hsc Hstval Hsepc HPC HnPC Hgpr
                       Hminstret Hmincr Hmcnt Hmicfg Hmcycle Hmtime Hmip
                       Hstvec Hmie Hmdl Hmedl Hmenv Hmste Hsste
                       Hmcen Hscen Hhpm
                       Hmisa Hmseccfg Hpma Hhtif Help Hsenv
                       Hsatp Htlb Hpcfg Hpaddr")
      as "[Hrw Hro]".
    (* ---- the ambient pins, at the entry file and after the prelude ---- *)
    assert (HpinsR : u_exec_pins pt t RS).
    { rewrite /u_exec_pins /u_hw_pins /u_cfg_pins /u_pt_pins.
      split_and!;
        [ exact Hmisaeq | exact Hseceq | reflexivity | reflexivity
        | exact Hpmaall | exact Helpne
        | reflexivity | reflexivity
        | exists usatp; split; [ exact Hsatpok | reflexivity ]
        | exact HpA | exact Hpord | exact HpX | exact HpW | exact HpR
        | exact Hpcov
        | exact Htlbok ]. }
    assert (Hpre : uv_pre C pt Mp m pc t RS (wrap_pre RS) usatp pcfg paddr).
    { rewrite /uv_pre. split_and!.
      - exact Hinj.
      - exact Htok.
      - exact (uv_pins_wpre pt t RS HpinsR).
      - rewrite (wrap_pre_other hart_state RS ltac:(vm_compute; reflexivity)).
        reflexivity.
      - rewrite (wrap_pre_other cur_privilege RS ltac:(vm_compute; reflexivity)).
        reflexivity.
      - rewrite (wrap_pre_other (R_bitvector_64 mstatus) RS
                   ltac:(vm_compute; reflexivity)). exact Hmsok.
      - rewrite (wrap_pre_other (R_bitvector_64 PC) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - apply uv_gpr_agree_wpre.
        exact (u_rs_gpr_agree m (HART_ACTIVE tt) mi mc _ mcenv scenv hpm elp0
                 pmar0 None pcfg paddr tlbvec pc pc ms_v sc_v stval_v sepc_v
                 mst cy ti ip micfg misa0 mseccfg0 _ (uc_stvec C) (uc_mie C)
                 (uc_mideleg C) (uc_medeleg C) MENVCFG_S _ usatp).
      - rewrite (wrap_pre_other (R_bitvector_64 stvec) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - rewrite (wrap_pre_other (R_bitvector_64 mie) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - rewrite (wrap_pre_other (R_bitvector_64 mideleg) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - rewrite (wrap_pre_other (R_bitvector_64 medeleg) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - rewrite (wrap_pre_other (R_bitvector_64 menvcfg) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - rewrite (wrap_pre_other (R_bitvector_64 satp) RS
                   ltac:(vm_compute; reflexivity)). reflexivity.
      - rewrite (wrap_pre_other pmpcfg_n RS ltac:(vm_compute; reflexivity)).
        reflexivity.
      - rewrite (wrap_pre_other pmpaddr_n RS ltac:(vm_compute; reflexivity)).
        reflexivity.
      - exact (wrap_pre_mi RS).
      - exact Hx0. }
    pose proof Hpre as (_ & _ & HpinsA & LhsA & LcpA & HmsokA & LpcA & _ &
                        LstvecA & LmieA & LmdlA & LmedlA & LmenvA & LsatpA &
                        LpcfgA & LpaddrA & LmiA & _).
    pose proof HpinsA as (HhwA & HcfgpA & _ & _).
    assert (HagdA : agree_on D_u
              (u_state (wrap_pre RS) (uv_mm t (upa_map pt Mp))) dstateU)
      by exact (UserTotalU.u_agree_decode (wrap_pre RS) (uv_mm t (upa_map pt Mp))
                  LcpA LmenvA HhwA HcfgpA).
    (* the kernel obligation's later-free body ([uvb_elim] already gave it
       under one later) goes into the payload; the wrapper strips the later *)
    (* ---- the one cycle ---- *)
    iApply (swp_exec_step_full u_Drw u_Dro (u_Df (uc_dqc C)) RS (wrap_pre RS)
              (uv_land RS) (uv_psi C (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut))
              u_disj u_w_cy u_w_ti u_w_ip u_in_priv u_w_hart u_in_hart
              u_in_mc u_in_micfg u_w_mi u_in_mi u_w_ms u_in_ms
              u_w_PC u_in_PC u_in_nPC
              (eq_refl : register_lookup hart_state RS = HART_ACTIVE tt)
              ltac:(intros st rs2 H; exact (proj1 H))
              ltac:(intros st rs2 H; exact (proj1 (proj2 H)))
              ltac:(intros r _; reflexivity)
              with "Hcert Hresv Hrw Hro [Hmm Hcl Hctx] [Hpay3 Hbak Hfdv Hk]").
    - (* ================= THE BODY SLOT ================= *)
      iIntros "Hfrag Hrw Hro".
      iApply (swp_mono with "[] [-]").
      2: iApply (swp_run_hart_active_res u_Drw u_Dro (u_Df (uc_dqc C))
                   (wrap_pre RS) User
                   (resv_frag cpu_id None ∗
                    TsoCtx.own_context XIv ∗
                    uv_bytes pt Mp t ∗
                    uv_res pt Mp t usatp pcfg paddr)%I
                   (fun (ii : InterruptType) (pr : Privilege) =>
                      uv_step_post C (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut) RS
                        (Step_Pending_Interrupt (ii, pr)))
                   (fun (r : ExecutionResult) (ib : mword 32) =>
                      uv_step_post C (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut) RS
                        (Step_Execute (r, ib)))
                   (fun (xv : mword 64) (e : ExceptionType) =>
                      uv_step_post C (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut) RS
                        (Step_Fetch_Failure (Virtaddr xv, e)))
                   (fun _ : ext_fetch_addr_error => False%I)
                   u_disj u_in_priv u_in_PC u_w_nPC LcpA
                   with "Hcert Hrw Hro [Hfrag Hctx Hmm Hcl] [] []").
      + (* the outcome map: the three shapes this tier rules out are
           [False] on our side and anything at all on the rule's *)
        iIntros (st) "H". rewrite /uv_step_post.
        destruct st as [ [ii pr] | x | [[xv] e] | [r ib] | wq ].
        * iDestruct "H" as (rs2) "[%Hq H]".
          iExists rs2. iSplitR; [ by iPureIntro |]. iApply "H".
        * iExFalso. iExact "H".
        * iDestruct "H" as (rs2) "[%Hq H]". iExFalso. iExact "H".
        * destruct r as [u | i0 | wr0 | u1 | u2 | trp | u3 | ec | ed | u4];
            [ destruct u | | | | | destruct trp as [[p exc] pcx] | | | | ];
            iDestruct "H" as (rs2) "[%Hq H]";
            try (iExFalso; iExact "H");
            iExists rs2; (iSplitR; [ by iPureIntro |]); iApply "H".
        * iExFalso. iExact "H".
      + (* the threaded residue *)
        rewrite /uv_res. iFrame "Hfrag Hctx Hmm Hclaims Hcl".
      + (* ---- THE DISPATCH ---- *)
        iIntros "HWd Hrw Hro".
        iApply (swp_mono with "[HWd] [Hrw Hro]").
        2:{ iApply (swp_dispatchInterrupt_U u_Drw u_Dro (u_Df (uc_dqc C))
                      (wrap_pre RS) dstateU D_u
                      (register_lookup mip (wrap_pre RS)) (uc_mie C)
                      (uc_mideleg C) u_disj u_in_ip u_in_mie u_in_mdl
                      eq_refl LmieA LmdlA (uc_mm C) UserTotalU.u_D_u_sub HagdA
                      (UserTotalU.s0_ext_S dstateU ltac:(vm_compute; reflexivity))
                      ltac:(reflexivity)
                      with "Hcert Hrw Hro"). }
        iIntros (o). iDestruct 1 as (meip seip) "(%Hd & Hrw & Hro)".
        destruct o as [[ii pr] |].
        * assert (Hsup : pr = Supervisor).
          { rewrite <- u_dispatch_of_pending in Hd. unfold u_dispatch in Hd.
            destruct (neq_vec (s_pending (register_lookup mip (wrap_pre RS))
                                 meip seip (uc_mie C) (uc_mideleg C))
                        (zeros' 64)); [| discriminate Hd].
            destruct (findPendingInterrupt
                        (s_pending (register_lookup mip (wrap_pre RS)) meip seip
                           (uc_mie C) (uc_mideleg C))); [| discriminate Hd].
            congruence. }
          subst pr.
          (* WHICH interrupt was dispatched (lane KILL-PAY, K3(b)):
             [UexecWp.loop_ok] pins [mie] at [MIE_S], and there the only
             two the machine can select are the S-mode timer and the S-mode
             external one -- the two devintr handles. *)
          assert (Hmie : uc_mie C = MIE_S)
            by (destruct Hlo as (_ & _ & Hm & _); exact Hm).
          assert (Hii : ii = I_S_Timer \/ ii = I_S_External).
          { rewrite <- u_dispatch_of_pending in Hd. rewrite Hmie in Hd.
            exact (u_dispatch_MIE_S _ (uc_mideleg C) meip seip ii Supervisor (eq_sym Hd)). }
          iDestruct "HWd" as "(Hfrag & Hctx & Hmm & Hres)".
          iDestruct (resv_any_intro cpu_id None with "Hfrag") as "Hany".
          iApply (uk_arm_intr C pt Rfd Rut sz π Kc Q M Mp m pc t usatp pcfg paddr RS
                    (wrap_pre RS) ii fdv cw gn cs pidv Hpre Hpure Hal2 Hii
                    with "Hcert Hany Hrw Hro Hctx Hmm Hres").
        * iFrame.
      + (* ---- THE FETCH: the caller's obligation ---- *)
        iIntros "HWd Hrw Hro".
        iDestruct "HWd" as "(Hfrag & Hctx & Hmm & Hres)".
        iDestruct (resv_any_intro cpu_id None with "Hfrag") as "Hany".
        iApply ("Hobl" $! (uk_payload sz π fdv cw gn cs pidv Kc Q M m pc C pt Rfd Rut) CID XIv C pt Rfd Rut HRut Mp t RS
                  (wrap_pre RS) usatp pcfg paddr
                  with "[%] [%] [%] [%] [%] Hamb [] Hany Hrw Hro Hctx Hmm Hres");
          [ exact Hlo | exact Hpm | exact Hlf | exact Hpure | exact Hpre | ].
        rewrite /uk_payload. iIntros "(Hkc & Hbak & Hfdr & Hkb)". iFrame "Hbak Hfdr Hkb Hkc".
    - (* ================= THE CYCLE'S TAIL ================= *)
      iNext. iIntros (rs3 rs2) "%Hag Hrw Hro (Hctx & Hresv & Hcl)".
      iApply ("Hcl" $! rs3 with "[%] Hrw Hro Hctx Hresv [Hpay3 Hbak Hfdv Hk]");
        [ exact (uv_tail_of RS rs2 rs3 Hag) | ].
      (* the step is over, so the payment's later is spent and the three
         pieces are in hand *)
      iDestruct "Hpay3" as "(#Hmyp & Hkc)".
      rewrite /uk_payload /uk_paycont.
      (* [Hfdv] is the [Rfd fdv] [uvb_elim] handed out at the cycle's head;
         the payload carries it back to the next bundle.  NOT [Hfrag] --
         that name is taken twice below, by the fetch's [HWd] split. *)
      iSplitL "Hkc"; [ | iFrame "Hbak Hfdv Hk" ].
      (* THE CONTINUATION ANSWERS BOTH SIDES OF THE ADDITIVE CONJUNCTION out
         of the ONE copy it is: whichever arm ends this step reads the one
         it needs. *)
      iFrame "Hmyp".
      iSplit; [ iExact "Hkc" | ].
      rewrite /ukc. iIntros (h' xi' C' pt' Rfd' Rut' HRut') "%Hlo' %Hpm' %Hlz' Hb".
      rewrite /uk_ih.
      iApply ("IH" $! h' xi' C' pt' Rfd' Rut' HRut' sz
                with "[%] [%] [%] Hb Hobl [Hmyp Hkc]");
        [ exact Hlo' | exact Hpm' | exact (Hlz' eq_refl)
        | iNext; iFrame "Hmyp"; iExact "Hkc" ].
  Qed.

End UkStepEngine.

(* ===================================================================== *)
(* §6 THE RETIRE FUNNEL: WpUmodeStep's §6-§7 with the payload re-typed.  *)
(* ===================================================================== *)
Section UkFunnel.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
          (π : gmap (mword 27) uperm) (sz : Z).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.
  Hypothesis (Hlo : loop_ok C pt) (Hpm : perm_of (ud_um pt) sz = π).
  (* A6.140: the loop borrows the running token out of [Rut pt] per step *)
  Hypothesis (HRut : forall pt' : uptd,
                       ⊢ Rut pt' -∗ TsoCtx.own_context XI ∗
                                    (TsoCtx.own_context XI -∗ Rut pt')).
  (* the fill row (lane KILL-PAY, milestone LAZY-ROW), on [Hlo]/[Hpm]'s
     footing: the section's [pt] is fixed, so the slot guard's row is a
     section hypothesis here and the caller supplies it out of [urun]. *)
  Hypothesis (Hlf0 : lazy_free (ud_um pt) sz).

  (* the engine at the ambient hart and table *)
  Lemma wp_uk_step (Kc : iProp Σ) (Q : Z -> iProp Σ) (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    is_aligned_vaddr (Virtaddr pc) 2 = true ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗ □ uk_step_obl π Kc Q sz fdv cw gn cs pidv M m pc -∗
    ▷ (my_pay gn Q ∗ Kc) -∗ mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hal2.
    iIntros "Hb #Hobl Hpay3".
    iPoseProof (wp_uk_step_gen π Kc Q M m pc fdv cw gn cs pidv Hal2) as "H". rewrite /uk_ih.
    iApply ("H" $! CID XI C pt Rfd Rut HRut sz
              with "[%] [%] [%] Hb Hobl Hpay3"); [ exact Hlo | exact Hpm | exact Hlf0 ].
  Qed.

End UkFunnel.

Section UkPostFetch.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  (* everything from the FETCHED file on: the leaf's value-precise execute,
     and the payload that rebuilds [uvb] at the new file *)
  Lemma uk_retire_post_fetch (R : iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm)
      (M Mp : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (k : Z)
      (i : instruction) (o : option instruction) (jt : option (mword 64))
      (wr : option (mword 5 * mword 64)) (ib : mword 32) (t' : ptree)
      (usatp : mword 64) (pcfg : type_of_register pmpcfg_n)
      (paddr : type_of_register pmpaddr_n) (rs1 rs2 : regstate) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uv_wrok wr ->
    uv_redirect i o ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc k ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute i) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc k ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute (uv_exp i o)) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc k ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       exec (execute (uv_exp i o)) s_pc
         = Some (RETIRE_SUCCESS, uv_post s_pc jt wr)) ->
    register_lookup (R_bitvector_64 PC) rs2 = pc ->
    register_lookup hart_state rs2 = HART_ACTIVE tt ->
    register_lookup cur_privilege rs2 = User ->
    user_mstatus_ok (register_lookup (R_bitvector_64 mstatus) rs2) ->
    u_gpr_agree m rs2 ->
    m (Regidx (mword_of_int 0)) = zero_reg ->
    register_lookup (R_bitvector_64 stvec) rs2 = uc_stvec C ->
    register_lookup (R_bitvector_64 mie) rs2 = uc_mie C ->
    register_lookup (R_bitvector_64 mideleg) rs2 = uc_mideleg C ->
    register_lookup (R_bitvector_64 medeleg) rs2 = uc_medeleg C ->
    register_lookup (R_bitvector_64 menvcfg) rs2 = MENVCFG_S ->
    register_lookup (R_bitvector_64 mstateen0) rs2 = (mword_of_int 0 : mword 64) ->
    register_lookup (R_bitvector_32 sstateen0) rs2 = (mword_of_int 0 : mword 32) ->
    register_lookup (R_bitvector_64 senvcfg) rs2 = (mword_of_int 0 : mword 64) ->
    register_lookup (R_bitvector_64 satp) rs2 = usatp ->
    register_lookup pmpcfg_n rs2 = pcfg ->
    register_lookup pmpaddr_n rs2 = paddr ->
    register_lookup (R_bool minstret_increment) rs2
      = minstret_inc_flag (register_lookup (R_bitvector_32 mcountinhibit) rs1)
          (register_lookup (R_bitvector_64 minstretcfg) rs1)
          (register_lookup cur_privilege rs1) ->
    tlb_ok_pt (mword_of_int 0) t' (register_lookup tlb rs2) ->
    agree_on D_u (u_state rs2 ∅) dstateU ->
    uv_tree_ok pt (upa_map pt Mp) t' ->
    uk_pt_pure pt sz M Mp ->
    gen_cert -∗ uv_amb -∗
    (R -∗ (TsoCtx.own_context XI -∗ Rut pt) ∗ Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all ∗
          (uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M (uv_upd m wr) (uv_next jt (add_vec_int pc k)) -∗
           mWP (Loop : expr riscv_lang))) -∗
    resv_any cpu_id -∗
    TsoCtx.own_context XI -∗
    uv_bytes pt Mp t' -∗
    uv_res pt Mp t' usatp pcfg paddr -∗
    hreg_frame (register_set nextPC (add_vec_int pc k) rs2) u_Drw -∗
    hreg_frame_ro (u_Df (uc_dqc C))
      (register_set nextPC (add_vec_int pc k) rs2) u_Dro -∗
    swp (execute i)
      (run_exec_post (fun (r : ExecutionResult) (ib' : mword 32) =>
                        uv_step_post C R rs1 (Step_Execute (r, ib'))) ib).
  Proof using .
    intros Hwrok Hred Hg1 Hg2 Hexec Lpc2 Lhs2 Lcp2 Hms2 Hgag2 Hx0 Lstvec2
      Lmie2 Lmdl2 Lmedl2 Lmenv2 Lmste2 Lsste2 Lsenv2 Lsatp2 Lpcfg2 Lpaddr2
      Lmi2 Htlbok2 Hagd2 Htok' Hpure.
    set (rsx := register_set nextPC (add_vec_int pc k) rs2).
    assert (Lpcx : register_lookup (R_bitvector_64 PC) rsx = pc).
    { unfold rsx.
      rewrite (irrelevant_register_set (R_bitvector_64 PC)
                 (R_bitvector_64 nextPC) rs2 _ ltac:(vm_compute; reflexivity)).
      exact Lpc2. }
    assert (Lnpcx : register_lookup (R_bitvector_64 nextPC) rsx
                    = add_vec_int pc k)
      by (unfold rsx; apply register_lookup_set).
    assert (Lcpx : register_lookup cur_privilege rsx = User).
    { unfold rsx.
      rewrite (irrelevant_register_set cur_privilege
                 (R_bitvector_64 nextPC) rs2 _ ltac:(vm_compute; reflexivity)).
      exact Lcp2. }
    assert (Hagdx : agree_on D_u (u_state rsx ∅) dstateU)
      by exact (agree_u_set_nextPC (u_state rs2 ∅) (add_vec_int pc k) Hagd2).
    assert (Hgagx : u_gpr_agree m rsx).
    { intros q Hnz. unfold rsx.
      rewrite (irrelevant_register_set _ (R_bitvector_64 nextPC) rs2 _
                 (regbeq_gpr_nextPC (uint q))).
      exact (Hgag2 q Hnz). }
    pose proof (Hexec (u_state rsx ∅) Lpcx Lnpcx Lcpx Hagdx
                  (uv_gpr_vals m rsx Hgagx Hx0)) as Hex.
    iIntros "#Hcert #Hamb Hk Hany Hctx Hmm Hres Hrw Hro".
    iApply (uv_swp_exec (uc_dqc C) rsx i o
              (uv_post (u_state rsx ∅) jt wr) ib _
              Hred
              (Hg1 (u_state rsx ∅) Lpcx Lnpcx Lcpx Hagdx
                 (uv_gpr_vals m rsx Hgagx Hx0))
              (Hg2 (u_state rsx ∅) Lpcx Lnpcx Lcpx Hagdx
                 (uv_gpr_vals m rsx Hgagx Hx0))
              Hex with "Hcert Hany Hrw Hro Hctx [Hk Hmm Hres]").
    iIntros (rs3) "%Hag3 Hrw Hro Hctx Hany".
    rewrite uv_post_sregs in Hag3.
    rewrite /uv_step_post.
    iExists (uv_post_rs rsx jt wr).
    iSplitR.
    { iPureIntro. rewrite /uv_land. split_and!;
        [ exact (uv_land_reg rs2 _ jt wr hart_state _
                   ltac:(vm_compute; reflexivity) uv_nogpr_hart Lhs2)
        | exact (uv_land_reg rs2 _ jt wr (R_bool minstret_increment) _
                   ltac:(vm_compute; reflexivity) uv_nogpr_minc Lmi2)
        | exact I ]. }
    change RETIRE_SUCCESS with (Retire_Success tt). cbn match.
    rewrite /uv_arm_res.
    rewrite <- (hreg_frame_ext rs3 (uv_post_rs rsx jt wr) u_Drw
                 ltac:(intros q Hq; apply Hag3, elem_of_union_l, Hq)).
    rewrite <- (hreg_frame_ro_ext (u_Df (uc_dqc C)) rs3
                 (uv_post_rs rsx jt wr) u_Dro
                 ltac:(intros q Hq; apply Hag3, elem_of_union_r, Hq)).
    iFrame "Hrw Hro".
    iApply (uk_psi_active C pt Rfd R Rut sz π M Mp (uv_upd m wr)
              (uv_next jt (add_vec_int pc k)) t' usatp pcfg paddr
              (uv_post_rs rsx jt wr) fdv cw gn cs pidv
              (uv_land_reg rs2 _ jt wr hart_state _
                 ltac:(vm_compute; reflexivity) uv_nogpr_hart Lhs2)
              (uv_land_reg rs2 _ jt wr cur_privilege _
                 ltac:(vm_compute; reflexivity) uv_nogpr_priv Lcp2)
              ltac:(rewrite (uv_land_reg rs2 _ jt wr (R_bitvector_64 mstatus) _
                               ltac:(vm_compute; reflexivity) uv_nogpr_mst eq_refl);
                    exact Hms2)
              (uv_land_nextPC rs2 (add_vec_int pc k) jt wr)
              (uv_gpr_agree_post m rsx jt wr Hwrok Hgagx)
              (uv_upd_x0 m wr Hwrok Hx0)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 stvec) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_stvec Lstvec2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 mie) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_mie Lmie2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 mideleg) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_mdl Lmdl2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 medeleg) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_medl Lmedl2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 menvcfg) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_menv Lmenv2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 mstateen0) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_mste Lmste2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_32 sstateen0) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_sste Lsste2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 senvcfg) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_senv Lsenv2)
              (uv_land_reg rs2 _ jt wr (R_bitvector_64 satp) _
                 ltac:(vm_compute; reflexivity) uv_nogpr_satp Lsatp2)
              (uv_land_reg rs2 _ jt wr pmpcfg_n _
                 ltac:(vm_compute; reflexivity) uv_nogpr_pcfg Lpcfg2)
              (uv_land_reg rs2 _ jt wr pmpaddr_n _
                 ltac:(vm_compute; reflexivity) uv_nogpr_paddr Lpaddr2)
              Htok'
              ltac:(rewrite (uv_land_reg rs2 _ jt wr tlb _
                               ltac:(vm_compute; reflexivity) uv_nogpr_tlb eq_refl);
                    exact Htlbok2)
              Hpure
              with "Hamb Hany Hmm Hres Hctx Hk").
  Qed.

End UkPostFetch.

(* ===================================================================== *)
(* §6c THE OBLIGATION, once per FETCH SHAPE.                              *)
(* ===================================================================== *)
Section UkObligation.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  Lemma uk_obl_base (R : iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm) (M Mp : gmap Z (bv 8))
      (m : regfile) (pc : mword 64) (w : mword 32) (i : instruction)
      (o : option instruction) (jt : option (mword 64))
      (wr : option (mword 5 * mword 64)) (t : ptree) (usatp : mword 64)
      (pcfg : type_of_register pmpcfg_n) (paddr : type_of_register pmpaddr_n)
      (rs1 rsA : regstate) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uv_pre C pt Mp m pc t rs1 rsA usatp pcfg paddr ->
    uk_pt_pure pt sz M Mp ->
    udecode_base w i ->
    uv_wrok wr -> uv_redirect i o ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc 4 ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute i) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc 4 ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute (uv_exp i o)) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc 4 ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       exec (execute (uv_exp i o)) s_pc
         = Some (RETIRE_SUCCESS, uv_post s_pc jt wr)) ->
    gen_cert -∗ uv_amb -∗
    uv_fetch_bridge (uc_dqc C) pt Mp rsA t (F_Base w) -∗
    (R -∗ (TsoCtx.own_context XI -∗ Rut pt) ∗ Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all ∗
          (uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M (uv_upd m wr) (uv_next jt (add_vec_int pc 4)) -∗
           mWP (Loop : expr riscv_lang))) -∗
    resv_any cpu_id -∗
    hreg_frame rsA u_Drw -∗ hreg_frame_ro (u_Df (uc_dqc C)) rsA u_Dro -∗
    TsoCtx.own_context XI -∗
    uv_bytes pt Mp t -∗
    uv_res pt Mp t usatp pcfg paddr -∗
    swp (fetch tt)
      (run_fetch_post u_Drw u_Dro (u_Df (uc_dqc C))
         (fun (r : ExecutionResult) (ib : mword 32) =>
            uv_step_post C R rs1 (Step_Execute (r, ib)))
         (fun (xv : mword 64) (e : ExceptionType) =>
            uv_step_post C R rs1 (Step_Fetch_Failure (Virtaddr xv, e)))
         (fun _ : ext_fetch_addr_error => False)).
  Proof using .
    intros Hpre Hpure Hdec Hwrok Hred Hg1 Hg2 Hexec.
    pose proof Hpre as (Hinj & Htok & HpinsA & LhsA & LcpA & HmsokA & LpcA &
                        HgagA & LstvecA & LmieA & LmdlA & LmedlA & LmenvA &
                        LsatpA & LpcfgA & LpaddrA & LmiA & Hx0).
    iIntros "#Hcert #Hamb Hbridge Hk Hany Hrw Hro Hctx Hmm Hres".
    iApply (swp_mono with "[Hk Hres] [Hbridge Hany Hrw Hro Hctx Hmm]").
    2:{ iApply ("Hbridge" with "Hcert Hany Hrw Hro Hctx Hmm"). }
    iIntros (r) "(-> & Hpost)".
    iDestruct "Hpost" as (rs2 rsf t')
      "(%Tr & %Hag & %Htlbok' & %Htok' & %Hshape & Hrw & Hro & Hctx & Hmm & Hany)".
    iDestruct (uv_res_move pt Mp t t' usatp pcfg paddr Hshape with "Hres")
      as "Hres".
    assert (T2 : forall (r : register) (val : type_of_register r),
              r ∈ u_Drw ∪ u_Dro -> register_beq r tlb = false ->
              register_lookup r rsA = val -> register_lookup r rs2 = val).
    { intros r val Hin Hne Hv. rewrite (Hag r Hin) (Tr r Hne). exact Hv. }
    assert (Ltlb2 : register_lookup tlb rs2 = register_lookup tlb rsf)
      by exact (Hag _ u_in_tlb).
    assert (Hpins2 : u_exec_pins pt t' rs2).
    { apply (u_pins_move pt t t' rsA rs2);
        [ intros q Hq _;
          exact (T2 q _ (u_Dfix_sub q Hq) (u_fix_ne_tlb q Hq) eq_refl)
        | rewrite Ltlb2; exact Htlbok'
        | exact HpinsA ]. }
    pose proof Hpins2 as ((Hmisa2 & _ & Hsenv2 & _ & _ & Helpne2) &
                          (Hmste2 & Hsste2) & _ & Htlbok2).
    assert (Lcp2 : register_lookup cur_privilege rs2 = User)
      by exact (T2 _ _ u_in_priv ltac:(vm_compute; reflexivity) LcpA).
    assert (Lmenv2 : register_lookup (R_bitvector_64 menvcfg) rs2 = MENVCFG_S)
      by exact (T2 _ _ u_in_menv ltac:(vm_compute; reflexivity) LmenvA).
    assert (Hagd2 : agree_on D_u (u_state rs2 ∅) dstateU)
      by exact (UserTotalU.u_agree_decode rs2 ∅ Lcp2 Lmenv2
                  (proj1 Hpins2) (proj1 (proj2 Hpins2))).
    assert (Hgag2 : u_gpr_agree m rs2).
    { intros q Hnz. rewrite (HgagA q Hnz).
      exact (eq_sym (T2 _ _ (u_gpr_in_D q Hnz) (uv_gpr_ne_tlb (uint q)) eq_refl)). }
    rewrite /run_fetch_post /run_fetch_base.
    iExists rs2, i, pc, 8%nat.
    iSplitR.
    { iPureIntro.
      exact (T2 _ _ u_in_PC ltac:(vm_compute; reflexivity) LpcA). }
    iSplitR.
    { iPureIntro.
      exact (UserTotalU.u_hval_base rs2 ∅ w i Hagd2
               (Hdec dstateU ltac:(intros r _; reflexivity))). }
    iSplitR.
    { iPureIntro. exact (hfrun_lpad (u_Drw ∪ u_Dro) u_Drw rs2 u_in_elp Helpne2). }
    iFrame "Hrw Hro".
    iIntros "Hrw Hro".
    iApply (uk_retire_post_fetch C pt Rfd R Rut sz π M Mp m pc 4 i o jt wr
              (zero_extend' 32 w) t' usatp pcfg paddr rs1 rs2 fdv cw gn cs pidv
              Hwrok Hred Hg1 Hg2 Hexec
              (T2 _ _ u_in_PC ltac:(vm_compute; reflexivity) LpcA)
              (T2 _ _ u_in_hart ltac:(vm_compute; reflexivity) LhsA)
              Lcp2
              ltac:(rewrite (T2 _ _ u_in_mst ltac:(vm_compute; reflexivity)
                               (eq_refl : register_lookup (R_bitvector_64 mstatus) rsA
                                          = register_lookup (R_bitvector_64 mstatus) rsA));
                    exact HmsokA)
              Hgag2 Hx0
              (T2 _ _ u_in_stvec ltac:(vm_compute; reflexivity) LstvecA)
              (T2 _ _ u_in_mie ltac:(vm_compute; reflexivity) LmieA)
              (T2 _ _ u_in_mdl ltac:(vm_compute; reflexivity) LmdlA)
              (T2 _ _ u_in_medl ltac:(vm_compute; reflexivity) LmedlA)
              Lmenv2 Hmste2 Hsste2 Hsenv2
              (T2 _ _ u_in_satp ltac:(vm_compute; reflexivity) LsatpA)
              (T2 _ _ u_in_pcfg ltac:(vm_compute; reflexivity) LpcfgA)
              (T2 _ _ u_in_paddr ltac:(vm_compute; reflexivity) LpaddrA)
              (T2 _ _ u_in_mi ltac:(vm_compute; reflexivity) LmiA)
              Htlbok2 Hagd2 Htok' Hpure
              with "Hcert Hamb Hk Hany Hctx Hmm Hres Hrw Hro").
  Qed.

  Lemma uk_obl_rvc (R : iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm) (M Mp : gmap Z (bv 8))
      (m : regfile) (pc : mword 64) (h : mword 16) (i : instruction)
      (o : option instruction) (jt : option (mword 64))
      (wr : option (mword 5 * mword 64)) (t : ptree) (usatp : mword 64)
      (pcfg : type_of_register pmpcfg_n) (paddr : type_of_register pmpaddr_n)
      (rs1 rsA : regstate) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uv_pre C pt Mp m pc t rs1 rsA usatp pcfg paddr ->
    uk_pt_pure pt sz M Mp ->
    udecode_rvc h i ->
    uv_wrok wr -> uv_redirect i o ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc 2 ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute i) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc 2 ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute (uv_exp i o)) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs) = add_vec_int pc 2 ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       exec (execute (uv_exp i o)) s_pc
         = Some (RETIRE_SUCCESS, uv_post s_pc jt wr)) ->
    gen_cert -∗ uv_amb -∗
    uv_fetch_bridge (uc_dqc C) pt Mp rsA t (F_RVC h) -∗
    (R -∗ (TsoCtx.own_context XI -∗ Rut pt) ∗ Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all ∗
          (uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M (uv_upd m wr) (uv_next jt (add_vec_int pc 2)) -∗
           mWP (Loop : expr riscv_lang))) -∗
    resv_any cpu_id -∗
    hreg_frame rsA u_Drw -∗ hreg_frame_ro (u_Df (uc_dqc C)) rsA u_Dro -∗
    TsoCtx.own_context XI -∗
    uv_bytes pt Mp t -∗
    uv_res pt Mp t usatp pcfg paddr -∗
    swp (fetch tt)
      (run_fetch_post u_Drw u_Dro (u_Df (uc_dqc C))
         (fun (r : ExecutionResult) (ib : mword 32) =>
            uv_step_post C R rs1 (Step_Execute (r, ib)))
         (fun (xv : mword 64) (e : ExceptionType) =>
            uv_step_post C R rs1 (Step_Fetch_Failure (Virtaddr xv, e)))
         (fun _ : ext_fetch_addr_error => False)).
  Proof using .
    intros Hpre Hpure Hdec Hwrok Hred Hg1 Hg2 Hexec.
    pose proof Hpre as (Hinj & Htok & HpinsA & LhsA & LcpA & HmsokA & LpcA &
                        HgagA & LstvecA & LmieA & LmdlA & LmedlA & LmenvA &
                        LsatpA & LpcfgA & LpaddrA & LmiA & Hx0).
    iIntros "#Hcert #Hamb Hbridge Hk Hany Hrw Hro Hctx Hmm Hres".
    iApply (swp_mono with "[Hk Hres] [Hbridge Hany Hrw Hro Hctx Hmm]").
    2:{ iApply ("Hbridge" with "Hcert Hany Hrw Hro Hctx Hmm"). }
    iIntros (r) "(-> & Hpost)".
    iDestruct "Hpost" as (rs2 rsf t')
      "(%Tr & %Hag & %Htlbok' & %Htok' & %Hshape & Hrw & Hro & Hctx & Hmm & Hany)".
    iDestruct (uv_res_move pt Mp t t' usatp pcfg paddr Hshape with "Hres")
      as "Hres".
    assert (T2 : forall (r : register) (val : type_of_register r),
              r ∈ u_Drw ∪ u_Dro -> register_beq r tlb = false ->
              register_lookup r rsA = val -> register_lookup r rs2 = val).
    { intros r val Hin Hne Hv. rewrite (Hag r Hin) (Tr r Hne). exact Hv. }
    assert (Ltlb2 : register_lookup tlb rs2 = register_lookup tlb rsf)
      by exact (Hag _ u_in_tlb).
    assert (Hpins2 : u_exec_pins pt t' rs2).
    { apply (u_pins_move pt t t' rsA rs2);
        [ intros q Hq _;
          exact (T2 q _ (u_Dfix_sub q Hq) (u_fix_ne_tlb q Hq) eq_refl)
        | rewrite Ltlb2; exact Htlbok'
        | exact HpinsA ]. }
    pose proof Hpins2 as ((Hmisa2 & _ & Hsenv2 & _ & _ & Helpne2) &
                          (Hmste2 & Hsste2) & _ & Htlbok2).
    assert (Lcp2 : register_lookup cur_privilege rs2 = User)
      by exact (T2 _ _ u_in_priv ltac:(vm_compute; reflexivity) LcpA).
    assert (Lmenv2 : register_lookup (R_bitvector_64 menvcfg) rs2 = MENVCFG_S)
      by exact (T2 _ _ u_in_menv ltac:(vm_compute; reflexivity) LmenvA).
    assert (HmisaC2 : eq_vec (_get_Misa_C (register_lookup misa rs2)) ('b"1") = true)
      by (rewrite Hmisa2; vm_compute; reflexivity).
    assert (Hagd2 : agree_on D_u (u_state rs2 ∅) dstateU)
      by exact (UserTotalU.u_agree_decode rs2 ∅ Lcp2 Lmenv2
                  (proj1 Hpins2) (proj1 (proj2 Hpins2))).
    assert (Hgag2 : u_gpr_agree m rs2).
    { intros q Hnz. rewrite (HgagA q Hnz).
      exact (eq_sym (T2 _ _ (u_gpr_in_D q Hnz) (uv_gpr_ne_tlb (uint q)) eq_refl)). }
    rewrite /run_fetch_post /run_fetch_rvc.
    iExists rs2, i, pc, 8%nat, 4%nat.
    iSplitR.
    { iPureIntro.
      exact (T2 _ _ u_in_PC ltac:(vm_compute; reflexivity) LpcA). }
    iSplitR.
    { iPureIntro.
      exact (UserTotalU.u_hval_rvc rs2 ∅ h i Hagd2
               (Hdec dstateU ltac:(vm_compute; reflexivity))). }
    iSplitR.
    { iPureIntro. exact (hfrun_lpad (u_Drw ∪ u_Dro) u_Drw rs2 u_in_elp Helpne2). }
    iSplitR.
    { iPureIntro. apply (hfrun_cE_Zca (u_Drw ∪ u_Dro) u_Drw rs2 u_in_misa).
      exact HmisaC2. }
    iFrame "Hrw Hro".
    iIntros "Hrw Hro".
    iApply (uk_retire_post_fetch C pt Rfd R Rut sz π M Mp m pc 2 i o jt wr
              (zero_extend' 32 h) t' usatp pcfg paddr rs1 rs2 fdv cw gn cs pidv
              Hwrok Hred Hg1 Hg2 Hexec
              (T2 _ _ u_in_PC ltac:(vm_compute; reflexivity) LpcA)
              (T2 _ _ u_in_hart ltac:(vm_compute; reflexivity) LhsA)
              Lcp2
              ltac:(rewrite (T2 _ _ u_in_mst ltac:(vm_compute; reflexivity)
                               (eq_refl : register_lookup (R_bitvector_64 mstatus) rsA
                                          = register_lookup (R_bitvector_64 mstatus) rsA));
                    exact HmsokA)
              Hgag2 Hx0
              (T2 _ _ u_in_stvec ltac:(vm_compute; reflexivity) LstvecA)
              (T2 _ _ u_in_mie ltac:(vm_compute; reflexivity) LmieA)
              (T2 _ _ u_in_mdl ltac:(vm_compute; reflexivity) LmdlA)
              (T2 _ _ u_in_medl ltac:(vm_compute; reflexivity) LmedlA)
              Lmenv2 Hmste2 Hsste2 Hsenv2
              (T2 _ _ u_in_satp ltac:(vm_compute; reflexivity) LsatpA)
              (T2 _ _ u_in_pcfg ltac:(vm_compute; reflexivity) LpcfgA)
              (T2 _ _ u_in_paddr ltac:(vm_compute; reflexivity) LpaddrA)
              (T2 _ _ u_in_mi ltac:(vm_compute; reflexivity) LmiA)
              Htlbok2 Hagd2 Htok' Hpure
              with "Hcert Hamb Hk Hany Hctx Hmm Hres Hrw Hro").
  Qed.

End UkObligation.

(* ===================================================================== *)
(* §7 THE RETIRE FUNNEL.  One [uk_instr] fact + one value-precise execute  *)
(* obligation = one verified instruction, stated against [uvb] with the    *)
(* continuation [ukc] (re-binding the table).  [wp_uk_retire_later] hands  *)
(* the step's own later out; [wp_uk_retire] is the later-free form.        *)
(* ===================================================================== *)
Section UkRetire.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
          (π : gmap (mword 27) uperm) (sz : Z).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.
  (* THE PAYLOAD THE RUN KEEPS, as an IMPLICIT section variable: the leaves
     below thread it (their continuation is [UexecRet.ukcq] at it) and no
     call site names it -- it is read off the continuation the caller
     supplies. *)
  Context {Qp : Z -> iProp Σ}.
  Hypothesis (Hlo : loop_ok C pt) (Hpm : perm_of (ud_um pt) sz = π).
  (* A6.140: the loop borrows the running token out of [Rut pt] per step *)
  Hypothesis (HRut : forall pt' : uptd,
                       ⊢ Rut pt' -∗ TsoCtx.own_context XI ∗
                                    (TsoCtx.own_context XI -∗ Rut pt')).
  (* the fill row (lane KILL-PAY, milestone LAZY-ROW), on [Hlo]/[Hpm]'s
     footing: the section's [pt] is fixed, so the slot guard's row is a
     section hypothesis here and the caller supplies it out of [urun]. *)
  Hypothesis (Hlf0 : lazy_free (ud_um pt) sz).

  Lemma wp_uk_retire_later (M : gmap Z (bv 8))
      (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32)
      (is_rvc : bool) (i : instruction)
      (o : option instruction) (jt : option (mword 64))
      (wr : option (mword 5 * mword 64)) :
    uk_instr π M pc is_rvc i ->
    uv_redirect i o ->
    is_lpad_instruction i = false ->
    uv_wrok wr ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs)
         = add_vec_int pc (if is_rvc then 2 else 4) ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute i) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs)
         = add_vec_int pc (if is_rvc then 2 else 4) ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute (uv_exp i o)) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs)
         = add_vec_int pc (if is_rvc then 2 else 4) ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       exec (execute (uv_exp i o)) s_pc
         = Some (RETIRE_SUCCESS, uv_post s_pc jt wr)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
    ▷ ukcq Qp π M sz fdv cw gn cs pidv (uv_upd m wr) (uv_next jt (add_vec_int pc (if is_rvc then 2 else 4))) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hred Hlpad Hwrok Hg1 Hg2 Hexec.
    pose proof (Hui pt sz (loop_ok_wf C pt Hlo) Hpm) as Hui0.
    pose proof (ui_al2 _ _ _ _ _ Hui0) as Hal2.
    iIntros "Hb Hcont".
    (* THE PAYMENT GOES TO THE ENGINE WITH THE CONTINUATION, under the same
       later ([UexecRet.ukcq] is exactly the triple the engine takes). *)
    iApply (wp_uk_step C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 _ Qp M m pc fdv cw gn cs pidv Hal2
              with "Hb [] [Hcont]").
    2:{ iNext. rewrite /ukcq. iExact "Hcont". }
    iModIntro.
    rewrite /uk_step_obl.
    iIntros (R CIDo XIo C' pt' Rfd' Rut' HRut' Mp' t rs1 rsA usatp pcfg paddr)
      "%Hlo' %Hpm' %Hlf' %Hpure %Hpre #Hamb Hk Hany Hrw Hro Hctx Hmm Hres".
    pose proof (uk_instr_mapped π M Mp' pc _ i pt' sz
                  (loop_ok_wf C' pt' Hlo') Hpm' Hpure Hui) as Hui'.
    iPoseProof "Hamb" as "(#Hhw & _ & _)".
    iPoseProof "Hhw" as (misa0 mseccfg0 pmar0 elp0)
      "(_ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ &
        #Hcert & _)".
    pose proof Hpre as (Hinj & Htok & HpinsA & LhsA & LcpA & HmsokA & LpcA &
                        HgagA & LstvecA & LmieA & LmdlA & LmedlA & LmenvA &
                        LsatpA & LpcfgA & LpaddrA & LmiA & Hx0).
    (* the continuation at THIS table, out of the table-generic one *)
    iAssert (R -∗ (TsoCtx.own_context (CID := CIDo) XIo -∗ Rut' pt') ∗ Rfd' fdv ∗
             ukb C' pt' Rfd' Rut' sz π fdv cw gn cs pidv false secc_all ∗
             (uvb (CID := CIDo) C' pt' Rfd' Rut' sz π fdv cw gn cs pidv false secc_all M (uv_upd m wr)
                (uv_next jt (add_vec_int pc (if is_rvc then 2 else 4))) -∗
              mWP (Loop : expr riscv_lang)))%I with "[Hk]" as "Hk".
    { iIntros "HR". iDestruct ("Hk" with "HR") as "(Hbak & Hfdr & Hkb & Hkc)".
      (* the step RETIRED, so the continuation's OTHER side is the one to
         read: nothing was deposited and nothing comes back *)
      iDestruct "Hkc" as "(_ & Hkc)".
      iDestruct "Hkc" as "[Hkc _]".
      iFrame "Hbak Hfdr Hkb". iIntros "Hb".
      rewrite /ukc.
      iApply ("Hkc" $! CIDo XIo C' pt' Rfd' Rut' HRut' with "[%] [%] [%] Hb");
        [ exact Hlo' | exact Hpm' | intros _; exact Hlf' ]. }
    iPoseProof (uv_swp_fetch_uinstr (CID := CIDo) (XI := XIo) pt' Mp' t (uc_dqc C')
                  rsA pc is_rvc i Hinj Hui' LpcA LcpA (proj1 HmsokA) LmenvA
                  HpinsA Htok) as "Hf".
    destruct is_rvc.
    - iDestruct "Hf" as (h) "[[%HisRVC %Hdecrvc] Hbridge]".
      iApply (uk_obl_rvc C' pt' Rfd' R Rut' sz π M Mp' m pc h i o jt wr t usatp pcfg paddr
                rs1 rsA fdv cw gn cs pidv Hpre Hpure Hdecrvc Hwrok Hred Hg1 Hg2 Hexec
                with "Hcert Hamb Hbridge Hk Hany Hrw Hro Hctx Hmm Hres").
    - iDestruct "Hf" as (w) "[[%HnRVC %Hdecbase] Hbridge]".
      iApply (uk_obl_base C' pt' Rfd' R Rut' sz π M Mp' m pc w i o jt wr t usatp pcfg paddr
                rs1 rsA fdv cw gn cs pidv Hpre Hpure Hdecbase Hwrok Hred Hg1 Hg2 Hexec
                with "Hcert Hamb Hbridge Hk Hany Hrw Hro Hctx Hmm Hres").
  Qed.

  (* the later-free restatement: the shape every leaf takes *)
  Lemma wp_uk_retire (M : gmap Z (bv 8)) (m : regfile)
      (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) (is_rvc : bool) (i : instruction)
      (o : option instruction) (jt : option (mword 64))
      (wr : option (mword 5 * mword 64)) :
    uk_instr π M pc is_rvc i ->
    uv_redirect i o ->
    is_lpad_instruction i = false ->
    uv_wrok wr ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs)
         = add_vec_int pc (if is_rvc then 2 else 4) ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute i) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs)
         = add_vec_int pc (if is_rvc then 2 else 4) ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       goodmb Du_r Du_w (execute (uv_exp i o)) s_pc ∅ = true) ->
    (forall s_pc : mstate,
       register_lookup PC s_pc.(sregs) = pc ->
       register_lookup nextPC s_pc.(sregs)
         = add_vec_int pc (if is_rvc then 2 else 4) ->
       register_lookup cur_privilege s_pc.(sregs) = User ->
       agree_on D_u s_pc dstateU ->
       (forall r : mword 5,
          (if Z.eqb (uint r) 0 then zero_reg
           else register_lookup (R_bitvector_64 (gpr_of_Z (uint r))) s_pc.(sregs))
          = m !!! Regidx r) ->
       exec (execute (uv_exp i o)) s_pc
         = Some (RETIRE_SUCCESS, uv_post s_pc jt wr)) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
    ukcq Qp π M sz fdv cw gn cs pidv (uv_upd m wr) (uv_next jt (add_vec_int pc (if is_rvc then 2 else 4))) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hred Hlpad Hwrok Hg1 Hg2 Hexec.
    iIntros "Hb Hcont".
    iApply (wp_uk_retire_later M m pc fdv cw gn cs pidv is_rvc i o jt wr
              Hui Hred Hlpad Hwrok Hg1 Hg2 Hexec with "Hb [Hcont]").
    iNext. iExact "Hcont".
  Qed.

End UkRetire.

(* ===================================================================== *)
(* §8 THE ECALL DRIVER: the trapped machine and the caller's [uexec_ret]  *)
(* at the ecall cause go to the kernel obligation.                        *)
(* ===================================================================== *)
Section UkEcallPost.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.

  Lemma uk_ecall_post_fetch (R : iProp Σ) (Rut : uptd -> iProp Σ) (sz : Z)
      (π : gmap (mword 27) uperm)
      (M Mp : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (ib : mword 32)
      (t' : ptree) (usatp : mword 64) (pcfg : type_of_register pmpcfg_n)
      (paddr : type_of_register pmpaddr_n) (rs1 rs2 : regstate) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    (forall s : mstate,
       register_lookup cur_privilege s.(sregs) = User ->
       register_lookup (R_bitvector_64 PC) s.(sregs) = pc ->
       goodmb Du_r Du_w (execute (ECALL tt)) s ∅ = true) ->
    register_lookup (R_bitvector_64 PC) rs2 = pc ->
    register_lookup hart_state rs2 = HART_ACTIVE tt ->
    register_lookup cur_privilege rs2 = User ->
    user_mstatus_ok (register_lookup (R_bitvector_64 mstatus) rs2) ->
    u_gpr_agree m rs2 ->
    m (Regidx (mword_of_int 0)) = zero_reg ->
    register_lookup (R_bitvector_64 stvec) rs2 = uc_stvec C ->
    register_lookup (R_bitvector_64 mie) rs2 = uc_mie C ->
    register_lookup (R_bitvector_64 mideleg) rs2 = uc_mideleg C ->
    register_lookup (R_bitvector_64 medeleg) rs2 = uc_medeleg C ->
    register_lookup (R_bitvector_64 menvcfg) rs2 = MENVCFG_S ->
    register_lookup (R_bitvector_64 mstateen0) rs2 = (mword_of_int 0 : mword 64) ->
    register_lookup (R_bitvector_32 sstateen0) rs2 = (mword_of_int 0 : mword 32) ->
    register_lookup (R_bitvector_64 senvcfg) rs2 = (mword_of_int 0 : mword 64) ->
    register_lookup (R_bitvector_64 satp) rs2 = usatp ->
    register_lookup pmpcfg_n rs2 = pcfg ->
    register_lookup pmpaddr_n rs2 = paddr ->
    register_lookup (R_bitvector_64 misa) rs2 = MISA_C ->
    eq_vec (register_lookup (R_bitvector_1 elp) rs2)
      (landing_pad_bits_backwards LP_EXPECTED) = false ->
    register_lookup (R_bool minstret_increment) rs2
      = minstret_inc_flag (register_lookup (R_bitvector_32 mcountinhibit) rs1)
          (register_lookup (R_bitvector_64 minstretcfg) rs1)
          (register_lookup cur_privilege rs1) ->
    tlb_ok_pt (mword_of_int 0) t' (register_lookup tlb rs2) ->
    uv_tree_ok pt (upa_map pt Mp) t' ->
    uk_pt_pure pt sz M Mp ->
    gen_cert -∗
    (R -∗ (TsoCtx.own_context XI -∗ Rut pt) ∗ Rfd fdv ∗ ukb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all ∗ uexec_ret uecall_scause (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all)) -∗
    resv_any cpu_id -∗
    TsoCtx.own_context XI -∗
    uv_bytes pt Mp t' -∗
    uv_res pt Mp t' usatp pcfg paddr -∗
    hreg_frame (register_set nextPC (add_vec_int pc 4) rs2) u_Drw -∗
    hreg_frame_ro (u_Df (uc_dqc C))
      (register_set nextPC (add_vec_int pc 4) rs2) u_Dro -∗
    swp (execute (ECALL tt))
      (run_exec_post (fun (r : ExecutionResult) (ib' : mword 32) =>
                        uv_step_post C R rs1 (Step_Execute (r, ib'))) ib).
  Proof using .
    intros Hg Lpc2 Lhs2 Lcp2 Hms2 Hgag2 Hx0 Lstvec2 Lmie2 Lmdl2 Lmedl2 Lmenv2
      Lmste2 Lsste2 Lsenv2 Lsatp2 Lpcfg2 Lpaddr2 Lmisa2 Helpne2 Lmi2
      Htlbok2 Htok' Hpure.
    set (rsx := register_set nextPC (add_vec_int pc 4) rs2).
    (* every named pin survives the [nextPC := pc+4] write *)
    assert (Tx : forall (r : register) (val : type_of_register r),
              register_beq r (R_bitvector_64 nextPC) = false ->
              register_lookup r rs2 = val -> register_lookup r rsx = val).
    { intros r val Hne Hv. unfold rsx.
      rewrite (irrelevant_register_set r (R_bitvector_64 nextPC) rs2 _ Hne).
      exact Hv. }
    assert (Lpcx : register_lookup (R_bitvector_64 PC) rsx = pc)
      by exact (Tx (R_bitvector_64 PC) _ ltac:(vm_compute; reflexivity) Lpc2).
    assert (Lcpx : register_lookup cur_privilege rsx = User)
      by exact (Tx cur_privilege _ ltac:(vm_compute; reflexivity) Lcp2).
    assert (Lhsx : register_lookup hart_state rsx = HART_ACTIVE tt)
      by exact (Tx hart_state _ ltac:(vm_compute; reflexivity) Lhs2).
    assert (Hmsx : user_mstatus_ok (register_lookup (R_bitvector_64 mstatus) rsx))
      by (rewrite (Tx (R_bitvector_64 mstatus) _
                     ltac:(vm_compute; reflexivity) eq_refl); exact Hms2).
    assert (Lstvecx : register_lookup (R_bitvector_64 stvec) rsx = uc_stvec C)
      by exact (Tx (R_bitvector_64 stvec) _ ltac:(vm_compute; reflexivity) Lstvec2).
    assert (Lmiex : register_lookup (R_bitvector_64 mie) rsx = uc_mie C)
      by exact (Tx (R_bitvector_64 mie) _ ltac:(vm_compute; reflexivity) Lmie2).
    assert (Lmdlx : register_lookup (R_bitvector_64 mideleg) rsx = uc_mideleg C)
      by exact (Tx (R_bitvector_64 mideleg) _ ltac:(vm_compute; reflexivity) Lmdl2).
    assert (Lmedlx : register_lookup (R_bitvector_64 medeleg) rsx = uc_medeleg C)
      by exact (Tx (R_bitvector_64 medeleg) _ ltac:(vm_compute; reflexivity) Lmedl2).
    assert (Lmenvx : register_lookup (R_bitvector_64 menvcfg) rsx = MENVCFG_S)
      by exact (Tx (R_bitvector_64 menvcfg) _ ltac:(vm_compute; reflexivity) Lmenv2).
    assert (Lmstex : register_lookup (R_bitvector_64 mstateen0) rsx
                     = (mword_of_int 0 : mword 64))
      by exact (Tx (R_bitvector_64 mstateen0) _ ltac:(vm_compute; reflexivity) Lmste2).
    assert (Lsstex : register_lookup (R_bitvector_32 sstateen0) rsx
                     = (mword_of_int 0 : mword 32))
      by exact (Tx (R_bitvector_32 sstateen0) _ ltac:(vm_compute; reflexivity) Lsste2).
    assert (Lsenvx : register_lookup (R_bitvector_64 senvcfg) rsx
                     = (mword_of_int 0 : mword 64))
      by exact (Tx (R_bitvector_64 senvcfg) _ ltac:(vm_compute; reflexivity) Lsenv2).
    assert (Lsatpx : register_lookup (R_bitvector_64 satp) rsx = usatp)
      by exact (Tx (R_bitvector_64 satp) _ ltac:(vm_compute; reflexivity) Lsatp2).
    assert (Lpcfgx : register_lookup pmpcfg_n rsx = pcfg)
      by exact (Tx pmpcfg_n _ ltac:(vm_compute; reflexivity) Lpcfg2).
    assert (Lpaddrx : register_lookup pmpaddr_n rsx = paddr)
      by exact (Tx pmpaddr_n _ ltac:(vm_compute; reflexivity) Lpaddr2).
    assert (Lmisax : register_lookup (R_bitvector_64 misa) rsx = MISA_C)
      by exact (Tx (R_bitvector_64 misa) _ ltac:(vm_compute; reflexivity) Lmisa2).
    assert (Helpnex : eq_vec (register_lookup (R_bitvector_1 elp) rsx)
                        (landing_pad_bits_backwards LP_EXPECTED) = false)
      by (rewrite (Tx (R_bitvector_1 elp) _
                     ltac:(vm_compute; reflexivity) eq_refl); exact Helpne2).
    assert (Lmix : register_lookup (R_bool minstret_increment) rsx
              = minstret_inc_flag (register_lookup (R_bitvector_32 mcountinhibit) rs1)
                  (register_lookup (R_bitvector_64 minstretcfg) rs1)
                  (register_lookup cur_privilege rs1))
      by exact (Tx (R_bool minstret_increment) _ ltac:(vm_compute; reflexivity) Lmi2).
    assert (Ltlbx : register_lookup tlb rsx = register_lookup tlb rs2)
      by exact (Tx tlb _ ltac:(vm_compute; reflexivity) eq_refl).
    assert (Hgagx : u_gpr_agree m rsx).
    { intros q Hnz. rewrite (Hgag2 q Hnz). symmetry.
      exact (Tx (R_bitvector_64 (gpr_of_Z (uint q))) _ (regbeq_gpr_nextPC (uint q)) eq_refl). }
    pose proof (elp_no_lp _ Helpnex) as Lelpx.
    assert (HmisaS : eq_vec (_get_Misa_S (register_lookup (R_bitvector_64 misa) rsx))
                       ('b"1") = true)
      by (rewrite Lmisax; vm_compute; reflexivity).
    assert (Hdel : bit_to_bool (access_vec_dec
              (register_lookup (R_bitvector_64 medeleg) rsx)
              (uint (exceptionType_bits_forwards (E_U_EnvCall tt)))) = true)
      by (rewrite Lmedlx; exact (uc_del C (E_U_EnvCall tt) eq_refl)).
    pose proof (exec_execute_ECALL_U (u_state rsx ∅) pc Lcpx Lpcx) as Hex.
    iIntros "#Hcert Hk Hany Hrun Hmm Hres Hrw Hro".
    iAssert (bytes_own (∅ : gmap Arch.pa (bv 8))) as "#Hemp";
      [ by rewrite /bytes_own big_sepM_empty |].
    (* ---- the execute: one node, no memory ---- *)
    iApply (swp_mono with "[Hk Hmm Hres] [Hany Hrw Hro Hrun]").
    2:{ iApply (swp_hmrun_of_exec Du_r Du_w u_Drw u_Dro (u_Df (uc_dqc C))
                  (execute (ECALL tt)) (u_state rsx ∅) (u_state rsx ∅)
                  (rv64d_types.Trap
                     (User, make_sync_exception (E_U_EnvCall tt) (zeros' 64), pc))
                  rsx ∅ u_disj Du_r_sub Du_w_sub
                  ltac:(intros q _; reflexivity) (map_empty_subseteq _)
                  (Hg (u_state rsx ∅) Lcpx Lpcx) Hex
                  with "Hcert Hany Hrw Hro Hrun Hemp"). }
    iIntros (v) "(-> & Hpost)".
    iDestruct "Hpost" as (rs3 mm3)
      "(%Hag3 & _ & _ & Hrw & Hro & Hrun & _ & Hany)".
    iApply (run_exec_post_direct
              (fun (r : ExecutionResult) (ib' : mword 32) =>
                 uv_step_post C R rs1 (Step_Execute (r, ib'))) ib
              (rv64d_types.Trap
                 (User, make_sync_exception (E_U_EnvCall tt) (zeros' 64), pc)) I).
    (* ---- the trap tower ---- *)
    iDestruct (u_ro_elp_acc with "Hro") as "[#Help Hro]".
    assert (Lelp3 : register_lookup (R_bitvector_1 elp) rs3
                    = landing_pad_bits_backwards NO_LP_EXPECTED)
      by (rewrite (Hag3 _ u_in_elp); exact Lelpx).
    rewrite Lelp3.
    rewrite /uv_step_post.
    iExists (u_trap_rs rsx (rv64d_types.Exception (E_U_EnvCall tt))
               (xtval_exception_value (E_U_EnvCall tt) (zeros' 64)) pc
               (uc_stvec C)).
    iSplitR "Hany Hrw Hro Hrun Hmm Hres Hk".
    { iPureIntro. rewrite /uv_land. split_and!;
        [ uv_trap_peel; exact Lhs2 | uv_trap_peel; exact Lmi2 | exact I ]. }
    iApply (swp_mono with "[Hk Hmm Hres Hrun] [Hany Hrw Hro]").
    2:{ iApply (swp_exec_trap_u (u_state rsx ∅)
                  (rv64d_types.Exception (E_U_EnvCall tt))
                  (xtval_exception_value (E_U_EnvCall tt) (zeros' 64)) pc
                  (register_lookup (R_bitvector_64 mstatus) rsx)
                  (register_lookup (R_bitvector_64 scause) rsx)
                  (uc_stvec C) (landing_pad_bits_backwards NO_LP_EXPECTED)
                  Lcpx eq_refl eq_refl Lstvecx Lelpx HmisaS (uc_tvd C)
                  Du_r Du_w u_Drw u_Dro (u_Df (uc_dqc C)) rs3
                  (E_U_EnvCall tt) (zeros' 64) eq_refl eq_refl Hdel
                  u_disj Du_r_sub Du_w_sub
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  ltac:(vm_compute; reflexivity) ltac:(vm_compute; reflexivity)
                  Hag3 eq_refl
                  with "Hcert Hany Help Hrw Hro"). }
    iIntros (v) "Hpost".
    iDestruct "Hpost" as (rs') "(%Hag & Hrw & Hro & Hany)".
    rewrite /uv_arm_res.
    rewrite <- (hreg_frame_ext rs'
                 (u_trap_rs rsx (rv64d_types.Exception (E_U_EnvCall tt))
                    (xtval_exception_value (E_U_EnvCall tt) (zeros' 64)) pc
                    (uc_stvec C)) u_Drw
                 ltac:(intros q Hq; apply Hag, elem_of_union_l, Hq)).
    rewrite <- (hreg_frame_ro_ext (u_Df (uc_dqc C)) rs'
                 (u_trap_rs rsx (rv64d_types.Exception (E_U_EnvCall tt))
                    (xtval_exception_value (E_U_EnvCall tt) (zeros' 64)) pc
                    (uc_stvec C)) u_Dro
                 ltac:(intros q Hq; apply Hag, elem_of_union_r, Hq)).
    iFrame "Hrw Hro".
    iApply (uv_psi_trap C pt R Mp m t' usatp pcfg paddr
              (u_trap_rs rsx (rv64d_types.Exception (E_U_EnvCall tt))
                 (xtval_exception_value (E_U_EnvCall tt) (zeros' 64)) pc
                 (uc_stvec C))
              (utrap_scause (rv64d_types.Exception (E_U_EnvCall tt))
                 (register_lookup (R_bitvector_64 scause) rsx))
              (tval (xtval_exception_value (E_U_EnvCall tt) (zeros' 64))) pc
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; exact Lhs2)
              ltac:(uv_trap_peel; apply register_lookup_set)
              ltac:(uv_trap_peel; rewrite register_lookup_set;
                    exact (utrap_ms_ok _ _ Hmsx))
              ltac:(uv_trap_peel; apply register_lookup_set)
              (uv_gpr_agree_trap m rsx _ _ _ _ Hgagx) Hx0
              ltac:(uv_trap_peel; exact Lstvec2)
              ltac:(uv_trap_peel; exact Lmie2)
              ltac:(uv_trap_peel; exact Lmdl2)
              ltac:(uv_trap_peel; exact Lmedl2)
              ltac:(uv_trap_peel; exact Lmenv2)
              ltac:(uv_trap_peel; exact Lmste2)
              ltac:(uv_trap_peel; exact Lsste2)
              ltac:(uv_trap_peel; exact Lsenv2)
              ltac:(uv_trap_peel; exact Lsatp2)
              ltac:(uv_trap_peel; exact Lpcfg2)
              ltac:(uv_trap_peel; exact Lpaddr2)
              Htok'
              ltac:(uv_trap_peel; exact Htlbok2)
              with "Hany Hmm Hres Hrun [Hk]").
    iIntros "Hframe Hrun HR".
    iDestruct ("Hk" with "HR") as "(Hbak & Hfdr & Hkb & Hret)".
    iDestruct ("Hbak" with "Hrun") as "Hrut".
    iApply ("Hkb" $! (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all)
              (utrap_scause (rv64d_types.Exception (E_U_EnvCall tt))
                 (register_lookup (R_bitvector_64 scause) rsx))
              (tval (xtval_exception_value (E_U_EnvCall tt) (zeros' 64)))
              with "[%] [%] [%] [%] [%] [%] [%] [%] [%] [Hframe Hrut Hfdr Hret]");
      [ reflexivity | reflexivity | reflexivity | reflexivity
      | reflexivity | reflexivity | reflexivity | reflexivity | reflexivity | ].
    iSplitL "Hframe Hrut".
    { iApply (trapped_of_uv_trap_frame C pt Rut _ _ m pc M Mp sz π fdv cw gn cs pidv Hpure Hx0
                with "Hframe Hrut"). }
    (* the bundle takes the descriptor view back at the trap ([ukb_F]'s
       second conjunct); the key is built AT [fdv], so this is [Rfd fdv] *)
    iSplitL "Hfdr"; [ iExact "Hfdr" | ].
    rewrite utrap_scause_ecall. iExact "Hret".
  Qed.

End UkEcallPost.

Section UkEcall.
  Context `{!riscvGS Σ}.
  Context `{GEN : GenId} `{CID : CpuId} `{XI : CurCtx}.
  Context (C : ucfg) (pt : uptd) (Rfd : list fdstate -> iProp Σ) (Rut : uptd -> iProp Σ)
          (π : gmap (mword 27) uperm) (sz : Z).
  (* [ChildTok.ctokG]: the slot's fork arms name the generation's pieces,
     and this file binds no whole-system bundle. *)
  Context `{!ctokG Σ}.
  Context {SG : uexecSG Σ}.
  (* THE PAYLOAD THE RUN KEEPS, as an IMPLICIT section variable: the leaves
     below thread it (their continuation is [UexecRet.ukcq] at it) and no
     call site names it -- it is read off the continuation the caller
     supplies. *)
  Context {Qp : Z -> iProp Σ}.
  Hypothesis (Hlo : loop_ok C pt) (Hpm : perm_of (ud_um pt) sz = π).
  (* A6.140: the loop borrows the running token out of [Rut pt] per step *)
  Hypothesis (HRut : forall pt' : uptd,
                       ⊢ Rut pt' -∗ TsoCtx.own_context XI ∗
                                    (TsoCtx.own_context XI -∗ Rut pt')).
  (* the fill row (lane KILL-PAY, milestone LAZY-ROW), on [Hlo]/[Hpm]'s
     footing: the section's [pt] is fixed, so the slot guard's row is a
     section hypothesis here and the caller supplies it out of [urun]. *)
  Hypothesis (Hlf0 : lazy_free (ud_um pt) sz).

  Lemma wp_uk_ecall (M : gmap Z (bv 8)) (m : regfile) (pc : mword 64) (fdv : list fdstate) (cw : Z) (gn : gname) (cs : gset gname) (pidv : mword 32) :
    uk_instr π M pc false (ECALL tt) ->
    (forall s : mstate,
       register_lookup cur_privilege s.(sregs) = User ->
       register_lookup (R_bitvector_64 PC) s.(sregs) = pc ->
       goodmb Du_r Du_w (execute (ECALL tt)) s ∅ = true) ->
    uvb C pt Rfd Rut sz π fdv cw gn cs pidv false secc_all M m pc -∗
    (* THE PAY FACT ENTERS HERE AND THE RETURN COMES WITH IT: an ecall traps
       at once, so what the leaf owes is its return, whose deposit reads
       this very fact ([UexecRet.uexec_pay_dep]). *)
    my_pay gn Qp -∗
    uexec_ret uecall_scause (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all) -∗
    mWP (Loop : expr riscv_lang).
  Proof using HRut Hlf0 Hlo Hpm.
    intros Hui Hg.
    pose proof (Hui pt sz (loop_ok_wf C pt Hlo) Hpm) as Hui0.
    pose proof (ui_al2 _ _ _ _ _ Hui0) as Hal2.
    iIntros "Hb #Hmyp Hret".
    iApply (wp_uk_step C pt Rfd Rut π sz Hlo Hpm HRut Hlf0 _ Qp M m pc fdv cw gn cs pidv Hal2
              with "Hb [] [Hmyp Hret]").
    2:{ iNext. iFrame "Hmyp". iExact "Hret". }
    iModIntro.
    rewrite /uk_step_obl.
    iIntros (R CIDo XIo C' pt' Rfd' Rut' HRut' Mp' t rs1 rsA usatp pcfg paddr)
      "%Hlo' %Hpm' %Hlf' %Hpure %Hpre #Hamb Hk Hany Hrw Hro Hctx Hmm Hres".
    iAssert (R -∗ (TsoCtx.own_context (CID := CIDo) XIo -∗ Rut' pt') ∗ Rfd' fdv ∗
             ukb (CID := CIDo) C' pt' Rfd' Rut' sz π fdv cw gn cs pidv false secc_all ∗
             uexec_ret uecall_scause (uvis_of_run m pc M π sz fdv cw gn cs pidv false secc_all))%I with "[Hk]" as "Hk".
    { iIntros "HR". iDestruct ("Hk" with "HR") as "(Hbak & Hfdr & Hkb & Hkc)".
      iDestruct "Hkc" as "(_ & Hkc)".
      iDestruct "Hkc" as "[Hkc _]". iFrame "Hbak Hfdr Hkb". iExact "Hkc". }
    destruct (uk_instr_mapped π M Mp' pc false (ECALL tt) pt' sz
                (loop_ok_wf C' pt' Hlo') Hpm' Hpure Hui)
      as [Hal2' Hcanon Hleaf Hhi Hcode Htext].
    destruct Hleaf as (w_leaf & Hum & Hlok).
    destruct Hcode as (w & HnRVC & Hbytes & Hdecbase).
    iPoseProof "Hamb" as "(#Hhw & _ & _)".
    iPoseProof "Hhw" as (misa0 mseccfg0 pmar0 elp0)
      "(_ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ & _ &
        #Hcert & _)".
    pose proof Hpre as (Hinj & Htok & HpinsA & LhsA & LcpA & HmsokA & LpcA &
                        HgagA & LstvecA & LmieA & LmdlA & LmedlA & LmenvA &
                        LsatpA & LpcfgA & LpaddrA & LmiA & Hx0).
    iApply (swp_mono with "[Hk Hres] [Hany Hrw Hro Hctx Hmm]").
    2:{ destruct (is_aligned_vaddr (Virtaddr pc) 4) eqn:Hal4.
        - iPoseProof (uv_swp_fetch4 (CID := CIDo) (XI := XIo) pt' Mp' t (uc_dqc C')
                        rsA w_leaf pc w Hinj Hum Hlok Hcanon Hal4 Hbytes Htext
                        LpcA LcpA (proj1 HmsokA) LmenvA HpinsA Htok
                        with "Hcert Hany Hrw Hro Hctx Hmm") as "H".
          iEval (rewrite HnRVC) in "H". iExact "H".
        - iApply (uv_swp_fetch_base2 (CID := CIDo) (XI := XIo) pt' Mp' t (uc_dqc C')
                    rsA w_leaf pc w Hinj Hum Hlok Hcanon (Hhi eq_refl eq_refl) Hal2' Hal4 Hbytes
                    HnRVC Htext LpcA LcpA (proj1 HmsokA) LmenvA HpinsA Htok
                    with "Hcert Hany Hrw Hro Hctx Hmm"). }
    iIntros (r) "(-> & Hpost)".
    iDestruct "Hpost" as (rs2 rsf t')
      "(%Tr & %Hag & %Htlbok' & %Htok' & %Hshape & Hrw & Hro & Hctx & Hmm & Hany)".
    iDestruct (uv_res_move pt' Mp' t t' usatp pcfg paddr Hshape with "Hres")
      as "Hres".
    assert (T2 : forall (r : register) (val : type_of_register r),
              r ∈ u_Drw ∪ u_Dro -> register_beq r tlb = false ->
              register_lookup r rsA = val -> register_lookup r rs2 = val).
    { intros r val Hin Hne Hv. rewrite (Hag r Hin) (Tr r Hne). exact Hv. }
    assert (Ltlb2 : register_lookup tlb rs2 = register_lookup tlb rsf)
      by exact (Hag _ u_in_tlb).
    assert (Hpins2 : u_exec_pins pt' t' rs2).
    { apply (u_pins_move pt' t t' rsA rs2);
        [ intros q Hq _;
          exact (T2 q _ (u_Dfix_sub q Hq) (u_fix_ne_tlb q Hq) eq_refl)
        | rewrite Ltlb2; exact Htlbok'
        | exact HpinsA ]. }
    pose proof Hpins2 as ((Hmisa2 & _ & Hsenv2 & _ & _ & Helpne2) &
                          (Hmste2 & Hsste2) & _ & Htlbok2).
    assert (Lcp2 : register_lookup cur_privilege rs2 = User)
      by exact (T2 _ _ u_in_priv ltac:(vm_compute; reflexivity) LcpA).
    assert (Lmenv2 : register_lookup (R_bitvector_64 menvcfg) rs2 = MENVCFG_S)
      by exact (T2 _ _ u_in_menv ltac:(vm_compute; reflexivity) LmenvA).
    assert (Hagd2 : agree_on D_u (u_state rs2 ∅) dstateU)
      by exact (UserTotalU.u_agree_decode rs2 ∅ Lcp2 Lmenv2
                  (proj1 Hpins2) (proj1 (proj2 Hpins2))).
    assert (Hgag2 : u_gpr_agree m rs2).
    { intros q Hnz. rewrite (HgagA q Hnz).
      exact (eq_sym (T2 _ _ (u_gpr_in_D q Hnz) (uv_gpr_ne_tlb (uint q)) eq_refl)). }
    rewrite /run_fetch_post /run_fetch_base.
    iExists rs2, (ECALL tt), pc, 8%nat.
    iSplitR.
    { iPureIntro. exact (T2 _ _ u_in_PC ltac:(vm_compute; reflexivity) LpcA). }
    iSplitR.
    { iPureIntro.
      exact (UserTotalU.u_hval_base rs2 ∅ w (ECALL tt) Hagd2
               (Hdecbase dstateU ltac:(intros r _; reflexivity))). }
    iSplitR.
    { iPureIntro. exact (hfrun_lpad (u_Drw ∪ u_Dro) u_Drw rs2 u_in_elp Helpne2). }
    iFrame "Hrw Hro".
    iIntros "Hrw Hro".
    iApply (uk_ecall_post_fetch C' pt' Rfd' R Rut' sz π M Mp' m pc (zero_extend' 32 w) t' usatp
              pcfg paddr rs1 rs2 fdv cw gn cs pidv Hg
              (T2 _ _ u_in_PC ltac:(vm_compute; reflexivity) LpcA)
              (T2 _ _ u_in_hart ltac:(vm_compute; reflexivity) LhsA)
              Lcp2
              ltac:(rewrite (T2 _ _ u_in_mst ltac:(vm_compute; reflexivity)
                               (eq_refl : register_lookup (R_bitvector_64 mstatus) rsA
                                          = register_lookup (R_bitvector_64 mstatus) rsA));
                    exact HmsokA)
              Hgag2 Hx0
              (T2 _ _ u_in_stvec ltac:(vm_compute; reflexivity) LstvecA)
              (T2 _ _ u_in_mie ltac:(vm_compute; reflexivity) LmieA)
              (T2 _ _ u_in_mdl ltac:(vm_compute; reflexivity) LmdlA)
              (T2 _ _ u_in_medl ltac:(vm_compute; reflexivity) LmedlA)
              Lmenv2 Hmste2 Hsste2 Hsenv2
              (T2 _ _ u_in_satp ltac:(vm_compute; reflexivity) LsatpA)
              (T2 _ _ u_in_pcfg ltac:(vm_compute; reflexivity) LpcfgA)
              (T2 _ _ u_in_paddr ltac:(vm_compute; reflexivity) LpaddrA)
              Hmisa2 Helpne2
              (T2 _ _ u_in_mi ltac:(vm_compute; reflexivity) LmiA)
              Htlbok2 Htok' Hpure
              with "Hcert Hk Hany Hctx Hmm Hres Hrw Hro").
  Qed.

End UkEcall.
