{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 22:57:13 2017 " "Info: Processing started: Fri Nov 03 22:57:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Hw1 -c Hw1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hw1 -c Hw1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[3\] Y\[0\] 15.955 ns Longest " "Info: Longest tpd from source pin \"A\[3\]\" to destination pin \"Y\[0\]\" is 15.955 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns A\[3\] 1 PIN PIN_V18 9 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V18; Fanout = 9; PIN Node = 'A\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.052 ns) + CELL(0.357 ns) 6.229 ns LessThan0~1 2 COMB LCCOMB_X19_Y9_N0 5 " "Info: 2: + IC(5.052 ns) + CELL(0.357 ns) = 6.229 ns; Loc. = LCCOMB_X19_Y9_N0; Fanout = 5; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.409 ns" { A[3] LessThan0~1 } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.357 ns) 8.482 ns output~26 3 COMB LCCOMB_X29_Y6_N28 2 " "Info: 3: + IC(1.896 ns) + CELL(0.357 ns) = 8.482 ns; Loc. = LCCOMB_X29_Y6_N28; Fanout = 2; COMB Node = 'output~26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { LessThan0~1 output~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.378 ns) 9.536 ns Y~18 4 COMB LCCOMB_X29_Y7_N30 2 " "Info: 4: + IC(0.676 ns) + CELL(0.378 ns) = 9.536 ns; Loc. = LCCOMB_X29_Y7_N30; Fanout = 2; COMB Node = 'Y~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { output~26 Y~18 } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 9.792 ns Y~21 5 COMB LCCOMB_X29_Y7_N18 6 " "Info: 5: + IC(0.203 ns) + CELL(0.053 ns) = 9.792 ns; Loc. = LCCOMB_X29_Y7_N18; Fanout = 6; COMB Node = 'Y~21'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { Y~18 Y~21 } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.346 ns) 10.401 ns Y~23 6 COMB LCCOMB_X29_Y7_N26 1 " "Info: 6: + IC(0.263 ns) + CELL(0.346 ns) = 10.401 ns; Loc. = LCCOMB_X29_Y7_N26; Fanout = 1; COMB Node = 'Y~23'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.609 ns" { Y~21 Y~23 } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.272 ns) 11.429 ns Y~24 7 COMB LCCOMB_X29_Y3_N2 1 " "Info: 7: + IC(0.756 ns) + CELL(0.272 ns) = 11.429 ns; Loc. = LCCOMB_X29_Y3_N2; Fanout = 1; COMB Node = 'Y~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.028 ns" { Y~23 Y~24 } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.544 ns) + CELL(1.982 ns) 15.955 ns Y\[0\] 8 PIN PIN_D3 0 " "Info: 8: + IC(2.544 ns) + CELL(1.982 ns) = 15.955 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.526 ns" { Y~24 Y[0] } "NODE_NAME" } } { "Hw1.vhd" "" { Text "C:/Users/wang/OneDrive/106-1/VLSI/Hw1/code/Hw1.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.565 ns ( 28.61 % ) " "Info: Total cell delay = 4.565 ns ( 28.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.390 ns ( 71.39 % ) " "Info: Total interconnect delay = 11.390 ns ( 71.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.955 ns" { A[3] LessThan0~1 output~26 Y~18 Y~21 Y~23 Y~24 Y[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.955 ns" { A[3] {} A[3]~combout {} LessThan0~1 {} output~26 {} Y~18 {} Y~21 {} Y~23 {} Y~24 {} Y[0] {} } { 0.000ns 0.000ns 5.052ns 1.896ns 0.676ns 0.203ns 0.263ns 0.756ns 2.544ns } { 0.000ns 0.820ns 0.357ns 0.357ns 0.378ns 0.053ns 0.346ns 0.272ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 22:57:15 2017 " "Info: Processing ended: Fri Nov 03 22:57:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
