#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x185ce80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x188e5d0 .scope module, "tb" "tb" 3 73;
 .timescale -12 -12;
L_0x1862650 .functor NOT 1, L_0x18c8b40, C4<0>, C4<0>, C4<0>;
L_0x1866590 .functor XOR 25, L_0x18c8830, L_0x18c8960, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1880ee0 .functor XOR 25, L_0x1866590, L_0x18c8a00, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x18b6800_0 .net *"_ivl_10", 24 0, L_0x18c8a00;  1 drivers
v0x18b6900_0 .net *"_ivl_12", 24 0, L_0x1880ee0;  1 drivers
v0x18b69e0_0 .net *"_ivl_2", 24 0, L_0x18c8700;  1 drivers
v0x18b6aa0_0 .net *"_ivl_4", 24 0, L_0x18c8830;  1 drivers
v0x18b6b80_0 .net *"_ivl_6", 24 0, L_0x18c8960;  1 drivers
v0x18b6cb0_0 .net *"_ivl_8", 24 0, L_0x1866590;  1 drivers
v0x18b6d90_0 .var "clk", 0 0;
v0x18b6e30_0 .net "done_dut", 0 0, L_0x1862cd0;  1 drivers
v0x18b6ed0_0 .net "done_ref", 0 0, L_0x18c78c0;  1 drivers
v0x18b6f70_0 .net "in", 7 0, v0x18b48e0_0;  1 drivers
v0x18b7010_0 .net "out_bytes_dut", 23 0, L_0x18c8010;  1 drivers
v0x18b70b0_0 .net "out_bytes_ref", 23 0, L_0x18c7a00;  1 drivers
v0x18b7150_0 .net "reset", 0 0, v0x18b49b0_0;  1 drivers
v0x18b71f0_0 .var/2u "stats1", 223 0;
v0x18b72b0_0 .var/2u "strobe", 0 0;
v0x18b7370_0 .net "tb_match", 0 0, L_0x18c8b40;  1 drivers
v0x18b7430_0 .net "tb_mismatch", 0 0, L_0x1862650;  1 drivers
E_0x187c2a0/0 .event negedge, v0x1862da0_0;
E_0x187c2a0/1 .event posedge, v0x1862da0_0;
E_0x187c2a0 .event/or E_0x187c2a0/0, E_0x187c2a0/1;
L_0x18c8700 .concat [ 1 24 0 0], L_0x18c78c0, L_0x18c7a00;
L_0x18c8830 .concat [ 1 24 0 0], L_0x18c78c0, L_0x18c7a00;
L_0x18c8960 .concat [ 1 24 0 0], L_0x1862cd0, L_0x18c8010;
L_0x18c8a00 .concat [ 1 24 0 0], L_0x18c78c0, L_0x18c7a00;
L_0x18c8b40 .cmp/eeq 25, L_0x18c8700, L_0x1880ee0;
S_0x185d080 .scope module, "good1" "reference_module" 3 118, 3 4 0, S_0x188e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_0x188ee20 .param/l "BYTE1" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x188ee60 .param/l "BYTE2" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x188eea0 .param/l "BYTE3" 0 3 11, +C4<00000000000000000000000000000010>;
P_0x188eee0 .param/l "DONE" 0 3 11, +C4<00000000000000000000000000000011>;
L_0x7f6823e2f0a8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x188ccd0_0 .net *"_ivl_10", 23 0, L_0x7f6823e2f0a8;  1 drivers
v0x1862060_0 .net *"_ivl_2", 31 0, L_0x18b7750;  1 drivers
L_0x7f6823e2f018 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18627a0_0 .net *"_ivl_5", 29 0, L_0x7f6823e2f018;  1 drivers
L_0x7f6823e2f060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1862a90_0 .net/2u *"_ivl_6", 31 0, L_0x7f6823e2f060;  1 drivers
v0x1862da0_0 .net "clk", 0 0, v0x18b6d90_0;  1 drivers
v0x18666a0_0 .net "done", 0 0, L_0x18c78c0;  alias, 1 drivers
v0x18b3fb0_0 .net "in", 7 0, v0x18b48e0_0;  alias, 1 drivers
v0x18b4090_0 .net "in3", 0 0, L_0x18b7680;  1 drivers
v0x18b4150_0 .var "next", 1 0;
v0x18b4230_0 .net "out_bytes", 23 0, L_0x18c7a00;  alias, 1 drivers
v0x18b4310_0 .var "out_bytes_r", 23 0;
v0x18b43f0_0 .net "reset", 0 0, v0x18b49b0_0;  alias, 1 drivers
v0x18b44b0_0 .var "state", 1 0;
E_0x1878780 .event posedge, v0x1862da0_0;
E_0x18797a0 .event anyedge, v0x18b44b0_0, v0x18b4090_0;
L_0x18b7680 .part v0x18b48e0_0, 3, 1;
L_0x18b7750 .concat [ 2 30 0 0], v0x18b44b0_0, L_0x7f6823e2f018;
L_0x18c78c0 .cmp/eq 32, L_0x18b7750, L_0x7f6823e2f060;
L_0x18c7a00 .functor MUXZ 24, L_0x7f6823e2f0a8, v0x18b4310_0, L_0x18c78c0, C4<>;
S_0x18b4630 .scope module, "stim1" "stimulus_gen" 3 113, 3 43 0, S_0x188e5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x18b4820_0 .net "clk", 0 0, v0x18b6d90_0;  alias, 1 drivers
v0x18b48e0_0 .var "in", 7 0;
v0x18b49b0_0 .var "reset", 0 0;
E_0x18599f0 .event negedge, v0x1862da0_0;
S_0x18b4ad0 .scope module, "top_module1" "top_module" 3 125, 4 1 0, S_0x188e5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 24 "out_bytes";
    .port_info 4 /OUTPUT 1 "done";
P_0x18b4ce0 .param/l "DONE" 0 4 18, C4<10>;
P_0x18b4d20 .param/l "IDLE" 0 4 16, C4<00>;
P_0x18b4d60 .param/l "SEARCH" 0 4 17, C4<01>;
L_0x18629c0 .functor AND 1, L_0x18c7b70, L_0x18c7e30, C4<1>, C4<1>;
L_0x1862cd0 .functor AND 1, L_0x18c81d0, L_0x18c8520, C4<1>, C4<1>;
L_0x7f6823e2f0f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x18b4fe0_0 .net/2u *"_ivl_0", 1 0, L_0x7f6823e2f0f0;  1 drivers
v0x18b50e0_0 .net *"_ivl_10", 0 0, L_0x18c7e30;  1 drivers
v0x18b51a0_0 .net *"_ivl_13", 0 0, L_0x18629c0;  1 drivers
L_0x7f6823e2f1c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18b5270_0 .net/2u *"_ivl_14", 23 0, L_0x7f6823e2f1c8;  1 drivers
L_0x7f6823e2f210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x18b5350_0 .net/2u *"_ivl_18", 1 0, L_0x7f6823e2f210;  1 drivers
v0x18b5480_0 .net *"_ivl_2", 0 0, L_0x18c7b70;  1 drivers
v0x18b5540_0 .net *"_ivl_20", 0 0, L_0x18c81d0;  1 drivers
v0x18b5600_0 .net *"_ivl_22", 31 0, L_0x18c8310;  1 drivers
L_0x7f6823e2f258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18b56e0_0 .net *"_ivl_25", 28 0, L_0x7f6823e2f258;  1 drivers
L_0x7f6823e2f2a0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x18b5850_0 .net/2u *"_ivl_26", 31 0, L_0x7f6823e2f2a0;  1 drivers
v0x18b5930_0 .net *"_ivl_28", 0 0, L_0x18c8520;  1 drivers
v0x18b59f0_0 .net *"_ivl_4", 31 0, L_0x18c7c90;  1 drivers
L_0x7f6823e2f138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x18b5ad0_0 .net *"_ivl_7", 28 0, L_0x7f6823e2f138;  1 drivers
L_0x7f6823e2f180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x18b5bb0_0 .net/2u *"_ivl_8", 31 0, L_0x7f6823e2f180;  1 drivers
v0x18b5c90_0 .net "clk", 0 0, v0x18b6d90_0;  alias, 1 drivers
v0x18b5d30_0 .var "counter", 2 0;
v0x18b5e10_0 .net "done", 0 0, L_0x1862cd0;  alias, 1 drivers
v0x18b5fe0_0 .net "in", 7 0, v0x18b48e0_0;  alias, 1 drivers
v0x18b60f0_0 .var "message", 23 0;
v0x18b61d0_0 .net "out_bytes", 23 0, L_0x18c8010;  alias, 1 drivers
v0x18b62b0_0 .net "reset", 0 0, v0x18b49b0_0;  alias, 1 drivers
v0x18b63a0_0 .var "state", 1 0;
v0x18b6480_0 .var "sync_reset", 0 0;
E_0x18962f0 .event posedge, v0x18b43f0_0, v0x1862da0_0;
L_0x18c7b70 .cmp/eq 2, v0x18b63a0_0, L_0x7f6823e2f0f0;
L_0x18c7c90 .concat [ 3 29 0 0], v0x18b5d30_0, L_0x7f6823e2f138;
L_0x18c7e30 .cmp/eq 32, L_0x18c7c90, L_0x7f6823e2f180;
L_0x18c8010 .functor MUXZ 24, L_0x7f6823e2f1c8, v0x18b60f0_0, L_0x18629c0, C4<>;
L_0x18c81d0 .cmp/eq 2, v0x18b63a0_0, L_0x7f6823e2f210;
L_0x18c8310 .concat [ 3 29 0 0], v0x18b5d30_0, L_0x7f6823e2f258;
L_0x18c8520 .cmp/eq 32, L_0x18c8310, L_0x7f6823e2f2a0;
S_0x18b65e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 134, 3 134 0, S_0x188e5d0;
 .timescale -12 -12;
E_0x1896610 .event anyedge, v0x18b72b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b72b0_0;
    %nor/r;
    %assign/vec4 v0x18b72b0_0, 0;
    %wait E_0x1896610;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b4630;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x18599f0;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x18b48e0_0, 0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x18b49b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18b49b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x18b48e0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1878780;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 200, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x18b48e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x18b48e0_0, 4, 5;
    %wait E_0x1878780;
    %vpi_func 3 62 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x18b48e0_0, 0;
    %wait E_0x1878780;
    %vpi_func 3 64 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x18b48e0_0, 0;
    %wait E_0x1878780;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x185d080;
T_2 ;
Ewait_0 .event/or E_0x18797a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x18b44b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x18b4090_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.6, 8;
T_2.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.6, 8;
 ; End of false expr.
    %blend;
T_2.6;
    %pad/s 2;
    %store/vec4 v0x18b4150_0, 0, 2;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x18b4150_0, 0, 2;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x18b4150_0, 0, 2;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x18b4090_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 2;
    %store/vec4 v0x18b4150_0, 0, 2;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x185d080;
T_3 ;
    %wait E_0x1878780;
    %load/vec4 v0x18b43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b44b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x18b4150_0;
    %assign/vec4 v0x18b44b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x185d080;
T_4 ;
    %wait E_0x1878780;
    %load/vec4 v0x18b4310_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x18b3fb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x18b4310_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18b4ad0;
T_5 ;
    %wait E_0x18962f0;
    %load/vec4 v0x18b62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x18b60f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x18b63a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x18b62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x18b60f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x18b5fe0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %load/vec4 v0x18b5fe0_0;
    %load/vec4 v0x18b60f0_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x18b60f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
T_5.9 ;
T_5.8 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x18b62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x18b60f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x18b5fe0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x18b5d30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
T_5.16 ;
    %load/vec4 v0x18b5fe0_0;
    %load/vec4 v0x18b60f0_0;
    %parti/s 16, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x18b60f0_0, 0;
    %load/vec4 v0x18b5d30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x18b60f0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
T_5.14 ;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x18b62b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x18b63a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x18b5d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x18b4ad0;
T_6 ;
    %wait E_0x1878780;
    %load/vec4 v0x18b6480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x18b6480_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x188e5d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b6d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b72b0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x188e5d0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b6d90_0;
    %inv;
    %store/vec4 v0x18b6d90_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x188e5d0;
T_9 ;
    %vpi_call/w 3 105 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 106 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b4820_0, v0x18b7430_0, v0x18b6d90_0, v0x18b6f70_0, v0x18b7150_0, v0x18b70b0_0, v0x18b7010_0, v0x18b6ed0_0, v0x18b6e30_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x188e5d0;
T_10 ;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 143 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_bytes", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has no mismatches.", "out_bytes" {0 0 0};
T_10.1 ;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_10.3 ;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 148 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 149 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 150 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x188e5d0;
T_11 ;
    %wait E_0x187c2a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b71f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
    %load/vec4 v0x18b7370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b71f0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x18b70b0_0;
    %load/vec4 v0x18b70b0_0;
    %load/vec4 v0x18b7010_0;
    %xor;
    %load/vec4 v0x18b70b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
T_11.4 ;
    %load/vec4 v0x18b6ed0_0;
    %load/vec4 v0x18b6ed0_0;
    %load/vec4 v0x18b6e30_0;
    %xor;
    %load/vec4 v0x18b6ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.8, 6;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.10, 4;
    %vpi_func 3 168 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
T_11.10 ;
    %load/vec4 v0x18b71f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b71f0_0, 4, 32;
T_11.8 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_ps2data/fsm_ps2data_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/fsm_ps2data/iter4/response0/top_module.sv";
