;------------------------------------------------------------------------------
;
; Simple Debug Kernel for CPU supervisor on Z80 Project Mark 2
; File Version 1 - 20 - Sep - 2009
; hairymnstr@gmail.com
;
; Copyright (C) 2009  Nathan Dumont
;
; This program is free software: you can redistribute it and/or modify
; it under the terms of the GNU General Public License as published by
; the Free Software Foundation, either version 3 of the License, or
; (at your option) any later version.
;
; This program is distributed in the hope that it will be useful,
; but WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
; GNU General Public License for more details.
;
; You should have received a copy of the GNU General Public License
; along with this program.  If not, see <http://www.gnu.org/licenses/>.
;
;
;------------------------------------------------------------------------------

list p=18f4520
#include <p18f4520.inc>

errorlevel -302
errorlevel -205

CONFIG OSC = HSPLL
CONFIG FCMEN = ON, IESO = OFF, PWRT = ON, BOREN = OFF, BORV = 0
CONFIG WDT = OFF, WDTPS = 1, MCLRE = ON, LPT1OSC = OFF
CONFIG PBADEN = OFF, CCP2MX = PORTC, STVREN = ON, LVP = OFF
CONFIG XINST = OFF, DEBUG = OFF, CP0 = OFF, CP1 = OFF, CP2 = OFF, CP3 = OFF
CONFIG CPB = OFF, CPD = OFF, WRT0 = OFF, WRT1 = OFF, WRT2 = OFF, WRT3 = OFF
CONFIG WRTB = OFF, WRTC = OFF, WRTD = OFF, EBTR0 = OFF, EBTR1 = OFF
CONFIG EBTR2 = OFF, EBTR3 = OFF, EBTRB = OFF

;== PORT Definitions ==========================================================

;-- PORT A --------------------------------------------------------------------

P_RESET         EQU     0
P_BUSRQ         EQU     1
P_MREQ          EQU     2
P_IORQ          EQU     3
P_WAIT          EQU     4
P_HI_LAT        EQU     5

;-- PORT C --------------------------------------------------------------------

P_BUSACK        EQU     0
P_SD_CS         EQU     1
P_CLK           EQU     2
P_SD_CK         EQU     3
P_SD_DI         EQU     4
P_SD_DO         EQU     5
P_TX            EQU     6
P_RX            EQU     7

;-- PORT E --------------------------------------------------------------------

P_RD            EQU     0
P_WR            EQU     1
P_CS            EQU     2

;== Variables =================================================================

UDATA

count   RES     3
LO_ADDR RES     1
HI_ADDR RES     1
DREG    RES     1

org 0x00
    goto init

org 0x08
interrupt
    btfsc       PIR1,RCIF       ;test serial receive interrupt flag
    call        serial_rx_int   ;set, so handle received data
    retfie      FAST            ;all interrupts serviced, return reinstating context

init
    call        serial_init     ; initialise the serial port
    call        set_master      ; Z80 not fitted so PIC is always master atm.
    movlw       0x00
    movwf       HI_ADDR
    movlw       0x01
    movwf       LO_ADDR         ; Port address of "debug port"
    bcf         TRISC,5         ; the extra LED on SD card port needs output
    bsf         LATC,5          ; turn the extra LED on
    movlw       0x01
    movwf       DREG            ; initialise DREG with a 1 in the lsb

main
    ; "Cylon" demo, aka night-rider demo or any other follower light sequence
    ; writes the next 2^n number to the debug port each time
    ; shows any shorts on the data bus

    ; serial test, send a * every time a light is changed
    ;movlw       '*'
    ;call        serial_send
    call        io_write
    call        delay
    rlncf       DREG,f
    bra         main





;== Z80 Bus interfacing functions =============================================

;******************************************************************************
;*                                                                            *
;* set_master - configure pins so PIC is master device                        *
;*                                                                            *
;* Inputs:  NONE                                                              *
;* Outputs: NONE                                                              *
;* Called:                                                                    *
;* Changes: TRISB, TRISE, TRISA                                               *
;*                                                                            *
;******************************************************************************

set_master


    ; set the address pins to output
    clrf        TRISB
    movlw       b'11101100'     ;RD and WR as output, disable PSP
    andwf       TRISE,f
    movlw       0xFF
    movwf       LATE            ;set RD and WR High

    movlw       b'11010000'
    andwf       TRISA,f
    movlw       b'00111100'
    iorwf       LATA,f
    return

;******************************************************************************
;*                                                                            *
;* io_read - Read an address on the IO bus                                    *
;*                                                                            *
;* Inputs:  HI_ADDR, LO_ADDR                                                  *
;* Outputs: DREG                                                              *
;* Called:                                                                    *
;* Changes:                                                                   *
;*                                                                            *
;* Asssumes the PIC is in master mode (WAIT in, RD,WR,IORQ,MREQ and ADDR out  *
;*                                                                            *
;******************************************************************************

io_read
    ; set address
    movf    HI_ADDR,w
    movwf   LATB
    bcf     LATA,P_HI_LAT
    movf    LO_ADDR,w
    bsf     LATA,P_HI_LAT
    movwf   LATB
    ; 200ns delay before IORQ and RD
    nop
    bcf     LATA,P_IORQ
    bcf     LATE,P_RD
    nop
    ; mandatory wait state
io_read_wait_loop
    btfss   PORTA,P_WAIT
    bra     io_read_wait_loop
    ; store the read data
    movf    PORTD,w
    ;release IORQ and RD
    bsf     LATE,P_RD
    bsf     LATA,P_IORQ
    movwf   DREG
    return

;******************************************************************************
;*                                                                            *
;* io_write - Write an address on the IO bus                                  *
;*                                                                            *
;* Inputs:  HI_ADDR, LO_ADDR, DREG                                            *
;* Outputs: NONE                                                              *
;* Called:                                                                    *
;* Changes:                                                                   *
;*                                                                            *
;* Asssumes the PIC is in master mode (WAIT in, RD,WR,IORQ,MREQ and ADDR out  *
;*                                                                            *
;******************************************************************************

io_write
    ; set address
    movf        HI_ADDR,w
    movwf       LATB
    bcf         LATA,P_HI_LAT
    movf        LO_ADDR,w
    bsf         LATA,P_HI_LAT
    movwf       LATB
    ; 200ns delay before IORQ and RD
    movf        DREG,w          ; write the data to the bus
    movwf       LATD
    clrf        TRISD           ; don't forget to drive the bus for a write!!
    bcf         LATA,P_IORQ
    bcf         LATE,P_WR
    nop
    ; mandatory wait state
io_write_wait_loop
    btfss       PORTA,P_WAIT
    bra         io_write_wait_loop
    ;release IORQ and RD
    bsf         LATE,P_WR
    bsf         LATA,P_IORQ
    setf        TRISD           ; stop driving the bus again
    return

;******************************************************************************
;*                                                                            *
;* mem_read - Read from an address on the memory bus                          *
;*                                                                            *
;* Inputs:  HI_ADDR, LO_ADDR                                                  *
;* Outputs: DREG                                                              *
;* Called:                                                                    *
;* Changes:                                                                   *
;*                                                                            *
;* Asssumes the PIC is in master mode (WAIT in, RD,WR,IORQ,MREQ and ADDR out) *
;*                                                                            *
;******************************************************************************

mem_read
    ; set address
    movf    HI_ADDR,w
    movwf   LATB
    bcf     LATA,P_HI_LAT
    movf    LO_ADDR,w
    bsf     LATA,P_HI_LAT
    movwf   LATB
    bcf     LATA,P_MREQ
    bcf     LATE,P_RD
mem_read_wait_loop
    btfss   PORTA,P_WAIT
    bra     mem_read_wait_loop
    ; store the read data
    movf    PORTD,w
    ;release IORQ and RD
    bsf     LATE,P_RD
    bsf     LATA,P_MREQ
    movwf   DREG
    return

;******************************************************************************
;*                                                                            *
;* mem_write - Write to an address on the memory bus                          *
;*                                                                            *
;* Inputs:  HI_ADDR, LO_ADDR, DREG                                            *
;* Outputs: NONE                                                              *
;* Called:                                                                    *
;* Changes:                                                                   *
;*                                                                            *
;* Asssumes the PIC is in master mode (WAIT in, RD,WR,IORQ,MREQ and ADDR out) *
;*                                                                            *
;******************************************************************************

mem_write
    ; set address
    movf        HI_ADDR,w
    movwf       LATB
    bcf         LATA,P_HI_LAT
    movf        LO_ADDR,w
    bsf         LATA,P_HI_LAT
    movwf       LATB
    ; 200ns delay before IORQ and RD
    movf        DREG,w          ; write the data to the bus
    movwf       LATD
    clrf        TRISD           ; don't forget to drive the bus for a write!!
    bcf         LATA,P_MREQ
    bcf         LATE,P_WR
    ; mandatory wait state
mem_write_wait_loop
    btfss       PORTA,P_WAIT
    bra         mem_write_wait_loop
    ;release IORQ and RD
    bsf         LATE,P_WR
    bsf         LATA,P_MREQ
    setf        TRISD           ; stop driving the bus again
    return


;== Serial Console Functions ==================================================

;******************************************************************************
;*                                                                            *
;* serial_init - set up the serial port for PC comms                          *
;*                                                                            *
;* Inputs:  NONE                                                              *
;* Outputs: NONE                                                              *
;* Called:                                                                    *
;* Changes: SPBRG, RCSTA, TXSTA, BAUDCON, TRISC, RCON, PIR1, PIE1, INTCON     *
;*                                                                            *
;******************************************************************************

serial_init
    ; first make sure that the RX and TX are both set input, hardware changes
    ; this once the UART is enabled
    movlw       b'11000000'
    iorwf       TRISC,f

    ; next set the UART up
    movlw       0x10
    movwf       SPBRG
    movlw       0x04
    movwf       SPBRGH          ; 9600 baud high speed 16 bit mode
    movlw       b'00100100'     ; enable sending, 8-bit, high speed baud rate
    movwf       TXSTA
    movlw       b'00010000'     ; enable receiving 8-bit
    movwf       RCSTA
    movlw       b'00001000'     ; no-auto sensing - 16 bit baud rate
    movwf       BAUDCON
    bsf         RCSTA,SPEN      ; enable the serial port

    ; set up interrupt on receive
    bsf         RCON, IPEN
    bcf         PIR1, RCIF
    bsf         PIE1, RCIE
    bsf         INTCON, GIEH    ; enable global interrupts
    return

;******************************************************************************
;*                                                                            *
;* serial_send - send the contents of W via the UART                          *
;*                                                                            *
;* Inputs:  Byte to send in W                                                 *
;* Outputs: NONE                                                              *
;* Called:                                                                    *
;* Changes: TXREG                                                             *
;*                                                                            *
;******************************************************************************

serial_send
    btfss PIR1,TXIF     ;test transmit interrupt flag
    bra serial_send     ;if clear, TXREG is full
    movwf TXREG         ;if set, TXREG is empty, so copy data into it
    return

;******************************************************************************
;*                                                                            *
;* serial_rx_int - UART receive interrupt routine                             *
;*                                                                            *
;* Inputs:  None                                                              *
;* Outputs: None                                                              *
;* Called:                                                                    *
;* Changes: PIR1, w                                                           *
;*                                                                            *
;******************************************************************************

serial_rx_int
    movlw       b'00000110'
    andwf       RCSTA,w                 ;test if either of the error bits are set
    bnz         serial_rx_int_error     ;if result is not zero an error occurred
serial_rx_int_no_error                  ;if no error occurred, just echo input
    movlw       'Y'
    call        serial_send
    movlw       'o'
    call        serial_send
    movlw       'u'
    call        serial_send
    movlw       ' '
    call        serial_send
    movlw       'S'
    call        serial_send
    movlw       'a'
    call        serial_send
    movlw       'i'
    call        serial_send
    movlw       'd'
    call        serial_send
    movlw       ' '
    call        serial_send
    movf        RCREG,w                 ;get what was received, clearing the RCIF
    call        serial_send             ;and send it back
    movlw       0x0A
    call        serial_send
    return                              ;process the next interrupt
serial_rx_int_error
    bcf         RCSTA,CREN              ;clear the CREN bit to clear errors
    movlw       0x15                    ;prepare a NAK symbol
    call        serial_send             ;and send it
    bsf         RCSTA,CREN              ;re-enable receiving
    movf        RCREG,w                 ;have to read the RCREG to clear the interrupt
    return





delay
    clrf count
    clrf count+1
    movlw 0x08
    movwf count+2
delay_loop
    decfsz count,f
    goto delay_loop
    decfsz count+1,f
    goto delay_loop
    decfsz count+2,f
    goto delay_loop
    return

end