{
  "module_name": "imx355.c",
  "hash_id": "e70d04c497c33d9a1d185e6632d7dde33384a4ee072a3c0b2c2409e6a93a3650",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/imx355.c",
  "human_readable_source": "\n\n\n#include <asm/unaligned.h>\n#include <linux/acpi.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-event.h>\n#include <media/v4l2-fwnode.h>\n\n#define IMX355_REG_MODE_SELECT\t\t0x0100\n#define IMX355_MODE_STANDBY\t\t0x00\n#define IMX355_MODE_STREAMING\t\t0x01\n\n \n#define IMX355_REG_CHIP_ID\t\t0x0016\n#define IMX355_CHIP_ID\t\t\t0x0355\n\n \n#define IMX355_REG_FLL\t\t\t0x0340\n#define IMX355_FLL_MAX\t\t\t0xffff\n\n \n#define IMX355_REG_EXPOSURE\t\t0x0202\n#define IMX355_EXPOSURE_MIN\t\t1\n#define IMX355_EXPOSURE_STEP\t\t1\n#define IMX355_EXPOSURE_DEFAULT\t\t0x0282\n\n \n#define IMX355_REG_ANALOG_GAIN\t\t0x0204\n#define IMX355_ANA_GAIN_MIN\t\t0\n#define IMX355_ANA_GAIN_MAX\t\t960\n#define IMX355_ANA_GAIN_STEP\t\t1\n#define IMX355_ANA_GAIN_DEFAULT\t\t0\n\n \n#define IMX355_REG_DPGA_USE_GLOBAL_GAIN\t0x3070\n#define IMX355_REG_DIG_GAIN_GLOBAL\t0x020e\n#define IMX355_DGTL_GAIN_MIN\t\t256\n#define IMX355_DGTL_GAIN_MAX\t\t4095\n#define IMX355_DGTL_GAIN_STEP\t\t1\n#define IMX355_DGTL_GAIN_DEFAULT\t256\n\n \n#define IMX355_REG_TEST_PATTERN\t\t0x0600\n#define IMX355_TEST_PATTERN_DISABLED\t\t0\n#define IMX355_TEST_PATTERN_SOLID_COLOR\t\t1\n#define IMX355_TEST_PATTERN_COLOR_BARS\t\t2\n#define IMX355_TEST_PATTERN_GRAY_COLOR_BARS\t3\n#define IMX355_TEST_PATTERN_PN9\t\t\t4\n\n \n#define IMX355_REG_ORIENTATION\t\t0x0101\n\n \n#define IMX355_LINK_FREQ_DEFAULT\t360000000\n#define IMX355_EXT_CLK\t\t\t19200000\n#define IMX355_LINK_FREQ_INDEX\t\t0\n\nstruct imx355_reg {\n\tu16 address;\n\tu8 val;\n};\n\nstruct imx355_reg_list {\n\tu32 num_of_regs;\n\tconst struct imx355_reg *regs;\n};\n\n \nstruct imx355_mode {\n\t \n\tu32 width;\n\t \n\tu32 height;\n\n\t \n\tu32 fll_def;\n\tu32 fll_min;\n\n\t \n\tu32 llp;\n\n\t \n\tu32 link_freq_index;\n\n\t \n\tstruct imx355_reg_list reg_list;\n};\n\nstruct imx355_hwcfg {\n\tu32 ext_clk;\t\t\t \n\ts64 *link_freqs;\t\t \n\tunsigned int nr_of_link_freqs;\n};\n\nstruct imx355 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *exposure;\n\tstruct v4l2_ctrl *vflip;\n\tstruct v4l2_ctrl *hflip;\n\n\t \n\tconst struct imx355_mode *cur_mode;\n\n\tstruct imx355_hwcfg *hwcfg;\n\ts64 link_def_freq;\t \n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n};\n\nstatic const struct imx355_reg imx355_global_regs[] = {\n\t{ 0x0136, 0x13 },\n\t{ 0x0137, 0x33 },\n\t{ 0x304e, 0x03 },\n\t{ 0x4348, 0x16 },\n\t{ 0x4350, 0x19 },\n\t{ 0x4408, 0x0a },\n\t{ 0x440c, 0x0b },\n\t{ 0x4411, 0x5f },\n\t{ 0x4412, 0x2c },\n\t{ 0x4623, 0x00 },\n\t{ 0x462c, 0x0f },\n\t{ 0x462d, 0x00 },\n\t{ 0x462e, 0x00 },\n\t{ 0x4684, 0x54 },\n\t{ 0x480a, 0x07 },\n\t{ 0x4908, 0x07 },\n\t{ 0x4909, 0x07 },\n\t{ 0x490d, 0x0a },\n\t{ 0x491e, 0x0f },\n\t{ 0x4921, 0x06 },\n\t{ 0x4923, 0x28 },\n\t{ 0x4924, 0x28 },\n\t{ 0x4925, 0x29 },\n\t{ 0x4926, 0x29 },\n\t{ 0x4927, 0x1f },\n\t{ 0x4928, 0x20 },\n\t{ 0x4929, 0x20 },\n\t{ 0x492a, 0x20 },\n\t{ 0x492c, 0x05 },\n\t{ 0x492d, 0x06 },\n\t{ 0x492e, 0x06 },\n\t{ 0x492f, 0x06 },\n\t{ 0x4930, 0x03 },\n\t{ 0x4931, 0x04 },\n\t{ 0x4932, 0x04 },\n\t{ 0x4933, 0x05 },\n\t{ 0x595e, 0x01 },\n\t{ 0x5963, 0x01 },\n\t{ 0x3030, 0x01 },\n\t{ 0x3031, 0x01 },\n\t{ 0x3045, 0x01 },\n\t{ 0x4010, 0x00 },\n\t{ 0x4011, 0x00 },\n\t{ 0x4012, 0x00 },\n\t{ 0x4013, 0x01 },\n\t{ 0x68a8, 0xfe },\n\t{ 0x68a9, 0xff },\n\t{ 0x6888, 0x00 },\n\t{ 0x6889, 0x00 },\n\t{ 0x68b0, 0x00 },\n\t{ 0x3058, 0x00 },\n\t{ 0x305a, 0x00 },\n};\n\nstatic const struct imx355_reg_list imx355_global_setting = {\n\t.num_of_regs = ARRAY_SIZE(imx355_global_regs),\n\t.regs = imx355_global_regs,\n};\n\nstatic const struct imx355_reg mode_3268x2448_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x0a },\n\t{ 0x0341, 0x37 },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x08 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x08 },\n\t{ 0x0348, 0x0c },\n\t{ 0x0349, 0xcb },\n\t{ 0x034a, 0x09 },\n\t{ 0x034b, 0x97 },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x0c },\n\t{ 0x034d, 0xc4 },\n\t{ 0x034e, 0x09 },\n\t{ 0x034f, 0x90 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_3264x2448_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x0a },\n\t{ 0x0341, 0x37 },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x08 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x08 },\n\t{ 0x0348, 0x0c },\n\t{ 0x0349, 0xc7 },\n\t{ 0x034a, 0x09 },\n\t{ 0x034b, 0x97 },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x0c },\n\t{ 0x034d, 0xc0 },\n\t{ 0x034e, 0x09 },\n\t{ 0x034f, 0x90 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_3280x2464_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x0a },\n\t{ 0x0341, 0x37 },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x0c },\n\t{ 0x0349, 0xcf },\n\t{ 0x034a, 0x09 },\n\t{ 0x034b, 0x9f },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x0c },\n\t{ 0x034d, 0xd0 },\n\t{ 0x034e, 0x09 },\n\t{ 0x034f, 0xa0 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1940x1096_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x02 },\n\t{ 0x0345, 0xa0 },\n\t{ 0x0346, 0x02 },\n\t{ 0x0347, 0xac },\n\t{ 0x0348, 0x0a },\n\t{ 0x0349, 0x33 },\n\t{ 0x034a, 0x06 },\n\t{ 0x034b, 0xf3 },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x07 },\n\t{ 0x034d, 0x94 },\n\t{ 0x034e, 0x04 },\n\t{ 0x034f, 0x48 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1936x1096_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x02 },\n\t{ 0x0345, 0xa0 },\n\t{ 0x0346, 0x02 },\n\t{ 0x0347, 0xac },\n\t{ 0x0348, 0x0a },\n\t{ 0x0349, 0x2f },\n\t{ 0x034a, 0x06 },\n\t{ 0x034b, 0xf3 },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x07 },\n\t{ 0x034d, 0x90 },\n\t{ 0x034e, 0x04 },\n\t{ 0x034f, 0x48 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1924x1080_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x02 },\n\t{ 0x0345, 0xa8 },\n\t{ 0x0346, 0x02 },\n\t{ 0x0347, 0xb4 },\n\t{ 0x0348, 0x0a },\n\t{ 0x0349, 0x2b },\n\t{ 0x034a, 0x06 },\n\t{ 0x034b, 0xeb },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x07 },\n\t{ 0x034d, 0x84 },\n\t{ 0x034e, 0x04 },\n\t{ 0x034f, 0x38 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1920x1080_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x02 },\n\t{ 0x0345, 0xa8 },\n\t{ 0x0346, 0x02 },\n\t{ 0x0347, 0xb4 },\n\t{ 0x0348, 0x0a },\n\t{ 0x0349, 0x27 },\n\t{ 0x034a, 0x06 },\n\t{ 0x034b, 0xeb },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x00 },\n\t{ 0x0901, 0x11 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x07 },\n\t{ 0x034d, 0x80 },\n\t{ 0x034e, 0x04 },\n\t{ 0x034f, 0x38 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1640x1232_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x07 },\n\t{ 0x0343, 0x2c },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x0c },\n\t{ 0x0349, 0xcf },\n\t{ 0x034a, 0x09 },\n\t{ 0x034b, 0x9f },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x22 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x06 },\n\t{ 0x034d, 0x68 },\n\t{ 0x034e, 0x04 },\n\t{ 0x034f, 0xd0 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1640x922_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x07 },\n\t{ 0x0343, 0x2c },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x01 },\n\t{ 0x0347, 0x30 },\n\t{ 0x0348, 0x0c },\n\t{ 0x0349, 0xcf },\n\t{ 0x034a, 0x08 },\n\t{ 0x034b, 0x63 },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x22 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x06 },\n\t{ 0x034d, 0x68 },\n\t{ 0x034e, 0x03 },\n\t{ 0x034f, 0x9a },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1300x736_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x07 },\n\t{ 0x0343, 0x2c },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x01 },\n\t{ 0x0345, 0x58 },\n\t{ 0x0346, 0x01 },\n\t{ 0x0347, 0xf0 },\n\t{ 0x0348, 0x0b },\n\t{ 0x0349, 0x7f },\n\t{ 0x034a, 0x07 },\n\t{ 0x034b, 0xaf },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x22 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x05 },\n\t{ 0x034d, 0x14 },\n\t{ 0x034e, 0x02 },\n\t{ 0x034f, 0xe0 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1296x736_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x07 },\n\t{ 0x0343, 0x2c },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x01 },\n\t{ 0x0345, 0x58 },\n\t{ 0x0346, 0x01 },\n\t{ 0x0347, 0xf0 },\n\t{ 0x0348, 0x0b },\n\t{ 0x0349, 0x77 },\n\t{ 0x034a, 0x07 },\n\t{ 0x034b, 0xaf },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x22 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x05 },\n\t{ 0x034d, 0x10 },\n\t{ 0x034e, 0x02 },\n\t{ 0x034f, 0xe0 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1284x720_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x07 },\n\t{ 0x0343, 0x2c },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x01 },\n\t{ 0x0345, 0x68 },\n\t{ 0x0346, 0x02 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x0b },\n\t{ 0x0349, 0x6f },\n\t{ 0x034a, 0x07 },\n\t{ 0x034b, 0x9f },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x22 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x05 },\n\t{ 0x034d, 0x04 },\n\t{ 0x034e, 0x02 },\n\t{ 0x034f, 0xd0 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_1280x720_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x07 },\n\t{ 0x0343, 0x2c },\n\t{ 0x0340, 0x05 },\n\t{ 0x0341, 0x1a },\n\t{ 0x0344, 0x01 },\n\t{ 0x0345, 0x68 },\n\t{ 0x0346, 0x02 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x0b },\n\t{ 0x0349, 0x67 },\n\t{ 0x034a, 0x07 },\n\t{ 0x034b, 0x9f },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x22 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x05 },\n\t{ 0x034d, 0x00 },\n\t{ 0x034e, 0x02 },\n\t{ 0x034f, 0xd0 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x00 },\n\t{ 0x0701, 0x10 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const struct imx355_reg mode_820x616_regs[] = {\n\t{ 0x0112, 0x0a },\n\t{ 0x0113, 0x0a },\n\t{ 0x0114, 0x03 },\n\t{ 0x0342, 0x0e },\n\t{ 0x0343, 0x58 },\n\t{ 0x0340, 0x02 },\n\t{ 0x0341, 0x8c },\n\t{ 0x0344, 0x00 },\n\t{ 0x0345, 0x00 },\n\t{ 0x0346, 0x00 },\n\t{ 0x0347, 0x00 },\n\t{ 0x0348, 0x0c },\n\t{ 0x0349, 0xcf },\n\t{ 0x034a, 0x09 },\n\t{ 0x034b, 0x9f },\n\t{ 0x0220, 0x00 },\n\t{ 0x0222, 0x01 },\n\t{ 0x0900, 0x01 },\n\t{ 0x0901, 0x44 },\n\t{ 0x0902, 0x00 },\n\t{ 0x034c, 0x03 },\n\t{ 0x034d, 0x34 },\n\t{ 0x034e, 0x02 },\n\t{ 0x034f, 0x68 },\n\t{ 0x0301, 0x05 },\n\t{ 0x0303, 0x01 },\n\t{ 0x0305, 0x02 },\n\t{ 0x0306, 0x00 },\n\t{ 0x0307, 0x78 },\n\t{ 0x030b, 0x01 },\n\t{ 0x030d, 0x02 },\n\t{ 0x030e, 0x00 },\n\t{ 0x030f, 0x4b },\n\t{ 0x0310, 0x00 },\n\t{ 0x0700, 0x02 },\n\t{ 0x0701, 0x78 },\n\t{ 0x0820, 0x0b },\n\t{ 0x0821, 0x40 },\n\t{ 0x3088, 0x04 },\n\t{ 0x6813, 0x02 },\n\t{ 0x6835, 0x07 },\n\t{ 0x6836, 0x01 },\n\t{ 0x6837, 0x04 },\n\t{ 0x684d, 0x07 },\n\t{ 0x684e, 0x01 },\n\t{ 0x684f, 0x04 },\n};\n\nstatic const char * const imx355_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Solid Colour\",\n\t\"Eight Vertical Colour Bars\",\n\t\"Colour Bars With Fade to Grey\",\n\t\"Pseudorandom Sequence (PN9)\",\n};\n\n \nstatic const s64 link_freq_menu_items[] = {\n\tIMX355_LINK_FREQ_DEFAULT,\n};\n\n \nstatic const struct imx355_mode supported_modes[] = {\n\t{\n\t\t.width = 3280,\n\t\t.height = 2464,\n\t\t.fll_def = 2615,\n\t\t.fll_min = 2615,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_3280x2464_regs),\n\t\t\t.regs = mode_3280x2464_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 3268,\n\t\t.height = 2448,\n\t\t.fll_def = 2615,\n\t\t.fll_min = 2615,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_3268x2448_regs),\n\t\t\t.regs = mode_3268x2448_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 3264,\n\t\t.height = 2448,\n\t\t.fll_def = 2615,\n\t\t.fll_min = 2615,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_3264x2448_regs),\n\t\t\t.regs = mode_3264x2448_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1940,\n\t\t.height = 1096,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1940x1096_regs),\n\t\t\t.regs = mode_1940x1096_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1936,\n\t\t.height = 1096,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1936x1096_regs),\n\t\t\t.regs = mode_1936x1096_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1924,\n\t\t.height = 1080,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1924x1080_regs),\n\t\t\t.regs = mode_1924x1080_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1920,\n\t\t.height = 1080,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1920x1080_regs),\n\t\t\t.regs = mode_1920x1080_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1640,\n\t\t.height = 1232,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 1836,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1640x1232_regs),\n\t\t\t.regs = mode_1640x1232_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1640,\n\t\t.height = 922,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 1836,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1640x922_regs),\n\t\t\t.regs = mode_1640x922_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1300,\n\t\t.height = 736,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 1836,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1300x736_regs),\n\t\t\t.regs = mode_1300x736_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1296,\n\t\t.height = 736,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 1836,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1296x736_regs),\n\t\t\t.regs = mode_1296x736_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1284,\n\t\t.height = 720,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 1836,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1284x720_regs),\n\t\t\t.regs = mode_1284x720_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 1280,\n\t\t.height = 720,\n\t\t.fll_def = 1306,\n\t\t.fll_min = 1306,\n\t\t.llp = 1836,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_1280x720_regs),\n\t\t\t.regs = mode_1280x720_regs,\n\t\t},\n\t},\n\t{\n\t\t.width = 820,\n\t\t.height = 616,\n\t\t.fll_def = 652,\n\t\t.fll_min = 652,\n\t\t.llp = 3672,\n\t\t.link_freq_index = IMX355_LINK_FREQ_INDEX,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(mode_820x616_regs),\n\t\t\t.regs = mode_820x616_regs,\n\t\t},\n\t},\n};\n\nstatic inline struct imx355 *to_imx355(struct v4l2_subdev *_sd)\n{\n\treturn container_of(_sd, struct imx355, sd);\n}\n\n \nstatic u32 imx355_get_format_code(struct imx355 *imx355)\n{\n\t \n\tu32 code;\n\tstatic const u32 codes[2][2] = {\n\t\t{ MEDIA_BUS_FMT_SRGGB10_1X10, MEDIA_BUS_FMT_SGRBG10_1X10, },\n\t\t{ MEDIA_BUS_FMT_SGBRG10_1X10, MEDIA_BUS_FMT_SBGGR10_1X10, },\n\t};\n\n\tlockdep_assert_held(&imx355->mutex);\n\tcode = codes[imx355->vflip->val][imx355->hflip->val];\n\n\treturn code;\n}\n\n \nstatic int imx355_read_reg(struct imx355 *imx355, u16 reg, u32 len, u32 *val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\tstruct i2c_msg msgs[2];\n\tu8 addr_buf[2];\n\tu8 data_buf[4] = { 0 };\n\tint ret;\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, addr_buf);\n\t \n\tmsgs[0].addr = client->addr;\n\tmsgs[0].flags = 0;\n\tmsgs[0].len = ARRAY_SIZE(addr_buf);\n\tmsgs[0].buf = addr_buf;\n\n\t \n\tmsgs[1].addr = client->addr;\n\tmsgs[1].flags = I2C_M_RD;\n\tmsgs[1].len = len;\n\tmsgs[1].buf = &data_buf[4 - len];\n\n\tret = i2c_transfer(client->adapter, msgs, ARRAY_SIZE(msgs));\n\tif (ret != ARRAY_SIZE(msgs))\n\t\treturn -EIO;\n\n\t*val = get_unaligned_be32(data_buf);\n\n\treturn 0;\n}\n\n \nstatic int imx355_write_reg(struct imx355 *imx355, u16 reg, u32 len, u32 val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\tu8 buf[6];\n\n\tif (len > 4)\n\t\treturn -EINVAL;\n\n\tput_unaligned_be16(reg, buf);\n\tput_unaligned_be32(val << (8 * (4 - len)), buf + 2);\n\tif (i2c_master_send(client, buf, len + 2) != len + 2)\n\t\treturn -EIO;\n\n\treturn 0;\n}\n\n \nstatic int imx355_write_regs(struct imx355 *imx355,\n\t\t\t     const struct imx355_reg *regs, u32 len)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\tint ret;\n\tu32 i;\n\n\tfor (i = 0; i < len; i++) {\n\t\tret = imx355_write_reg(imx355, regs[i].address, 1, regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"write reg 0x%4.4x return err %d\",\n\t\t\t\t\t    regs[i].address, ret);\n\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\n \nstatic int imx355_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct imx355 *imx355 = to_imx355(sd);\n\tstruct v4l2_mbus_framefmt *try_fmt =\n\t\tv4l2_subdev_get_try_format(sd, fh->state, 0);\n\n\tmutex_lock(&imx355->mutex);\n\n\t \n\ttry_fmt->width = imx355->cur_mode->width;\n\ttry_fmt->height = imx355->cur_mode->height;\n\ttry_fmt->code = imx355_get_format_code(imx355);\n\ttry_fmt->field = V4L2_FIELD_NONE;\n\n\tmutex_unlock(&imx355->mutex);\n\n\treturn 0;\n}\n\nstatic int imx355_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct imx355 *imx355 = container_of(ctrl->handler,\n\t\t\t\t\t     struct imx355, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\ts64 max;\n\tint ret;\n\n\t \n\tswitch (ctrl->id) {\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tmax = imx355->cur_mode->height + ctrl->val - 10;\n\t\t__v4l2_ctrl_modify_range(imx355->exposure,\n\t\t\t\t\t imx355->exposure->minimum,\n\t\t\t\t\t max, imx355->exposure->step, max);\n\t\tbreak;\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\t \n\t\tret = imx355_write_reg(imx355, IMX355_REG_ANALOG_GAIN, 2,\n\t\t\t\t       ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = imx355_write_reg(imx355, IMX355_REG_DIG_GAIN_GLOBAL, 2,\n\t\t\t\t       ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = imx355_write_reg(imx355, IMX355_REG_EXPOSURE, 2,\n\t\t\t\t       ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_VBLANK:\n\t\t \n\t\tret = imx355_write_reg(imx355, IMX355_REG_FLL, 2,\n\t\t\t\t       imx355->cur_mode->height + ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = imx355_write_reg(imx355, IMX355_REG_TEST_PATTERN,\n\t\t\t\t       2, ctrl->val);\n\t\tbreak;\n\tcase V4L2_CID_HFLIP:\n\tcase V4L2_CID_VFLIP:\n\t\tret = imx355_write_reg(imx355, IMX355_REG_ORIENTATION, 1,\n\t\t\t\t       imx355->hflip->val |\n\t\t\t\t       imx355->vflip->val << 1);\n\t\tbreak;\n\tdefault:\n\t\tret = -EINVAL;\n\t\tdev_info(&client->dev, \"ctrl(id:0x%x,val:0x%x) is not handled\",\n\t\t\t ctrl->id, ctrl->val);\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops imx355_ctrl_ops = {\n\t.s_ctrl = imx355_set_ctrl,\n};\n\nstatic int imx355_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_mbus_code_enum *code)\n{\n\tstruct imx355 *imx355 = to_imx355(sd);\n\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tmutex_lock(&imx355->mutex);\n\tcode->code = imx355_get_format_code(imx355);\n\tmutex_unlock(&imx355->mutex);\n\n\treturn 0;\n}\n\nstatic int imx355_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_frame_size_enum *fse)\n{\n\tstruct imx355 *imx355 = to_imx355(sd);\n\n\tif (fse->index >= ARRAY_SIZE(supported_modes))\n\t\treturn -EINVAL;\n\n\tmutex_lock(&imx355->mutex);\n\tif (fse->code != imx355_get_format_code(imx355)) {\n\t\tmutex_unlock(&imx355->mutex);\n\t\treturn -EINVAL;\n\t}\n\tmutex_unlock(&imx355->mutex);\n\n\tfse->min_width = supported_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = supported_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic void imx355_update_pad_format(struct imx355 *imx355,\n\t\t\t\t     const struct imx355_mode *mode,\n\t\t\t\t     struct v4l2_subdev_format *fmt)\n{\n\tfmt->format.width = mode->width;\n\tfmt->format.height = mode->height;\n\tfmt->format.code = imx355_get_format_code(imx355);\n\tfmt->format.field = V4L2_FIELD_NONE;\n}\n\nstatic int imx355_do_get_pad_format(struct imx355 *imx355,\n\t\t\t\t    struct v4l2_subdev_state *sd_state,\n\t\t\t\t    struct v4l2_subdev_format *fmt)\n{\n\tstruct v4l2_mbus_framefmt *framefmt;\n\tstruct v4l2_subdev *sd = &imx355->sd;\n\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\tfmt->format = *framefmt;\n\t} else {\n\t\timx355_update_pad_format(imx355, imx355->cur_mode, fmt);\n\t}\n\n\treturn 0;\n}\n\nstatic int imx355_get_pad_format(struct v4l2_subdev *sd,\n\t\t\t\t struct v4l2_subdev_state *sd_state,\n\t\t\t\t struct v4l2_subdev_format *fmt)\n{\n\tstruct imx355 *imx355 = to_imx355(sd);\n\tint ret;\n\n\tmutex_lock(&imx355->mutex);\n\tret = imx355_do_get_pad_format(imx355, sd_state, fmt);\n\tmutex_unlock(&imx355->mutex);\n\n\treturn ret;\n}\n\nstatic int\nimx355_set_pad_format(struct v4l2_subdev *sd,\n\t\t      struct v4l2_subdev_state *sd_state,\n\t\t      struct v4l2_subdev_format *fmt)\n{\n\tstruct imx355 *imx355 = to_imx355(sd);\n\tconst struct imx355_mode *mode;\n\tstruct v4l2_mbus_framefmt *framefmt;\n\ts32 vblank_def;\n\ts32 vblank_min;\n\ts64 h_blank;\n\tu64 pixel_rate;\n\tu32 height;\n\n\tmutex_lock(&imx355->mutex);\n\n\t \n\tfmt->format.code = imx355_get_format_code(imx355);\n\n\tmode = v4l2_find_nearest_size(supported_modes,\n\t\t\t\t      ARRAY_SIZE(supported_modes),\n\t\t\t\t      width, height,\n\t\t\t\t      fmt->format.width, fmt->format.height);\n\timx355_update_pad_format(imx355, mode, fmt);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\tframefmt = v4l2_subdev_get_try_format(sd, sd_state, fmt->pad);\n\t\t*framefmt = fmt->format;\n\t} else {\n\t\timx355->cur_mode = mode;\n\t\tpixel_rate = imx355->link_def_freq * 2 * 4;\n\t\tdo_div(pixel_rate, 10);\n\t\t__v4l2_ctrl_s_ctrl_int64(imx355->pixel_rate, pixel_rate);\n\t\t \n\t\theight = imx355->cur_mode->height;\n\t\tvblank_def = imx355->cur_mode->fll_def - height;\n\t\tvblank_min = imx355->cur_mode->fll_min - height;\n\t\theight = IMX355_FLL_MAX - height;\n\t\t__v4l2_ctrl_modify_range(imx355->vblank, vblank_min, height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(imx355->vblank, vblank_def);\n\t\th_blank = mode->llp - imx355->cur_mode->width;\n\t\t \n\t\t__v4l2_ctrl_modify_range(imx355->hblank, h_blank,\n\t\t\t\t\t h_blank, 1, h_blank);\n\t}\n\n\tmutex_unlock(&imx355->mutex);\n\n\treturn 0;\n}\n\n \nstatic int imx355_start_streaming(struct imx355 *imx355)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\tconst struct imx355_reg_list *reg_list;\n\tint ret;\n\n\t \n\treg_list = &imx355_global_setting;\n\tret = imx355_write_regs(imx355, reg_list->regs, reg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set global settings\");\n\t\treturn ret;\n\t}\n\n\t \n\treg_list = &imx355->cur_mode->reg_list;\n\tret = imx355_write_regs(imx355, reg_list->regs, reg_list->num_of_regs);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = imx355_write_reg(imx355, IMX355_REG_DPGA_USE_GLOBAL_GAIN, 1, 1);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tret =  __v4l2_ctrl_handler_setup(imx355->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\treturn imx355_write_reg(imx355, IMX355_REG_MODE_SELECT,\n\t\t\t\t1, IMX355_MODE_STREAMING);\n}\n\n \nstatic int imx355_stop_streaming(struct imx355 *imx355)\n{\n\treturn imx355_write_reg(imx355, IMX355_REG_MODE_SELECT,\n\t\t\t\t1, IMX355_MODE_STANDBY);\n}\n\nstatic int imx355_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct imx355 *imx355 = to_imx355(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tmutex_lock(&imx355->mutex);\n\tif (imx355->streaming == enable) {\n\t\tmutex_unlock(&imx355->mutex);\n\t\treturn 0;\n\t}\n\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0)\n\t\t\tgoto err_unlock;\n\n\t\t \n\t\tret = imx355_start_streaming(imx355);\n\t\tif (ret)\n\t\t\tgoto err_rpm_put;\n\t} else {\n\t\timx355_stop_streaming(imx355);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\timx355->streaming = enable;\n\n\t \n\t__v4l2_ctrl_grab(imx355->vflip, enable);\n\t__v4l2_ctrl_grab(imx355->hflip, enable);\n\n\tmutex_unlock(&imx355->mutex);\n\n\treturn ret;\n\nerr_rpm_put:\n\tpm_runtime_put(&client->dev);\nerr_unlock:\n\tmutex_unlock(&imx355->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused imx355_suspend(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx355 *imx355 = to_imx355(sd);\n\n\tif (imx355->streaming)\n\t\timx355_stop_streaming(imx355);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused imx355_resume(struct device *dev)\n{\n\tstruct v4l2_subdev *sd = dev_get_drvdata(dev);\n\tstruct imx355 *imx355 = to_imx355(sd);\n\tint ret;\n\n\tif (imx355->streaming) {\n\t\tret = imx355_start_streaming(imx355);\n\t\tif (ret)\n\t\t\tgoto error;\n\t}\n\n\treturn 0;\n\nerror:\n\timx355_stop_streaming(imx355);\n\timx355->streaming = 0;\n\treturn ret;\n}\n\n \nstatic int imx355_identify_module(struct imx355 *imx355)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\tint ret;\n\tu32 val;\n\n\tret = imx355_read_reg(imx355, IMX355_REG_CHIP_ID, 2, &val);\n\tif (ret)\n\t\treturn ret;\n\n\tif (val != IMX355_CHIP_ID) {\n\t\tdev_err(&client->dev, \"chip id mismatch: %x!=%x\",\n\t\t\tIMX355_CHIP_ID, val);\n\t\treturn -EIO;\n\t}\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_core_ops imx355_subdev_core_ops = {\n\t.subscribe_event = v4l2_ctrl_subdev_subscribe_event,\n\t.unsubscribe_event = v4l2_event_subdev_unsubscribe,\n};\n\nstatic const struct v4l2_subdev_video_ops imx355_video_ops = {\n\t.s_stream = imx355_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops imx355_pad_ops = {\n\t.enum_mbus_code = imx355_enum_mbus_code,\n\t.get_fmt = imx355_get_pad_format,\n\t.set_fmt = imx355_set_pad_format,\n\t.enum_frame_size = imx355_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops imx355_subdev_ops = {\n\t.core = &imx355_subdev_core_ops,\n\t.video = &imx355_video_ops,\n\t.pad = &imx355_pad_ops,\n};\n\nstatic const struct media_entity_operations imx355_subdev_entity_ops = {\n\t.link_validate = v4l2_subdev_link_validate,\n};\n\nstatic const struct v4l2_subdev_internal_ops imx355_internal_ops = {\n\t.open = imx355_open,\n};\n\n \nstatic int imx355_init_controls(struct imx355 *imx355)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&imx355->sd);\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\ts64 exposure_max;\n\ts64 vblank_def;\n\ts64 vblank_min;\n\ts64 hblank;\n\tu64 pixel_rate;\n\tconst struct imx355_mode *mode;\n\tu32 max;\n\tint ret;\n\n\tctrl_hdlr = &imx355->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 10);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr->lock = &imx355->mutex;\n\tmax = ARRAY_SIZE(link_freq_menu_items) - 1;\n\timx355->link_freq = v4l2_ctrl_new_int_menu(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t\t   V4L2_CID_LINK_FREQ, max, 0,\n\t\t\t\t\t\t   link_freq_menu_items);\n\tif (imx355->link_freq)\n\t\timx355->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\t \n\tpixel_rate = imx355->link_def_freq * 2 * 4;\n\tdo_div(pixel_rate, 10);\n\t \n\timx355->pixel_rate = v4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t       V4L2_CID_PIXEL_RATE, pixel_rate,\n\t\t\t\t\t       pixel_rate, 1, pixel_rate);\n\n\t \n\tmode = imx355->cur_mode;\n\tvblank_def = mode->fll_def - mode->height;\n\tvblank_min = mode->fll_min - mode->height;\n\timx355->vblank = v4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_VBLANK, vblank_min,\n\t\t\t\t\t   IMX355_FLL_MAX - mode->height,\n\t\t\t\t\t   1, vblank_def);\n\n\thblank = mode->llp - mode->width;\n\timx355->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_HBLANK, hblank, hblank,\n\t\t\t\t\t   1, hblank);\n\tif (imx355->hblank)\n\t\timx355->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\t \n\texposure_max = mode->fll_def - 10;\n\timx355->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t     V4L2_CID_EXPOSURE,\n\t\t\t\t\t     IMX355_EXPOSURE_MIN, exposure_max,\n\t\t\t\t\t     IMX355_EXPOSURE_STEP,\n\t\t\t\t\t     IMX355_EXPOSURE_DEFAULT);\n\n\timx355->hflip = v4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t  V4L2_CID_HFLIP, 0, 1, 1, 0);\n\tif (imx355->hflip)\n\t\timx355->hflip->flags |= V4L2_CTRL_FLAG_MODIFY_LAYOUT;\n\timx355->vflip = v4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t\t  V4L2_CID_VFLIP, 0, 1, 1, 0);\n\tif (imx355->vflip)\n\t\timx355->vflip->flags |= V4L2_CTRL_FLAG_MODIFY_LAYOUT;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  IMX355_ANA_GAIN_MIN, IMX355_ANA_GAIN_MAX,\n\t\t\t  IMX355_ANA_GAIN_STEP, IMX355_ANA_GAIN_DEFAULT);\n\n\t \n\tv4l2_ctrl_new_std(ctrl_hdlr, &imx355_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  IMX355_DGTL_GAIN_MIN, IMX355_DGTL_GAIN_MAX,\n\t\t\t  IMX355_DGTL_GAIN_STEP, IMX355_DGTL_GAIN_DEFAULT);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &imx355_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(imx355_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, imx355_test_pattern_menu);\n\tif (ctrl_hdlr->error) {\n\t\tret = ctrl_hdlr->error;\n\t\tdev_err(&client->dev, \"control init failed: %d\", ret);\n\t\tgoto error;\n\t}\n\n\timx355->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n\nerror:\n\tv4l2_ctrl_handler_free(ctrl_hdlr);\n\n\treturn ret;\n}\n\nstatic struct imx355_hwcfg *imx355_get_hwcfg(struct device *dev)\n{\n\tstruct imx355_hwcfg *cfg;\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tunsigned int i;\n\tint ret;\n\n\tif (!fwnode)\n\t\treturn NULL;\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn NULL;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tif (ret)\n\t\tgoto out_err;\n\n\tcfg = devm_kzalloc(dev, sizeof(*cfg), GFP_KERNEL);\n\tif (!cfg)\n\t\tgoto out_err;\n\n\tret = fwnode_property_read_u32(dev_fwnode(dev), \"clock-frequency\",\n\t\t\t\t       &cfg->ext_clk);\n\tif (ret) {\n\t\tdev_err(dev, \"can't get clock frequency\");\n\t\tgoto out_err;\n\t}\n\n\tdev_dbg(dev, \"ext clk: %d\", cfg->ext_clk);\n\tif (cfg->ext_clk != IMX355_EXT_CLK) {\n\t\tdev_err(dev, \"external clock %d is not supported\",\n\t\t\tcfg->ext_clk);\n\t\tgoto out_err;\n\t}\n\n\tdev_dbg(dev, \"num of link freqs: %d\", bus_cfg.nr_of_link_frequencies);\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_warn(dev, \"no link frequencies defined\");\n\t\tgoto out_err;\n\t}\n\n\tcfg->nr_of_link_freqs = bus_cfg.nr_of_link_frequencies;\n\tcfg->link_freqs = devm_kcalloc(dev,\n\t\t\t\t       bus_cfg.nr_of_link_frequencies + 1,\n\t\t\t\t       sizeof(*cfg->link_freqs), GFP_KERNEL);\n\tif (!cfg->link_freqs)\n\t\tgoto out_err;\n\n\tfor (i = 0; i < bus_cfg.nr_of_link_frequencies; i++) {\n\t\tcfg->link_freqs[i] = bus_cfg.link_frequencies[i];\n\t\tdev_dbg(dev, \"link_freq[%d] = %lld\", i, cfg->link_freqs[i]);\n\t}\n\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\tfwnode_handle_put(ep);\n\treturn cfg;\n\nout_err:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\tfwnode_handle_put(ep);\n\treturn NULL;\n}\n\nstatic int imx355_probe(struct i2c_client *client)\n{\n\tstruct imx355 *imx355;\n\tint ret;\n\tu32 i;\n\n\timx355 = devm_kzalloc(&client->dev, sizeof(*imx355), GFP_KERNEL);\n\tif (!imx355)\n\t\treturn -ENOMEM;\n\n\tmutex_init(&imx355->mutex);\n\n\t \n\tv4l2_i2c_subdev_init(&imx355->sd, client, &imx355_subdev_ops);\n\n\t \n\tret = imx355_identify_module(imx355);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to find sensor: %d\", ret);\n\t\tgoto error_probe;\n\t}\n\n\timx355->hwcfg = imx355_get_hwcfg(&client->dev);\n\tif (!imx355->hwcfg) {\n\t\tdev_err(&client->dev, \"failed to get hwcfg\");\n\t\tret = -ENODEV;\n\t\tgoto error_probe;\n\t}\n\n\timx355->link_def_freq = link_freq_menu_items[IMX355_LINK_FREQ_INDEX];\n\tfor (i = 0; i < imx355->hwcfg->nr_of_link_freqs; i++) {\n\t\tif (imx355->hwcfg->link_freqs[i] == imx355->link_def_freq) {\n\t\t\tdev_dbg(&client->dev, \"link freq index %d matched\", i);\n\t\t\tbreak;\n\t\t}\n\t}\n\n\tif (i == imx355->hwcfg->nr_of_link_freqs) {\n\t\tdev_err(&client->dev, \"no link frequency supported\");\n\t\tret = -EINVAL;\n\t\tgoto error_probe;\n\t}\n\n\t \n\timx355->cur_mode = &supported_modes[0];\n\n\tret = imx355_init_controls(imx355);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init controls: %d\", ret);\n\t\tgoto error_probe;\n\t}\n\n\t \n\timx355->sd.internal_ops = &imx355_internal_ops;\n\timx355->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE |\n\t\tV4L2_SUBDEV_FL_HAS_EVENTS;\n\timx355->sd.entity.ops = &imx355_subdev_entity_ops;\n\timx355->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\n\t \n\timx355->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&imx355->sd.entity, 1, &imx355->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto error_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&imx355->sd);\n\tif (ret < 0)\n\t\tgoto error_media_entity;\n\n\t \n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nerror_media_entity:\n\tmedia_entity_cleanup(&imx355->sd.entity);\n\nerror_handler_free:\n\tv4l2_ctrl_handler_free(imx355->sd.ctrl_handler);\n\nerror_probe:\n\tmutex_destroy(&imx355->mutex);\n\n\treturn ret;\n}\n\nstatic void imx355_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct imx355 *imx355 = to_imx355(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\n\tpm_runtime_disable(&client->dev);\n\tpm_runtime_set_suspended(&client->dev);\n\n\tmutex_destroy(&imx355->mutex);\n}\n\nstatic const struct dev_pm_ops imx355_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(imx355_suspend, imx355_resume)\n};\n\nstatic const struct acpi_device_id imx355_acpi_ids[] __maybe_unused = {\n\t{ \"SONY355A\" },\n\t{   }\n};\nMODULE_DEVICE_TABLE(acpi, imx355_acpi_ids);\n\nstatic struct i2c_driver imx355_i2c_driver = {\n\t.driver = {\n\t\t.name = \"imx355\",\n\t\t.pm = &imx355_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(imx355_acpi_ids),\n\t},\n\t.probe = imx355_probe,\n\t.remove = imx355_remove,\n};\nmodule_i2c_driver(imx355_i2c_driver);\n\nMODULE_AUTHOR(\"Qiu, Tianshu <tian.shu.qiu@intel.com>\");\nMODULE_AUTHOR(\"Rapolu, Chiranjeevi\");\nMODULE_AUTHOR(\"Bingbu Cao <bingbu.cao@intel.com>\");\nMODULE_AUTHOR(\"Yang, Hyungwoo\");\nMODULE_DESCRIPTION(\"Sony imx355 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}