Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Oct 17 08:24:52 2025
| Host         : LAPTOP-1P7N3FS9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file bcd_to_grey_top_timing_summary_routed.rpt -pb bcd_to_grey_top_timing_summary_routed.pb -rpx bcd_to_grey_top_timing_summary_routed.rpx -warn_on_violation
| Design       : bcd_to_grey_top
| Device       : 7a100tl-csg324
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.303        0.000                      0                   20        0.341        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.303        0.000                      0                   20        0.341        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.341ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.303ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.714ns  (logic 2.156ns (79.448%)  route 0.558ns (20.552%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.260 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404     8.664 r  x1/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.664    x1/clkdiv_reg[16]_i_1_n_6
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.664    
  -------------------------------------------------------------------
                         slack                                  7.303    

Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 2.127ns (79.226%)  route 0.558ns (20.774%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.260 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     8.635 r  x1/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.635    x1/clkdiv_reg[16]_i_1_n_4
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.415ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 2.044ns (78.564%)  route 0.558ns (21.436%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.260 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.292     8.552 r  x1/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.552    x1/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.552    
  -------------------------------------------------------------------
                         slack                                  7.415    

Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 2.017ns (78.339%)  route 0.558ns (21.661%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404     8.525 r  x1/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.525    x1/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[13]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 2.016ns (78.330%)  route 0.558ns (21.670%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.260 r  x1/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.260    x1/clkdiv_reg[12]_i_1_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264     8.524 r  x1/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.524    x1/clkdiv_reg[16]_i_1_n_7
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[16]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y99          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.988ns (78.092%)  route 0.558ns (21.908%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     8.496 r  x1/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.496    x1/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[15]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.496    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.463ns  (logic 1.905ns (77.354%)  route 0.558ns (22.646%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.292     8.413 r  x1/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.413    x1/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[14]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.581ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.436ns  (logic 1.878ns (77.103%)  route 0.558ns (22.897%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.404     8.386 r  x1/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.386    x1/clkdiv_reg[8]_i_1_n_6
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[9]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                  7.581    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 1.877ns (77.093%)  route 0.558ns (22.907%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     8.121 r  x1/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.121    x1/clkdiv_reg[8]_i_1_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.264     8.385 r  x1/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.385    x1/clkdiv_reg[12]_i_1_n_7
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[12]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y98          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.610ns  (required time - arrival time)
  Source:                 x1/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.407ns  (logic 1.849ns (76.827%)  route 0.558ns (23.173%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.417ns = ( 15.417 - 10.000 ) 
    Source Clock Delay      (SCD):    5.950ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.558     7.044    x1/clkdiv_reg_n_0_[0]
    SLICE_X0Y95          LUT1 (Prop_lut1_I0_O)        0.148     7.192 r  x1/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000     7.192    x1/clkdiv[0]_i_2_n_0
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.651     7.843 r  x1/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.843    x1/clkdiv_reg[0]_i_1_n_0
    SLICE_X0Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.139     7.982 r  x1/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.982    x1/clkdiv_reg[4]_i_1_n_0
    SLICE_X0Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.375     8.357 r  x1/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.357    x1/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.550    11.550 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.008    13.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.124    13.682 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.735    15.417    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[11]/C
                         clock pessimism              0.497    15.914    
                         clock uncertainty           -0.035    15.878    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.088    15.966    x1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         15.966    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  7.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.346ns (71.539%)  route 0.138ns (28.461%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.138     2.135    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.288 r  x1/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.288    x1/clkdiv_reg[8]_i_1_n_5
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.153     2.428    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[10]/C
                         clock pessimism             -0.623     1.805    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.143     1.948    x1/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.346ns (71.539%)  route 0.138ns (28.461%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.138     2.135    x1/clkdiv_reg_n_0_[14]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.288 r  x1/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.288    x1/clkdiv_reg[12]_i_1_n_5
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.153     2.428    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[14]/C
                         clock pessimism             -0.623     1.805    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.143     1.948    x1/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.346ns (71.539%)  route 0.138ns (28.461%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.804    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.193     1.997 r  x1/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.138     2.134    x1/clkdiv_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.287 r  x1/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.287    x1/clkdiv_reg[0]_i_1_n_5
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.152     2.427    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[2]/C
                         clock pessimism             -0.623     1.804    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.143     1.947    x1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.346ns (71.539%)  route 0.138ns (28.461%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.804    x1/CLK100MHZ
    SLICE_X0Y96          FDRE                                         r  x1/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.193     1.997 r  x1/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.138     2.134    x1/clkdiv_reg_n_0_[6]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.287 r  x1/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.287    x1/clkdiv_reg[4]_i_1_n_5
    SLICE_X0Y96          FDRE                                         r  x1/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.152     2.427    x1/CLK100MHZ
    SLICE_X0Y96          FDRE                                         r  x1/clkdiv_reg[6]/C
                         clock pessimism             -0.623     1.804    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.143     1.947    x1/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.346ns (68.315%)  route 0.160ns (31.685%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.160     2.158    x1/sel0[1]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.153     2.311 r  x1/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.311    x1/clkdiv_reg[16]_i_1_n_5
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.153     2.428    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
                         clock pessimism             -0.623     1.805    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.143     1.948    x1/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.612%)  route 0.138ns (26.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.138     2.135    x1/clkdiv_reg_n_0_[10]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.191     2.326 r  x1/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.326    x1/clkdiv_reg[8]_i_1_n_4
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.153     2.428    x1/CLK100MHZ
    SLICE_X0Y97          FDRE                                         r  x1/clkdiv_reg[11]/C
                         clock pessimism             -0.623     1.805    
    SLICE_X0Y97          FDRE (Hold_fdre_C_D)         0.143     1.948    x1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.612%)  route 0.138ns (26.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.138     2.135    x1/clkdiv_reg_n_0_[14]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.191     2.326 r  x1/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.326    x1/clkdiv_reg[12]_i_1_n_4
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.153     2.428    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[15]/C
                         clock pessimism             -0.623     1.805    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.143     1.948    x1/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.612%)  route 0.138ns (26.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.804    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.193     1.997 r  x1/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.138     2.134    x1/clkdiv_reg_n_0_[2]
    SLICE_X0Y95          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.191     2.325 r  x1/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.325    x1/clkdiv_reg[0]_i_1_n_4
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.152     2.427    x1/CLK100MHZ
    SLICE_X0Y95          FDRE                                         r  x1/clkdiv_reg[3]/C
                         clock pessimism             -0.623     1.804    
    SLICE_X0Y95          FDRE (Hold_fdre_C_D)         0.143     1.947    x1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.384ns (73.612%)  route 0.138ns (26.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.829     1.804    x1/CLK100MHZ
    SLICE_X0Y96          FDRE                                         r  x1/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.193     1.997 r  x1/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.138     2.134    x1/clkdiv_reg_n_0_[6]
    SLICE_X0Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.191     2.325 r  x1/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.325    x1/clkdiv_reg[4]_i_1_n_4
    SLICE_X0Y96          FDRE                                         r  x1/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.152     2.427    x1/CLK100MHZ
    SLICE_X0Y96          FDRE                                         r  x1/clkdiv_reg[7]/C
                         clock pessimism             -0.623     1.804    
    SLICE_X0Y96          FDRE (Hold_fdre_C_D)         0.143     1.947    x1/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 x1/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.338ns (62.479%)  route 0.203ns (37.521%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[13]/Q
                         net (fo=1, routed)           0.203     2.201    x1/clkdiv_reg_n_0_[13]
    SLICE_X0Y98          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.145     2.346 r  x1/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.346    x1/clkdiv_reg[12]_i_1_n_6
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.602     0.602 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.627     1.229    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.046     1.275 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.153     2.428    x1/CLK100MHZ
    SLICE_X0Y98          FDRE                                         r  x1/clkdiv_reg[13]/C
                         clock pessimism             -0.623     1.805    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.143     1.948    x1/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.398    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.538         10.000      7.462      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y95     x1/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     x1/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y97     x1/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     x1/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     x1/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     x1/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     x1/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     x1/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     x1/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     x1/clkdiv_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     x1/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     x1/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y95     x1/clkdiv_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y97     x1/clkdiv_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     x1/clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.877ns  (logic 6.104ns (51.394%)  route 5.773ns (48.606%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.684     1.684 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           2.140     3.824    x1/LED_OBUF[3]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.148     3.972 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.972    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     4.239 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.633     7.872    A2G_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         4.005    11.877 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.877    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[12]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.373ns  (logic 5.454ns (47.958%)  route 5.918ns (52.042%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SW[12] (IN)
                         net (fo=0)                   0.000     0.000    SW[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.674     1.674 r  SW_IBUF[12]_inst/O
                         net (fo=1, routed)           5.918     7.592    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.781    11.373 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.373    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 6.088ns (53.728%)  route 5.243ns (46.272%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.684     1.684 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           2.140     3.824    x1/LED_OBUF[3]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.148     3.972 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.972    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     4.239 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.103     7.342    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.988    11.330 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.330    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.892ns  (logic 6.060ns (55.644%)  route 4.831ns (44.356%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.684     1.684 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           2.140     3.824    x1/LED_OBUF[3]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.148     3.972 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.972    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     4.239 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.691     6.930    A2G_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.961    10.892 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.892    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.732ns  (logic 6.077ns (56.629%)  route 4.654ns (43.371%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.684     1.684 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           2.140     3.824    x1/LED_OBUF[3]
    SLICE_X1Y95          LUT6 (Prop_lut6_I1_O)        0.148     3.972 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.972    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     4.239 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.515     6.753    A2G_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.978    10.732 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.732    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.102ns  (logic 4.801ns (47.527%)  route 5.301ns (52.473%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.018     1.018 r  SW_IBUF[9]_inst/O
                         net (fo=1, routed)           5.301     6.319    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.783    10.102 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.102    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.928ns  (logic 4.809ns (48.443%)  route 5.119ns (51.557%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.033     1.033 r  SW_IBUF[8]_inst/O
                         net (fo=1, routed)           5.119     6.152    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.776     9.928 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.928    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 5.474ns (64.218%)  route 3.050ns (35.782%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SW[2] (IN)
                         net (fo=0)                   0.000     0.000    SW[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.692     1.692 r  SW_IBUF[2]_inst/O
                         net (fo=3, routed)           3.050     4.742    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.781     8.523 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.523    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.475ns  (logic 5.499ns (64.881%)  route 2.976ns (35.119%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SW[7] (IN)
                         net (fo=0)                   0.000     0.000    SW[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.715     1.715 r  SW_IBUF[7]_inst/O
                         net (fo=1, routed)           2.976     4.691    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.784     8.475 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.475    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 5.485ns (64.883%)  route 2.969ns (35.117%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SW[5] (IN)
                         net (fo=0)                   0.000     0.000    SW[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.704     1.704 r  SW_IBUF[5]_inst/O
                         net (fo=1, routed)           2.969     4.673    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.781     8.454 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.454    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.814ns (74.643%)  route 0.616ns (25.357%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SW[6] (IN)
                         net (fo=0)                   0.000     0.000    SW[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.352     0.352 r  SW_IBUF[6]_inst/O
                         net (fo=1, routed)           0.616     0.968    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.462     2.430 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.430    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[14]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.845ns (74.773%)  route 0.622ns (25.227%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SW[14] (IN)
                         net (fo=0)                   0.000     0.000    SW[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.367     0.367 r  SW_IBUF[14]_inst/O
                         net (fo=1, routed)           0.622     0.990    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.478     2.467 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.467    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.858ns (75.141%)  route 0.615ns (24.859%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.381     0.381 r  SW_IBUF[15]_inst/O
                         net (fo=1, routed)           0.615     0.996    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.476     2.472 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.472    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[13]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.842ns (71.766%)  route 0.725ns (28.234%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SW[13] (IN)
                         net (fo=0)                   0.000     0.000    SW[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.381     0.381 r  SW_IBUF[13]_inst/O
                         net (fo=1, routed)           0.725     1.106    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.462     2.567 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.567    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.579ns  (logic 1.809ns (70.155%)  route 0.770ns (29.845%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.350     0.350 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.770     1.120    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.459     2.579 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.579    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.764ns (67.712%)  route 0.841ns (32.288%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  SW_IBUF[0]_inst/O
                         net (fo=3, routed)           0.841     1.176    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.428     2.604 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.604    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.793ns (68.524%)  route 0.824ns (31.476%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SW[3] (IN)
                         net (fo=0)                   0.000     0.000    SW[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.335     0.335 r  SW_IBUF[3]_inst/O
                         net (fo=3, routed)           0.824     1.158    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.458     2.616 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.616    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.639ns  (logic 1.800ns (68.188%)  route 0.840ns (31.812%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.340     0.340 r  SW_IBUF[10]_inst/O
                         net (fo=1, routed)           0.840     1.179    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.460     2.639 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.639    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[11]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.696ns  (logic 1.799ns (66.716%)  route 0.897ns (33.284%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SW[11] (IN)
                         net (fo=0)                   0.000     0.000    SW[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.360     0.360 r  SW_IBUF[11]_inst/O
                         net (fo=1, routed)           0.897     1.257    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.439     2.696 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.696    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.790ns  (logic 1.780ns (63.799%)  route 1.010ns (36.201%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.337     0.337 r  SW_IBUF[1]_inst/O
                         net (fo=3, routed)           1.010     1.347    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.443     2.790 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.790    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.944ns  (logic 4.654ns (46.806%)  route 5.289ns (53.194%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          1.058     7.544    x1/sel0[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.158     7.702 r  x1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.231    11.933    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.960    15.894 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.894    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.770ns  (logic 4.956ns (50.722%)  route 4.815ns (49.278%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          1.182     7.667    x1/sel0[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.148     7.815 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.815    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     8.082 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.633    11.715    A2G_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         4.005    15.720 r  A2G_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.720    A2G[6]
    T10                                                               r  A2G[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.939ns (53.549%)  route 4.285ns (46.451%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          1.182     7.667    x1/sel0[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.148     7.815 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.815    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     8.082 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           3.103    11.185    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.988    15.174 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.174    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.044ns  (logic 4.487ns (49.613%)  route 4.557ns (50.387%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          1.177     7.663    x1/sel0[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.148     7.811 r  x1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.380    11.191    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.803    14.994 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.994    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 4.687ns (52.093%)  route 4.311ns (47.907%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          1.177     7.663    x1/sel0[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.155     7.818 r  x1/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.134    10.951    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.996    14.948 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.948    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.785ns  (logic 4.912ns (55.915%)  route 3.873ns (44.085%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          1.182     7.667    x1/sel0[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.148     7.815 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.815    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     8.082 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.691    10.774    A2G_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.961    14.735 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.735    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.625ns  (logic 4.929ns (57.147%)  route 3.696ns (42.853%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          1.182     7.667    x1/sel0[0]
    SLICE_X1Y95          LUT6 (Prop_lut6_I3_O)        0.148     7.815 r  x1/A2G_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.815    x1/A2G_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I1_O)      0.267     8.082 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.515    10.597    A2G_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.978    14.575 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.575    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.058ns  (logic 4.464ns (55.402%)  route 3.594ns (44.598%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 f  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          1.058     7.544    x1/sel0[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.148     7.692 r  x1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.536    10.228    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.780    14.008 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.008    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.938ns  (logic 4.679ns (58.949%)  route 3.259ns (41.051%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          1.179     7.665    x1/sel0[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.152     7.817 r  x1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.080     9.896    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.991    13.888 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.888    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.878ns  (logic 4.463ns (56.646%)  route 3.416ns (43.354%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.689     1.689 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.183     3.872    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.138     4.010 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.940     5.950    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.536     6.486 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          1.179     7.665    x1/sel0[1]
    SLICE_X1Y95          LUT3 (Prop_lut3_I0_O)        0.148     7.813 r  x1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.237    10.049    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.779    13.828 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.828    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.493ns  (logic 1.698ns (68.130%)  route 0.794ns (31.870%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 f  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.211     2.209    x1/sel0[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.062     2.271 r  x1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.583     2.854    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.443     4.297 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.297    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.791ns (64.262%)  route 0.996ns (35.738%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 f  x1/clkdiv_reg[17]/Q
                         net (fo=11, routed)          0.211     2.209    x1/sel0[0]
    SLICE_X1Y99          LUT3 (Prop_lut3_I1_O)        0.063     2.272 r  x1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.784     3.056    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.535     4.591 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.591    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 1.782ns (63.075%)  route 1.043ns (36.925%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.353     2.350    x1/sel0[2]
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.064     2.414 r  x1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.691     3.105    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.525     4.630 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.630    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.712ns (60.113%)  route 1.136ns (39.887%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.353     2.350    x1/sel0[2]
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.062     2.412 r  x1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.784     3.196    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.457     4.653 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.653    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.107ns  (logic 1.873ns (60.271%)  route 1.234ns (39.729%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.293     2.290    x1/sel0[1]
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.062     2.352 r  x1/A2G_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.352    x1/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I0_O)      0.082     2.434 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.942     3.376    A2G_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         1.536     4.912 r  A2G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.912    A2G[3]
    K13                                                               r  A2G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.120ns  (logic 1.714ns (54.939%)  route 1.406ns (45.061%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.435     2.433    x1/sel0[2]
    SLICE_X1Y96          LUT3 (Prop_lut3_I2_O)        0.062     2.495 r  x1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.971     3.465    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.459     4.925 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.925    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.190ns  (logic 1.856ns (58.180%)  route 1.334ns (41.820%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.293     2.290    x1/sel0[1]
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.062     2.352 r  x1/A2G_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.352    x1/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I0_O)      0.082     2.434 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.041     3.476    A2G_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         1.519     4.995 r  A2G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.995    A2G[2]
    P15                                                               r  A2G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.883ns (54.566%)  route 1.568ns (45.434%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[18]/Q
                         net (fo=11, routed)          0.293     2.290    x1/sel0[1]
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.062     2.352 r  x1/A2G_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.352    x1/A2G_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y95          MUXF7 (Prop_muxf7_I0_O)      0.082     2.434 r  x1/A2G_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           1.275     3.709    A2G_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         1.546     5.256 r  A2G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.256    A2G[1]
    T11                                                               r  A2G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.451ns  (logic 1.797ns (52.065%)  route 1.654ns (47.935%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 f  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.353     2.350    x1/sel0[2]
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.066     2.416 r  x1/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.302     3.718    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.538     5.256 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.256    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x1/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.513ns  (logic 1.737ns (49.441%)  route 1.776ns (50.559%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.340     0.340 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.931    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.044     0.975 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.830     1.805    x1/CLK100MHZ
    SLICE_X0Y99          FDRE                                         r  x1/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.193     1.998 r  x1/clkdiv_reg[19]/Q
                         net (fo=10, routed)          0.353     2.350    x1/sel0[2]
    SLICE_X1Y95          LUT3 (Prop_lut3_I2_O)        0.062     2.412 r  x1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.423     3.835    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.482     5.317 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.317    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





