Synthesizing design: grayscale.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { grayscale.sv}
Running PRESTO HDLC
Compiling source file ./source/grayscale.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate grayscale -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 77 in file
	'./source/grayscale.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |     no/auto      |
===============================================

Statistics for case statements in always block at line 152 in file
	'./source/grayscale.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           160            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine grayscale line 39 in file
		'./source/grayscale.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|         o_gray_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
| o_grayscale_data_ready_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
	in routine grayscale line 51 in file
		'./source/grayscale.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     average_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|       min_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|       max_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      total_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine grayscale line 67 in file
		'./source/grayscale.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      curr_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'grayscale'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
create_clock "clk " -name "clk " -period 4
# Step 3: Compile the design
compile -map_effort medium
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |     *     |
============================================================================


Information: There are 13 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'grayscale'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'grayscale_DW01_add_0'
  Mapping 'grayscale_DW_cmp_0'
  Mapping 'grayscale_DW_cmp_1'
  Mapping 'grayscale_DW_cmp_2'
  Mapping 'grayscale_DW_cmp_3'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'grayscale'. (DDB-72)
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  155673.0      0.00       0.0       0.0                          
    0:00:01  155673.0      0.00       0.0       0.0                          
    0:00:01  155673.0      0.00       0.0       0.0                          
    0:00:01  155673.0      0.00       0.0       0.0                          
    0:00:01  155673.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  154017.0      0.00       0.0       0.0                          
    0:00:01  151929.0      0.00       0.0       0.0                          
    0:00:01  151497.0      0.00       0.0       0.0                          
    0:00:01  151353.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
    0:00:01  151209.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1000 -nworst 1000 > reports/grayscale.rep
report_area >> reports/grayscale.rep
report_power -hier >> reports/grayscale.rep
sizeof_collection [all_registers] >> reports/regs.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/grayscale.v"
Writing verilog file '/home/ecegridfs/a/mg168/ece337/Project4/mapped/grayscale.v'.
Warning: Verilog writer has added 1 nets to module grayscale using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
 
****************************************
check_design summary:
Version:     K-2015.06-SP1
Date:        Sat Apr 22 01:43:19 2017
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     13
    Unconnected ports (LINT-28)                                    13

Cells                                                               4
    Connected to power or ground (LINT-32)                          3
    Nets connected to multiple pins on same cell (LINT-33)          1
--------------------------------------------------------------------------------

Warning: In design 'grayscale', port 'i_RGB[7]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[6]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[5]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[4]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[3]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[2]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[1]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', port 'i_RGB[0]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale_DW01_add_1', port 'A[8]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale_DW01_add_1', port 'B[8]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale_DW01_add_1', port 'CI' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale_DW01_add_1', port 'SUM[0]' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale_DW01_add_1', port 'CO' is not connected to any nets. (LINT-28)
Warning: In design 'grayscale', a pin on submodule 'add_184' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'grayscale', a pin on submodule 'add_184' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'B[8]' is connected to logic 0. 
Warning: In design 'grayscale', a pin on submodule 'add_184' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'CI' is connected to logic 0. 
Warning: In design 'grayscale', the same net is connected to more than one pin on submodule 'add_184'. (LINT-33)
   Net 'n1' is connected to pins 'A[8]', 'B[8]'', 'CI'.
quit

Thank you...
Done


