// Seed: 2757818000
macromodule module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3
    , id_7,
    input tri0 id_4,
    input wand id_5
);
  wand id_8;
  assign id_8 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input logic id_1,
    input wor id_2,
    input supply0 void id_3
);
  id_5 :
  assert property (@(id_5) id_1)
    if (1) id_5 = id_1;
    else begin : LABEL_0
      id_5 <= 1'b0;
    end
  assign id_5 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.type_11 = 0;
endmodule
