 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : mvm_uart_system
Version: W-2024.09-SP2
Date   : Sun Mar 30 00:35:00 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p7v125c   Library: saed32hvt_ss0p7v125c
Wire Load Model Mode: enclosed

  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1220/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N2087 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U20/Y (AO22X1_HVT)                                  0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n84 (net)                        1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1217/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N2068 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U39/Y (AO22X1_HVT)                                     0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n103 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1214/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N2049 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U58/Y (AO22X1_HVT)                                  0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n122 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1199/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1826 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U313/Y (AO22X1_HVT)                                 0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n369 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1196/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1807 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U332/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n388 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1193/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1788 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U351/Y (AO22X1_HVT)                                 0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n407 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1178/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1565 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U606/Y (AO22X1_HVT)                                 0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n654 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1175/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1546 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U625/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n673 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1172/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1527 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U644/Y (AO22X1_HVT)                                 0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n692 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1157/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1304 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U899/Y (AO22X1_HVT)                                 0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n939 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1154/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G5_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1285 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U918/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n958 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1151/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1266 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U937/Y (AO22X1_HVT)                                 0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n977 (net)                       1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1136/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1043 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1192/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1224 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1133/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1024 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1211/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1243 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1130/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1005 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1230/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1262 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1115/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N782 (net)                       1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1485/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1509 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1112/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N763 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1504/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1528 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1109/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N744 (net)                       1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1523/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1547 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1094/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N521 (net)                       1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1778/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1794 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1091/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N502 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1797/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1813 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1088/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N483 (net)                       1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1816/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1832 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__3__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1073/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N260 (net)                       1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2071/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2079 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__3__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__3__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1070/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N241 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2090/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2098 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__2__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__2__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1067/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N222 (net)                       1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2109/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2117 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__2__0__18_/D (DFFX1_HVT)                 0.097     0.000     10.622 f
  data arrival time                                                                       10.622

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__2__0__18_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.622
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1211/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G8_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N2030 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U77/Y (AO22X1_HVT)                                     0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n141 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1208/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G8_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N2011 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U96/Y (AO22X1_HVT)                                     0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n160 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1205/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G8_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1992 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U115/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n179 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1202/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G8_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G8_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1973 (net)                     1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U134/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n198 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_7__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1190/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G7_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1769 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U370/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n426 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1187/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G7_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1750 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U389/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n445 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1184/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G7_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1731 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U408/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n464 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1181/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G7_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G7_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1712 (net)                     1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U427/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n483 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_6__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1169/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G6_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1508 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U663/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n711 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1166/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G6_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1489 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U682/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n730 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1163/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G6_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1470 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U701/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n749 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1160/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1451 (net)                     1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U720/Y (AO22X1_HVT)                                0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n768 (net)                      1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_5__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1148/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1247 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U956/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n996 (net)                          1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1145/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1228 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U975/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1015 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1142/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1209 (net)                         1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U994/Y (AO22X1_HVT)                                    0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1034 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1139/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N1190 (net)                     1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1013/Y (AO22X1_HVT)                               0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1053 (net)                     1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_4__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1127/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N986 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1249/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1281 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1124/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N967 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1268/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1300 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1121/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N948 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1287/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1319 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1118/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N929 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1306/Y (AO22X1_HVT)                               0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1338 (net)                     1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_3__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1106/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N725 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1542/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1566 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1103/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N706 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1561/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1585 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1100/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N687 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1580/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1604 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1097/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N668 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1599/Y (AO22X1_HVT)                               0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1623 (net)                     1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_2__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1085/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N464 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1835/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1851 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1082/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N445 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1854/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1870 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1079/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N426 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1873/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1889 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1076/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_17/CO (FADDX1_HVT)                 0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[18] (net)     1       1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_18/S (FADDX1_HVT)                  0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N407 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U1892/Y (AO22X1_HVT)                               0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n1908 (net)                     1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_1__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__3__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1064/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N203 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2128/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2136 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__1__3__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__3__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__2__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1061/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N184 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2147/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2155 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__1__2__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__2__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1058/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_17/CO (FADDX1_HVT)               0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[18] (net)     1     1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_18/S (FADDX1_HVT)                0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N165 (net)                          1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2166/Y (AO22X1_HVT)                                   0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2174 (net)                         1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__1__1__18_/D (DFFX1_HVT)                    0.097     0.000     10.622 f
  data arrival time                                                                          10.622

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__1__18_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.622
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__0__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1055/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_carry[1] (net)        1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_U1_1/CO (FADDX1_HVT)                     0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_carry[2] (net)        1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_U1_2/CO (FADDX1_HVT)                     0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_carry[3] (net)        1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_U1_3/CO (FADDX1_HVT)                     0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_carry[4] (net)        1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_U1_4/CO (FADDX1_HVT)                     0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_carry[5] (net)        1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_U1_5/CO (FADDX1_HVT)                     0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_carry[6] (net)        1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_U1_6/CO (FADDX1_HVT)                     0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_carry[7] (net)        1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_U1_7/CO (FADDX1_HVT)                     0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_carry[8] (net)        1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_U1_8/CO (FADDX1_HVT)                     0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_carry[9] (net)        1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_U1_9/CO (FADDX1_HVT)                     0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_carry[10] (net)       1        1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_U1_10/CO (FADDX1_HVT)                    0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_carry[11] (net)       1        1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_U1_11/CO (FADDX1_HVT)                    0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_carry[12] (net)       1        1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_U1_12/CO (FADDX1_HVT)                    0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_carry[13] (net)       1        1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_U1_13/CO (FADDX1_HVT)                    0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_carry[14] (net)       1        1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_U1_14/CO (FADDX1_HVT)                    0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_carry[15] (net)       1        1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_U1_15/CO (FADDX1_HVT)                    0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_carry[16] (net)       1        1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_U1_16/CO (FADDX1_HVT)                    0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_carry[17] (net)       1        1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_U1_17/CO (FADDX1_HVT)                    0.220     0.512      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_carry[18] (net)       1        1.339               0.000      9.620 r
  AXIS_MVM_MATVEC_add_31_S2_U1_18/S (FADDX1_HVT)                     0.148     0.743     10.363 f
  AXIS_MVM_MATVEC_N146 (net)                      1        0.501               0.000     10.363 f
  AXIS_MVM_MATVEC_U2185/Y (AO22X1_HVT)                               0.097     0.259     10.622 f
  AXIS_MVM_MATVEC_n2193 (net)                     1        0.508               0.000     10.622 f
  AXIS_MVM_MATVEC_tree_reg_0__1__0__18_/D (DFFX1_HVT)                0.097     0.000     10.622 f
  data arrival time                                                                      10.622

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__0__18_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.622
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.084


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1220/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G8_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N2086 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U19/Y (AO22X1_HVT)                                  0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n83 (net)                        1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_7__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1217/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G8_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N2067 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U38/Y (AO22X1_HVT)                                     0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n102 (net)                          1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_7__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_7__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_7__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_7__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_7__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_7__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1214/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G8_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N2048 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U57/Y (AO22X1_HVT)                                  0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n121 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_7__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_7__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1199/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G7_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1825 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U312/Y (AO22X1_HVT)                                 0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n368 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_6__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1196/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G7_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1806 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U331/Y (AO22X1_HVT)                                    0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n387 (net)                          1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_6__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_6__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_6__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_6__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_6__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_6__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1193/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G7_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1787 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U350/Y (AO22X1_HVT)                                 0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n406 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_6__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_6__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1178/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G6_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1564 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U605/Y (AO22X1_HVT)                                 0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n653 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_5__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1175/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G6_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1545 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U624/Y (AO22X1_HVT)                                    0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n672 (net)                          1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_5__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1172/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G6_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1526 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U643/Y (AO22X1_HVT)                                 0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n691 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_5__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1157/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1303 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U898/Y (AO22X1_HVT)                                 0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n938 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_4__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1151/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1265 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U936/Y (AO22X1_HVT)                                 0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n976 (net)                       1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_4__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1136/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1042 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1191/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1223 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1133/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1023 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1210/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1242 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1130/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1004 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1229/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1261 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1115/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N781 (net)                       1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1484/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1508 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1112/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N762 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1503/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1527 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1109/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N743 (net)                       1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1522/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1546 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1094/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N520 (net)                       1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1777/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1793 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1091/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N501 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1796/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1812 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1088/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N482 (net)                       1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1815/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1831 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__3__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__2__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__2__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__2__1__0_ (net)           3        2.306               0.000      0.652 r
  U1073/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N259 (net)                       1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2070/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2078 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__3__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__3__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__1__3__0_ (net)              3        2.306               0.000      0.652 r
  U1070/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G2_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N240 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2089/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2097 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__2__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__2__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__2__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                          Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                         0.000      0.000
  clock network delay (ideal)                                                   0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__1__1__0_/CLK (DFFX1_HVT)                0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__1__1__0_/Q (DFFX1_HVT)                  0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__1__1__0_ (net)           3        2.306               0.000      0.652 r
  U1067/Y (AND2X1_HVT)                                                0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N221 (net)                       1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2108/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2116 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__2__0__17_/D (DFFX1_HVT)                 0.097     0.000     10.110 f
  data arrival time                                                                       10.110

  clock clk (rise edge)                                                        14.000     14.000
  clock network delay (ideal)                                                   0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__2__0__17_/CLK (DFFX1_HVT)                         0.000     14.000 r
  library setup time                                                           -0.294     13.706
  data required time                                                                      13.706
  -------------------------------------------------------------------------------------------------
  data required time                                                                      13.706
  data arrival time                                                                      -10.110
  -------------------------------------------------------------------------------------------------
  slack (MET)                                                                              3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_5__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_5__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_5__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_5__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_5__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1160/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G6_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G6_U1_17/S (FADDX1_HVT)                  0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1450 (net)                     1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U719/Y (AO22X1_HVT)                                0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n767 (net)                      1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_5__1__0__17_/D (DFFX1_HVT)                0.097     0.000     10.110 f
  data arrival time                                                                      10.110

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_5__1__0__17_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.110
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1148/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1246 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U955/Y (AO22X1_HVT)                                    0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n995 (net)                          1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_4__1__3__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__3__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1145/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1227 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U974/Y (AO22X1_HVT)                                    0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1014 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_4__1__2__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__2__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1142/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G5_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1208 (net)                         1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U993/Y (AO22X1_HVT)                                    0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1033 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_4__1__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_4__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_4__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_4__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_4__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_4__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1139/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G5_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G5_U1_17/S (FADDX1_HVT)                  0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N1189 (net)                     1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1012/Y (AO22X1_HVT)                               0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1052 (net)                     1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_4__1__0__17_/D (DFFX1_HVT)                0.097     0.000     10.110 f
  data arrival time                                                                      10.110

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_4__1__0__17_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.110
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1127/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N985 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1248/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1280 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__1__3__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__3__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1124/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N966 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1267/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1299 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__1__2__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__2__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1121/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G4_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N947 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1286/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1318 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__1__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_3__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_3__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_3__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_3__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_3__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1118/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_U1_17/S (FADDX1_HVT)                  0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N928 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1305/Y (AO22X1_HVT)                               0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1337 (net)                     1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_3__1__0__17_/D (DFFX1_HVT)                0.097     0.000     10.110 f
  data arrival time                                                                      10.110

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_3__1__0__17_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.110
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1106/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N724 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1541/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1565 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__1__3__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__3__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1103/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N705 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1560/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1584 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__1__2__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__2__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1100/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G3_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N686 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1579/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1603 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__1__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_2__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_2__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_2__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_2__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_2__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1097/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_U1_17/S (FADDX1_HVT)                  0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N667 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1598/Y (AO22X1_HVT)                               0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1622 (net)                     1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_2__1__0__17_/D (DFFX1_HVT)                0.097     0.000     10.110 f
  data arrival time                                                                      10.110

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_2__1__0__17_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.110
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1085/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N463 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1834/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1850 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__1__3__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__3__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1082/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N444 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1853/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1869 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__1__2__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__2__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1079/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G2_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N425 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1872/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1888 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__1__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_1__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_1__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_1__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_1__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_1__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1076/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[1] (net)     1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_1/CO (FADDX1_HVT)                  0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[2] (net)     1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_2/CO (FADDX1_HVT)                  0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[3] (net)     1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_3/CO (FADDX1_HVT)                  0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[4] (net)     1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_4/CO (FADDX1_HVT)                  0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[5] (net)     1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_5/CO (FADDX1_HVT)                  0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[6] (net)     1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_6/CO (FADDX1_HVT)                  0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[7] (net)     1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_7/CO (FADDX1_HVT)                  0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[8] (net)     1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_8/CO (FADDX1_HVT)                  0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[9] (net)     1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_9/CO (FADDX1_HVT)                  0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[10] (net)     1       1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_10/CO (FADDX1_HVT)                 0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[11] (net)     1       1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_11/CO (FADDX1_HVT)                 0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[12] (net)     1       1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_12/CO (FADDX1_HVT)                 0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[13] (net)     1       1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_13/CO (FADDX1_HVT)                 0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[14] (net)     1       1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_14/CO (FADDX1_HVT)                 0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[15] (net)     1       1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_15/CO (FADDX1_HVT)                 0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[16] (net)     1       1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_16/CO (FADDX1_HVT)                 0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_carry[17] (net)     1       1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_U1_17/S (FADDX1_HVT)                  0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N406 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U1891/Y (AO22X1_HVT)                               0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n1907 (net)                     1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_1__1__0__17_/D (DFFX1_HVT)                0.097     0.000     10.110 f
  data arrival time                                                                      10.110

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_1__1__0__17_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.110
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__7__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__3__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__7__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__7__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__7__0_ (net)              3        2.306               0.000      0.652 r
  U1064/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G4_G1_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N202 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2127/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2135 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__1__3__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__3__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__5__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__2__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__5__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__5__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__5__0_ (net)              3        2.306               0.000      0.652 r
  U1061/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G3_G1_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N183 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2146/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2154 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__1__2__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__2__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__3__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__1__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                             Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                            0.000      0.000
  clock network delay (ideal)                                                      0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__3__0_/CLK (DFFX1_HVT)                   0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__3__0_/Q (DFFX1_HVT)                     0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__3__0_ (net)              3        2.306               0.000      0.652 r
  U1058/Y (AND2X1_HVT)                                                   0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[1] (net)     1      1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_1/CO (FADDX1_HVT)                0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[2] (net)     1      1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_2/CO (FADDX1_HVT)                0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[3] (net)     1      1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_3/CO (FADDX1_HVT)                0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[4] (net)     1      1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_4/CO (FADDX1_HVT)                0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[5] (net)     1      1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_5/CO (FADDX1_HVT)                0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[6] (net)     1      1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_6/CO (FADDX1_HVT)                0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[7] (net)     1      1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_7/CO (FADDX1_HVT)                0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[8] (net)     1      1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_8/CO (FADDX1_HVT)                0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[9] (net)     1      1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_9/CO (FADDX1_HVT)                0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[10] (net)     1     1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_10/CO (FADDX1_HVT)               0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[11] (net)     1     1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_11/CO (FADDX1_HVT)               0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[12] (net)     1     1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_12/CO (FADDX1_HVT)               0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[13] (net)     1     1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_13/CO (FADDX1_HVT)               0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[14] (net)     1     1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_14/CO (FADDX1_HVT)               0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[15] (net)     1     1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_15/CO (FADDX1_HVT)               0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[16] (net)     1     1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_16/CO (FADDX1_HVT)               0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_carry[17] (net)     1     1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_G2_G1_G1_U1_17/S (FADDX1_HVT)                0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N164 (net)                          1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2165/Y (AO22X1_HVT)                                   0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2173 (net)                         1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__1__1__17_/D (DFFX1_HVT)                    0.097     0.000     10.110 f
  data arrival time                                                                          10.110

  clock clk (rise edge)                                                           14.000     14.000
  clock network delay (ideal)                                                      0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__1__17_/CLK (DFFX1_HVT)                            0.000     14.000 r
  library setup time                                                              -0.294     13.706
  data required time                                                                         13.706
  ----------------------------------------------------------------------------------------------------
  data required time                                                                         13.706
  data arrival time                                                                         -10.110
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                                 3.596


  Startpoint: AXIS_MVM_MATVEC_tree_reg_0__0__1__0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AXIS_MVM_MATVEC_tree_reg_0__1__0__17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_uart_system    140000                saed32hvt_ss0p7v125c

  Point                                         Fanout       Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                        0.000      0.000
  clock network delay (ideal)                                                  0.000      0.000
  AXIS_MVM_MATVEC_tree_reg_0__0__1__0_/CLK (DFFX1_HVT)               0.000     0.000 #    0.000 r
  AXIS_MVM_MATVEC_tree_reg_0__0__1__0_/Q (DFFX1_HVT)                 0.142     0.652      0.652 r
  AXIS_MVM_MATVEC_tree_0__0__1__0_ (net)          3        2.306               0.000      0.652 r
  U1055/Y (AND2X1_HVT)                                               0.117     0.314      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_carry[1] (net)        1        1.339               0.000      0.967 r
  AXIS_MVM_MATVEC_add_31_S2_U1_1/CO (FADDX1_HVT)                     0.220     0.460      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_carry[2] (net)        1        1.339               0.000      1.427 r
  AXIS_MVM_MATVEC_add_31_S2_U1_2/CO (FADDX1_HVT)                     0.220     0.512      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_carry[3] (net)        1        1.339               0.000      1.938 r
  AXIS_MVM_MATVEC_add_31_S2_U1_3/CO (FADDX1_HVT)                     0.220     0.512      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_carry[4] (net)        1        1.339               0.000      2.451 r
  AXIS_MVM_MATVEC_add_31_S2_U1_4/CO (FADDX1_HVT)                     0.220     0.512      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_carry[5] (net)        1        1.339               0.000      2.963 r
  AXIS_MVM_MATVEC_add_31_S2_U1_5/CO (FADDX1_HVT)                     0.220     0.512      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_carry[6] (net)        1        1.339               0.000      3.475 r
  AXIS_MVM_MATVEC_add_31_S2_U1_6/CO (FADDX1_HVT)                     0.220     0.512      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_carry[7] (net)        1        1.339               0.000      3.987 r
  AXIS_MVM_MATVEC_add_31_S2_U1_7/CO (FADDX1_HVT)                     0.220     0.512      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_carry[8] (net)        1        1.339               0.000      4.499 r
  AXIS_MVM_MATVEC_add_31_S2_U1_8/CO (FADDX1_HVT)                     0.220     0.512      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_carry[9] (net)        1        1.339               0.000      5.011 r
  AXIS_MVM_MATVEC_add_31_S2_U1_9/CO (FADDX1_HVT)                     0.220     0.512      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_carry[10] (net)       1        1.339               0.000      5.523 r
  AXIS_MVM_MATVEC_add_31_S2_U1_10/CO (FADDX1_HVT)                    0.220     0.512      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_carry[11] (net)       1        1.339               0.000      6.035 r
  AXIS_MVM_MATVEC_add_31_S2_U1_11/CO (FADDX1_HVT)                    0.220     0.512      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_carry[12] (net)       1        1.339               0.000      6.547 r
  AXIS_MVM_MATVEC_add_31_S2_U1_12/CO (FADDX1_HVT)                    0.220     0.512      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_carry[13] (net)       1        1.339               0.000      7.059 r
  AXIS_MVM_MATVEC_add_31_S2_U1_13/CO (FADDX1_HVT)                    0.220     0.512      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_carry[14] (net)       1        1.339               0.000      7.571 r
  AXIS_MVM_MATVEC_add_31_S2_U1_14/CO (FADDX1_HVT)                    0.220     0.512      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_carry[15] (net)       1        1.339               0.000      8.084 r
  AXIS_MVM_MATVEC_add_31_S2_U1_15/CO (FADDX1_HVT)                    0.220     0.512      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_carry[16] (net)       1        1.339               0.000      8.596 r
  AXIS_MVM_MATVEC_add_31_S2_U1_16/CO (FADDX1_HVT)                    0.220     0.512      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_carry[17] (net)       1        1.339               0.000      9.108 r
  AXIS_MVM_MATVEC_add_31_S2_U1_17/S (FADDX1_HVT)                     0.148     0.743      9.851 f
  AXIS_MVM_MATVEC_N145 (net)                      1        0.501               0.000      9.851 f
  AXIS_MVM_MATVEC_U2184/Y (AO22X1_HVT)                               0.097     0.259     10.110 f
  AXIS_MVM_MATVEC_n2192 (net)                     1        0.508               0.000     10.110 f
  AXIS_MVM_MATVEC_tree_reg_0__1__0__17_/D (DFFX1_HVT)                0.097     0.000     10.110 f
  data arrival time                                                                      10.110

  clock clk (rise edge)                                                       14.000     14.000
  clock network delay (ideal)                                                  0.000     14.000
  AXIS_MVM_MATVEC_tree_reg_0__1__0__17_/CLK (DFFX1_HVT)                        0.000     14.000 r
  library setup time                                                          -0.294     13.706
  data required time                                                                     13.706
  ------------------------------------------------------------------------------------------------
  data required time                                                                     13.706
  data arrival time                                                                     -10.110
  ------------------------------------------------------------------------------------------------
  slack (MET)                                                                             3.596


1
