git clone --depth 1 --no-tags https://github.com/DKPRRR/mySubjectCompetition.git f:/verilog_sva_gh_scraper/data/full_repos/719234037
git clone --depth 1 --no-tags https://github.com/MaddNik/Queue-Arbiter.git f:/verilog_sva_gh_scraper/data/full_repos/716244684
git clone --depth 1 --no-tags https://github.com/GangaKM/CLIPSAFE.git f:/verilog_sva_gh_scraper/data/full_repos/716107666
git clone --depth 1 --no-tags https://github.com/Panda-Code-Master/laundromatv2.git f:/verilog_sva_gh_scraper/data/full_repos/716864350
git clone --depth 1 --no-tags https://github.com/Wendy5755/LAB4-1.git f:/verilog_sva_gh_scraper/data/full_repos/718755839
git clone --depth 1 --no-tags https://github.com/Wendy5755/LAB4-2.git f:/verilog_sva_gh_scraper/data/full_repos/719176585
git clone --depth 1 --no-tags https://github.com/iamdiegosanches/OAC_II.git f:/verilog_sva_gh_scraper/data/full_repos/715854723
git clone --depth 1 --no-tags https://github.com/Yumonor/AdderSubtractor.git f:/verilog_sva_gh_scraper/data/full_repos/720276575
git clone --depth 1 --no-tags https://github.com/saitejagln/sds-project.git f:/verilog_sva_gh_scraper/data/full_repos/720167050
git clone --depth 1 --no-tags https://github.com/Si7845140/ripple_adder.git f:/verilog_sva_gh_scraper/data/full_repos/719974116
git clone --depth 1 --no-tags https://github.com/aviv-L/UART.git f:/verilog_sva_gh_scraper/data/full_repos/720404956
git clone --depth 1 --no-tags https://github.com/LHneto/CD---CCS1.git f:/verilog_sva_gh_scraper/data/full_repos/720797230
git clone --depth 1 --no-tags https://github.com/Efesasa0/32-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/721461675
git clone --depth 1 --no-tags https://github.com/GraDMM/Library.git f:/verilog_sva_gh_scraper/data/full_repos/721637128
git clone --depth 1 --no-tags https://github.com/gaarauchiha/Pyramid-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/722354842
git clone --depth 1 --no-tags https://github.com/sukiperumal/4-Bit-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/722499825
git clone --depth 1 --no-tags https://github.com/ArjunBasandrai/verilog-reference.git f:/verilog_sva_gh_scraper/data/full_repos/722103841
git clone --depth 1 --no-tags https://github.com/Shahabaz-gaucho/mux_81_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/722789620
git clone --depth 1 --no-tags https://github.com/directsgg/microchip_v.git f:/verilog_sva_gh_scraper/data/full_repos/722840700
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/cache_compression_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722824730
git clone --depth 1 --no-tags https://github.com/Akarsh-Hegde/pes_full_subtractor_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722939934
git clone --depth 1 --no-tags https://github.com/mauriya0202/tapeout_fmul.git f:/verilog_sva_gh_scraper/data/full_repos/723063685
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_tflipflop_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722827369
git clone --depth 1 --no-tags https://github.com/kushal2710/car-ps.git f:/verilog_sva_gh_scraper/data/full_repos/723036321
git clone --depth 1 --no-tags https://github.com/corbbo/SD_Trabalho_4.git f:/verilog_sva_gh_scraper/data/full_repos/722768477
git clone --depth 1 --no-tags https://github.com/Gowda07/smartlocksystem_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723232962
git clone --depth 1 --no-tags https://github.com/Veda1809/Pulse-width-modulator.git f:/verilog_sva_gh_scraper/data/full_repos/723261133
git clone --depth 1 --no-tags https://github.com/Syedhasan7/pulsewm.git f:/verilog_sva_gh_scraper/data/full_repos/723014172
git clone --depth 1 --no-tags https://github.com/LikhitDaggubati/8-bit-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/723449122
git clone --depth 1 --no-tags https://github.com/MohamSadeghi/DLD_Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/723805644
git clone --depth 1 --no-tags https://github.com/itakatoshi/32_32_LED_MATRIX_INVADER2.git f:/verilog_sva_gh_scraper/data/full_repos/719091297
git clone --depth 1 --no-tags https://github.com/SamehM20/Verilog-Tutorial.git f:/verilog_sva_gh_scraper/data/full_repos/718962850
git clone --depth 1 --no-tags https://github.com/thhongee/SoC_lab4_2.git f:/verilog_sva_gh_scraper/data/full_repos/716624585
git clone --depth 1 --no-tags https://github.com/MohamedAliYounis/GP22_ASU_GF180.git f:/verilog_sva_gh_scraper/data/full_repos/716560305
git clone --depth 1 --no-tags https://github.com/kaveri307/Moore-Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/716079852
git clone --depth 1 --no-tags https://github.com/gixurupita/nRiscAoc1.git f:/verilog_sva_gh_scraper/data/full_repos/723494269
git clone --depth 1 --no-tags https://github.com/kazi-m22/chipwhisperer_test.git f:/verilog_sva_gh_scraper/data/full_repos/723516301
git clone --depth 1 --no-tags https://github.com/liuweiseu/hercules-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/722287845
git clone --depth 1 --no-tags https://github.com/yuan-ie/Advanced-Processor-Systems-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/719861167
git clone --depth 1 --no-tags https://github.com/ereiss123/Brick_Breaker.git f:/verilog_sva_gh_scraper/data/full_repos/719756156
git clone --depth 1 --no-tags https://github.com/navin9212/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/722478053
git clone --depth 1 --no-tags https://github.com/FhelipeAllves/-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/717573647
git clone --depth 1 --no-tags https://github.com/ksungkeun84/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/721786081
git clone --depth 1 --no-tags https://github.com/johnmaxrin/AF754.git f:/verilog_sva_gh_scraper/data/full_repos/719104747
git clone --depth 1 --no-tags https://github.com/JaeBin2019/2023_LogicCircuit.git f:/verilog_sva_gh_scraper/data/full_repos/722014651
git clone --depth 1 --no-tags https://github.com/Rou7e/altera-i2s-dsm.git f:/verilog_sva_gh_scraper/data/full_repos/723505273
git clone --depth 1 --no-tags https://github.com/kir486680/NeuroCore.git f:/verilog_sva_gh_scraper/data/full_repos/720271102
git clone --depth 1 --no-tags https://github.com/alissonpef/Linguagem-e-Descricao-de-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/723783692
git clone --depth 1 --no-tags https://github.com/PIONEER-Experiment/cfpga.git f:/verilog_sva_gh_scraper/data/full_repos/718321491
git clone --depth 1 --no-tags https://github.com/AkashRK1216/QKD_FPGAkash.git f:/verilog_sva_gh_scraper/data/full_repos/721746727
git clone --depth 1 --no-tags https://github.com/gregdavill/gf180-mpw1-frosty-ferret.git f:/verilog_sva_gh_scraper/data/full_repos/717340386
git clone --depth 1 --no-tags https://github.com/Tonr01/Bayer2fullColor.git f:/verilog_sva_gh_scraper/data/full_repos/717388297
git clone --depth 1 --no-tags https://github.com/kbashus/Bashus_ECE128_Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/715870555
git clone --depth 1 --no-tags https://github.com/bugraduman/caravel_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/717117624
git clone --depth 1 --no-tags https://github.com/Cam2024/Neural-Network-Hardware-Acceleration.git f:/verilog_sva_gh_scraper/data/full_repos/717626345
git clone --depth 1 --no-tags https://github.com/Neha2411-source/Battery-management-system-ASIC-MPW-.git f:/verilog_sva_gh_scraper/data/full_repos/717684154
git clone --depth 1 --no-tags https://github.com/HPC-SDC/Extensor-Scanner.git f:/verilog_sva_gh_scraper/data/full_repos/717924050
git clone --depth 1 --no-tags https://github.com/gonsolo/caravel_user_project.git f:/verilog_sva_gh_scraper/data/full_repos/718240333
git clone --depth 1 --no-tags https://github.com/Ritvik123487/ECELAB-7.git f:/verilog_sva_gh_scraper/data/full_repos/718529985
git clone --depth 1 --no-tags https://github.com/pranav189/Time-Appliance-Project.git f:/verilog_sva_gh_scraper/data/full_repos/718461631
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/718501607
git clone --depth 1 --no-tags https://github.com/Temistat/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/720916062
git clone --depth 1 --no-tags https://github.com/emaarnolfo/TP2-arquitectura.git f:/verilog_sva_gh_scraper/data/full_repos/721161850
git clone --depth 1 --no-tags https://github.com/Anish-aak/comparch-lab-solutions.git f:/verilog_sva_gh_scraper/data/full_repos/721197733
git clone --depth 1 --no-tags https://github.com/shrekliao/Weight-Stationary-Scalable-TPUv1-like-Systolic-Array.git f:/verilog_sva_gh_scraper/data/full_repos/720387572
git clone --depth 1 --no-tags https://github.com/Rasouli13/MipsCore_piplined.git f:/verilog_sva_gh_scraper/data/full_repos/721266069
git clone --depth 1 --no-tags https://github.com/Muzamil-Sikander/coal-lab-4.git f:/verilog_sva_gh_scraper/data/full_repos/721530189
git clone --depth 1 --no-tags https://github.com/Magaspa/MAC.git f:/verilog_sva_gh_scraper/data/full_repos/721445252
git clone --depth 1 --no-tags https://github.com/YukunXue/IC_lib.git f:/verilog_sva_gh_scraper/data/full_repos/721980558
git clone --depth 1 --no-tags https://github.com/hardshah/Stationary-G-Circuit-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/721901746
git clone --depth 1 --no-tags https://github.com/Dawae111/Elevator-Control.git f:/verilog_sva_gh_scraper/data/full_repos/721880330
git clone --depth 1 --no-tags https://github.com/utkarshhh1710/--RTL-Design-of-5-stage-pipelined-RISC-V-processor.git f:/verilog_sva_gh_scraper/data/full_repos/721631036
git clone --depth 1 --no-tags https://github.com/ericmaclean/UART.git f:/verilog_sva_gh_scraper/data/full_repos/722338871
git clone --depth 1 --no-tags https://github.com/Shrachinag/pesalarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/722887349
git clone --depth 1 --no-tags https://github.com/Edhey/Estructura-de-Computadores-Verilog-Practica-2.git f:/verilog_sva_gh_scraper/data/full_repos/722116450
git clone --depth 1 --no-tags https://github.com/pranv777/DDCO.git f:/verilog_sva_gh_scraper/data/full_repos/722707475
git clone --depth 1 --no-tags https://github.com/SR-Rishab/Divider_tape_out.git f:/verilog_sva_gh_scraper/data/full_repos/722819803
git clone --depth 1 --no-tags https://github.com/vaishbv/pes_tff_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722118221
git clone --depth 1 --no-tags https://github.com/suitehome/SeonghyeonKim.git f:/verilog_sva_gh_scraper/data/full_repos/722804360
git clone --depth 1 --no-tags https://github.com/ShashidharReddy01/cache_compression.git f:/verilog_sva_gh_scraper/data/full_repos/723307825
git clone --depth 1 --no-tags https://github.com/nancy22165/round_robin_arb.git f:/verilog_sva_gh_scraper/data/full_repos/723360313
git clone --depth 1 --no-tags https://github.com/charleshenville/verilog-gpu.git f:/verilog_sva_gh_scraper/data/full_repos/720253028
git clone --depth 1 --no-tags https://github.com/Aniket210702/Maven-Silicon.git f:/verilog_sva_gh_scraper/data/full_repos/718291990
git clone --depth 1 --no-tags https://github.com/KM4500/assignment-2-interfaces-KM4500.git f:/verilog_sva_gh_scraper/data/full_repos/716709107
git clone --depth 1 --no-tags https://github.com/ks-vandana/fp_division_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/722918364
git clone --depth 1 --no-tags https://github.com/rafaelpinheiro32/4-bit-register.git f:/verilog_sva_gh_scraper/data/full_repos/723539763
git clone --depth 1 --no-tags https://github.com/Navya-tayi/pes_rr_arbiter_tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/723097753
git clone --depth 1 --no-tags https://github.com/vachas23/Counter.git f:/verilog_sva_gh_scraper/data/full_repos/723575237
git clone --depth 1 --no-tags https://github.com/L-add7/sdram_control.git f:/verilog_sva_gh_scraper/data/full_repos/722816032
git clone --depth 1 --no-tags https://github.com/OliverQueen1466/Gluttonous_Snake_by_LED_Matrix.git f:/verilog_sva_gh_scraper/data/full_repos/719454122
git clone --depth 1 --no-tags https://github.com/Eeveelution/FFR.git f:/verilog_sva_gh_scraper/data/full_repos/717171910
git clone --depth 1 --no-tags https://github.com/Mrbest2023/354-project.git f:/verilog_sva_gh_scraper/data/full_repos/718254327
git clone --depth 1 --no-tags https://github.com/ColinGMcMillen/Simple-Instruction-Set-CPU-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/721443507
git clone --depth 1 --no-tags https://github.com/MingZwhy/UCAS-Calab.git f:/verilog_sva_gh_scraper/data/full_repos/721302330
git clone --depth 1 --no-tags https://github.com/WayneJiangCN/Reciprocal.git f:/verilog_sva_gh_scraper/data/full_repos/719096939
git clone --depth 1 --no-tags https://github.com/sirazenkov/ContraFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/723659681
git clone --depth 1 --no-tags https://github.com/NguyenHaiMinh-UIT/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/715933665
git clone --depth 1 --no-tags https://github.com/Kukulkan14/ECE287FINAL.git f:/verilog_sva_gh_scraper/data/full_repos/717190199
git clone --depth 1 --no-tags https://github.com/yinhe321/top_ziguang.git f:/verilog_sva_gh_scraper/data/full_repos/718750330
git clone --depth 1 --no-tags https://github.com/hsuting0627/ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/723596167
