$date
	Sat Oct 22 19:47:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#194777
b10000 !
1"
#194778
b10000 &
b10000 %
1$
#194779
0"
#194782
b1000 &
b1000 %
#194786
b100 &
b100 %
#194790
b10 &
b10 %
#194794
b1 &
b1 %
1#
#194798
b0 &
0#
b0 %
0$
#1181075
b11101 !
1"
#1181078
b11101 &
b11101 %
1$
#1181079
0"
#1181082
b1011000 &
b1011000 %
#1181086
b101100 &
b101100 %
#1181090
b10110 &
b10110 %
#1181094
b1011 &
b1011 %
#1181098
b100010 &
b100010 %
#1181102
b10001 &
b10001 %
#1181106
b110100 &
b110100 %
#1181110
b11010 &
b11010 %
#1181114
b1101 &
b1101 %
#1181118
b101000 &
b101000 %
#1181122
b10100 &
b10100 %
#1181126
b1010 &
b1010 %
#1181130
b101 &
b101 %
#1181134
b10000 &
b10000 %
#1181138
b1000 &
b1000 %
#1181142
b100 &
b100 %
#1181146
b10 &
b10 %
#1181150
b1 &
1#
b1 %
#1181154
b0 &
b0 %
0#
0$
#2220562
b101 &
b101 %
1$
b101 !
1"
#2220563
0"
#2220566
b10000 &
b10000 %
#2220570
b1000 &
b1000 %
#2220574
b100 &
b100 %
#2220578
b10 &
b10 %
#2220582
b1 &
1#
b1 %
#2220586
b0 &
b0 %
0#
0$
#4500012
