$date
	Tue Apr  6 22:18:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_other_xor $end
$var wire 1 ! res $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module UUT $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 ! out $end
$var wire 1 $ x0 $end
$var wire 1 % x1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#10
1!
1$
1#
#20
1"
0#
#30
0!
0%
1#
#40
0$
1%
0"
0#
