
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8         |Circuit 2: sky130_fd_pr__pfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent.

Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__inv_1          |Circuit 2: sky130_fd_sc_hd__inv_1          
-------------------------------------------|-------------------------------------------
VGND                                       |VGND                                       
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
A                                          |A                                          
Y                                          |Y                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__inv_1 and sky130_fd_sc_hd__inv_1 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6)            |sky130_fd_pr__pfet_01v8_hvt (6)            
sky130_fd_pr__nfet_01v8 (6)                |sky130_fd_pr__nfet_01v8 (6)                
Number of devices: 12                      |Number of devices: 12                      
Number of nets: 14                         |Number of nets: 14                         
---------------------------------------------------------------------------------------
Netlists match uniquely with port errors.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__mux2_1         |Circuit 2: sky130_fd_sc_hd__mux2_1         
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
A0                                         |A0                                         
A1                                         |A1                                         
X                                          |X                                          
VPWR                                       |VPWR                                       
S                                          |S                                          
a_505_21#                                  |(no matching pin)                          
VGND                                       |VGND                                       
a_505_21#                                  |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 altered to match.
Device classes sky130_fd_sc_hd__mux2_1 and sky130_fd_sc_hd__mux2_1 are equivalent.
  Flattening non-matched subcircuits sky130_fd_sc_hd__mux2_1 sky130_fd_sc_hd__mux2_1
Flattening unmatched subcell hgu_sw_cap in circuit hgu_delay_no_code (1)(8 instances)
Flattening unmatched subcell hgu_sw_cap_pmos in circuit hgu_delay_no_code (1)(9 instances)
Flattening unmatched subcell hgu_pfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)
Flattening unmatched subcell hgu_nfet_hvt_stack_in_delay in circuit hgu_delay_no_code (1)(1 instance)

Flattening instances of sky130_fd_sc_hd__inv_1 in cell hgu_delay_no_code (1) makes a better match
Making another compare attempt.

Class hgu_delay_no_code (0):  Merged 13 parallel devices.
Class hgu_delay_no_code (1):  Merged 11 parallel devices.
Subcircuit summary:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8 (9->2)             |sky130_fd_pr__pfet_01v8 (9->2)             
sky130_fd_pr__nfet_01v8 (30->25)           |sky130_fd_pr__nfet_01v8 (29->25)           
sky130_fd_pr__pfet_01v8_hvt (12->11)       |sky130_fd_pr__pfet_01v8_hvt (11)           
Number of devices: 38                      |Number of devices: 38                      
Number of nets: 34                         |Number of nets: 34                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Netlists match uniquely with property errors.
sky130_fd_pr__pfet_01v8_hvt:30 vs. sky130_fd_pr__pfet_01v8_hvt:M48:
 w circuit1: 0.84   circuit2: 0.42   (delta=66.7%, cutoff=1%)
sky130_fd_pr__nfet_01v8:4 vs. sky130_fd_pr__nfet_01v8:M1:
 w circuit1: 0.84   circuit2: 0.42   (delta=66.7%, cutoff=1%)

Subcircuit pins:
Circuit 1: hgu_delay_no_code               |Circuit 2: hgu_delay_no_code               
-------------------------------------------|-------------------------------------------
IN                                         |IN                                         
x10.A                                      |code[3] **Mismatch**                       
OUT                                        |OUT                                        
VSS                                        |VSS                                        
x2.SW                                      |code[0] **Mismatch**                       
code[1]                                    |code[1]                                    
code[2]                                    |code[2]                                    
VDD                                        |VDD                                        
x7.SW                                      |code_offset **Mismatch**                   
---------------------------------------------------------------------------------------
Cell pin lists for hgu_delay_no_code and hgu_delay_no_code altered to match.
Device classes hgu_delay_no_code and hgu_delay_no_code are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__dfbbp_1        |Circuit 2: sky130_fd_sc_hd__dfbbp_1        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__nfet_01v8 (20)               |sky130_fd_pr__nfet_01v8 (20)               
sky130_fd_pr__pfet_01v8_hvt (20)           |sky130_fd_pr__pfet_01v8_hvt (20)           
Number of devices: 40                      |Number of devices: 40                      
Number of nets: 29                         |Number of nets: 29                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__dfbbp_1        |Circuit 2: sky130_fd_sc_hd__dfbbp_1        
-------------------------------------------|-------------------------------------------
SET_B                                      |SET_B                                      
VGND                                       |VGND                                       
D                                          |D                                          
RESET_B                                    |RESET_B                                    
Q                                          |Q                                          
Q_N                                        |Q_N                                        
CLK                                        |CLK                                        
VPWR                                       |VPWR                                       
VNB                                        |VNB                                        
VPB                                        |VPB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__dfbbp_1 and sky130_fd_sc_hd__dfbbp_1 are equivalent.

Subcircuit summary:
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (12)           |sky130_fd_pr__pfet_01v8_hvt (12)           
sky130_fd_pr__nfet_01v8 (12)               |sky130_fd_pr__nfet_01v8 (12)               
hgu_delay_no_code (2)                      |hgu_delay_no_code (2)                      
sky130_fd_sc_hd__inv_1 (2)                 |sky130_fd_sc_hd__inv_1 (2)                 
sky130_fd_sc_hd__dfbbp_1 (1)               |sky130_fd_sc_hd__dfbbp_1 (1)               
(no matching element)                      |c (4)                                      
Number of devices: 29 **Mismatch**         |Number of devices: 33 **Mismatch**         
Number of nets: 32 **Mismatch**            |Number of nets: 34 **Mismatch**            
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   

---------------------------------------------------------------------------------------
Net: x3/A0                                 |Net: ASYNC_CLK_SAR                         
  sky130_fd_pr__pfet_01v8_hvt/2 = 1        |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1    
  sky130_fd_sc_hd__dfbbp_1/Q = 1           |  hgu_delay_no_code/IN = 1                 
                                           |                                           
Net: async_resetb_delay_ctrl_code[0]       |Net: net4                                  
  hgu_delay_no_code/x2.SW = 1              |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1    
                                           |  sky130_fd_pr__nfet_01v8/2 = 1            
                                           |  sky130_fd_pr__pfet_01v8_hvt/2 = 1        
                                           |  c/top = 1                                
                                           |                                           
Net: x3/X                                  |Net: net2                                  
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1    |  sky130_fd_pr__nfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |  sky130_fd_pr__pfet_01v8_hvt/2 = 1        
  sky130_fd_pr__pfet_01v8_hvt/2 = 1        |  sky130_fd_sc_hd__dfbbp_1/Q = 1           
  sky130_fd_pr__nfet_01v8/2 = 1            |  c/top = 1                                
                                           |                                           
Net: async_resetb_delay_ctrl_code[2]       |Net: READY                                 
  hgu_delay_no_code/code[2] = 1            |  hgu_delay_no_code/IN = 1                 
                                           |                                           
Net: vss                                   |Net: VSS                                   
  sky130_fd_pr__pfet_01v8_hvt/2 = 4        |  sky130_fd_pr__pfet_01v8_hvt/2 = 2        
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 2    |  c/bottom = 4                             
  sky130_fd_pr__nfet_01v8/(1|3) = 10       |  sky130_fd_pr__nfet_01v8/(1|3) = 8        
  sky130_fd_pr__nfet_01v8/2 = 4            |  sky130_fd_pr__nfet_01v8/2 = 2            
  sky130_fd_pr__nfet_01v8/4 = 12           |  sky130_fd_pr__nfet_01v8/4 = 12           
  hgu_delay_no_code/VSS = 2                |  hgu_delay_no_code/VSS = 2                
  sky130_fd_sc_hd__inv_1/VGND = 2          |  sky130_fd_sc_hd__inv_1/VGND = 2          
  sky130_fd_sc_hd__inv_1/VNB = 2           |  sky130_fd_sc_hd__inv_1/VNB = 2           
  sky130_fd_sc_hd__dfbbp_1/VGND = 1        |  sky130_fd_sc_hd__dfbbp_1/VGND = 1        
  sky130_fd_sc_hd__dfbbp_1/VNB = 1         |  sky130_fd_sc_hd__dfbbp_1/VNB = 1         
                                           |                                           
Net: async_setb_delay_ctrl_code[0]         |(no matching net)                          
  hgu_delay_no_code/code[2] = 1            |                                           
  hgu_delay_no_code/x2.SW = 1              |                                           
                                           |                                           
Net: x8/X                                  |(no matching net)                          
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1    |                                           
  sky130_fd_pr__nfet_01v8/(1|3) = 1        |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x10/Y                                 |Net: net5                                  
  sky130_fd_sc_hd__inv_1/Y = 1             |  sky130_fd_sc_hd__inv_1/Y = 1             
  sky130_fd_sc_hd__dfbbp_1/RESET_B = 1     |  sky130_fd_sc_hd__dfbbp_1/RESET_B = 1     
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x9/Y                                  |Net: net6                                  
  sky130_fd_sc_hd__inv_1/Y = 1             |  sky130_fd_sc_hd__inv_1/Y = 1             
  sky130_fd_sc_hd__dfbbp_1/SET_B = 1       |  sky130_fd_sc_hd__dfbbp_1/SET_B = 1       
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: delay_offset                          |Net: delay_offset                          
  hgu_delay_no_code/x7.SW = 2              |  hgu_delay_no_code/code_offset = 2        
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: x10/A                                 |(no matching net)                          
  hgu_delay_no_code/OUT = 1                |                                           
  sky130_fd_sc_hd__inv_1/A = 1             |                                           
                                           |                                           
Net: x9/A                                  |(no matching net)                          
  hgu_delay_no_code/OUT = 1                |                                           
  sky130_fd_sc_hd__inv_1/A = 1             |                                           
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: sky130_fd_sc_hd__mux2_1:8/a_505_21#   
                                           |  sky130_fd_pr__pfet_01v8_hvt/2 = 1        
                                           |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1    
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__nfet_01v8/2 = 1            
                                           |                                           
(no matching net)                          |Net: sky130_fd_sc_hd__mux2_1:3/a_505_21#   
                                           |  sky130_fd_pr__pfet_01v8_hvt/2 = 1        
                                           |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 1    
                                           |  sky130_fd_pr__nfet_01v8/(1|3) = 1        
                                           |  sky130_fd_pr__nfet_01v8/2 = 1            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: eob                                   |Net: EOB                                   
  sky130_fd_pr__pfet_01v8_hvt/2 = 2        |  sky130_fd_pr__pfet_01v8_hvt/2 = 2        
  sky130_fd_pr__nfet_01v8/2 = 2            |  sky130_fd_pr__nfet_01v8/2 = 2            
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: sample_clk                            |Net: sample_clk                            
  sky130_fd_pr__pfet_01v8_hvt/2 = 2        |  sky130_fd_pr__pfet_01v8_hvt/2 = 2        
  sky130_fd_pr__nfet_01v8/2 = 2            |  sky130_fd_pr__nfet_01v8/2 = 2            
  sky130_fd_sc_hd__dfbbp_1/CLK = 1         |  sky130_fd_sc_hd__dfbbp_1/CLK = 1         
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
(no matching net)                          |Net: net3                                  
                                           |  sky130_fd_sc_hd__inv_1/A = 1             
                                           |  hgu_delay_no_code/OUT = 1                
                                           |  c/top = 1                                
                                           |                                           
(no matching net)                          |Net: net1                                  
                                           |  sky130_fd_sc_hd__inv_1/A = 1             
                                           |  hgu_delay_no_code/OUT = 1                
                                           |  c/top = 1                                
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: sky130_fd_sc_hd__mux2_1:x8/a_76_199#  |Net: sky130_fd_sc_hd__mux2_1:8/a_76_199#   
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 2    |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 2    
  sky130_fd_pr__pfet_01v8_hvt/2 = 1        |  sky130_fd_pr__nfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8_hvt/2 = 1        
                                           |                                           
Net: sky130_fd_sc_hd__mux2_1:x3/a_76_199#  |Net: sky130_fd_sc_hd__mux2_1:3/a_76_199#   
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 2    |  sky130_fd_pr__nfet_01v8/(1|3) = 2        
  sky130_fd_pr__nfet_01v8/(1|3) = 2        |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 2    
  sky130_fd_pr__pfet_01v8_hvt/2 = 1        |  sky130_fd_pr__nfet_01v8/2 = 1            
  sky130_fd_pr__nfet_01v8/2 = 1            |  sky130_fd_pr__pfet_01v8_hvt/2 = 1        
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: vdd                                   |Net: VDD                                   
  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 8    |  sky130_fd_pr__pfet_01v8_hvt/(1|3) = 8    
  sky130_fd_pr__pfet_01v8_hvt/4 = 12       |  sky130_fd_pr__pfet_01v8_hvt/4 = 12       
  hgu_delay_no_code/VDD = 2                |  hgu_delay_no_code/VDD = 2                
  sky130_fd_sc_hd__inv_1/VPWR = 2          |  sky130_fd_sc_hd__inv_1/VPWR = 2          
  sky130_fd_sc_hd__inv_1/VPB = 2           |  sky130_fd_sc_hd__inv_1/VPB = 2           
  sky130_fd_sc_hd__dfbbp_1/D = 1           |  sky130_fd_sc_hd__dfbbp_1/D = 1           
  sky130_fd_sc_hd__dfbbp_1/VPWR = 1        |  sky130_fd_sc_hd__dfbbp_1/VPWR = 1        
  sky130_fd_sc_hd__dfbbp_1/VPB = 1         |  sky130_fd_sc_hd__dfbbp_1/VPB = 1         
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   

---------------------------------------------------------------------------------------
Instance: sky130_fd_sc_hd__inv_1:x9        |Instance: sky130_fd_sc_hd__inv_1:9         
  A = 2                                    |  A = 3                                    
  VGND = 40                                |  VGND = 36                                
  VPWR = 29                                |  VPWR = 29                                
  Y = 2                                    |  Y = 2                                    
  VNB = 40                                 |  VNB = 36                                 
  VPB = 29                                 |  VPB = 29                                 
                                           |                                           
Instance: sky130_fd_sc_hd__inv_1:x10       |Instance: sky130_fd_sc_hd__inv_1:10        
  A = 2                                    |  A = 3                                    
  VGND = 40                                |  VGND = 36                                
  VPWR = 29                                |  VPWR = 29                                
  Y = 2                                    |  Y = 2                                    
  VNB = 40                                 |  VNB = 36                                 
  VPB = 29                                 |  VPB = 29                                 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: sky130_fd_sc_hd__mux2_1:x3/sky13 |Instance: sky130_fd_sc_hd__mux2_1:3/sky130 
  (1,3) = (40,40)                          |  (1,3) = (36,4)                           
  2 = 5                                    |  2 = 5                                    
  4 = 40                                   |  4 = 36                                   
                                           |                                           
Instance: sky130_fd_sc_hd__mux2_1:x8/sky13 |Instance: sky130_fd_sc_hd__mux2_1:8/sky130 
  (1,3) = (40,40)                          |  (1,3) = (36,4)                           
  2 = 4                                    |  2 = 4                                    
  4 = 40                                   |  4 = 36                                   
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Instance: sky130_fd_sc_hd__mux2_1:x3/sky13 |Instance: sky130_fd_sc_hd__mux2_1:3/sky130 
  (1,3) = (40,29)                          |  (1,3) = (29,4)                           
  2 = 5                                    |  2 = 5                                    
  4 = 29                                   |  4 = 29                                   
                                           |                                           
Instance: sky130_fd_sc_hd__mux2_1:x8/sky13 |Instance: sky130_fd_sc_hd__mux2_1:8/sky130 
  (1,3) = (40,29)                          |  (1,3) = (29,4)                           
  2 = 4                                    |  2 = 4                                    
  4 = 29                                   |  4 = 29                                   
---------------------------------------------------------------------------------------
Netlists do not match.

Subcircuit pins:
Circuit 1: hgu_clk_async                   |Circuit 2: hgu_clk_async                   
-------------------------------------------|-------------------------------------------
vss                                        |(no matching pin)                          
async_resetb_delay_ctrl_code[2]            |READY **Mismatch**                         
async_resetb_delay_ctrl_code[0]            |VSS **Mismatch**                           
Cell pin lists are equivalent.
Device classes hgu_clk_async and hgu_clk_async are equivalent.

Final result: Netlists do not match.

The following cells had property errors:
 hgu_delay_no_code
