
*** Running vivado
    with args -log kits_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kits_top.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Fri Aug  1 08:27:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source kits_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sidejob/ethernet_NN/NN/hls_component/hls_component/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.2/data/ip'.
Command: synth_design -top kits_top -part xczu19eg-ffvc1760-2-i
Starting synth_design
WARNING: [IP_Flow 19-5178] IP cmac_usplus_3 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-5178] IP cmac_usplus_2 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
WARNING: [IP_Flow 19-5178] IP cmac_usplus_1 will not be generated with lower license level. If you would like to generate with the current available license levels, please reset and regenerate.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.172 ; gain = 200.730
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tx_clk_out_1', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:406]
INFO: [Synth 8-11241] undeclared symbol 'rx_core_clk_1', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:407]
INFO: [Synth 8-11241] undeclared symbol 'rx_clk_out_1', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:408]
INFO: [Synth 8-11241] undeclared symbol 'tx_clk_out_2', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:548]
INFO: [Synth 8-11241] undeclared symbol 'rx_core_clk_2', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:549]
INFO: [Synth 8-11241] undeclared symbol 'rx_clk_out_2', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:550]
INFO: [Synth 8-11241] undeclared symbol 'tx_clk_out_3', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:690]
INFO: [Synth 8-11241] undeclared symbol 'rx_core_clk_3', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:691]
INFO: [Synth 8-11241] undeclared symbol 'rx_clk_out_3', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:692]
INFO: [Synth 8-11241] undeclared symbol 'qpllreset_in_0', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:836]
INFO: [Synth 8-11241] undeclared symbol 'sys_reset', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:837]
INFO: [Synth 8-11241] undeclared symbol 'tx_axis_last', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:1017]
INFO: [Synth 8-11241] undeclared symbol 'tx_axis_keep', assumed default net type 'wire' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:1018]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:770]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1reset_out', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:771]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:777]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:778]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:779]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:781]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:782]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:783]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:912]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:913]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:914]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:915]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:916]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:917]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:936]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1055]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1184]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_0', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1185]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1513]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1514]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1515]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1516]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1517]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1518]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1537]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1656]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1785]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_1', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:1786]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2114]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2115]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2116]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2117]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2118]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2119]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2138]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2257]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2386]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_2', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2387]
INFO: [Synth 8-11241] undeclared symbol 'qpll0clk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2715]
INFO: [Synth 8-11241] undeclared symbol 'qpll0refclk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2716]
INFO: [Synth 8-11241] undeclared symbol 'qpll1clk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2717]
INFO: [Synth 8-11241] undeclared symbol 'qpll1refclk_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2718]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0lock_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2719]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll1lock_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2720]
INFO: [Synth 8-11241] undeclared symbol 'drprst_in_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2739]
INFO: [Synth 8-11241] undeclared symbol 'gtwiz_reset_qpll0reset_out_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2858]
INFO: [Synth 8-11241] undeclared symbol 'gt_txusrclk2_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2987]
INFO: [Synth 8-11241] undeclared symbol 'gt_rxusrclk2_3', assumed default net type 'wire' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:2988]
INFO: [Synth 8-6157] synthesizing module 'kits_top' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75840]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/DUT_OUT.v:63]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:63]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76017]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_common_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_common_wrapper.v:61]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_gtye4_common_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/DUT_OUT/DUT_OUT_gt_gtye4_common_wrapper.v:4]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_gtye4_common_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/DUT_OUT/DUT_OUT_gt_gtye4_common_wrapper.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_common_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_common_wrapper.v:61]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2853]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_ultrascale_tx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_ultrascale_tx_userclk.v:71]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_ultrascale_tx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_ultrascale_tx_userclk.v:71]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_ultrascale_rx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_ultrascale_rx_userclk.v:70]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_ultrascale_rx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_ultrascale_rx_userclk.v:70]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-226] default block is never used [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_delay_powergood' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_bit_synchronizer' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_synchronizer' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_synchronizer' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:162]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_reset_inv_synchronizer' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_cdc_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3264]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_cdc_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3264]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_pipeline' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3330]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_pipeline' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3330]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_pipeline__parameterized0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3330]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_pipeline__parameterized0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3330]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_pipeline__parameterized1' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3330]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_pipeline__parameterized1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:3330]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'RAM64X1S' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:138342]
INFO: [Synth 8-6155] done synthesizing module 'RAM64X1S' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:138342]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_top.v:63]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_1' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_1_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_1_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_1_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_1_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_1_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_1_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_2' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_2_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_2_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_2_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_2_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_2_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_2_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_2' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_3' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_3_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_3_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'DUT_OUT_gt_3_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_3_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_3_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_3_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_gt_3' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_wrapper.v:63]
INFO: [Synth 8-6155] done synthesizing module 'DUT_OUT' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/DUT_OUT.v:63]
WARNING: [Synth 8-7071] port 'stat_rx_inrangeerr_0' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'stat_rx_inrangeerr_1' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'stat_rx_inrangeerr_2' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'stat_rx_inrangeerr_3' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'ctl_rx_wdt_disable_0' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'ctl_rx_wdt_disable_1' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'ctl_rx_wdt_disable_2' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7071] port 'ctl_rx_wdt_disable_3' of module 'DUT_OUT' is unconnected for instance 'DUT' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
WARNING: [Synth 8-7023] instance 'DUT' of module 'DUT_OUT' has 514 connections declared, but only 506 given [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:247]
INFO: [Synth 8-6157] synthesizing module 'Ether100G_bank129' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_exdes' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:52]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 156.250000 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 100.00 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b010010110000000 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y0 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y8 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y9 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y10 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y11 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 12 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 1 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 0 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_cdc_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2146]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_cdc_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2146]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_tx_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2180]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_tx_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2180]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_64bit_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2202]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_64bit_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2202]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_32bit_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2215]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_32bit_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2215]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_rx_16bit_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2228]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_rx_16bit_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:2228]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_lbus2axis_segmented_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_fifo' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:531]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_fifo' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
	Parameter FIFO_MEMORY_TYPE bound to: distributed - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 56 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 0 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 0707 - type: string 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter READ_DATA_WIDTH bound to: 56 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1220]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1287]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1309]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1927]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1639]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1879]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (0#1) [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1975]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_lbus2axis_segmented_corelogic' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:448]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_lbus2axis_segmented_corelogic' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-226] default block is never used [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:263]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_lbus2axis_segmented_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axis2lbus_segmented_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_axis2lbus_segmented_corelogic' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:154]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axis2lbus_segmented_corelogic' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_axis2lbus_segmented_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'CMACE4' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:4111]
INFO: [Synth 8-6155] done synthesizing module 'CMACE4' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:4111]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_ultrascale_tx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_ultrascale_tx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_ultrascale_tx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_ultrascale_rx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_ultrascale_rx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_ultrascale_rx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtye4_common_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common__parameterized0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_COMMON__parameterized0' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_COMMON__parameterized0' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:57023]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_common__parameterized0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtye4_common_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_1_gt_gtye4_channel_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel__parameterized0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTYE4_CHANNEL__parameterized0' [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'GTYE4_CHANNEL__parameterized0' (0#1) [D:/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:55862]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtye4_channel__parameterized0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:162]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_gt' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_v3_1_19/cmac_usplus_1_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_pkt_gen_mon.v:50]
	Parameter PKT_NUM bound to: 1000 - type: integer 
	Parameter PKT_SIZE bound to: 522 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_loopback_100g' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/realtime/fifo_loopback_100g_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_loopback_100g' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/realtime/fifo_loopback_100g_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axis_pkt_gen' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:52]
	Parameter PKT_NUM bound to: 1000 - type: integer 
	Parameter PKT_SIZE bound to: 522 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axis_pkt_gen' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_0_axis_pkt_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:52]
	Parameter PKT_NUM bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_axis_pkt_mon' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_0_pkt_gen_mon' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_pkt_gen_mon.v:50]
WARNING: [Synth 8-7071] port 'tx_axis_tready' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'tx_axis_tvalid' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'tx_axis_tdata' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'tx_axis_tlast' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'tx_axis_tuser' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'rx_axis_tvalid' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'rx_axis_tdata' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'rx_axis_tlast' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7071] port 'rx_axis_tuser' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
WARNING: [Synth 8-7023] instance 'i_cmac_usplus_0_pkt_gen_mon' of module 'cmac_usplus_0_pkt_gen_mon' has 197 connections declared, but only 186 given [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:550]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_1_exdes' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:52]
WARNING: [Synth 8-7071] port 'send_continuous_pkts' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'lbus_tx_rx_restart_in' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'tx_done_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'tx_busy_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'rx_gt_locked_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'rx_aligned_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'rx_done_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'rx_data_fail_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7071] port 'rx_busy_led' of module 'cmac_usplus_1_exdes' is unconnected for instance 'cmac1' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
WARNING: [Synth 8-7023] instance 'cmac1' of module 'cmac_usplus_1_exdes' has 22 connections declared, but only 13 given [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:43]
INFO: [Synth 8-6155] done synthesizing module 'Ether100G_bank129' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank129.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ether100G_bank130' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:23]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_exdes' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2.v:52]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_wrapper' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:52]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 156.250000 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 100.00 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b010010110000000 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y1 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y12 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y13 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y14 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y15 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 12 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 1 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 0 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_cdc_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2146]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_cdc_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2146]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_tx_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2180]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_tx_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2180]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_rx_64bit_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2202]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_rx_64bit_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2202]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_rx_32bit_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2215]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_rx_32bit_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2215]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_rx_16bit_sync' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2228]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_rx_16bit_sync' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:2228]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_lbus2axis_segmented_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_fifo' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:531]
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_fifo' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:531]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_lbus2axis_segmented_corelogic' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:448]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_lbus2axis_segmented_corelogic' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:448]
INFO: [Synth 8-226] default block is never used [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:263]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_lbus2axis_segmented_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_axis2lbus_segmented_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_axis2lbus_segmented_top.v:51]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_axis2lbus_segmented_corelogic' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_axis2lbus_segmented_top.v:154]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_axis2lbus_segmented_corelogic' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_axis2lbus_segmented_top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_axis2lbus_segmented_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_axis2lbus_segmented_top.v:51]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_ultrascale_tx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_ultrascale_tx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_ultrascale_tx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_ultrascale_tx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_ultrascale_rx_userclk' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_ultrascale_rx_userclk.v:59]
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_ultrascale_rx_userclk' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_ultrascale_rx_userclk.v:59]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_gt' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt.v:53]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_gt_gtwizard_top' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'cmac_usplus_2_gt_gtwizard_gtye4' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt_gtwizard_gtye4.v:141]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_gt_gtye4_common_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_gt_gtye4_channel_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_gt_gtwizard_gtye4' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt_gtwizard_gtye4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_gt_gtwizard_top' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_gt' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_wrapper' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_v3_1_19/cmac_usplus_2_wrapper.v:52]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2' (0#1) [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2.v:52]
WARNING: [Synth 8-7071] port 'tx_axis_tready' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'tx_axis_tvalid' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'tx_axis_tdata' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'tx_axis_tlast' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'tx_axis_tkeep' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'tx_axis_tuser' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'rx_axis_tvalid' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'rx_axis_tdata' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'rx_axis_tlast' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'rx_axis_tkeep' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7071] port 'rx_axis_tuser' of module 'cmac_usplus_0_pkt_gen_mon' is unconnected for instance 'i_cmac_usplus_0_pkt_gen_mon' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
WARNING: [Synth 8-7023] instance 'i_cmac_usplus_0_pkt_gen_mon' of module 'cmac_usplus_0_pkt_gen_mon' has 197 connections declared, but only 186 given [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:551]
INFO: [Synth 8-6155] done synthesizing module 'cmac_usplus_2_exdes' (0#1) [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_2_exdes.v:52]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'send_continuous_pkts' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'lbus_tx_rx_restart_in' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'tx_done_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'tx_busy_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'rx_gt_locked_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'rx_aligned_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'rx_done_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'rx_data_fail_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7071] port 'rx_busy_led' of module 'cmac_usplus_2_exdes' is unconnected for instance 'cmac2' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
WARNING: [Synth 8-7023] instance 'cmac2' of module 'cmac_usplus_2_exdes' has 23 connections declared, but only 14 given [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank130.v:44]
	Parameter C_CMAC_CAUI4_MODE bound to: 1 - type: integer 
	Parameter C_NUM_LANES bound to: 4 - type: integer 
	Parameter C_LINE_RATE bound to: 25.781250 - type: double 
	Parameter C_GT_TYPE bound to: GTY - type: string 
	Parameter C_GT_REF_CLK_FREQ bound to: 156.250000 - type: double 
	Parameter C_OPERATING_MODE bound to: 3 - type: string 
	Parameter C_CLOCKING_MODE bound to: Asynchronous - type: string 
	Parameter C_GT_DRP_CLK bound to: 100.00 - type: string 
	Parameter C_USER_INTERFACE bound to: AXIS - type: string 
	Parameter C_TX_FCS_INS_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_IGNORE_FCS bound to: 1 - type: integer 
	Parameter C_TX_LANE0_VLM_BIP7_OVERRIDE bound to: 0 - type: integer 
	Parameter C_RX_DELETE_FCS bound to: 1 - type: integer 
	Parameter C_RX_IGNORE_FCS bound to: 0 - type: integer 
	Parameter C_RX_MAX_PACKET_LEN bound to: 15'b010010110000000 
	Parameter C_RX_MIN_PACKET_LEN bound to: 8'b01000000 
	Parameter C_RX_CHECK_ACK bound to: 1 - type: integer 
	Parameter C_RX_CHECK_PREAMBLE bound to: 0 - type: integer 
	Parameter C_RX_CHECK_SFD bound to: 0 - type: integer 
	Parameter C_RX_PROCESS_LFI bound to: 0 - type: integer 
	Parameter C_TX_IPG_VALUE bound to: 4'b1100 
	Parameter C_TX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FLOW_CONTROL bound to: 0 - type: integer 
	Parameter C_RX_FORWARD_CONTROL_FRAMES bound to: 0 - type: integer 
	Parameter C_TX_PTP_1STEP_ENABLE bound to: 0 - type: integer 
	Parameter C_PTP_TRANSPCLK_MODE bound to: 0 - type: integer 
	Parameter C_TX_PTP_LATENCY_ADJUST bound to: 0 - type: integer 
	Parameter C_TX_PTP_VLANE_ADJUST_MODE bound to: 0 - type: integer 
	Parameter C_RX_PAUSE_DA_UCAST bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_SA bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_PAUSE_DA_MCAST bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_DA_GPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_GPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_TX_DA_PPP bound to: 48'b000000011000000011000010000000000000000000000001 
	Parameter C_TX_SA_PPP bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter C_RX_OPCODE_MIN_GCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_GCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_MIN_PCP bound to: 16'b0000000000000000 
	Parameter C_RX_OPCODE_MAX_PCP bound to: 16'b1111111111111111 
	Parameter C_RX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_RX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_TX_OPCODE_GPP bound to: 16'b0000000000000001 
	Parameter C_TX_OPCODE_PPP bound to: 16'b0000000100000001 
	Parameter C_RX_ETYPE_GCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PCP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_RX_ETYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_GPP bound to: 16'b1000100000001000 
	Parameter C_TX_ETHERTYPE_PPP bound to: 16'b1000100000001000 
	Parameter C_CMAC_CORE_SELECT bound to: CMACE4_X0Y1 - type: string 
	Parameter C_LANE1_GT_LOC bound to: X0Y16 - type: string 
	Parameter C_LANE2_GT_LOC bound to: X0Y17 - type: string 
	Parameter C_LANE3_GT_LOC bound to: X0Y18 - type: string 
	Parameter C_LANE4_GT_LOC bound to: X0Y19 - type: string 
	Parameter C_LANE5_GT_LOC bound to: NA - type: string 
	Parameter C_LANE6_GT_LOC bound to: NA - type: string 
	Parameter C_LANE7_GT_LOC bound to: NA - type: string 
	Parameter C_LANE8_GT_LOC bound to: NA - type: string 
	Parameter C_LANE9_GT_LOC bound to: NA - type: string 
	Parameter C_LANE10_GT_LOC bound to: NA - type: string 
	Parameter C_INCLUDE_SHARED_LOGIC bound to: 2 - type: integer 
	Parameter C_INS_LOSS_NYQ bound to: 12 - type: integer 
	Parameter C_RX_EQ_MODE bound to: AUTO - type: string 
	Parameter C_RX_GT_BUFFER bound to: 1 - type: integer 
	Parameter C_GT_RX_BUFFER_BYPASS bound to: 0 - type: integer 
	Parameter C_ENABLE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_ADD_GT_CNRL_STS_PORTS bound to: 0 - type: integer 
	Parameter C_PLL_TYPE bound to: QPLL0 - type: string 
	Parameter C_RS_FEC_TRANSCODE_BYPASS bound to: 0 - type: integer 
	Parameter C_RS_FEC_CORE_SEL bound to: CMACE4_X0Y0 - type: string 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 136 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter PROG_FULL bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/cmac_usplus_3/example_design/cmac_usplus_3_lbus2axis_segmented_top.v:263]
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter C_HAS_PTP bound to: 0 - type: integer 
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
	Parameter P_CONTENTS bound to: 0 - type: integer 
	Parameter P_FREQ_RATIO_SOURCE_TO_USRCLK bound to: 1 - type: integer 
	Parameter P_FREQ_RATIO_USRCLK_TO_USRCLK2 bound to: 1 - type: integer 
WARNING: [Synth 8-7071] port 'send_continuous_pkts' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'lbus_tx_rx_restart_in' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'tx_done_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'tx_busy_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'rx_gt_locked_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'rx_aligned_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'rx_done_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'rx_data_fail_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7071] port 'rx_busy_led' of module 'cmac_usplus_3_exdes' is unconnected for instance 'cmac3' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-7023] instance 'cmac3' of module 'cmac_usplus_3_exdes' has 17 connections declared, but only 8 given [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/Ether100G_bank131.v:37]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_tkeep' does not match port width (64) of module 'fifo_loopback_100g' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:1006]
WARNING: [Synth 8-6014] Unused sequential element start_count_5K_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_top.v:453]
WARNING: [Synth 8-6014] Unused sequential element rx_clk_count_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_top.v:454]
WARNING: [Synth 8-6014] Unused sequential element rx_clk_noctrlcode_count_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_top.v:483]
WARNING: [Synth 8-6014] Unused sequential element stat_rx_valid_ctrl_code_5K_reg was removed.  [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/xxv_ethernet_v4_1_13/DUT_OUT_top.v:498]
WARNING: [Synth 8-3848] Net prog_full in module/entity cmac_usplus_1_fifo does not have driver. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_lbus2axis_segmented_top.v:548]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3077]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1404]
WARNING: [Synth 8-6014] Unused sequential element mty_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:204]
WARNING: [Synth 8-6014] Unused sequential element nmty_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:205]
WARNING: [Synth 8-6014] Unused sequential element tx_halt_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:304]
WARNING: [Synth 8-6014] Unused sequential element nxt_sopin0_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:305]
WARNING: [Synth 8-6014] Unused sequential element payload_16byte_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:306]
WARNING: [Synth 8-6014] Unused sequential element payload_16byte_new_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:307]
WARNING: [Synth 8-6014] Unused sequential element pending_pkt_size_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:308]
WARNING: [Synth 8-6014] Unused sequential element tx_done_reg_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:309]
WARNING: [Synth 8-6014] Unused sequential element tx_done_tmp_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:310]
WARNING: [Synth 8-6014] Unused sequential element tx_payload_1_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:312]
WARNING: [Synth 8-6014] Unused sequential element tx_payload_2_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:313]
WARNING: [Synth 8-6014] Unused sequential element tx_payload_new_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:314]
WARNING: [Synth 8-6014] Unused sequential element number_pkt_tx_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:315]
WARNING: [Synth 8-6014] Unused sequential element axis_number_pkt_proc_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:316]
WARNING: [Synth 8-6014] Unused sequential element axis_pkt_size_proc_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:317]
WARNING: [Synth 8-6014] Unused sequential element first_pkt_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:318]
WARNING: [Synth 8-6014] Unused sequential element pkt_size_64_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:319]
WARNING: [Synth 8-6014] Unused sequential element tx_fail_reg_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:320]
WARNING: [Synth 8-6014] Unused sequential element gt_lock_led_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:327]
WARNING: [Synth 8-6014] Unused sequential element rx_aligned_led_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:328]
WARNING: [Synth 8-6014] Unused sequential element send_continuous_pkts_1d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:581]
WARNING: [Synth 8-6014] Unused sequential element send_continuous_pkts_2d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:582]
WARNING: [Synth 8-6014] Unused sequential element send_continuous_pkts_3d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:583]
WARNING: [Synth 8-6014] Unused sequential element tx_fail_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:615]
WARNING: [Synth 8-6014] Unused sequential element tx_gt_locked_led_1d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:667]
WARNING: [Synth 8-6014] Unused sequential element tx_gt_locked_led_2d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:668]
WARNING: [Synth 8-6014] Unused sequential element tx_gt_locked_led_3d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_gen.v:669]
WARNING: [Synth 8-6014] Unused sequential element rx_axis_tdata_d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:303]
WARNING: [Synth 8-6014] Unused sequential element rx_axis_tvalid_d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:304]
WARNING: [Synth 8-6014] Unused sequential element rx_axis_tlast_d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:305]
WARNING: [Synth 8-6014] Unused sequential element rx_axis_tkeep_d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:306]
WARNING: [Synth 8-6014] Unused sequential element rx_axis_tuser_d_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:307]
WARNING: [Synth 8-6014] Unused sequential element rx_payload_16byte_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:358]
WARNING: [Synth 8-6014] Unused sequential element rx_payload_16byte_new_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:359]
WARNING: [Synth 8-6014] Unused sequential element rx_payload_1_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:364]
WARNING: [Synth 8-6014] Unused sequential element rx_payload_2_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:365]
WARNING: [Synth 8-6014] Unused sequential element rx_payload_new_reg was removed.  [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:366]
WARNING: [Synth 8-3848] Net tx_axis_tvalid in module/entity cmac_usplus_1_exdes does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:106]
WARNING: [Synth 8-3848] Net tx_axis_tdata in module/entity cmac_usplus_1_exdes does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:107]
WARNING: [Synth 8-3848] Net tx_axis_tlast in module/entity cmac_usplus_1_exdes does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:108]
WARNING: [Synth 8-3848] Net tx_axis_tkeep in module/entity cmac_usplus_1_exdes does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:109]
WARNING: [Synth 8-3848] Net tx_axis_tuser in module/entity cmac_usplus_1_exdes does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/cmac_usplus_1_exdes.v:110]
WARNING: [Synth 8-3848] Net prog_full in module/entity cmac_usplus_2_fifo does not have driver. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_lbus2axis_segmented_top.v:548]
WARNING: [Synth 8-3848] Net prog_full in module/entity cmac_usplus_3_fifo does not have driver. [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/cmac_usplus_3/example_design/cmac_usplus_3_lbus2axis_segmented_top.v:548]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'your_instance_name'. This will prevent further optimization [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:953]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line937'. This will prevent further optimization [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:937]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line902'. This will prevent further optimization [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:902]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'nolabel_line868'. This will prevent further optimization [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:868]
WARNING: [Synth 8-3848] Net rx_core_clk_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:124]
WARNING: [Synth 8-3848] Net tx_axis_tvalid_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:138]
WARNING: [Synth 8-3848] Net tx_axis_tdata_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:135]
WARNING: [Synth 8-3848] Net tx_axis_tlast_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:137]
WARNING: [Synth 8-3848] Net tx_axis_tkeep_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:136]
WARNING: [Synth 8-3848] Net tx_axis_tuser_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:140]
WARNING: [Synth 8-3848] Net rx_core_clk_1 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:407]
WARNING: [Synth 8-3848] Net tx_axis_tvalid_1 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:166]
WARNING: [Synth 8-3848] Net tx_axis_tdata_1 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:163]
WARNING: [Synth 8-3848] Net tx_axis_tlast_1 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:165]
WARNING: [Synth 8-3848] Net tx_axis_tkeep_1 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:164]
WARNING: [Synth 8-3848] Net tx_axis_tuser_1 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:168]
WARNING: [Synth 8-3848] Net rx_core_clk_2 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:549]
WARNING: [Synth 8-3848] Net tx_axis_tvalid_2 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:176]
WARNING: [Synth 8-3848] Net tx_axis_tdata_2 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:177]
WARNING: [Synth 8-3848] Net tx_axis_tlast_2 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:178]
WARNING: [Synth 8-3848] Net tx_axis_tkeep_2 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:179]
WARNING: [Synth 8-3848] Net tx_axis_tuser_2 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:180]
WARNING: [Synth 8-3848] Net rx_core_clk_3 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:691]
WARNING: [Synth 8-3848] Net tx_axis_tvalid_3 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:190]
WARNING: [Synth 8-3848] Net tx_axis_tdata_3 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:191]
WARNING: [Synth 8-3848] Net tx_axis_tlast_3 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:192]
WARNING: [Synth 8-3848] Net tx_axis_tkeep_3 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:193]
WARNING: [Synth 8-3848] Net tx_axis_tuser_3 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:194]
WARNING: [Synth 8-3848] Net qpllreset_in_0 in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:836]
WARNING: [Synth 8-3848] Net sys_reset in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:837]
WARNING: [Synth 8-3848] Net tx_axis_tlast in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:850]
WARNING: [Synth 8-3848] Net tx_axis_tkeep in module/entity kits_top does not have driver. [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/new/kits_top.v:851]
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE0 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE1 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE2 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE3 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE4 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE5 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE6 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE7 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET0 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET1 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET2 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET3 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET4 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET5 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET6 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET7 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE0 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE1 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE2 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE3 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE4 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE5 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE6 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE7 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET0 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET1 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET2 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET3 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET4 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET5 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET6 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET7 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET8 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET9 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET10 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET11 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET12 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET13 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET14 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET15 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE0 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE1 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE2 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE3 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE4 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE5 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE6 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE7 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE8 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE9 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE10 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE11 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE12 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE13 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE14 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE15 driven by constant 0
WARNING: [Synth 8-7129] Port stat_rx_aligned_err in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_code[2] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_code[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_code[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_fcs[2] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_fcs[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_fcs[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_preamble in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bad_sfd in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_0 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_1 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_10 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_11 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_12 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_13 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_14 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_15 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_16 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_17 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_18 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_19 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_2 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_3 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_4 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_5 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_6 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_7 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_8 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_bip_err_9 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[19] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[18] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[17] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[16] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[15] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[14] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[13] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[12] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[11] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[10] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[9] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[8] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[7] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[6] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[5] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[4] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[3] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[2] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_block_lock[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_broadcast in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_fragment[2] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_fragment[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_fragment[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_0[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_0[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_1[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_1[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_10[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_10[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_11[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_11[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_12[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_12[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_13[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_13[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_14[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_14[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_15[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_15[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_16[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_16[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_17[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_17[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_18[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_18[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_19[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_19[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_2[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_2[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_3[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_3[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_4[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_4[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_5[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_5[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_6[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_6[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_7[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_7[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_8[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_8[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_9[1] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_9[0] in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_0 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_1 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_10 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_11 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_12 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_13 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
WARNING: [Synth 8-7129] Port stat_rx_framing_err_valid_14 in module cmac_usplus_0_axis_pkt_mon is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2696.805 ; gain = 956.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2696.805 ; gain = 956.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2696.805 ; gain = 956.363
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2696.805 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/vio_rst/vio_rst/vio_rst_in_context.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/vio_rst/vio_rst/vio_rst_in_context.xdc] for cell 'your_instance_name'
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'nolabel_line868/cmac1/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0'
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'nolabel_line868/cmac1/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0'
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'nolabel_line902/cmac2/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0'
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'nolabel_line902/cmac2/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0'
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'nolabel_line937/cmac3/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0'
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'nolabel_line937/cmac3/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0'
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'u_side_buffer'
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/fifo_loopback_100g/fifo_loopback_100g/fifo_loopback_100g_in_context.xdc] for cell 'u_side_buffer'
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/CNN_stream_0/CNN_stream_0/CNN_stream_0_in_context.xdc] for cell 'u_cnn'
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/.Xil/Vivado-13776-BozhiDesktop/CNN_stream_0/CNN_stream_0/CNN_stream_0_in_context.xdc] for cell 'u_cnn'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/cmac_usplus_3_gt.xdc] for cell 'nolabel_line937/cmac3/DUT/inst/cmac_usplus_3_gt_i/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/cmac_usplus_3_gt.xdc] for cell 'nolabel_line937/cmac3/DUT/inst/cmac_usplus_3_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/ip_0/synth/cmac_usplus_3_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/synth/cmac_usplus_3_board.xdc] for cell 'nolabel_line937/cmac3/DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/synth/cmac_usplus_3_board.xdc] for cell 'nolabel_line937/cmac3/DUT/inst'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/synth/cmac_usplus_3.xdc] for cell 'nolabel_line937/cmac3/DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/synth/cmac_usplus_3.xdc] for cell 'nolabel_line937/cmac3/DUT/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/synth/cmac_usplus_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt.xdc] for cell 'nolabel_line902/cmac2/DUT/inst/cmac_usplus_2_gt_i/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt.xdc] for cell 'nolabel_line902/cmac2/DUT/inst/cmac_usplus_2_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/ip_0/synth/cmac_usplus_2_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/synth/cmac_usplus_2_board.xdc] for cell 'nolabel_line902/cmac2/DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/synth/cmac_usplus_2_board.xdc] for cell 'nolabel_line902/cmac2/DUT/inst'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/synth/cmac_usplus_2.xdc] for cell 'nolabel_line902/cmac2/DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/synth/cmac_usplus_2.xdc] for cell 'nolabel_line902/cmac2/DUT/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/synth/cmac_usplus_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'nolabel_line868/cmac1/DUT/inst/cmac_usplus_1_gt_i/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc] for cell 'nolabel_line868/cmac1/DUT/inst/cmac_usplus_1_gt_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/ip_0/synth/cmac_usplus_1_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'nolabel_line868/cmac1/DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1_board.xdc] for cell 'nolabel_line868/cmac1/DUT/inst'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'nolabel_line868/cmac1/DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1.xdc] for cell 'nolabel_line868/cmac1/DUT/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/synth/cmac_usplus_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3.xdc] for cell 'DUT/inst/i_DUT_OUT_gt_3/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3.xdc] for cell 'DUT/inst/i_DUT_OUT_gt_3/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_3/synth/DUT_OUT_gt_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2.xdc] for cell 'DUT/inst/i_DUT_OUT_gt_2/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2.xdc] for cell 'DUT/inst/i_DUT_OUT_gt_2/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_2/synth/DUT_OUT_gt_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1.xdc] for cell 'DUT/inst/i_DUT_OUT_gt_1/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1.xdc] for cell 'DUT/inst/i_DUT_OUT_gt_1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_1/synth/DUT_OUT_gt_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt.xdc] for cell 'DUT/inst/i_DUT_OUT_gt/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt.xdc] for cell 'DUT/inst/i_DUT_OUT_gt/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/ip_0/synth/DUT_OUT_gt.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/synth/DUT_OUT_board.xdc] for cell 'DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/synth/DUT_OUT_board.xdc] for cell 'DUT/inst'
Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/synth/DUT_OUT.xdc] for cell 'DUT/inst'
Finished Parsing XDC File [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/synth/DUT_OUT.xdc] for cell 'DUT/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/synth/DUT_OUT.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/constrs_1/new/kits_top.xdc]
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/constrs_1/new/kits_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/constrs_1/new/kits_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/kits_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/kits_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2883.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2883.895 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nolabel_line868/cmac1/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0' at clock pin 'm_aclk' is different from the actual clock period '3.103', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nolabel_line902/cmac2/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0' at clock pin 'm_aclk' is different from the actual clock period '3.103', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'nolabel_line937/cmac3/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0' at clock pin 'm_aclk' is different from the actual clock period '3.103', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2883.895 ; gain = 1143.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2883.895 ; gain = 1143.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line937/cmac3/DUT/inst/cmac_usplus_3_gt_i/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 42).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line937/cmac3/DUT/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 45).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line902/cmac2/DUT/inst/cmac_usplus_2_gt_i/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line902/cmac2/DUT/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line868/cmac1/DUT/inst/cmac_usplus_1_gt_i/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 68).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line868/cmac1/DUT/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt_3/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 81).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt_2/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 86).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt_1/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 96).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst. (constraint file  D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line937/cmac3/DUT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line937/cmac3/DUT/inst/cmac_usplus_3_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line902/cmac2/DUT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line902/cmac2/DUT/inst/cmac_usplus_2_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line868/cmac1/DUT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line868/cmac1/DUT/inst/cmac_usplus_1_gt_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DUT. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for DUT/inst/i_DUT_OUT_gt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for your_instance_name. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line868/cmac1/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line902/cmac2/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line937/cmac3/i_cmac_usplus_0_pkt_gen_mon/u_lane0_loopback0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_side_buffer. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_cnn. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_lbus2axis/xpm_fifo_sync_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 2883.895 ; gain = 1143.453
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_r_reg' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_lbus_adapter'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_xgmii_scrambler'
INFO: [Synth 8-802] inferred FSM for state register 'rx_decoder_state_d3_reg' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'tx_prestate_reg' in module 'cmac_usplus_0_axis_pkt_gen'
INFO: [Synth 8-802] inferred FSM for state register 'rx_prestate_reg' in module 'cmac_usplus_0_axis_pkt_mon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       ST_RESET_ALL_INIT |                              000 |                              000
     ST_RESET_ALL_BRANCH |                              001 |                              001
     ST_RESET_ALL_TX_PLL |                              010 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              011 |                              011
      ST_RESET_ALL_RX_DP |                              100 |                              100
     ST_RESET_ALL_RX_PLL |                              101 |                              101
    ST_RESET_ALL_RX_WAIT |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TXP_RUN |                                0 |                              000
                TXP_STOP |                                1 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_r_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_lbus_adapter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               11
*
                      S0 |                               01 |                               00
                      S1 |                               10 |                               01
                      S2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_tx_xgmii_scrambler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 RX_INIT |                               01 |                               00
                    RX_E |                               00 |                               11
                    RX_T |                               11 |                               10
                    RX_D |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_decoder_state_d3_reg' using encoding 'sequential' in module 'xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       ST_RESET_ALL_INIT |                              000 |                              000
     ST_RESET_ALL_BRANCH |                              001 |                              001
     ST_RESET_ALL_TX_PLL |                              010 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              011 |                              011
      ST_RESET_ALL_RX_DP |                              100 |                              100
     ST_RESET_ALL_RX_PLL |                              101 |                              101
    ST_RESET_ALL_RX_WAIT |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_19_gtwiz_reset__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STATE_TX_IDLE |                           000001 |                             0000
         STATE_GT_LOCKED |                           000010 |                             0001
   STATE_WAIT_RX_ALIGNED |                           000100 |                             0010
 STATE_PKT_TRANSFER_INIT |                           001000 |                             0011
    STATE_AXIS_TX_ENABLE |                           010000 |                             0100
      STATE_AXIS_TX_HALT |                           100000 |                             0101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_prestate_reg' using encoding 'one-hot' in module 'cmac_usplus_0_axis_pkt_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STATE_RX_IDLE |                            00001 |                             0000
         STATE_GT_LOCKED |                            00010 |                             0001
   STATE_WAIT_RX_ALIGNED |                            00100 |                             0010
 STATE_PKT_TRANSFER_INIT |                            01000 |                             0011
    STATE_LBUS_RX_ENABLE |                            10000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_prestate_reg' using encoding 'one-hot' in module 'cmac_usplus_0_axis_pkt_mon'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 3190.832 ; gain = 1450.391
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data4' (cmac_usplus_1_rx_32bit_sync) to 'nolabel_line868/cmac1/DUT/inst/i_cmac_usplus_1_rx_32bit_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data4' (cmac_usplus_2_rx_32bit_sync) to 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data4' (cmac_usplus_2_rx_32bit_sync) to 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data4' (cmac_usplus_2_rx_32bit_sync) to 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data4' (cmac_usplus_2_rx_32bit_sync) to 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data4' (cmac_usplus_2_rx_32bit_sync) to 'nolabel_line902/cmac2/DUT/inst/i_cmac_usplus_2_rx_32bit_sync_serdes_data9'
INFO: [Synth 8-223] decloning instance 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data4' (cmac_usplus_3_rx_32bit_sync) to 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data5'
INFO: [Synth 8-223] decloning instance 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data4' (cmac_usplus_3_rx_32bit_sync) to 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data6'
INFO: [Synth 8-223] decloning instance 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data4' (cmac_usplus_3_rx_32bit_sync) to 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data7'
INFO: [Synth 8-223] decloning instance 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data4' (cmac_usplus_3_rx_32bit_sync) to 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data8'
INFO: [Synth 8-223] decloning instance 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data4' (cmac_usplus_3_rx_32bit_sync) to 'nolabel_line937/cmac3/DUT/inst/i_cmac_usplus_3_rx_32bit_sync_serdes_data9'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE0 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE1 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE2 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE3 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE4 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE5 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE6 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port SFP_TX_DISABLE7 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET0 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET1 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET2 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET3 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET4 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET5 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET6 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_RESET7 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE0 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE1 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE2 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE3 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE4 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE5 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE6 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFP28_LPMODE7 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET0 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET1 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET2 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET3 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET4 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET5 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET6 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET7 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET8 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET9 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET10 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET11 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET12 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET13 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET14 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_RESET15 driven by constant 1
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE0 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE1 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE2 driven by constant 0
WARNING: [Synth 8-3917] design kits_top has port QSFPDD_LPMODE3 driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "tx_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "val_p4_nxt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'eop_combined_reg' into 'eop_reg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/hdl/xxv_ethernet_v4_1_vl_rfs.sv:123749]
INFO: [Synth 8-4471] merging register 'sop_combined_reg' into 'sop_reg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/hdl/xxv_ethernet_v4_1_vl_rfs.sv:123751]
INFO: [Synth 8-4471] merging register 'eop_combined_d1_reg' into 'eop_d1_reg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/hdl/xxv_ethernet_v4_1_vl_rfs.sv:123750]
INFO: [Synth 8-4471] merging register 'sop_reg' into 'sop_combined_reg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/hdl/xxv_ethernet_v4_1_vl_rfs.sv:124360]
INFO: [Synth 8-4471] merging register 'eop_reg' into 'eop_combined_reg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/hdl/xxv_ethernet_v4_1_vl_rfs.sv:124362]
INFO: [Synth 8-4471] merging register 'eop_combined_d1_reg' into 'eop_d1_reg' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/IP/DUT_OUT/hdl/xxv_ethernet_v4_1_vl_rfs.sv:124375]
INFO: [Synth 8-5544] ROM "truncate_mty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "truncate_del_mty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_eop_bytes" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_RX_AXIS_ADAPTER/rx_axis_tkeep" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][0]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][1]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][2]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][3]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][4]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][5]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][6]' (FDE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/parity_pipe_reg[0][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /\parity_pipe_reg[0][7] )
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pre_p3_r_reg[2]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_p3_r_reg[1]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/fcs_p3_r_reg[2]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /\idl_p3_r_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[7]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[6]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[5]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[4]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[3]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[2]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[1]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[0]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[15]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[14]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[13]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[12]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[11]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[10]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[9]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[8]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[23]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[22]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[21]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[20]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[19]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[18]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[17]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[16]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[31]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[30]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[29]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[28]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[27]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[26]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[25]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/dat0_p3_r_reg[24]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pre_p3_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/err_p3_r_reg[2]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pre_p3_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/eop_p3_r_reg[2]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pre_p3_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/ena_reg' (FDR) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/i_FCS_64_FULL/ena_d1_reg' (FDR) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/ena_d2_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_FCS/is_ctrl_d1_reg)
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/is_ctrl_d2_reg' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_FCS/is_ctrl_d1_reg'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/pre_p3_r_reg[1]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sop_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sop_p3_r_reg[2]' (FDRE) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER/sop_p3_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[15]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[15]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[14]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[14]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[13]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[13]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[12]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[12]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[11]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[11]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[10]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[10]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[9]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[9]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[9]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[8]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[8]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[7]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[7]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[6]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[6]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[5]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[5]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[4]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[4]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[3]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[3]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[2]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[2]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[1]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[1]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/data_reg[0]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_FTYPE_PARSER/data_reg[0]' (FD) to 'i_DUT_OUT_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/data0_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /\sop_p3_r_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[22]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[18]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[20]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[12]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[14]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[14]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[16]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[16]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[4]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[0]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[2]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[10]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[10]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[6]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[8]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[19]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[21]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[23]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[23]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[17]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[17]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[13]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[13]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[15]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/i_RX_64B66B_CHECKER/data_reg[1]' (FD) to 'i_DUT_OUT_CORE/i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER/i_RX_DECODER/data_d1_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /\ipg_avg_diff_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /ctl_buf_empty_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_MFRAMER_CTRL/i_TX_GBXSEQGEN_EXPRD/stall_adapter_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_STATS/sop_bytes_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_DECODER/\packet_stomp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_DECODER/\packet_size_small_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_STATS/\sop_bytes_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /\sh_ctl5_p5_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_FCS/is_ctrl_d1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_LBUS_ADAPTER /unfout_state_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_DUT_OUT_CORE/\i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_ENCODER/eop_word_d1_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_STATS/\stat_rx_stomped_fcs_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_FCS/is_ctrl_d1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_FCS/is_ctrl_d1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_DUT_OUT_CORE/\i_RX_TOP/i_RX_CORE/i_RX_DESTRIPER /i_RX_STATS/is_not_ctrl_combined_reg)
INFO: [Synth 8-4471] merging register 'init_cntr_en_reg' into 'init_done_reg' [D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/imports/imports/cmac_usplus_0_axis_pkt_mon.v:375]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\valid_bytes_reg[63] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rcv_data_reg[434] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\lbus_number_pkt_proc_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\number_pkt_rx_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wait_to_restart_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ctl_rx_force_resync_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_data_chk_fail_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (byte_cmp_fail_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_data_fail_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_data_fail_led_1d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_data_fail_led_1d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_data_fail_led_1d_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rx_data_fail_led_reg)
INFO: [Synth 8-5544] ROM "onehot2thermo" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_sop_reg[2:2]' into 'i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_sop_reg[3:3]' into 'i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/tkeep_to_mty2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_in_d1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_rx_32bit_sync_serdes_data4/data_out_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_1_tx_sync/data_out_reg[511] )
INFO: [Synth 8-5544] ROM "onehot2thermo0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_sop_reg[2:2]' into 'i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_sop_reg[3:3]' into 'i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_2/cmac_usplus_2/example_design/cmac_usplus_2_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_2_axis2lbus/i_cmac_usplus_2_axis2lbus_segmented_corelogic/tkeep_to_mty6" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\i_cmac_usplus_2_rx_32bit_sync_serdes_data4/data_in_d1_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "onehot2thermo1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].lbus_sop_reg[2:2]' into 'i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/cmac_usplus_3/example_design/cmac_usplus_3_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-4471] merging register 'i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].lbus_sop_reg[3:3]' into 'i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].lbus_sop_reg[1:1]' [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_3/cmac_usplus_3/example_design/cmac_usplus_3_axis2lbus_segmented_top.v:215]
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i_cmac_usplus_3_axis2lbus/i_cmac_usplus_3_axis2lbus_segmented_corelogic/tkeep_to_mty10" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:57 . Memory (MB): peak = 3190.832 ; gain = 1450.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:02:08 . Memory (MB): peak = 3630.551 ; gain = 1890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__2.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base__1.
INFO: [Synth 8-3332] Sequential element (FSM_onehot_rx_prestate_reg[4]) is unused and will be removed from module cmac_usplus_0_axis_pkt_mon.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[1]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_gen_fwft.curr_fwft_state_reg[0]) is unused and will be removed from module xpm_fifo_base.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_tx_state_r_reg) is unused and will be removed from module xxv_ethernet_v4_1_13_mac_ll_axis_tx_lbus_adapter.
INFO: [Synth 8-3332] Sequential element (i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/FSM_sequential_state_reg[1]) is unused and will be removed from module xxv_ethernet_v4_1_13_mac_ll_axis_hsec_cores.
INFO: [Synth 8-3332] Sequential element (i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_TX_SCRAMBLER/FSM_sequential_state_reg[0]) is unused and will be removed from module xxv_ethernet_v4_1_13_mac_ll_axis_hsec_cores.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_rx_decoder_state_d3_reg[1]) is unused and will be removed from module xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_rx_decoder_state_d3_reg[0]) is unused and will be removed from module xxv_ethernet_v4_1_13_mac_ll_axis_rx_64b66b_decoder.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:12 . Memory (MB): peak = 3731.004 ; gain = 1990.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[55] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[55] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[55] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[55] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[54] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[54] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[54] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[54] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[53] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[53] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[53] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[53] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[52] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[52] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[52] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[52] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[51] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[51] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[51] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[51] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[50] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[50] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[50] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[50] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[49] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[49] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[49] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[49] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[48] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[48] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[48] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[48] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[47] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[47] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[47] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[47] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[46] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[46] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[46] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[46] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[45] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[45] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[45] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[45] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[44] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[44] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[44] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[44] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[43] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[43] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[43] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[43] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[42] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[42] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[42] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[42] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[41] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[41] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[41] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[41] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[40] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[40] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[40] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[40] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[39] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[39] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[39] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[39] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[38] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[38] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[38] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[38] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[37] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[37] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[37] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[37] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[36] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[36] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[36] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[36] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[35] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[35] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[35] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[35] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[34] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[34] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[34] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[34] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[33] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[33] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[33] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[33] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[32] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[32] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[32] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[32] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[31] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[31] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[31] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[31] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[30] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[30] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[30] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[30] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[29] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[29] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[29] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[29] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[28] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[28] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[28] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[28] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[27] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[27] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[27] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[27] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[26] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[26] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[26] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[26] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[25] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[25] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[25] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[25] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[24] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[24] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[24] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[24] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[23] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[2].tx_preamblein_o_reg[23] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[1].tx_preamblein_o_reg[23] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[23] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Synth 8-4765] Removing register instance (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[3].tx_preamblein_o_reg[22] ) from module (cmac_usplus_1_wrapper) as it is equivalent to (\i_cmac_usplus_1_axis2lbus/i_cmac_usplus_1_axis2lbus_segmented_corelogic/genblk1.SEG_LOOP[0].tx_preamblein_o_reg[22] ) and driving same net [d:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.srcs/sources_1/ip/cmac_usplus_1/cmac_usplus_1/example_design/cmac_usplus_1_axis2lbus_segmented_top.v:220]
INFO: [Common 17-14] Message 'Synth 8-4765' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:17 . Memory (MB): peak = 3749.066 ; gain = 2008.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin datain_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:46 ; elapsed = 00:02:20 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:46 ; elapsed = 00:02:20 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:47 ; elapsed = 00:02:21 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:47 ; elapsed = 00:02:21 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |fifo_loopback_100g |         4|
|2     |vio_rst            |         1|
|3     |CNN_stream_0       |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |CNN_stream         |     1|
|2     |fifo_loopback_100g |     4|
|6     |vio_rst            |     1|
|7     |BUFG               |     1|
|8     |BUFG_GT            |    18|
|9     |CARRY8             |    56|
|10    |CMACE4             |     3|
|11    |GTYE4_CHANNEL      |    16|
|12    |GTYE4_COMMON       |     4|
|13    |IBUFDS_GTE4        |     4|
|14    |LUT1               |   449|
|15    |LUT2               |   993|
|16    |LUT3               |   422|
|17    |LUT4               |  1426|
|18    |LUT5               |  1294|
|19    |LUT6               |   468|
|20    |RAM32M16           |    80|
|21    |RAM64X1S           |     4|
|22    |FDCE               |   186|
|23    |FDPE               |   297|
|24    |FDRE               |  9510|
|25    |FDSE               |   165|
|26    |IBUFDS             |     1|
|27    |OBUF               |    56|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:02:22 . Memory (MB): peak = 3889.617 ; gain = 2149.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 270 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:02:05 . Memory (MB): peak = 3889.617 ; gain = 1962.086
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:02:23 . Memory (MB): peak = 3889.617 ; gain = 2149.176
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.290 . Memory (MB): peak = 3889.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 142 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/BUFG_GT_SYNC for BUFG_GT DUT/inst/refclk_bufg_gt_i
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT DUT/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT DUT/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt_1/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT DUT/inst/i_core_gtwiz_userclk_rx_inst_1/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt_1/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_1_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT DUT/inst/i_core_gtwiz_userclk_tx_inst_1/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt_2/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT DUT/inst/i_core_gtwiz_userclk_rx_inst_2/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt_2/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_2_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT DUT/inst/i_core_gtwiz_userclk_tx_inst_2/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt_3/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT DUT/inst/i_core_gtwiz_userclk_rx_inst_3/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC DUT/inst/i_DUT_OUT_gt_3/inst/gen_gtwizard_gtye4_top.DUT_OUT_gt_3_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[1].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT DUT/inst/i_core_gtwiz_userclk_tx_inst_3/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line868/cmac1/DUT/inst/BUFG_GT_SYNC for BUFG_GT nolabel_line868/cmac1/DUT/inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line868/cmac1/DUT/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT nolabel_line868/cmac1/DUT/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line868/cmac1/DUT/inst/cmac_usplus_1_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_1_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[2].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT nolabel_line868/cmac1/DUT/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line902/cmac2/DUT/inst/BUFG_GT_SYNC for BUFG_GT nolabel_line902/cmac2/DUT/inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line902/cmac2/DUT/inst/cmac_usplus_2_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT nolabel_line902/cmac2/DUT/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line902/cmac2/DUT/inst/cmac_usplus_2_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_2_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[3].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT nolabel_line902/cmac2/DUT/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line937/cmac3/DUT/inst/BUFG_GT_SYNC for BUFG_GT nolabel_line937/cmac3/DUT/inst/BUFG_GT_GTREFCLK_INST
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line937/cmac3/DUT/inst/cmac_usplus_3_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_3_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT nolabel_line937/cmac3/DUT/inst/cmac_gtwiz_userclk_rx_inst/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC nolabel_line937/cmac3/DUT/inst/cmac_usplus_3_gt_i/inst/gen_gtwizard_gtye4_top.cmac_usplus_3_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[4].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT nolabel_line937/cmac3/DUT/inst/cmac_gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3889.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 86 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 80 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

Synth Design complete | Checksum: 15e1a28c
INFO: [Common 17-83] Releasing license: Synthesis
729 Infos, 363 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 3889.617 ; gain = 3421.359
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3889.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/sidejob/ethernet_NN/kitsum_1024B_xy_20231211/kits_prj.runs/synth_1/kits_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file kits_top_utilization_synth.rpt -pb kits_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug  1 08:30:31 2025...
