
UART_QUICK_START_BASIC1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c68  10008000  10008000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000068  1000fc68  1000fc68  0000fc68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001c4  1000fcd0  1000fcd0  0000fcd0  2**2
                  ALLOC
  3 .stack        00000804  1000fe94  1000fe94  0000fcd0  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  0000fcd0  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  0000fcf8  2**0
                  CONTENTS, READONLY
  6 .debug_info   00016a6f  00000000  00000000  0000fd53  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001e0a  00000000  00000000  000267c2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000034be  00000000  00000000  000285cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000508  00000000  00000000  0002ba8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000460  00000000  00000000  0002bf92  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000186c8  00000000  00000000  0002c3f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000075be  00000000  00000000  00044aba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    000f0293  00000000  00000000  0004c078  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001c60  00000000  00000000  0013c30c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

10008000 <app_entry>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void app_entry(void)
{
10008000:	b510      	push	{r4, lr}

    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
10008002:	4b18      	ldr	r3, [pc, #96]	; (10008064 <app_entry+0x64>)
10008004:	4a18      	ldr	r2, [pc, #96]	; (10008068 <app_entry+0x68>)
10008006:	429a      	cmp	r2, r3
10008008:	d003      	beq.n	10008012 <app_entry+0x12>
        for (; pDest < &_erelocate;) {
1000800a:	4b18      	ldr	r3, [pc, #96]	; (1000806c <app_entry+0x6c>)
1000800c:	4a15      	ldr	r2, [pc, #84]	; (10008064 <app_entry+0x64>)
1000800e:	429a      	cmp	r2, r3
10008010:	d304      	bcc.n	1000801c <app_entry+0x1c>
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008012:	4b17      	ldr	r3, [pc, #92]	; (10008070 <app_entry+0x70>)
10008014:	4a17      	ldr	r2, [pc, #92]	; (10008074 <app_entry+0x74>)
10008016:	429a      	cmp	r2, r3
10008018:	d310      	bcc.n	1000803c <app_entry+0x3c>
1000801a:	e01e      	b.n	1000805a <app_entry+0x5a>
1000801c:	4b16      	ldr	r3, [pc, #88]	; (10008078 <app_entry+0x78>)
1000801e:	4a13      	ldr	r2, [pc, #76]	; (1000806c <app_entry+0x6c>)
10008020:	3203      	adds	r2, #3
10008022:	1ad2      	subs	r2, r2, r3
10008024:	0892      	lsrs	r2, r2, #2
10008026:	3201      	adds	r2, #1
10008028:	0092      	lsls	r2, r2, #2
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
1000802a:	2300      	movs	r3, #0
            *pDest++ = *pSrc++;
1000802c:	480d      	ldr	r0, [pc, #52]	; (10008064 <app_entry+0x64>)
1000802e:	490e      	ldr	r1, [pc, #56]	; (10008068 <app_entry+0x68>)
10008030:	58cc      	ldr	r4, [r1, r3]
10008032:	50c4      	str	r4, [r0, r3]
10008034:	3304      	adds	r3, #4
    /* Initialize the relocate segment */
    pSrc = &_etext;
    pDest = &_srelocate;

    if (pSrc != pDest) {
        for (; pDest < &_erelocate;) {
10008036:	4293      	cmp	r3, r2
10008038:	d1fa      	bne.n	10008030 <app_entry+0x30>
1000803a:	e7ea      	b.n	10008012 <app_entry+0x12>
1000803c:	4b0f      	ldr	r3, [pc, #60]	; (1000807c <app_entry+0x7c>)
1000803e:	490c      	ldr	r1, [pc, #48]	; (10008070 <app_entry+0x70>)
10008040:	3103      	adds	r1, #3
10008042:	1ac9      	subs	r1, r1, r3
10008044:	0889      	lsrs	r1, r1, #2
10008046:	3101      	adds	r1, #1
10008048:	0089      	lsls	r1, r1, #2
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
1000804a:	2300      	movs	r3, #0
        *pDest++ = 0;
1000804c:	4c09      	ldr	r4, [pc, #36]	; (10008074 <app_entry+0x74>)
1000804e:	2000      	movs	r0, #0
10008050:	191a      	adds	r2, r3, r4
10008052:	6010      	str	r0, [r2, #0]
10008054:	3304      	adds	r3, #4
            *pDest++ = *pSrc++;
        }
    }

    /* Clear the zero segment */
    for (pDest = &_szero; pDest < &_ezero;) {
10008056:	428b      	cmp	r3, r1
10008058:	d1fa      	bne.n	10008050 <app_entry+0x50>
        *pDest++ = 0;
    }

    /* Initialize the C library */
    __libc_init_array();
1000805a:	4b09      	ldr	r3, [pc, #36]	; (10008080 <app_entry+0x80>)
1000805c:	4798      	blx	r3

    /* Branch to main function */
    main();
1000805e:	4b09      	ldr	r3, [pc, #36]	; (10008084 <app_entry+0x84>)
10008060:	4798      	blx	r3

    /* return to BLE OS*/
    return;
}
10008062:	bd10      	pop	{r4, pc}
10008064:	1000fc68 	.word	0x1000fc68
10008068:	1000fc68 	.word	0x1000fc68
1000806c:	1000fcd0 	.word	0x1000fcd0
10008070:	1000fe94 	.word	0x1000fe94
10008074:	1000fcd0 	.word	0x1000fcd0
10008078:	1000fc6c 	.word	0x1000fc6c
1000807c:	1000fcd4 	.word	0x1000fcd4
10008080:	1000cee1 	.word	0x1000cee1
10008084:	10009a41 	.word	0x10009a41

10008088 <__do_global_dtors_aux>:
10008088:	b510      	push	{r4, lr}
1000808a:	4c06      	ldr	r4, [pc, #24]	; (100080a4 <__do_global_dtors_aux+0x1c>)
1000808c:	7823      	ldrb	r3, [r4, #0]
1000808e:	2b00      	cmp	r3, #0
10008090:	d107      	bne.n	100080a2 <__do_global_dtors_aux+0x1a>
10008092:	4b05      	ldr	r3, [pc, #20]	; (100080a8 <__do_global_dtors_aux+0x20>)
10008094:	2b00      	cmp	r3, #0
10008096:	d002      	beq.n	1000809e <__do_global_dtors_aux+0x16>
10008098:	4804      	ldr	r0, [pc, #16]	; (100080ac <__do_global_dtors_aux+0x24>)
1000809a:	e000      	b.n	1000809e <__do_global_dtors_aux+0x16>
1000809c:	bf00      	nop
1000809e:	2301      	movs	r3, #1
100080a0:	7023      	strb	r3, [r4, #0]
100080a2:	bd10      	pop	{r4, pc}
100080a4:	1000fcd0 	.word	0x1000fcd0
100080a8:	00000000 	.word	0x00000000
100080ac:	1000fc68 	.word	0x1000fc68

100080b0 <frame_dummy>:
100080b0:	b508      	push	{r3, lr}
100080b2:	4b08      	ldr	r3, [pc, #32]	; (100080d4 <frame_dummy+0x24>)
100080b4:	2b00      	cmp	r3, #0
100080b6:	d003      	beq.n	100080c0 <frame_dummy+0x10>
100080b8:	4807      	ldr	r0, [pc, #28]	; (100080d8 <frame_dummy+0x28>)
100080ba:	4908      	ldr	r1, [pc, #32]	; (100080dc <frame_dummy+0x2c>)
100080bc:	e000      	b.n	100080c0 <frame_dummy+0x10>
100080be:	bf00      	nop
100080c0:	4807      	ldr	r0, [pc, #28]	; (100080e0 <frame_dummy+0x30>)
100080c2:	6803      	ldr	r3, [r0, #0]
100080c4:	2b00      	cmp	r3, #0
100080c6:	d100      	bne.n	100080ca <frame_dummy+0x1a>
100080c8:	bd08      	pop	{r3, pc}
100080ca:	4b06      	ldr	r3, [pc, #24]	; (100080e4 <frame_dummy+0x34>)
100080cc:	2b00      	cmp	r3, #0
100080ce:	d0fb      	beq.n	100080c8 <frame_dummy+0x18>
100080d0:	4798      	blx	r3
100080d2:	e7f9      	b.n	100080c8 <frame_dummy+0x18>
100080d4:	00000000 	.word	0x00000000
100080d8:	1000fc68 	.word	0x1000fc68
100080dc:	1000fcd4 	.word	0x1000fcd4
100080e0:	1000fc68 	.word	0x1000fc68
100080e4:	00000000 	.word	0x00000000

100080e8 <i2c_init_sentral>:
	}
	return;
}

void i2c_init_sentral(void)
{
100080e8:	b5f0      	push	{r4, r5, r6, r7, lr}
100080ea:	b087      	sub	sp, #28
	uint32_t time_overflow = 0;
	/* Initialize config structure and software module */
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
100080ec:	ac01      	add	r4, sp, #4
100080ee:	1c20      	adds	r0, r4, #0
100080f0:	4b12      	ldr	r3, [pc, #72]	; (1000813c <i2c_init_sentral+0x54>)
100080f2:	4798      	blx	r3
	
	config_i2c_master.pin_number_pad0 = SENTRAL_PIN_PAD0;
100080f4:	230e      	movs	r3, #14
100080f6:	6063      	str	r3, [r4, #4]
	config_i2c_master.pin_number_pad1 = SENTRAL_PIN_PAD1;
100080f8:	3301      	adds	r3, #1
100080fa:	60e3      	str	r3, [r4, #12]
	config_i2c_master.pinmux_sel_pad0 = SENTRAL_MUX_PAD0;
100080fc:	3b0b      	subs	r3, #11
100080fe:	60a3      	str	r3, [r4, #8]
	config_i2c_master.pinmux_sel_pad1 = SENTRAL_MUX_PAD1;
10008100:	6123      	str	r3, [r4, #16]
	
	config_i2c_master.clock_source = I2C_CLOCK_SOURCE_SELECT_CLOCK_3;
10008102:	3b01      	subs	r3, #1
10008104:	7023      	strb	r3, [r4, #0]
	config_i2c_master.clock_divider = 0x10;
10008106:	330d      	adds	r3, #13
10008108:	8063      	strh	r3, [r4, #2]
	
	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, SENTRAL_I2C_MODULE, &config_i2c_master) != STATUS_OK) {
1000810a:	4c0d      	ldr	r4, [pc, #52]	; (10008140 <i2c_init_sentral+0x58>)
1000810c:	4e0d      	ldr	r6, [pc, #52]	; (10008144 <i2c_init_sentral+0x5c>)
1000810e:	4d0e      	ldr	r5, [pc, #56]	; (10008148 <i2c_init_sentral+0x60>)
10008110:	4f0e      	ldr	r7, [pc, #56]	; (1000814c <i2c_init_sentral+0x64>)
10008112:	e002      	b.n	1000811a <i2c_init_sentral+0x32>
10008114:	3c01      	subs	r4, #1
		if(time_overflow++ > 10000) break;
10008116:	2c00      	cmp	r4, #0
10008118:	d005      	beq.n	10008126 <i2c_init_sentral+0x3e>
	
	config_i2c_master.clock_source = I2C_CLOCK_SOURCE_SELECT_CLOCK_3;
	config_i2c_master.clock_divider = 0x10;
	
	/* Initialize and enable device with config */
	while(i2c_master_init(&i2c_master_instance, SENTRAL_I2C_MODULE, &config_i2c_master) != STATUS_OK) {
1000811a:	1c30      	adds	r0, r6, #0
1000811c:	1c29      	adds	r1, r5, #0
1000811e:	aa01      	add	r2, sp, #4
10008120:	47b8      	blx	r7
10008122:	2800      	cmp	r0, #0
10008124:	d1f6      	bne.n	10008114 <i2c_init_sentral+0x2c>
		if(time_overflow++ > 10000) break;
	}
	i2c_enable(i2c_master_instance.hw);	
10008126:	4b07      	ldr	r3, [pc, #28]	; (10008144 <i2c_init_sentral+0x5c>)
10008128:	681a      	ldr	r2, [r3, #0]
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2C *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
1000812a:	2028      	movs	r0, #40	; 0x28
1000812c:	2101      	movs	r1, #1
1000812e:	5c13      	ldrb	r3, [r2, r0]
10008130:	4219      	tst	r1, r3
10008132:	d1fc      	bne.n	1000812e <i2c_init_sentral+0x46>
static inline void i2c_enable(I2C *const i2c_module)
{
	/* Wait for module to sync. */
	i2c_wait_for_idle(i2c_module);
	/* Enable module. */
	i2c_module->I2C_MODULE_ENABLE.reg = (1 << I2C_I2C_MODULE_ENABLE_ENABLE_Pos);
10008134:	2301      	movs	r3, #1
10008136:	7513      	strb	r3, [r2, #20]
	/*delay(100);*/
	return;
}
10008138:	b007      	add	sp, #28
1000813a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000813c:	100083a9 	.word	0x100083a9
10008140:	00002712 	.word	0x00002712
10008144:	1000fd08 	.word	0x1000fd08
10008148:	40003400 	.word	0x40003400
1000814c:	100083c1 	.word	0x100083c1

10008150 <i2c_sentral_write_register>:

/*---- Function definition for writing n bytes starting from particular register  -----*/
void i2c_sentral_write_register(uint8_t regAddr, uint8_t *writeByte, uint8_t writeByteLen) {
10008150:	b5f0      	push	{r4, r5, r6, r7, lr}
10008152:	b083      	sub	sp, #12
10008154:	af00      	add	r7, sp, #0

	uint8_t writeRegBytes[writeByteLen + 1], i;
10008156:	1c56      	adds	r6, r2, #1
10008158:	1c13      	adds	r3, r2, #0
1000815a:	3308      	adds	r3, #8
1000815c:	08db      	lsrs	r3, r3, #3
1000815e:	00db      	lsls	r3, r3, #3
10008160:	466c      	mov	r4, sp
10008162:	1ae3      	subs	r3, r4, r3
10008164:	469d      	mov	sp, r3
10008166:	466d      	mov	r5, sp
	writeRegBytes[0] = regAddr;
10008168:	7028      	strb	r0, [r5, #0]
	for(i= 0; i < writeByteLen; i++ ) {
1000816a:	2a00      	cmp	r2, #0
1000816c:	d007      	beq.n	1000817e <i2c_sentral_write_register+0x2e>
1000816e:	2300      	movs	r3, #0
10008170:	18e8      	adds	r0, r5, r3
		writeRegBytes[i+1] = writeByte[i];
10008172:	5ccc      	ldrb	r4, [r1, r3]
10008174:	7044      	strb	r4, [r0, #1]
10008176:	3301      	adds	r3, #1
/*---- Function definition for writing n bytes starting from particular register  -----*/
void i2c_sentral_write_register(uint8_t regAddr, uint8_t *writeByte, uint8_t writeByteLen) {

	uint8_t writeRegBytes[writeByteLen + 1], i;
	writeRegBytes[0] = regAddr;
	for(i= 0; i < writeByteLen; i++ ) {
10008178:	b2d8      	uxtb	r0, r3
1000817a:	4282      	cmp	r2, r0
1000817c:	d8f8      	bhi.n	10008170 <i2c_sentral_write_register+0x20>
		writeRegBytes[i+1] = writeByte[i];
	}

	struct i2c_master_packet writeRegAddr = {
1000817e:	2328      	movs	r3, #40	; 0x28
10008180:	803b      	strh	r3, [r7, #0]
10008182:	807e      	strh	r6, [r7, #2]
10008184:	607d      	str	r5, [r7, #4]
		.address = SLAVE_ADDRESS,
		.data_length = sizeof(writeRegBytes),
		.data = writeRegBytes,
	};

	i2c_master_write_packet_wait(&i2c_master_instance, &writeRegAddr);
10008186:	4803      	ldr	r0, [pc, #12]	; (10008194 <i2c_sentral_write_register+0x44>)
10008188:	1c39      	adds	r1, r7, #0
1000818a:	4b03      	ldr	r3, [pc, #12]	; (10008198 <i2c_sentral_write_register+0x48>)
1000818c:	4798      	blx	r3
}
1000818e:	46bd      	mov	sp, r7
10008190:	b003      	add	sp, #12
10008192:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008194:	1000fd08 	.word	0x1000fd08
10008198:	100084d5 	.word	0x100084d5

1000819c <i2c_sentral_read_reg>:
	i2c_master_read_packet_wait(&i2c_master_instance, &readBytes);
	return;
}

/* --- Function definition for reading single bytes from particular register ---*/
uint8_t i2c_sentral_read_reg(uint8_t regAdr) {
1000819c:	b570      	push	{r4, r5, r6, lr}
1000819e:	b088      	sub	sp, #32
100081a0:	466b      	mov	r3, sp
100081a2:	1ddc      	adds	r4, r3, #7
100081a4:	71d8      	strb	r0, [r3, #7]
	
	struct i2c_master_packet writeRgAddr = {
100081a6:	a906      	add	r1, sp, #24
100081a8:	2228      	movs	r2, #40	; 0x28
100081aa:	800a      	strh	r2, [r1, #0]
100081ac:	2301      	movs	r3, #1
100081ae:	804b      	strh	r3, [r1, #2]
100081b0:	604c      	str	r4, [r1, #4]
		.address = SLAVE_ADDRESS,
		.data_length = 1,
		.data = &regAdr,
	};
	uint8_t getByt;
	struct i2c_master_packet rdBytes = {
100081b2:	ac03      	add	r4, sp, #12
100081b4:	8022      	strh	r2, [r4, #0]
100081b6:	8063      	strh	r3, [r4, #2]
100081b8:	2517      	movs	r5, #23
100081ba:	446d      	add	r5, sp
100081bc:	9504      	str	r5, [sp, #16]
		.address = SLAVE_ADDRESS,
		.data_length = 1,
		.data = &getByt,
	};
	i2c_master_write_packet_wait_no_stop(&i2c_master_instance, &writeRgAddr);
100081be:	4e05      	ldr	r6, [pc, #20]	; (100081d4 <i2c_sentral_read_reg+0x38>)
100081c0:	1c30      	adds	r0, r6, #0
100081c2:	4b05      	ldr	r3, [pc, #20]	; (100081d8 <i2c_sentral_read_reg+0x3c>)
100081c4:	4798      	blx	r3
	i2c_master_read_packet_wait(&i2c_master_instance, &rdBytes);
100081c6:	1c30      	adds	r0, r6, #0
100081c8:	1c21      	adds	r1, r4, #0
100081ca:	4b04      	ldr	r3, [pc, #16]	; (100081dc <i2c_sentral_read_reg+0x40>)
100081cc:	4798      	blx	r3
	return getByt;
100081ce:	7828      	ldrb	r0, [r5, #0]
}
100081d0:	b008      	add	sp, #32
100081d2:	bd70      	pop	{r4, r5, r6, pc}
100081d4:	1000fd08 	.word	0x1000fd08
100081d8:	10008505 	.word	0x10008505
100081dc:	100084a5 	.word	0x100084a5

100081e0 <reset_sentral>:


void reset_sentral(void) {	
100081e0:	b500      	push	{lr}
100081e2:	b083      	sub	sp, #12
	uint8_t myByte = SENTRAL_RESET_CMD;
100081e4:	466b      	mov	r3, sp
100081e6:	1dd9      	adds	r1, r3, #7
100081e8:	2301      	movs	r3, #1
100081ea:	700b      	strb	r3, [r1, #0]
	i2c_sentral_write_register(SENTRAL_RST_REQ_REG, &myByte, 1);
100081ec:	209b      	movs	r0, #155	; 0x9b
100081ee:	2201      	movs	r2, #1
100081f0:	4b01      	ldr	r3, [pc, #4]	; (100081f8 <reset_sentral+0x18>)
100081f2:	4798      	blx	r3
	return;
}
100081f4:	b003      	add	sp, #12
100081f6:	bd00      	pop	{pc}
100081f8:	10008151 	.word	0x10008151

100081fc <config_sentral>:

uint8_t config_sentral(void) {
100081fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
100081fe:	464f      	mov	r7, r9
10008200:	4646      	mov	r6, r8
10008202:	b4c0      	push	{r6, r7}
10008204:	4c10      	ldr	r4, [pc, #64]	; (10008248 <config_sentral+0x4c>)
10008206:	2310      	movs	r3, #16
10008208:	4699      	mov	r9, r3
1000820a:	44a1      	add	r9, r4
	uint8_t testByte, i, count = 0;
1000820c:	2600      	movs	r6, #0
	for(i = 0; i < sizeof(Configuration)/2; i++) {
		i2c_sentral_write_register(Configuration[i][0], (uint8_t *)&Configuration[i][1], 1);
1000820e:	4b0f      	ldr	r3, [pc, #60]	; (1000824c <config_sentral+0x50>)
10008210:	4698      	mov	r8, r3
		testByte = i2c_sentral_read_reg(Configuration[i][0]);	
10008212:	4f0f      	ldr	r7, [pc, #60]	; (10008250 <config_sentral+0x54>)
}

uint8_t config_sentral(void) {
	uint8_t testByte, i, count = 0;
	for(i = 0; i < sizeof(Configuration)/2; i++) {
		i2c_sentral_write_register(Configuration[i][0], (uint8_t *)&Configuration[i][1], 1);
10008214:	7825      	ldrb	r5, [r4, #0]
10008216:	1c61      	adds	r1, r4, #1
10008218:	1c28      	adds	r0, r5, #0
1000821a:	2201      	movs	r2, #1
1000821c:	47c0      	blx	r8
		testByte = i2c_sentral_read_reg(Configuration[i][0]);	
1000821e:	1c28      	adds	r0, r5, #0
10008220:	47b8      	blx	r7
			
		if(testByte != Configuration[i][1]) {
10008222:	7863      	ldrb	r3, [r4, #1]
10008224:	4283      	cmp	r3, r0
10008226:	d001      	beq.n	1000822c <config_sentral+0x30>
			count++;
10008228:	3601      	adds	r6, #1
1000822a:	b2f6      	uxtb	r6, r6
1000822c:	3402      	adds	r4, #2
	return;
}

uint8_t config_sentral(void) {
	uint8_t testByte, i, count = 0;
	for(i = 0; i < sizeof(Configuration)/2; i++) {
1000822e:	454c      	cmp	r4, r9
10008230:	d1f0      	bne.n	10008214 <config_sentral+0x18>
		
	("Register Content of Algorithm Status Register : %d\r\n", i2c_sentral_read_reg(SENTRAL_ALGORITHM_STATUS_REG));	
		//printf("Register Content of Pass Through Status Register : %d\r\n", i2c_sentral_read_reg(SENTRAL_PASS_THROUGH_STATUS_REG));
	#endif
	
	if(i2c_sentral_read_reg(SENTRAL_ALGORITHM_STATUS_REG) & 0x01)	{
10008232:	2038      	movs	r0, #56	; 0x38
10008234:	4c06      	ldr	r4, [pc, #24]	; (10008250 <config_sentral+0x54>)
10008236:	47a0      	blx	r4
		//printf("Device in standby mode \r\n");
	}
	if(i2c_sentral_read_reg(SENTRAL_PASS_THROUGH_STATUS_REG) & 0x01){
10008238:	209e      	movs	r0, #158	; 0x9e
1000823a:	47a0      	blx	r4
		//printf("Device in Pass-Through mode \r\n");
	}
	return count;
}
1000823c:	1c30      	adds	r0, r6, #0
1000823e:	bc0c      	pop	{r2, r3}
10008240:	4690      	mov	r8, r2
10008242:	4699      	mov	r9, r3
10008244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10008246:	46c0      	nop			; (mov r8, r8)
10008248:	1000f788 	.word	0x1000f788
1000824c:	10008151 	.word	0x10008151
10008250:	1000819d 	.word	0x1000819d

10008254 <check_sentral_eeprom_status>:

uint8_t check_sentral_eeprom_status(void) {
10008254:	b508      	push	{r3, lr}
	uint8_t myByte = i2c_sentral_read_reg(SENTRAL_EEPROM_STATUS_REG);	
10008256:	2037      	movs	r0, #55	; 0x37
10008258:	4b06      	ldr	r3, [pc, #24]	; (10008274 <check_sentral_eeprom_status+0x20>)
1000825a:	4798      	blx	r3
	//printf("SENtral Status Reg Content : %d \r\n", myByte);
	if(myByte & 0x01) {
		////printf("EEPROM detected!\r\n");
		if(myByte & 0x02) {
1000825c:	2303      	movs	r3, #3
1000825e:	4003      	ands	r3, r0
				////printf("Uploaded Successful!\r\n");
				return true;
			}
			} else {
			////printf("EEPROM upload not done...\r\n");
			return false;
10008260:	2200      	movs	r2, #0
uint8_t check_sentral_eeprom_status(void) {
	uint8_t myByte = i2c_sentral_read_reg(SENTRAL_EEPROM_STATUS_REG);	
	//printf("SENtral Status Reg Content : %d \r\n", myByte);
	if(myByte & 0x01) {
		////printf("EEPROM detected!\r\n");
		if(myByte & 0x02) {
10008262:	2b03      	cmp	r3, #3
10008264:	d104      	bne.n	10008270 <check_sentral_eeprom_status+0x1c>
			////printf("Done EEPROM upload...\r\n");
			if(myByte & 0x04){
10008266:	0880      	lsrs	r0, r0, #2
10008268:	2301      	movs	r3, #1
1000826a:	4058      	eors	r0, r3
				////printf("Uploaded with error / CRC Error !\r\n");
				} else {
				////printf("Uploaded Successful!\r\n");
				return true;
1000826c:	3201      	adds	r2, #1
1000826e:	4002      	ands	r2, r0
		} else {
		////printf("EEPROM Not detected..\r\n");
		return false;
	}
	return 0;
}
10008270:	1c10      	adds	r0, r2, #0
10008272:	bd08      	pop	{r3, pc}
10008274:	1000819d 	.word	0x1000819d

10008278 <init_sentral>:

void init_sentral(void) {	
10008278:	b508      	push	{r3, lr}
	
	static uint8_t reset_count = 0;
	reset_count++;
1000827a:	4a0f      	ldr	r2, [pc, #60]	; (100082b8 <init_sentral+0x40>)
1000827c:	7813      	ldrb	r3, [r2, #0]
1000827e:	3301      	adds	r3, #1
10008280:	7013      	strb	r3, [r2, #0]
	if(check_sentral_eeprom_status()) {
10008282:	4b0e      	ldr	r3, [pc, #56]	; (100082bc <init_sentral+0x44>)
10008284:	4798      	blx	r3
10008286:	2800      	cmp	r0, #0
10008288:	d002      	beq.n	10008290 <init_sentral+0x18>
		if(0 < config_sentral()) {
1000828a:	4b0d      	ldr	r3, [pc, #52]	; (100082c0 <init_sentral+0x48>)
1000828c:	4798      	blx	r3
1000828e:	e011      	b.n	100082b4 <init_sentral+0x3c>
			////printf("Error uploading data !");			
			} else {
			////printf("Done uploading control bytes into SENtral registers !\r\n");
		}
	} else {
		reset_sentral();
10008290:	4b0c      	ldr	r3, [pc, #48]	; (100082c4 <init_sentral+0x4c>)
10008292:	4798      	blx	r3
10008294:	22fa      	movs	r2, #250	; 0xfa
10008296:	0052      	lsls	r2, r2, #1
		return false;
	}
	return 0;
}

void init_sentral(void) {	
10008298:	21fa      	movs	r1, #250	; 0xfa
1000829a:	0089      	lsls	r1, r1, #2
1000829c:	e006      	b.n	100082ac <init_sentral+0x34>
/* Delay for this function only */
static void delay(uint32_t count)
{
	for (uint32_t i = 0; i < count; i++) {
		for (uint32_t j = 0; j < 1000; j++)
		asm volatile ("nop");
1000829e:	46c0      	nop			; (mov r8, r8)
100082a0:	3b01      	subs	r3, #1

/* Delay for this function only */
static void delay(uint32_t count)
{
	for (uint32_t i = 0; i < count; i++) {
		for (uint32_t j = 0; j < 1000; j++)
100082a2:	2b00      	cmp	r3, #0
100082a4:	d1fb      	bne.n	1000829e <init_sentral+0x26>
100082a6:	3a01      	subs	r2, #1
#endif

/* Delay for this function only */
static void delay(uint32_t count)
{
	for (uint32_t i = 0; i < count; i++) {
100082a8:	2a00      	cmp	r2, #0
100082aa:	d001      	beq.n	100082b0 <init_sentral+0x38>
		return false;
	}
	return 0;
}

void init_sentral(void) {	
100082ac:	1c0b      	adds	r3, r1, #0
100082ae:	e7f6      	b.n	1000829e <init_sentral+0x26>
		////printf("Resetting SENtral for %d time(s)!\r\n", reset_count);
		/* If the device is not configured correctly 
		 * Keep sending reset upload the command values 
		 * recursively.
		 */
		init_sentral(); 
100082b0:	f7ff ffe2 	bl	10008278 <init_sentral>
	}
	////printf("Done initialization of SENtral.\r\n");
	return ;
}
100082b4:	bd08      	pop	{r3, pc}
100082b6:	46c0      	nop			; (mov r8, r8)
100082b8:	1000fcec 	.word	0x1000fcec
100082bc:	10008255 	.word	0x10008255
100082c0:	100081fd 	.word	0x100081fd
100082c4:	100081e1 	.word	0x100081e1

100082c8 <_i2c_master_read_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100082c8:	b5f0      	push	{r4, r5, r6, r7, lr}
100082ca:	464f      	mov	r7, r9
100082cc:	4646      	mov	r6, r8
100082ce:	b4c0      	push	{r6, r7}
100082d0:	4681      	mov	r9, r0
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2C *const i2c_module    = (module->hw);
100082d2:	6802      	ldr	r2, [r0, #0]
	uint16_t length = packet->data_length;
100082d4:	884d      	ldrh	r5, [r1, #2]

	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
100082d6:	2317      	movs	r3, #23
	uint16_t counter = 0;
	uint32_t status  = 0;
	I2C *const i2c_module    = (module->hw);
	uint16_t length = packet->data_length;

	if (length == 0) {
100082d8:	2d00      	cmp	r5, #0
100082da:	d02f      	beq.n	1000833c <_i2c_master_read_packet+0x74>
 *
 * \param[in]  i2c_module  Pointer to software module structure
 */
static inline void i2c_wait_for_idle(I2C *const i2c_module)
{
	while (i2c_module->I2C_STATUS.bit.I2C_ACTIVE) {
100082dc:	2628      	movs	r6, #40	; 0x28
100082de:	2401      	movs	r4, #1
100082e0:	5d93      	ldrb	r3, [r2, r6]
100082e2:	421c      	tst	r4, r3
100082e4:	d1fc      	bne.n	100082e0 <_i2c_master_read_packet+0x18>
	}

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
100082e6:	2301      	movs	r3, #1
100082e8:	2434      	movs	r4, #52	; 0x34
100082ea:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition). */
	i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_1;
100082ec:	3c14      	subs	r4, #20
100082ee:	5513      	strb	r3, [r2, r4]
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
100082f0:	880b      	ldrh	r3, [r1, #0]
100082f2:	005b      	lsls	r3, r3, #1
100082f4:	2402      	movs	r4, #2
100082f6:	34ff      	adds	r4, #255	; 0xff
100082f8:	4323      	orrs	r3, r4
100082fa:	b29b      	uxth	r3, r3
100082fc:	8013      	strh	r3, [r2, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	uint16_t counter = 0;
100082fe:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
10008300:	2301      	movs	r3, #1
10008302:	4698      	mov	r8, r3
	i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_1;
	/* Address I2C slave in case of Master mode enabled. */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 |
			(packet->address << 1) | I2C_TRANSFER_READ;
	do {
		status = i2c_module->RECEIVE_STATUS.reg;
10008304:	7b13      	ldrb	r3, [r2, #12]
10008306:	b2db      	uxtb	r3, r3
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
10008308:	4640      	mov	r0, r8
1000830a:	4218      	tst	r0, r3
1000830c:	d006      	beq.n	1000831c <_i2c_master_read_packet+0x54>
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
1000830e:	1c67      	adds	r7, r4, #1
10008310:	7910      	ldrb	r0, [r2, #4]
10008312:	4684      	mov	ip, r0
10008314:	6848      	ldr	r0, [r1, #4]
10008316:	4666      	mov	r6, ip
10008318:	5506      	strb	r6, [r0, r4]
1000831a:	b2bc      	uxth	r4, r7
	} while (counter < length); 
1000831c:	42ac      	cmp	r4, r5
1000831e:	d3f1      	bcc.n	10008304 <_i2c_master_read_packet+0x3c>

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008320:	06db      	lsls	r3, r3, #27
10008322:	d403      	bmi.n	1000832c <_i2c_master_read_packet+0x64>
10008324:	2110      	movs	r1, #16
		status = i2c_module->TRANSMIT_STATUS.reg;
10008326:	7a13      	ldrb	r3, [r2, #8]
		if (status & I2C_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY)
			packet->data[counter++] = i2c_module->RECEIVE_DATA.reg;
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus. */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008328:	420b      	tst	r3, r1
1000832a:	d0fc      	beq.n	10008326 <_i2c_master_read_packet+0x5e>
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
1000832c:	464b      	mov	r3, r9
1000832e:	7959      	ldrb	r1, [r3, #5]
		i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
	}

	return STATUS_OK;
10008330:	2300      	movs	r3, #0
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
		status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition. */
	if (!module->no_stop) {
10008332:	2900      	cmp	r1, #0
10008334:	d102      	bne.n	1000833c <_i2c_master_read_packet+0x74>
		i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
10008336:	3320      	adds	r3, #32
10008338:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
1000833a:	2300      	movs	r3, #0
}
1000833c:	1c18      	adds	r0, r3, #0
1000833e:	bc0c      	pop	{r2, r3}
10008340:	4690      	mov	r8, r2
10008342:	4699      	mov	r9, r3
10008344:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008346:	46c0      	nop			; (mov r8, r8)

10008348 <_i2c_master_write_packet>:
 * \retval STATUS_OK                    The packet was write successfully
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008348:	b5f0      	push	{r4, r5, r6, r7, lr}
1000834a:	4684      	mov	ip, r0
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2C *const i2c_module = (module->hw);
1000834c:	6802      	ldr	r2, [r0, #0]
	uint16_t counter = 0;
	uint32_t status  = 0;

	uint16_t length = packet->data_length;
1000834e:	884e      	ldrh	r6, [r1, #2]
10008350:	2528      	movs	r5, #40	; 0x28
10008352:	2401      	movs	r4, #1
10008354:	5d53      	ldrb	r3, [r2, r5]
10008356:	421c      	tst	r4, r3
10008358:	d1fc      	bne.n	10008354 <_i2c_master_write_packet+0xc>

	i2c_wait_for_idle(i2c_module);

	/* Flush the FIFO */
	i2c_module->I2C_FLUSH.reg = 1;
1000835a:	2301      	movs	r3, #1
1000835c:	2434      	movs	r4, #52	; 0x34
1000835e:	5513      	strb	r3, [r2, r4]

	/* Enable I2C on bus (start condition) */
	i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_1;
10008360:	3c14      	subs	r4, #20
10008362:	5513      	strb	r3, [r2, r4]

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
10008364:	880b      	ldrh	r3, [r1, #0]
10008366:	005b      	lsls	r3, r3, #1
10008368:	34e0      	adds	r4, #224	; 0xe0
1000836a:	4323      	orrs	r3, r4
1000836c:	b29b      	uxth	r3, r3
1000836e:	8013      	strh	r3, [r2, #0]
	Assert(module);
	Assert(module->hw);
	Assert(packet);
	
	I2C *const i2c_module = (module->hw);
	uint16_t counter = 0;
10008370:	2400      	movs	r4, #0
	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008372:	2501      	movs	r5, #1

	/* Address I2C slave in case of Master mode enabled */
	i2c_module->TRANSMIT_DATA.reg = I2C_TRANSMIT_DATA_ADDRESS_FLAG_1 | 
			((packet->address) << 1) | I2C_TRANSFER_WRITE;
	do {
		status = i2c_module->TRANSMIT_STATUS.reg;
10008374:	7a13      	ldrb	r3, [r2, #8]
10008376:	b2db      	uxtb	r3, r3
		if (status & I2C_TRANSMIT_STATUS_TX_FIFO_NOT_FULL_Msk) {
10008378:	421d      	tst	r5, r3
1000837a:	d004      	beq.n	10008386 <_i2c_master_write_packet+0x3e>
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
1000837c:	1c67      	adds	r7, r4, #1
1000837e:	6848      	ldr	r0, [r1, #4]
10008380:	5d04      	ldrb	r4, [r0, r4]
10008382:	8014      	strh	r4, [r2, #0]
10008384:	b2bc      	uxth	r4, r7
		}
	} while (counter < length); 
10008386:	42b4      	cmp	r4, r6
10008388:	d3f4      	bcc.n	10008374 <_i2c_master_write_packet+0x2c>

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
1000838a:	06db      	lsls	r3, r3, #27
1000838c:	d403      	bmi.n	10008396 <_i2c_master_write_packet+0x4e>
1000838e:	2110      	movs	r1, #16
			status = i2c_module->TRANSMIT_STATUS.reg;
10008390:	7a13      	ldrb	r3, [r2, #8]
			i2c_module->TRANSMIT_DATA.reg = packet->data[counter++];
		}
	} while (counter < length); 

	/* Now check whether the core has sent the data out and free the bus */
	while (!(status & I2C_TRANSMIT_STATUS_TX_FIFO_EMPTY)) {
10008392:	420b      	tst	r3, r1
10008394:	d0fc      	beq.n	10008390 <_i2c_master_write_packet+0x48>
			status = i2c_module->TRANSMIT_STATUS.reg;
	}

	/* Send stop condition */
	if (!module->no_stop) {
10008396:	4663      	mov	r3, ip
10008398:	795b      	ldrb	r3, [r3, #5]
1000839a:	2b00      	cmp	r3, #0
1000839c:	d102      	bne.n	100083a4 <_i2c_master_write_packet+0x5c>
		i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
1000839e:	2100      	movs	r1, #0
100083a0:	3320      	adds	r3, #32
100083a2:	54d1      	strb	r1, [r2, r3]
	}

	return STATUS_OK;
}
100083a4:	2000      	movs	r0, #0
100083a6:	bdf0      	pop	{r4, r5, r6, r7, pc}

100083a8 <i2c_master_get_config_defaults>:
		struct i2c_master_config *const config)
{
	/* Sanity check */
	Assert(config);
	
	config->clock_source    = I2C_CLK_INPUT_3;
100083a8:	2303      	movs	r3, #3
100083aa:	7003      	strb	r3, [r0, #0]
	config->clock_divider   = 0x10;
100083ac:	330d      	adds	r3, #13
100083ae:	8043      	strh	r3, [r0, #2]
	config->pin_number_pad0 = PIN_LP_GPIO_8_MUX2_I2C0_SDA;
100083b0:	3b08      	subs	r3, #8
100083b2:	6043      	str	r3, [r0, #4]
	config->pin_number_pad1 = PIN_LP_GPIO_9_MUX2_I2C0_SCL;
100083b4:	3301      	adds	r3, #1
100083b6:	60c3      	str	r3, [r0, #12]
	config->pinmux_sel_pad0 = MUX_LP_GPIO_8_MUX2_I2C0_SDA;
100083b8:	3b07      	subs	r3, #7
100083ba:	6083      	str	r3, [r0, #8]
	config->pinmux_sel_pad1 = MUX_LP_GPIO_9_MUX2_I2C0_SCL;
100083bc:	6103      	str	r3, [r0, #16]
}
100083be:	4770      	bx	lr

100083c0 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		I2C *const hw,
		const struct i2c_master_config *const config)
{
100083c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);
	
	module->hw = hw;
100083c2:	6001      	str	r1, [r0, #0]

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
100083c4:	2800      	cmp	r0, #0
100083c6:	d059      	beq.n	1000847c <i2c_master_init+0xbc>
100083c8:	2a00      	cmp	r2, #0
100083ca:	d059      	beq.n	10008480 <i2c_master_init+0xc0>
100083cc:	2528      	movs	r5, #40	; 0x28
100083ce:	2401      	movs	r4, #1
100083d0:	5d4b      	ldrb	r3, [r1, r5]
100083d2:	421c      	tst	r4, r3
100083d4:	d1fc      	bne.n	100083d0 <i2c_master_init+0x10>
100083d6:	1c14      	adds	r4, r2, #0
100083d8:	1c05      	adds	r5, r0, #0
 *
 */
static inline void i2c_disable(I2C *const i2c_module)
{
	i2c_wait_for_idle(i2c_module);
	i2c_module->I2C_MODULE_ENABLE.reg = 0;
100083da:	2300      	movs	r3, #0
100083dc:	750b      	strb	r3, [r1, #20]
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
100083de:	6803      	ldr	r3, [r0, #0]
100083e0:	4a28      	ldr	r2, [pc, #160]	; (10008484 <i2c_master_init+0xc4>)
100083e2:	4293      	cmp	r3, r2
100083e4:	d103      	bne.n	100083ee <i2c_master_init+0x2e>
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
100083e6:	2003      	movs	r0, #3
100083e8:	4b27      	ldr	r3, [pc, #156]	; (10008488 <i2c_master_init+0xc8>)
100083ea:	4798      	blx	r3
100083ec:	e006      	b.n	100083fc <i2c_master_init+0x3c>
	} else if (module->hw == I2C1) {
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
	} else {
		return STATUS_ERR_INVALID_ARG;
100083ee:	2017      	movs	r0, #23
		return STATUS_ERR_INVALID_ARG;

	i2c_disable(module->hw);
	if (module->hw == I2C0) {
		system_peripheral_reset(PERIPHERAL_I2C0_CORE);
	} else if (module->hw == I2C1) {
100083f0:	4a26      	ldr	r2, [pc, #152]	; (1000848c <i2c_master_init+0xcc>)
100083f2:	4293      	cmp	r3, r2
100083f4:	d145      	bne.n	10008482 <i2c_master_init+0xc2>
		system_peripheral_reset(PERIPHERAL_I2C1_CORE);
100083f6:	3002      	adds	r0, #2
100083f8:	4b23      	ldr	r3, [pc, #140]	; (10008488 <i2c_master_init+0xc8>)
100083fa:	4798      	blx	r3
		return STATUS_ERR_INVALID_ARG;
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Initialize values in module. */
	module->registered_callback = 0;
100083fc:	2300      	movs	r3, #0
100083fe:	742b      	strb	r3, [r5, #16]
	module->enabled_callback    = 0;
10008400:	746b      	strb	r3, [r5, #17]
	module->buffer_length       = 0;
10008402:	826b      	strh	r3, [r5, #18]
	module->buffer_remaining    = 0;
10008404:	82ab      	strh	r3, [r5, #20]
	module->status              = STATUS_OK;
10008406:	2200      	movs	r2, #0
10008408:	776a      	strb	r2, [r5, #29]
	module->buffer              = NULL;
1000840a:	61ab      	str	r3, [r5, #24]

	_i2c_instances = (void*)module;
1000840c:	4b20      	ldr	r3, [pc, #128]	; (10008490 <i2c_master_init+0xd0>)
1000840e:	601d      	str	r5, [r3, #0]
	if (module->hw == I2C0) {
10008410:	682b      	ldr	r3, [r5, #0]
10008412:	4a1c      	ldr	r2, [pc, #112]	; (10008484 <i2c_master_init+0xc4>)
10008414:	4293      	cmp	r3, r2
10008416:	d10f      	bne.n	10008438 <i2c_master_init+0x78>
		system_register_isr(RAM_ISR_TABLE_I2CRX0_INDEX, (uint32_t)_i2c_master_isr_handler);
10008418:	4f1e      	ldr	r7, [pc, #120]	; (10008494 <i2c_master_init+0xd4>)
1000841a:	2018      	movs	r0, #24
1000841c:	1c39      	adds	r1, r7, #0
1000841e:	4e1e      	ldr	r6, [pc, #120]	; (10008498 <i2c_master_init+0xd8>)
10008420:	47b0      	blx	r6
		system_register_isr(RAM_ISR_TABLE_I2CTX0_INDEX, (uint32_t)_i2c_master_isr_handler);
10008422:	2019      	movs	r0, #25
10008424:	1c39      	adds	r1, r7, #0
10008426:	47b0      	blx	r6

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10008428:	4b1c      	ldr	r3, [pc, #112]	; (1000849c <i2c_master_init+0xdc>)
1000842a:	2280      	movs	r2, #128	; 0x80
1000842c:	0052      	lsls	r2, r2, #1
1000842e:	601a      	str	r2, [r3, #0]
10008430:	3201      	adds	r2, #1
10008432:	32ff      	adds	r2, #255	; 0xff
10008434:	601a      	str	r2, [r3, #0]
10008436:	e011      	b.n	1000845c <i2c_master_init+0x9c>
		NVIC_EnableIRQ(I2C0_RX_IRQn);
		NVIC_EnableIRQ(I2C0_TX_IRQn);
	} else if (module->hw == I2C1) {
10008438:	4a14      	ldr	r2, [pc, #80]	; (1000848c <i2c_master_init+0xcc>)
1000843a:	4293      	cmp	r3, r2
1000843c:	d10e      	bne.n	1000845c <i2c_master_init+0x9c>
		system_register_isr(RAM_ISR_TABLE_I2CRX1_INDEX, (uint32_t)_i2c_master_isr_handler);
1000843e:	4f15      	ldr	r7, [pc, #84]	; (10008494 <i2c_master_init+0xd4>)
10008440:	201a      	movs	r0, #26
10008442:	1c39      	adds	r1, r7, #0
10008444:	4e14      	ldr	r6, [pc, #80]	; (10008498 <i2c_master_init+0xd8>)
10008446:	47b0      	blx	r6
		system_register_isr(RAM_ISR_TABLE_I2CTX1_INDEX, (uint32_t)_i2c_master_isr_handler);
10008448:	201b      	movs	r0, #27
1000844a:	1c39      	adds	r1, r7, #0
1000844c:	47b0      	blx	r6
1000844e:	4b13      	ldr	r3, [pc, #76]	; (1000849c <i2c_master_init+0xdc>)
10008450:	2280      	movs	r2, #128	; 0x80
10008452:	00d2      	lsls	r2, r2, #3
10008454:	601a      	str	r2, [r3, #0]
10008456:	2280      	movs	r2, #128	; 0x80
10008458:	0112      	lsls	r2, r2, #4
1000845a:	601a      	str	r2, [r3, #0]
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(config);

	I2C *const i2c_module = (module->hw);
1000845c:	682d      	ldr	r5, [r5, #0]

	/* Set the pinmux for this i2c module. */
	gpio_pinmux_cofiguration(config->pin_number_pad0, (uint16_t)(config->pinmux_sel_pad0));
1000845e:	7920      	ldrb	r0, [r4, #4]
10008460:	8921      	ldrh	r1, [r4, #8]
10008462:	4e0f      	ldr	r6, [pc, #60]	; (100084a0 <i2c_master_init+0xe0>)
10008464:	47b0      	blx	r6
	gpio_pinmux_cofiguration(config->pin_number_pad1, (uint16_t)(config->pinmux_sel_pad1));
10008466:	7b20      	ldrb	r0, [r4, #12]
10008468:	8a21      	ldrh	r1, [r4, #16]
1000846a:	47b0      	blx	r6
	/* Set clock. */
	i2c_module->CLOCK_SOURCE_SELECT.reg = config->clock_source;
1000846c:	7823      	ldrb	r3, [r4, #0]
1000846e:	742b      	strb	r3, [r5, #16]
	i2c_module->I2C_CLK_DIVIDER.reg = I2C_I2C_CLK_DIVIDER_I2C_DIVIDE_RATIO(config->clock_divider);
10008470:	8863      	ldrh	r3, [r4, #2]
10008472:	832b      	strh	r3, [r5, #24]
	/* Enable master mode. */
	i2c_module->I2C_MASTER_MODE.reg = I2C_I2C_MASTER_MODE_MASTER_ENABLE_1;
10008474:	2301      	movs	r3, #1
10008476:	772b      	strb	r3, [r5, #28]
#endif

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
10008478:	2000      	movs	r0, #0
1000847a:	e002      	b.n	10008482 <i2c_master_init+0xc2>
	
	module->hw = hw;

	/* Sanity check arguments. */
	if ((module == NULL) || (config == NULL))
		return STATUS_ERR_INVALID_ARG;
1000847c:	2017      	movs	r0, #23
1000847e:	e000      	b.n	10008482 <i2c_master_init+0xc2>
10008480:	2017      	movs	r0, #23

	/* Set config and return status. */
	_i2c_master_set_config(module, config);

	return STATUS_OK;
}
10008482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10008484:	40003000 	.word	0x40003000
10008488:	10008f49 	.word	0x10008f49
1000848c:	40003400 	.word	0x40003400
10008490:	1000fd28 	.word	0x1000fd28
10008494:	10008535 	.word	0x10008535
10008498:	100093b1 	.word	0x100093b1
1000849c:	e000e100 	.word	0xe000e100
100084a0:	10008a05 	.word	0x10008a05

100084a4 <i2c_master_read_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_read_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100084a4:	b508      	push	{r3, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
100084a6:	2800      	cmp	r0, #0
100084a8:	d00c      	beq.n	100084c4 <i2c_master_read_packet_wait+0x20>
100084aa:	2900      	cmp	r1, #0
100084ac:	d00c      	beq.n	100084c8 <i2c_master_read_packet_wait+0x24>
		return STATUS_ERR_INVALID_ARG;

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
100084ae:	8a82      	ldrh	r2, [r0, #20]
100084b0:	b292      	uxth	r2, r2
		return STATUS_BUSY;
100084b2:	2305      	movs	r3, #5
	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
100084b4:	2a00      	cmp	r2, #0
100084b6:	d108      	bne.n	100084ca <i2c_master_read_packet_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
100084b8:	2300      	movs	r3, #0
100084ba:	7143      	strb	r3, [r0, #5]

	return _i2c_master_read_packet(module, packet);
100084bc:	4b04      	ldr	r3, [pc, #16]	; (100084d0 <i2c_master_read_packet_wait+0x2c>)
100084be:	4798      	blx	r3
100084c0:	1c03      	adds	r3, r0, #0
100084c2:	e002      	b.n	100084ca <i2c_master_read_packet_wait+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL))
		return STATUS_ERR_INVALID_ARG;
100084c4:	2317      	movs	r3, #23
100084c6:	e000      	b.n	100084ca <i2c_master_read_packet_wait+0x26>
100084c8:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_read_packet(module, packet);
}
100084ca:	1c18      	adds	r0, r3, #0
100084cc:	bd08      	pop	{r3, pc}
100084ce:	46c0      	nop			; (mov r8, r8)
100084d0:	100082c9 	.word	0x100082c9

100084d4 <i2c_master_write_packet_wait>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
100084d4:	b508      	push	{r3, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
100084d6:	2800      	cmp	r0, #0
100084d8:	d00c      	beq.n	100084f4 <i2c_master_write_packet_wait+0x20>
100084da:	2900      	cmp	r1, #0
100084dc:	d00c      	beq.n	100084f8 <i2c_master_write_packet_wait+0x24>
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
100084de:	8a82      	ldrh	r2, [r0, #20]
100084e0:	b292      	uxth	r2, r2
		return STATUS_BUSY;
100084e2:	2305      	movs	r3, #5
	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job. */
	if (module->buffer_remaining > 0) {
100084e4:	2a00      	cmp	r2, #0
100084e6:	d108      	bne.n	100084fa <i2c_master_write_packet_wait+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = false;
100084e8:	2300      	movs	r3, #0
100084ea:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
100084ec:	4b04      	ldr	r3, [pc, #16]	; (10008500 <i2c_master_write_packet_wait+0x2c>)
100084ee:	4798      	blx	r3
100084f0:	1c03      	adds	r3, r0, #0
100084f2:	e002      	b.n	100084fa <i2c_master_write_packet_wait+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if ((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
100084f4:	2317      	movs	r3, #23
100084f6:	e000      	b.n	100084fa <i2c_master_write_packet_wait+0x26>
100084f8:	2317      	movs	r3, #23
#endif

	module->no_stop = false;

	return _i2c_master_write_packet(module, packet);
}
100084fa:	1c18      	adds	r0, r3, #0
100084fc:	bd08      	pop	{r3, pc}
100084fe:	46c0      	nop			; (mov r8, r8)
10008500:	10008349 	.word	0x10008349

10008504 <i2c_master_write_packet_wait_no_stop>:
 * \retval STATUS_BUSY                  If module has a pending request.
 */
enum status_code i2c_master_write_packet_wait_no_stop(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
10008504:	b508      	push	{r3, lr}
	/* Sanity check */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
10008506:	2800      	cmp	r0, #0
10008508:	d00c      	beq.n	10008524 <i2c_master_write_packet_wait_no_stop+0x20>
1000850a:	2900      	cmp	r1, #0
1000850c:	d00c      	beq.n	10008528 <i2c_master_write_packet_wait_no_stop+0x24>
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
1000850e:	8a82      	ldrh	r2, [r0, #20]
10008510:	b292      	uxth	r2, r2
		return STATUS_BUSY;
10008512:	2305      	movs	r3, #5
	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
	}
#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
10008514:	2a00      	cmp	r2, #0
10008516:	d108      	bne.n	1000852a <i2c_master_write_packet_wait_no_stop+0x26>
		return STATUS_BUSY;
	}
#endif

	module->no_stop = true;
10008518:	3b04      	subs	r3, #4
1000851a:	7143      	strb	r3, [r0, #5]

	return _i2c_master_write_packet(module, packet);
1000851c:	4b04      	ldr	r3, [pc, #16]	; (10008530 <i2c_master_write_packet_wait_no_stop+0x2c>)
1000851e:	4798      	blx	r3
10008520:	1c03      	adds	r3, r0, #0
10008522:	e002      	b.n	1000852a <i2c_master_write_packet_wait_no_stop+0x26>
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	if((module == NULL) || (packet == NULL)) {
		return STATUS_ERR_INVALID_ARG;
10008524:	2317      	movs	r3, #23
10008526:	e000      	b.n	1000852a <i2c_master_write_packet_wait_no_stop+0x26>
10008528:	2317      	movs	r3, #23
#endif

	module->no_stop = true;

	return _i2c_master_write_packet(module, packet);
}
1000852a:	1c18      	adds	r0, r3, #0
1000852c:	bd08      	pop	{r3, pc}
1000852e:	46c0      	nop			; (mov r8, r8)
10008530:	10008349 	.word	0x10008349

10008534 <_i2c_master_isr_handler>:

/**
 * Interrupt handler for I<SUP>2</SUP>C master.
 */
void _i2c_master_isr_handler(void)
{
10008534:	b570      	push	{r4, r5, r6, lr}
10008536:	b082      	sub	sp, #8
	/* Get software module for callback handling */
	struct i2c_master_module *module =
10008538:	4b57      	ldr	r3, [pc, #348]	; (10008698 <_i2c_master_isr_handler+0x164>)
1000853a:	681c      	ldr	r4, [r3, #0]
			(struct i2c_master_module*)_i2c_instances;

	Assert(module);

	I2C *const i2c_module = module->hw;
1000853c:	6826      	ldr	r6, [r4, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback &
1000853e:	7c63      	ldrb	r3, [r4, #17]
			module->registered_callback;
10008540:	7c25      	ldrb	r5, [r4, #16]
	Assert(module);

	I2C *const i2c_module = module->hw;

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback &
10008542:	401d      	ands	r5, r3
			module->registered_callback;

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
10008544:	8a63      	ldrh	r3, [r4, #18]
10008546:	b29b      	uxth	r3, r3
10008548:	2b00      	cmp	r3, #0
1000854a:	d107      	bne.n	1000855c <_i2c_master_isr_handler+0x28>
1000854c:	8aa3      	ldrh	r3, [r4, #20]
1000854e:	b29b      	uxth	r3, r3
10008550:	2b00      	cmp	r3, #0
10008552:	d003      	beq.n	1000855c <_i2c_master_isr_handler+0x28>
		module->buffer_length = module->buffer_remaining;
10008554:	8aa3      	ldrh	r3, [r4, #20]
10008556:	b29b      	uxth	r3, r3
10008558:	8263      	strh	r3, [r4, #18]
1000855a:	e04e      	b.n	100085fa <_i2c_master_isr_handler+0xc6>
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
1000855c:	8a63      	ldrh	r3, [r4, #18]
1000855e:	b29b      	uxth	r3, r3
10008560:	2b00      	cmp	r3, #0
10008562:	d019      	beq.n	10008598 <_i2c_master_isr_handler+0x64>
10008564:	8aa3      	ldrh	r3, [r4, #20]
10008566:	b29b      	uxth	r3, r3
10008568:	2b00      	cmp	r3, #0
1000856a:	d115      	bne.n	10008598 <_i2c_master_isr_handler+0x64>
			(module->status == STATUS_BUSY) &&
1000856c:	7f63      	ldrb	r3, [r4, #29]
			module->registered_callback;

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		module->buffer_length = module->buffer_remaining;
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
1000856e:	2b05      	cmp	r3, #5
10008570:	d112      	bne.n	10008598 <_i2c_master_isr_handler+0x64>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
10008572:	7f23      	ldrb	r3, [r4, #28]

	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
		module->buffer_length = module->buffer_remaining;
	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
10008574:	2b00      	cmp	r3, #0
10008576:	d10f      	bne.n	10008598 <_i2c_master_isr_handler+0x64>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
		/* Disable write interrupt flag */
		i2c_module->TX_INTERRUPT_MASK.reg = 0;
10008578:	222c      	movs	r2, #44	; 0x2c
1000857a:	54b3      	strb	r3, [r6, r2]

		module->buffer_length = 0;
1000857c:	8263      	strh	r3, [r4, #18]
		module->status        = STATUS_OK;
1000857e:	7763      	strb	r3, [r4, #29]

		if (!module->no_stop) {
10008580:	7963      	ldrb	r3, [r4, #5]
10008582:	2b00      	cmp	r3, #0
10008584:	d102      	bne.n	1000858c <_i2c_master_isr_handler+0x58>
			/* Send stop condition */
			i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
10008586:	2200      	movs	r2, #0
10008588:	3320      	adds	r3, #32
1000858a:	54f2      	strb	r2, [r6, r3]
		} 

		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
1000858c:	07eb      	lsls	r3, r5, #31
1000858e:	d534      	bpl.n	100085fa <_i2c_master_isr_handler+0xc6>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
10008590:	68a3      	ldr	r3, [r4, #8]
10008592:	1c20      	adds	r0, r4, #0
10008594:	4798      	blx	r3
10008596:	e030      	b.n	100085fa <_i2c_master_isr_handler+0xc6>
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
10008598:	8a63      	ldrh	r3, [r4, #18]
1000859a:	b29b      	uxth	r3, r3
1000859c:	2b00      	cmp	r3, #0
1000859e:	d02c      	beq.n	100085fa <_i2c_master_isr_handler+0xc6>
100085a0:	8aa3      	ldrh	r3, [r4, #20]
100085a2:	b29b      	uxth	r3, r3
100085a4:	2b00      	cmp	r3, #0
100085a6:	d028      	beq.n	100085fa <_i2c_master_isr_handler+0xc6>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
100085a8:	7f23      	ldrb	r3, [r4, #28]
100085aa:	2b00      	cmp	r3, #0
100085ac:	d117      	bne.n	100085de <_i2c_master_isr_handler+0xaa>
	Assert(module->hw);

	I2C *const i2c_module = module->hw;

	/* Find index to get next byte in buffer */
	volatile uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
100085ae:	8a63      	ldrh	r3, [r4, #18]
100085b0:	8aa2      	ldrh	r2, [r4, #20]
100085b2:	1a9b      	subs	r3, r3, r2
100085b4:	b29b      	uxth	r3, r3
100085b6:	466a      	mov	r2, sp
100085b8:	80d3      	strh	r3, [r2, #6]

	module->buffer_remaining--;
100085ba:	8aa3      	ldrh	r3, [r4, #20]
100085bc:	3b01      	subs	r3, #1
100085be:	b29b      	uxth	r3, r3
100085c0:	82a3      	strh	r3, [r4, #20]

	/* Write byte from buffer to slave */
	i2c_module->TRANSMIT_DATA.reg = module->buffer[buffer_index];
100085c2:	88d3      	ldrh	r3, [r2, #6]
100085c4:	69a2      	ldr	r2, [r4, #24]
100085c6:	4694      	mov	ip, r2
100085c8:	4463      	add	r3, ip
100085ca:	781b      	ldrb	r3, [r3, #0]
100085cc:	8033      	strh	r3, [r6, #0]
	
	if (module->buffer_remaining <= 0) {
100085ce:	8aa3      	ldrh	r3, [r4, #20]
100085d0:	b29b      	uxth	r3, r3
100085d2:	2b00      	cmp	r3, #0
100085d4:	d111      	bne.n	100085fa <_i2c_master_isr_handler+0xc6>
		i2c_module->TX_INTERRUPT_MASK.reg = I2C_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
100085d6:	2210      	movs	r2, #16
100085d8:	332c      	adds	r3, #44	; 0x2c
100085da:	54f2      	strb	r2, [r6, r3]
100085dc:	e00d      	b.n	100085fa <_i2c_master_isr_handler+0xc6>
	Assert(module->hw);

	I2C *const i2c_module = module->hw;

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
100085de:	8a63      	ldrh	r3, [r4, #18]
100085e0:	8aa1      	ldrh	r1, [r4, #20]

	module->buffer_remaining--;
100085e2:	8aa2      	ldrh	r2, [r4, #20]
100085e4:	3a01      	subs	r2, #1
100085e6:	b292      	uxth	r2, r2
100085e8:	82a2      	strh	r2, [r4, #20]
	Assert(module->hw);

	I2C *const i2c_module = module->hw;

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length - module->buffer_remaining;
100085ea:	1a5b      	subs	r3, r3, r1

	module->buffer_remaining--;

	module->buffer[buffer_index] = i2c_module->RECEIVE_DATA.reg;
100085ec:	b29b      	uxth	r3, r3
100085ee:	69a2      	ldr	r2, [r4, #24]
100085f0:	4694      	mov	ip, r2
100085f2:	4463      	add	r3, ip
100085f4:	7932      	ldrb	r2, [r6, #4]
100085f6:	b2d2      	uxtb	r2, r2
100085f8:	701a      	strb	r2, [r3, #0]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
100085fa:	8a63      	ldrh	r3, [r4, #18]
100085fc:	b29b      	uxth	r3, r3
100085fe:	2b00      	cmp	r3, #0
10008600:	d01c      	beq.n	1000863c <_i2c_master_isr_handler+0x108>
10008602:	8aa3      	ldrh	r3, [r4, #20]
10008604:	b29b      	uxth	r3, r3
10008606:	2b00      	cmp	r3, #0
10008608:	d118      	bne.n	1000863c <_i2c_master_isr_handler+0x108>
			(module->status == STATUS_BUSY) &&
1000860a:	7f63      	ldrb	r3, [r4, #29]
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
1000860c:	2b05      	cmp	r3, #5
1000860e:	d115      	bne.n	1000863c <_i2c_master_isr_handler+0x108>
			(module->status == STATUS_BUSY) &&
			(module->transfer_direction == I2C_TRANSFER_READ)) {
10008610:	7f23      	ldrb	r3, [r4, #28]
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
			(module->status == STATUS_BUSY) &&
10008612:	2b01      	cmp	r3, #1
10008614:	d112      	bne.n	1000863c <_i2c_master_isr_handler+0x108>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
		/* Disable read interrupt flag */
		i2c_module->RX_INTERRUPT_MASK.reg = 0;
10008616:	2300      	movs	r3, #0
10008618:	2230      	movs	r2, #48	; 0x30
1000861a:	54b3      	strb	r3, [r6, r2]

		module->buffer_length = 0;
1000861c:	8263      	strh	r3, [r4, #18]
		module->status        = STATUS_OK;
1000861e:	7763      	strb	r3, [r4, #29]

		if (!module->no_stop) {
10008620:	7963      	ldrb	r3, [r4, #5]
10008622:	2b00      	cmp	r3, #0
10008624:	d102      	bne.n	1000862c <_i2c_master_isr_handler+0xf8>
			/* Send stop condition */
			i2c_module->I2C_ONBUS.reg = I2C_I2C_ONBUS_ONBUS_ENABLE_0;
10008626:	2200      	movs	r2, #0
10008628:	3320      	adds	r3, #32
1000862a:	54f2      	strb	r2, [r6, r3]
		}
		
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
1000862c:	07ab      	lsls	r3, r5, #30
1000862e:	d505      	bpl.n	1000863c <_i2c_master_isr_handler+0x108>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
10008630:	7f23      	ldrb	r3, [r4, #28]
10008632:	2b01      	cmp	r3, #1
10008634:	d102      	bne.n	1000863c <_i2c_master_isr_handler+0x108>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
10008636:	68e3      	ldr	r3, [r4, #12]
10008638:	1c20      	adds	r0, r4, #0
1000863a:	4798      	blx	r3
		}
	}
	if (module->transfer_direction == I2C_TRANSFER_READ) {
1000863c:	7f23      	ldrb	r3, [r4, #28]
1000863e:	2b01      	cmp	r3, #1
10008640:	d114      	bne.n	1000866c <_i2c_master_isr_handler+0x138>
		if (module->hw == I2C0) {
10008642:	6823      	ldr	r3, [r4, #0]
10008644:	4a15      	ldr	r2, [pc, #84]	; (1000869c <_i2c_master_isr_handler+0x168>)
10008646:	4293      	cmp	r3, r2
10008648:	d106      	bne.n	10008658 <_i2c_master_isr_handler+0x124>

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[0] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1000864a:	2180      	movs	r1, #128	; 0x80
1000864c:	0049      	lsls	r1, r1, #1
1000864e:	23c0      	movs	r3, #192	; 0xc0
10008650:	005b      	lsls	r3, r3, #1
10008652:	4a13      	ldr	r2, [pc, #76]	; (100086a0 <_i2c_master_isr_handler+0x16c>)
10008654:	50d1      	str	r1, [r2, r3]
10008656:	e01d      	b.n	10008694 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C0_RX_IRQn);
		} else if (module->hw == I2C1) {
10008658:	4a12      	ldr	r2, [pc, #72]	; (100086a4 <_i2c_master_isr_handler+0x170>)
1000865a:	4293      	cmp	r3, r2
1000865c:	d11a      	bne.n	10008694 <_i2c_master_isr_handler+0x160>
1000865e:	2180      	movs	r1, #128	; 0x80
10008660:	00c9      	lsls	r1, r1, #3
10008662:	23c0      	movs	r3, #192	; 0xc0
10008664:	005b      	lsls	r3, r3, #1
10008666:	4a0e      	ldr	r2, [pc, #56]	; (100086a0 <_i2c_master_isr_handler+0x16c>)
10008668:	50d1      	str	r1, [r2, r3]
1000866a:	e013      	b.n	10008694 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C1_RX_IRQn);
		} 
	} else {
		if (module->hw == I2C0) {
1000866c:	6823      	ldr	r3, [r4, #0]
1000866e:	4a0b      	ldr	r2, [pc, #44]	; (1000869c <_i2c_master_isr_handler+0x168>)
10008670:	4293      	cmp	r3, r2
10008672:	d106      	bne.n	10008682 <_i2c_master_isr_handler+0x14e>
10008674:	2180      	movs	r1, #128	; 0x80
10008676:	0089      	lsls	r1, r1, #2
10008678:	23c0      	movs	r3, #192	; 0xc0
1000867a:	005b      	lsls	r3, r3, #1
1000867c:	4a08      	ldr	r2, [pc, #32]	; (100086a0 <_i2c_master_isr_handler+0x16c>)
1000867e:	50d1      	str	r1, [r2, r3]
10008680:	e008      	b.n	10008694 <_i2c_master_isr_handler+0x160>
			NVIC_ClearPendingIRQ(I2C0_TX_IRQn);
		} else if (module->hw == I2C1) {
10008682:	4a08      	ldr	r2, [pc, #32]	; (100086a4 <_i2c_master_isr_handler+0x170>)
10008684:	4293      	cmp	r3, r2
10008686:	d105      	bne.n	10008694 <_i2c_master_isr_handler+0x160>
10008688:	2180      	movs	r1, #128	; 0x80
1000868a:	0109      	lsls	r1, r1, #4
1000868c:	23c0      	movs	r3, #192	; 0xc0
1000868e:	005b      	lsls	r3, r3, #1
10008690:	4a03      	ldr	r2, [pc, #12]	; (100086a0 <_i2c_master_isr_handler+0x16c>)
10008692:	50d1      	str	r1, [r2, r3]
			NVIC_ClearPendingIRQ(I2C1_TX_IRQn);
		}
	}
}
10008694:	b002      	add	sp, #8
10008696:	bd70      	pop	{r4, r5, r6, pc}
10008698:	1000fd28 	.word	0x1000fd28
1000869c:	40003000 	.word	0x40003000
100086a0:	e000e100 	.word	0xe000e100
100086a4:	40003400 	.word	0x40003400

100086a8 <timer_get_config_defaults>:
 *
 * \param[out]  config  Pointer to a TIMER module configuration structure to set
 */
void timer_get_config_defaults(struct timer_config *config)
{
	config->reload_value = 0;
100086a8:	2300      	movs	r3, #0
100086aa:	6003      	str	r3, [r0, #0]
	config->interrupt_enable = true;
100086ac:	3301      	adds	r3, #1
100086ae:	7103      	strb	r3, [r0, #4]
}
100086b0:	4770      	bx	lr
100086b2:	46c0      	nop			; (mov r8, r8)

100086b4 <timer_clear_interrupt_status>:
 *
 * Clear the TIMER0 module interrupt status
 */
void timer_clear_interrupt_status(void)
{
	TIMER0->INTSTATUSCLEAR.reg = 1;
100086b4:	2201      	movs	r2, #1
100086b6:	2380      	movs	r3, #128	; 0x80
100086b8:	05db      	lsls	r3, r3, #23
100086ba:	731a      	strb	r2, [r3, #12]
	/* Wait for operation finish */
	while (TIMER0->INTSTATUSCLEAR.reg);
100086bc:	1c1a      	adds	r2, r3, #0
100086be:	7b13      	ldrb	r3, [r2, #12]
100086c0:	2b00      	cmp	r3, #0
100086c2:	d1fc      	bne.n	100086be <timer_clear_interrupt_status+0xa>
}
100086c4:	4770      	bx	lr
100086c6:	46c0      	nop			; (mov r8, r8)

100086c8 <timer_isr_handler>:
 *
 * Timer ISR handler.
 *
 */
static void timer_isr_handler(void)
{
100086c8:	b508      	push	{r3, lr}
 *
 * \retval The status of module
 */
uint32_t timer_get_interrupt_status(void)
{
	return TIMER0->INTSTATUSCLEAR.reg;
100086ca:	2380      	movs	r3, #128	; 0x80
100086cc:	05db      	lsls	r3, r3, #23
100086ce:	7b1b      	ldrb	r3, [r3, #12]
 * Timer ISR handler.
 *
 */
static void timer_isr_handler(void)
{
	if (timer_get_interrupt_status()) {
100086d0:	2b00      	cmp	r3, #0
100086d2:	d006      	beq.n	100086e2 <timer_isr_handler+0x1a>
		timer_clear_interrupt_status();
100086d4:	4b03      	ldr	r3, [pc, #12]	; (100086e4 <timer_isr_handler+0x1c>)
100086d6:	4798      	blx	r3
		
		if (timer_callback) {
100086d8:	4b03      	ldr	r3, [pc, #12]	; (100086e8 <timer_isr_handler+0x20>)
100086da:	681b      	ldr	r3, [r3, #0]
100086dc:	2b00      	cmp	r3, #0
100086de:	d000      	beq.n	100086e2 <timer_isr_handler+0x1a>
			timer_callback();
100086e0:	4798      	blx	r3
		}
	}
}
100086e2:	bd08      	pop	{r3, pc}
100086e4:	100086b5 	.word	0x100086b5
100086e8:	1000fcf0 	.word	0x1000fcf0

100086ec <timer_enable>:
 *
 * Enable the TIMER0 module
 */
void timer_enable(void)
{
	TIMER0->CTRL.reg |= TIMER_CTRL_ENABLE;
100086ec:	2280      	movs	r2, #128	; 0x80
100086ee:	05d2      	lsls	r2, r2, #23
100086f0:	7811      	ldrb	r1, [r2, #0]
100086f2:	2301      	movs	r3, #1
100086f4:	430b      	orrs	r3, r1
100086f6:	7013      	strb	r3, [r2, #0]
}
100086f8:	4770      	bx	lr
100086fa:	46c0      	nop			; (mov r8, r8)

100086fc <timer_register_callback>:
 *
 * \param[in]     callback_func Pointer to callback function
 */
void timer_register_callback(timer_callback_t fun)
{
	timer_callback = fun; 
100086fc:	4b01      	ldr	r3, [pc, #4]	; (10008704 <timer_register_callback+0x8>)
100086fe:	6018      	str	r0, [r3, #0]
}
10008700:	4770      	bx	lr
10008702:	46c0      	nop			; (mov r8, r8)
10008704:	1000fcf0 	.word	0x1000fcf0

10008708 <timer_init>:
 * \param[in]     config       Pointer to the TIMER configuration options struct
 *
 * \return Status of the initialization procedure.
 */
void timer_init(const struct timer_config *config)
{
10008708:	b510      	push	{r4, lr}
1000870a:	1c04      	adds	r4, r0, #0
	/* Global reset */
	system_peripheral_reset(PERIPHERAL_TIMER);
1000870c:	2006      	movs	r0, #6
1000870e:	4b09      	ldr	r3, [pc, #36]	; (10008734 <timer_init+0x2c>)
10008710:	4798      	blx	r3

	TIMER0->CTRL.reg = config->interrupt_enable << TIMER_CTRL_INTERRUPT_ENABLE_Pos;
10008712:	7923      	ldrb	r3, [r4, #4]
10008714:	00db      	lsls	r3, r3, #3
10008716:	b2db      	uxtb	r3, r3
10008718:	2280      	movs	r2, #128	; 0x80
1000871a:	05d2      	lsls	r2, r2, #23
1000871c:	7013      	strb	r3, [r2, #0]
	TIMER0->RELOAD.reg = config->reload_value;
1000871e:	6823      	ldr	r3, [r4, #0]
10008720:	6093      	str	r3, [r2, #8]
	
	timer_callback = NULL;
10008722:	2200      	movs	r2, #0
10008724:	4b04      	ldr	r3, [pc, #16]	; (10008738 <timer_init+0x30>)
10008726:	601a      	str	r2, [r3, #0]
	system_register_isr(RAM_ISR_TABLE_TIMER0_INDEX, (uint32_t)timer_isr_handler);
10008728:	202a      	movs	r0, #42	; 0x2a
1000872a:	4904      	ldr	r1, [pc, #16]	; (1000873c <timer_init+0x34>)
1000872c:	4b04      	ldr	r3, [pc, #16]	; (10008740 <timer_init+0x38>)
1000872e:	4798      	blx	r3
10008730:	bd10      	pop	{r4, pc}
10008732:	46c0      	nop			; (mov r8, r8)
10008734:	10008f49 	.word	0x10008f49
10008738:	1000fcf0 	.word	0x1000fcf0
1000873c:	100086c9 	.word	0x100086c9
10008740:	100093b1 	.word	0x100093b1

10008744 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
10008744:	b5f0      	push	{r4, r5, r6, r7, lr}
10008746:	4647      	mov	r7, r8
10008748:	b480      	push	{r7}
1000874a:	1c0c      	adds	r4, r1, #0
1000874c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
1000874e:	2800      	cmp	r0, #0
10008750:	d110      	bne.n	10008774 <_read+0x30>
		return -1;
	}

	for (; len > 0; --len) {
10008752:	2a00      	cmp	r2, #0
10008754:	dd0a      	ble.n	1000876c <_read+0x28>
10008756:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
10008758:	4e09      	ldr	r6, [pc, #36]	; (10008780 <_read+0x3c>)
1000875a:	4d0a      	ldr	r5, [pc, #40]	; (10008784 <_read+0x40>)
1000875c:	6830      	ldr	r0, [r6, #0]
1000875e:	1c21      	adds	r1, r4, #0
10008760:	682b      	ldr	r3, [r5, #0]
10008762:	4798      	blx	r3
		ptr++;
10008764:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
10008766:	42bc      	cmp	r4, r7
10008768:	d1f8      	bne.n	1000875c <_read+0x18>
1000876a:	e001      	b.n	10008770 <_read+0x2c>
1000876c:	2300      	movs	r3, #0
1000876e:	4698      	mov	r8, r3
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
10008770:	4640      	mov	r0, r8
10008772:	e001      	b.n	10008778 <_read+0x34>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
10008774:	2001      	movs	r0, #1
10008776:	4240      	negs	r0, r0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
10008778:	bc04      	pop	{r2}
1000877a:	4690      	mov	r8, r2
1000877c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000877e:	46c0      	nop			; (mov r8, r8)
10008780:	1000fd34 	.word	0x1000fd34
10008784:	1000fd2c 	.word	0x1000fd2c

10008788 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
10008788:	b5f0      	push	{r4, r5, r6, r7, lr}
1000878a:	4647      	mov	r7, r8
1000878c:	b480      	push	{r7}
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
1000878e:	3801      	subs	r0, #1
10008790:	2802      	cmp	r0, #2
10008792:	d815      	bhi.n	100087c0 <_write+0x38>
		return -1;
	}

	for (; len != 0; --len) {
10008794:	2a00      	cmp	r2, #0
10008796:	d010      	beq.n	100087ba <_write+0x32>
10008798:	1c15      	adds	r5, r2, #0
1000879a:	1c0e      	adds	r6, r1, #0
1000879c:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
1000879e:	4b0c      	ldr	r3, [pc, #48]	; (100087d0 <_write+0x48>)
100087a0:	4698      	mov	r8, r3
100087a2:	4f0c      	ldr	r7, [pc, #48]	; (100087d4 <_write+0x4c>)
100087a4:	4643      	mov	r3, r8
100087a6:	6818      	ldr	r0, [r3, #0]
100087a8:	5d31      	ldrb	r1, [r6, r4]
100087aa:	683b      	ldr	r3, [r7, #0]
100087ac:	4798      	blx	r3
100087ae:	2800      	cmp	r0, #0
100087b0:	db09      	blt.n	100087c6 <_write+0x3e>
			return -1;
		}
		++nChars;
100087b2:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
100087b4:	42a5      	cmp	r5, r4
100087b6:	d1f5      	bne.n	100087a4 <_write+0x1c>
100087b8:	e000      	b.n	100087bc <_write+0x34>
100087ba:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
100087bc:	1c20      	adds	r0, r4, #0
100087be:	e004      	b.n	100087ca <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
100087c0:	2001      	movs	r0, #1
100087c2:	4240      	negs	r0, r0
100087c4:	e001      	b.n	100087ca <_write+0x42>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
100087c6:	2001      	movs	r0, #1
100087c8:	4240      	negs	r0, r0
		}
		++nChars;
	}
	return nChars;
}
100087ca:	bc04      	pop	{r2}
100087cc:	4690      	mov	r8, r2
100087ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
100087d0:	1000fd34 	.word	0x1000fd34
100087d4:	1000fd30 	.word	0x1000fd30

100087d8 <gpio_get_config_defaults>:
 *  \param[out] config  Configuration structure to initialize to default values.
 */
void gpio_get_config_defaults(struct gpio_config *const config)
{
	/* Default configuration values */
	config->direction  = GPIO_PIN_DIR_INPUT;
100087d8:	2300      	movs	r3, #0
100087da:	7003      	strb	r3, [r0, #0]
	config->input_pull = GPIO_PIN_PULL_UP;
100087dc:	2201      	movs	r2, #1
100087de:	7042      	strb	r2, [r0, #1]
	config->powersave  = false;
100087e0:	7083      	strb	r3, [r0, #2]
	config->aon_wakeup = false;
100087e2:	70c3      	strb	r3, [r0, #3]
}
100087e4:	4770      	bx	lr
100087e6:	46c0      	nop			; (mov r8, r8)

100087e8 <gpio_pin_set_config>:
 *  \retval STATUS_RESOURCE_NOT_AVAILABLE   Requested gpio is already in use.
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
100087e8:	b5f0      	push	{r4, r5, r6, r7, lr}
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
100087ea:	2317      	movs	r3, #23
	enum status_code status = STATUS_OK;

	/* Following GPIO's should never be modified by user.
	* GPIO_0 & GPIO_1 are used for SWD.
	*/
	if ((gpio_pin == PIN_LP_GPIO_0) || \
100087ec:	2801      	cmp	r0, #1
100087ee:	d800      	bhi.n	100087f2 <gpio_pin_set_config+0xa>
100087f0:	e0d0      	b.n	10008994 <gpio_pin_set_config+0x1ac>
		(gpio_pin == PIN_LP_GPIO_1))
	{
		status = STATUS_ERR_INVALID_ARG;
	} else {
		if (gpio_pin <= 7) {
100087f2:	2807      	cmp	r0, #7
100087f4:	d809      	bhi.n	1000880a <gpio_pin_set_config+0x22>
			LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
100087f6:	4d68      	ldr	r5, [pc, #416]	; (10008998 <gpio_pin_set_config+0x1b0>)
100087f8:	6c6a      	ldr	r2, [r5, #68]	; 0x44
100087fa:	3b10      	subs	r3, #16
100087fc:	4003      	ands	r3, r0
100087fe:	009b      	lsls	r3, r3, #2
10008800:	2407      	movs	r4, #7
10008802:	409c      	lsls	r4, r3
10008804:	43a2      	bics	r2, r4
10008806:	646a      	str	r2, [r5, #68]	; 0x44
10008808:	e02c      	b.n	10008864 <gpio_pin_set_config+0x7c>
		} else if (gpio_pin <= 15) {
1000880a:	280f      	cmp	r0, #15
1000880c:	d809      	bhi.n	10008822 <gpio_pin_set_config+0x3a>
			LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
1000880e:	4d62      	ldr	r5, [pc, #392]	; (10008998 <gpio_pin_set_config+0x1b0>)
10008810:	6caa      	ldr	r2, [r5, #72]	; 0x48
10008812:	2307      	movs	r3, #7
10008814:	4003      	ands	r3, r0
10008816:	009b      	lsls	r3, r3, #2
10008818:	2407      	movs	r4, #7
1000881a:	409c      	lsls	r4, r3
1000881c:	43a2      	bics	r2, r4
1000881e:	64aa      	str	r2, [r5, #72]	; 0x48
10008820:	e020      	b.n	10008864 <gpio_pin_set_config+0x7c>
		} else if (gpio_pin <= 23) {
10008822:	2817      	cmp	r0, #23
10008824:	d809      	bhi.n	1000883a <gpio_pin_set_config+0x52>
			LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008826:	4d5c      	ldr	r5, [pc, #368]	; (10008998 <gpio_pin_set_config+0x1b0>)
10008828:	6cea      	ldr	r2, [r5, #76]	; 0x4c
1000882a:	2307      	movs	r3, #7
1000882c:	4003      	ands	r3, r0
1000882e:	009b      	lsls	r3, r3, #2
10008830:	2407      	movs	r4, #7
10008832:	409c      	lsls	r4, r3
10008834:	43a2      	bics	r2, r4
10008836:	64ea      	str	r2, [r5, #76]	; 0x4c
10008838:	e014      	b.n	10008864 <gpio_pin_set_config+0x7c>
		} else if (44 <= gpio_pin  && gpio_pin < 48) {
1000883a:	1c03      	adds	r3, r0, #0
1000883c:	3b2c      	subs	r3, #44	; 0x2c
1000883e:	2b03      	cmp	r3, #3
10008840:	d810      	bhi.n	10008864 <gpio_pin_set_config+0x7c>
			/* Set GPIO_MSx as digital mode */
			AON_GP_REGS0->MS_GPIO_MODE.vec.ANALOG_ENABLE_ &= ~(1 << (gpio_pin - PIN_GPIO_MS4));
10008842:	4d56      	ldr	r5, [pc, #344]	; (1000899c <gpio_pin_set_config+0x1b4>)
10008844:	2482      	movs	r4, #130	; 0x82
10008846:	00e4      	lsls	r4, r4, #3
10008848:	5d2b      	ldrb	r3, [r5, r4]
1000884a:	220f      	movs	r2, #15
1000884c:	4013      	ands	r3, r2
1000884e:	1c07      	adds	r7, r0, #0
10008850:	3f2c      	subs	r7, #44	; 0x2c
10008852:	2601      	movs	r6, #1
10008854:	40be      	lsls	r6, r7
10008856:	43b3      	bics	r3, r6
10008858:	401a      	ands	r2, r3
1000885a:	5d2b      	ldrb	r3, [r5, r4]
1000885c:	260f      	movs	r6, #15
1000885e:	43b3      	bics	r3, r6
10008860:	4313      	orrs	r3, r2
10008862:	552b      	strb	r3, [r5, r4]
		}
		
		if ((gpio_pin == PIN_AO_GPIO_0) || (gpio_pin == PIN_AO_GPIO_1) ||
10008864:	1c03      	adds	r3, r0, #0
10008866:	3b1d      	subs	r3, #29
10008868:	2b02      	cmp	r3, #2
1000886a:	d82a      	bhi.n	100088c2 <gpio_pin_set_config+0xda>
				(gpio_pin == PIN_AO_GPIO_2)) {
			/* Active Low, Always On Pull Enable Control */
			if (config->input_pull == GPIO_PIN_PULL_UP) {
1000886c:	784b      	ldrb	r3, [r1, #1]
1000886e:	2b01      	cmp	r3, #1
10008870:	d108      	bne.n	10008884 <gpio_pin_set_config+0x9c>
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
10008872:	4d4a      	ldr	r5, [pc, #296]	; (1000899c <gpio_pin_set_config+0x1b4>)
10008874:	7d2b      	ldrb	r3, [r5, #20]
10008876:	221f      	movs	r2, #31
10008878:	1a14      	subs	r4, r2, r0
1000887a:	3a1e      	subs	r2, #30
1000887c:	40a2      	lsls	r2, r4
1000887e:	4393      	bics	r3, r2
10008880:	752b      	strb	r3, [r5, #20]
10008882:	e009      	b.n	10008898 <gpio_pin_set_config+0xb0>
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
10008884:	4d45      	ldr	r5, [pc, #276]	; (1000899c <gpio_pin_set_config+0x1b4>)
10008886:	7d2e      	ldrb	r6, [r5, #20]
10008888:	241f      	movs	r4, #31
1000888a:	1a24      	subs	r4, r4, r0
1000888c:	2201      	movs	r2, #1
1000888e:	1c13      	adds	r3, r2, #0
10008890:	40a3      	lsls	r3, r4
10008892:	4333      	orrs	r3, r6
10008894:	b2db      	uxtb	r3, r3
10008896:	752b      	strb	r3, [r5, #20]
			}
			if (config->aon_wakeup) {
10008898:	78ca      	ldrb	r2, [r1, #3]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000889a:	2300      	movs	r3, #0
			if (config->input_pull == GPIO_PIN_PULL_UP) {
				AON_GP_REGS0->AON_PULL_ENABLE.reg &= ~(1 << (31 - gpio_pin));
			} else {
				AON_GP_REGS0->AON_PULL_ENABLE.reg |= 1 << (31 - gpio_pin);
			}
			if (config->aon_wakeup) {
1000889c:	2a00      	cmp	r2, #0
1000889e:	d079      	beq.n	10008994 <gpio_pin_set_config+0x1ac>
				/* Enable AON_GPIO_x to be a wakeup MCU from sleep mode */
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
100088a0:	493e      	ldr	r1, [pc, #248]	; (1000899c <gpio_pin_set_config+0x1b4>)
100088a2:	880b      	ldrh	r3, [r1, #0]
100088a4:	221f      	movs	r2, #31
100088a6:	1a10      	subs	r0, r2, r0
100088a8:	0080      	lsls	r0, r0, #2
100088aa:	3a1e      	subs	r2, #30
100088ac:	4082      	lsls	r2, r0
100088ae:	4313      	orrs	r3, r2
100088b0:	b29b      	uxth	r3, r3
100088b2:	800b      	strh	r3, [r1, #0]
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
100088b4:	4a3a      	ldr	r2, [pc, #232]	; (100089a0 <gpio_pin_set_config+0x1b8>)
100088b6:	7811      	ldrb	r1, [r2, #0]
100088b8:	2302      	movs	r3, #2
100088ba:	430b      	orrs	r3, r1
100088bc:	7013      	strb	r3, [r2, #0]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
100088be:	2300      	movs	r3, #0
100088c0:	e068      	b.n	10008994 <gpio_pin_set_config+0x1ac>
				AON_GP_REGS0->AON_PINMUX_SEL.reg |= 1 << (4 * (31 - gpio_pin));
				/* Enable AON_GPIO_x to wake up the BLE domain from sleep mode */
				AON_PWR_SEQ0->GPIO_WAKEUP_CTRL.bit.BLE_ENABLE = 1;
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
100088c2:	780a      	ldrb	r2, [r1, #0]
100088c4:	2a00      	cmp	r2, #0
100088c6:	d143      	bne.n	10008950 <gpio_pin_set_config+0x168>
				if(gpio_pin < 16) {
100088c8:	280f      	cmp	r0, #15
100088ca:	d808      	bhi.n	100088de <gpio_pin_set_config+0xf6>
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
100088cc:	2301      	movs	r3, #1
100088ce:	4083      	lsls	r3, r0
100088d0:	b29b      	uxth	r3, r3
100088d2:	4a34      	ldr	r2, [pc, #208]	; (100089a4 <gpio_pin_set_config+0x1bc>)
100088d4:	8293      	strh	r3, [r2, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
100088d6:	2300      	movs	r3, #0
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
100088d8:	281f      	cmp	r0, #31
100088da:	d85b      	bhi.n	10008994 <gpio_pin_set_config+0x1ac>
100088dc:	e012      	b.n	10008904 <gpio_pin_set_config+0x11c>
			}
		} else {
			if(config->direction == GPIO_PIN_DIR_INPUT) {
				if(gpio_pin < 16) {
					GPIO0->OUTENCLR.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32){
100088de:	281f      	cmp	r0, #31
100088e0:	d807      	bhi.n	100088f2 <gpio_pin_set_config+0x10a>
					GPIO1->OUTENCLR.reg = (1 << (gpio_pin % 16));
100088e2:	230f      	movs	r3, #15
100088e4:	4003      	ands	r3, r0
100088e6:	2201      	movs	r2, #1
100088e8:	409a      	lsls	r2, r3
100088ea:	b293      	uxth	r3, r2
100088ec:	4a2e      	ldr	r2, [pc, #184]	; (100089a8 <gpio_pin_set_config+0x1c0>)
100088ee:	8293      	strh	r3, [r2, #20]
100088f0:	e008      	b.n	10008904 <gpio_pin_set_config+0x11c>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
100088f2:	230f      	movs	r3, #15
100088f4:	4018      	ands	r0, r3
100088f6:	3b0e      	subs	r3, #14
100088f8:	4083      	lsls	r3, r0
100088fa:	b298      	uxth	r0, r3
100088fc:	4b2b      	ldr	r3, [pc, #172]	; (100089ac <gpio_pin_set_config+0x1c4>)
100088fe:	8298      	strh	r0, [r3, #20]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008900:	2300      	movs	r3, #0
10008902:	e047      	b.n	10008994 <gpio_pin_set_config+0x1ac>
				} else {
					GPIO2->OUTENCLR.reg = (1 << (gpio_pin % 16));
				}
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
10008904:	784b      	ldrb	r3, [r1, #1]
10008906:	2b01      	cmp	r3, #1
10008908:	d00d      	beq.n	10008926 <gpio_pin_set_config+0x13e>
1000890a:	2b00      	cmp	r3, #0
1000890c:	d002      	beq.n	10008914 <gpio_pin_set_config+0x12c>
1000890e:	2b02      	cmp	r3, #2
10008910:	d011      	beq.n	10008936 <gpio_pin_set_config+0x14e>
10008912:	e03e      	b.n	10008992 <gpio_pin_set_config+0x1aa>
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
10008914:	4920      	ldr	r1, [pc, #128]	; (10008998 <gpio_pin_set_config+0x1b0>)
10008916:	6d0b      	ldr	r3, [r1, #80]	; 0x50
10008918:	2201      	movs	r2, #1
1000891a:	4082      	lsls	r2, r0
1000891c:	1c10      	adds	r0, r2, #0
1000891e:	4318      	orrs	r0, r3
10008920:	6508      	str	r0, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008922:	2300      	movs	r3, #0
				/* pull_enable. */
				if (gpio_pin < 32) {
					switch(config->input_pull) {
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
10008924:	e036      	b.n	10008994 <gpio_pin_set_config+0x1ac>
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
10008926:	491c      	ldr	r1, [pc, #112]	; (10008998 <gpio_pin_set_config+0x1b0>)
10008928:	6d0b      	ldr	r3, [r1, #80]	; 0x50
1000892a:	2201      	movs	r2, #1
1000892c:	4082      	lsls	r2, r0
1000892e:	4393      	bics	r3, r2
10008930:	650b      	str	r3, [r1, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008932:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_NONE:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg |= (1 << gpio_pin);
							break;
						case GPIO_PIN_PULL_UP:
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
10008934:	e02e      	b.n	10008994 <gpio_pin_set_config+0x1ac>
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
10008936:	4b18      	ldr	r3, [pc, #96]	; (10008998 <gpio_pin_set_config+0x1b0>)
10008938:	6d59      	ldr	r1, [r3, #84]	; 0x54
1000893a:	2201      	movs	r2, #1
1000893c:	4082      	lsls	r2, r0
1000893e:	1c10      	adds	r0, r2, #0
10008940:	1c0a      	adds	r2, r1, #0
10008942:	4302      	orrs	r2, r0
10008944:	655a      	str	r2, [r3, #84]	; 0x54
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
10008946:	6d1a      	ldr	r2, [r3, #80]	; 0x50
10008948:	4382      	bics	r2, r0
1000894a:	651a      	str	r2, [r3, #80]	; 0x50
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000894c:	2300      	movs	r3, #0
						case GPIO_PIN_PULL_DOWN:
							/* Set R-Type */
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
1000894e:	e021      	b.n	10008994 <gpio_pin_set_config+0x1ac>
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008950:	2300      	movs	r3, #0
						default:
							status = STATUS_ERR_INVALID_ARG;
							break;
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
10008952:	2a01      	cmp	r2, #1
10008954:	d11e      	bne.n	10008994 <gpio_pin_set_config+0x1ac>
				if (gpio_pin < 16) {
10008956:	280f      	cmp	r0, #15
10008958:	d806      	bhi.n	10008968 <gpio_pin_set_config+0x180>
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
1000895a:	3301      	adds	r3, #1
1000895c:	4083      	lsls	r3, r0
1000895e:	b298      	uxth	r0, r3
10008960:	4b10      	ldr	r3, [pc, #64]	; (100089a4 <gpio_pin_set_config+0x1bc>)
10008962:	8218      	strh	r0, [r3, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
10008964:	2300      	movs	r3, #0
10008966:	e015      	b.n	10008994 <gpio_pin_set_config+0x1ac>
					}
				}
			} else if(config->direction == GPIO_PIN_DIR_OUTPUT) {
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
10008968:	281f      	cmp	r0, #31
1000896a:	d809      	bhi.n	10008980 <gpio_pin_set_config+0x198>
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
1000896c:	230f      	movs	r3, #15
1000896e:	4018      	ands	r0, r3
10008970:	2201      	movs	r2, #1
10008972:	1c13      	adds	r3, r2, #0
10008974:	4083      	lsls	r3, r0
10008976:	b29b      	uxth	r3, r3
10008978:	4a0b      	ldr	r2, [pc, #44]	; (100089a8 <gpio_pin_set_config+0x1c0>)
1000897a:	8213      	strh	r3, [r2, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000897c:	2300      	movs	r3, #0
1000897e:	e009      	b.n	10008994 <gpio_pin_set_config+0x1ac>
				if (gpio_pin < 16) {
					GPIO0->OUTENSET.reg = (1 << gpio_pin);
				} else if (gpio_pin < 32) {
					GPIO1->OUTENSET.reg = (1 << (gpio_pin % 16));
				} else {
					GPIO2->OUTENSET.reg = (1 << (gpio_pin % 16));
10008980:	230f      	movs	r3, #15
10008982:	4018      	ands	r0, r3
10008984:	3b0e      	subs	r3, #14
10008986:	4083      	lsls	r3, r0
10008988:	b298      	uxth	r0, r3
1000898a:	4b08      	ldr	r3, [pc, #32]	; (100089ac <gpio_pin_set_config+0x1c4>)
1000898c:	8218      	strh	r0, [r3, #16]
 *
 */
enum status_code gpio_pin_set_config(const uint8_t gpio_pin,
		const struct gpio_config *config)
{
	enum status_code status = STATUS_OK;
1000898e:	2300      	movs	r3, #0
10008990:	e000      	b.n	10008994 <gpio_pin_set_config+0x1ac>
							LPMCU_MISC_REGS0->RTYPE_PAD_0.reg |= (1 << gpio_pin);
							/* Set REN */
							LPMCU_MISC_REGS0->PULL_ENABLE.reg &= ~(1 << gpio_pin);
							break;
						default:
							status = STATUS_ERR_INVALID_ARG;
10008992:	2317      	movs	r3, #23
				}
			}
		}
	}
	return status;
}
10008994:	1c18      	adds	r0, r3, #0
10008996:	bdf0      	pop	{r4, r5, r6, r7, pc}
10008998:	4000b000 	.word	0x4000b000
1000899c:	4000f000 	.word	0x4000f000
100089a0:	4000e000 	.word	0x4000e000
100089a4:	40010000 	.word	0x40010000
100089a8:	40011000 	.word	0x40011000
100089ac:	40013000 	.word	0x40013000

100089b0 <gpio_pin_toggle_output_level>:
 *
 *  \param[in] gpio_pin  Index of the GPIO pin to toggle.
 */
void gpio_pin_toggle_output_level(const uint8_t gpio_pin)
{
	if (gpio_pin < 16) {
100089b0:	280f      	cmp	r0, #15
100089b2:	d808      	bhi.n	100089c6 <gpio_pin_toggle_output_level+0x16>
		GPIO0->DATAOUT.reg ^= (1 << gpio_pin);
100089b4:	4a10      	ldr	r2, [pc, #64]	; (100089f8 <gpio_pin_toggle_output_level+0x48>)
100089b6:	8891      	ldrh	r1, [r2, #4]
100089b8:	2301      	movs	r3, #1
100089ba:	4083      	lsls	r3, r0
100089bc:	1c18      	adds	r0, r3, #0
100089be:	4048      	eors	r0, r1
100089c0:	b280      	uxth	r0, r0
100089c2:	8090      	strh	r0, [r2, #4]
100089c4:	e016      	b.n	100089f4 <gpio_pin_toggle_output_level+0x44>
	} else if (gpio_pin < 32) {
100089c6:	281f      	cmp	r0, #31
100089c8:	d80a      	bhi.n	100089e0 <gpio_pin_toggle_output_level+0x30>
		GPIO1->DATAOUT.reg ^= (1 << (gpio_pin % 16));
100089ca:	4a0c      	ldr	r2, [pc, #48]	; (100089fc <gpio_pin_toggle_output_level+0x4c>)
100089cc:	8891      	ldrh	r1, [r2, #4]
100089ce:	230f      	movs	r3, #15
100089d0:	4018      	ands	r0, r3
100089d2:	3b0e      	subs	r3, #14
100089d4:	4083      	lsls	r3, r0
100089d6:	1c18      	adds	r0, r3, #0
100089d8:	4048      	eors	r0, r1
100089da:	b280      	uxth	r0, r0
100089dc:	8090      	strh	r0, [r2, #4]
100089de:	e009      	b.n	100089f4 <gpio_pin_toggle_output_level+0x44>
	} else {
		GPIO2->DATAOUT.reg ^= (1 << (gpio_pin % 16));
100089e0:	4a07      	ldr	r2, [pc, #28]	; (10008a00 <gpio_pin_toggle_output_level+0x50>)
100089e2:	8891      	ldrh	r1, [r2, #4]
100089e4:	230f      	movs	r3, #15
100089e6:	4018      	ands	r0, r3
100089e8:	3b0e      	subs	r3, #14
100089ea:	4083      	lsls	r3, r0
100089ec:	1c18      	adds	r0, r3, #0
100089ee:	4048      	eors	r0, r1
100089f0:	b280      	uxth	r0, r0
100089f2:	8090      	strh	r0, [r2, #4]
	}
}
100089f4:	4770      	bx	lr
100089f6:	46c0      	nop			; (mov r8, r8)
100089f8:	40010000 	.word	0x40010000
100089fc:	40011000 	.word	0x40011000
10008a00:	40013000 	.word	0x40013000

10008a04 <gpio_pinmux_cofiguration>:
 *
 *  \param[in] gpio_pin   Index of the GPIO pin to toggle.
 *  \param[in] pinmux_sel PINMUX selection.
 */
void gpio_pinmux_cofiguration(const uint8_t gpio_pin, uint16_t pinmux_sel)
{
10008a04:	b570      	push	{r4, r5, r6, lr}
	uint8_t megamux_sel = (pinmux_sel >> 8) & 0xFF;
10008a06:	0a0c      	lsrs	r4, r1, #8

	pinmux_sel &= 0xFF;
10008a08:	23ff      	movs	r3, #255	; 0xff
10008a0a:	4019      	ands	r1, r3

	if (gpio_pin <= 7) {
10008a0c:	2807      	cmp	r0, #7
10008a0e:	d835      	bhi.n	10008a7c <gpio_pinmux_cofiguration+0x78>
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008a10:	4a51      	ldr	r2, [pc, #324]	; (10008b58 <gpio_pinmux_cofiguration+0x154>)
10008a12:	6c55      	ldr	r5, [r2, #68]	; 0x44
10008a14:	3bf8      	subs	r3, #248	; 0xf8
10008a16:	4003      	ands	r3, r0
10008a18:	009b      	lsls	r3, r3, #2
10008a1a:	2607      	movs	r6, #7
10008a1c:	409e      	lsls	r6, r3
10008a1e:	43b5      	bics	r5, r6
10008a20:	6455      	str	r5, [r2, #68]	; 0x44
		LPMCU_MISC_REGS0->PINMUX_SEL_0.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
10008a22:	6c55      	ldr	r5, [r2, #68]	; 0x44
10008a24:	1c0e      	adds	r6, r1, #0
10008a26:	409e      	lsls	r6, r3
10008a28:	1c33      	adds	r3, r6, #0
10008a2a:	432b      	orrs	r3, r5
10008a2c:	6453      	str	r3, [r2, #68]	; 0x44
		if (pinmux_sel == 0x01) {
10008a2e:	2901      	cmp	r1, #1
10008a30:	d000      	beq.n	10008a34 <gpio_pinmux_cofiguration+0x30>
10008a32:	e090      	b.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			if (gpio_pin <= 3) {
10008a34:	2803      	cmp	r0, #3
10008a36:	d810      	bhi.n	10008a5a <gpio_pinmux_cofiguration+0x56>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008a38:	1c11      	adds	r1, r2, #0
10008a3a:	22d0      	movs	r2, #208	; 0xd0
10008a3c:	0052      	lsls	r2, r2, #1
10008a3e:	588d      	ldr	r5, [r1, r2]
10008a40:	2303      	movs	r3, #3
10008a42:	4018      	ands	r0, r3
10008a44:	00c0      	lsls	r0, r0, #3
10008a46:	333c      	adds	r3, #60	; 0x3c
10008a48:	4083      	lsls	r3, r0
10008a4a:	439d      	bics	r5, r3
10008a4c:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_0.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008a4e:	588b      	ldr	r3, [r1, r2]
10008a50:	4084      	lsls	r4, r0
10008a52:	1c20      	adds	r0, r4, #0
10008a54:	4318      	orrs	r0, r3
10008a56:	5088      	str	r0, [r1, r2]
10008a58:	e07d      	b.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			} else if (gpio_pin <= 7) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008a5a:	493f      	ldr	r1, [pc, #252]	; (10008b58 <gpio_pinmux_cofiguration+0x154>)
10008a5c:	22d2      	movs	r2, #210	; 0xd2
10008a5e:	0052      	lsls	r2, r2, #1
10008a60:	588d      	ldr	r5, [r1, r2]
10008a62:	2303      	movs	r3, #3
10008a64:	4018      	ands	r0, r3
10008a66:	00c0      	lsls	r0, r0, #3
10008a68:	333c      	adds	r3, #60	; 0x3c
10008a6a:	4083      	lsls	r3, r0
10008a6c:	439d      	bics	r5, r3
10008a6e:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_1.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008a70:	588b      	ldr	r3, [r1, r2]
10008a72:	4084      	lsls	r4, r0
10008a74:	1c20      	adds	r0, r4, #0
10008a76:	4318      	orrs	r0, r3
10008a78:	5088      	str	r0, [r1, r2]
10008a7a:	e06c      	b.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			}
		}
	} else if (gpio_pin <= 15) {
10008a7c:	280f      	cmp	r0, #15
10008a7e:	d834      	bhi.n	10008aea <gpio_pinmux_cofiguration+0xe6>
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008a80:	4a35      	ldr	r2, [pc, #212]	; (10008b58 <gpio_pinmux_cofiguration+0x154>)
10008a82:	6c95      	ldr	r5, [r2, #72]	; 0x48
10008a84:	2307      	movs	r3, #7
10008a86:	4003      	ands	r3, r0
10008a88:	009b      	lsls	r3, r3, #2
10008a8a:	2607      	movs	r6, #7
10008a8c:	409e      	lsls	r6, r3
10008a8e:	43b5      	bics	r5, r6
10008a90:	6495      	str	r5, [r2, #72]	; 0x48
		LPMCU_MISC_REGS0->PINMUX_SEL_1.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
10008a92:	6c95      	ldr	r5, [r2, #72]	; 0x48
10008a94:	1c0e      	adds	r6, r1, #0
10008a96:	409e      	lsls	r6, r3
10008a98:	1c33      	adds	r3, r6, #0
10008a9a:	432b      	orrs	r3, r5
10008a9c:	6493      	str	r3, [r2, #72]	; 0x48
		if (pinmux_sel == 0x01) {
10008a9e:	2901      	cmp	r1, #1
10008aa0:	d159      	bne.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			if (gpio_pin <= 11) {
10008aa2:	280b      	cmp	r0, #11
10008aa4:	d810      	bhi.n	10008ac8 <gpio_pinmux_cofiguration+0xc4>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008aa6:	1c11      	adds	r1, r2, #0
10008aa8:	22d4      	movs	r2, #212	; 0xd4
10008aaa:	0052      	lsls	r2, r2, #1
10008aac:	588d      	ldr	r5, [r1, r2]
10008aae:	2303      	movs	r3, #3
10008ab0:	4018      	ands	r0, r3
10008ab2:	00c0      	lsls	r0, r0, #3
10008ab4:	333c      	adds	r3, #60	; 0x3c
10008ab6:	4083      	lsls	r3, r0
10008ab8:	439d      	bics	r5, r3
10008aba:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_2.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008abc:	588b      	ldr	r3, [r1, r2]
10008abe:	4084      	lsls	r4, r0
10008ac0:	1c20      	adds	r0, r4, #0
10008ac2:	4318      	orrs	r0, r3
10008ac4:	5088      	str	r0, [r1, r2]
10008ac6:	e046      	b.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			} else if (gpio_pin <= 15) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008ac8:	4923      	ldr	r1, [pc, #140]	; (10008b58 <gpio_pinmux_cofiguration+0x154>)
10008aca:	22d6      	movs	r2, #214	; 0xd6
10008acc:	0052      	lsls	r2, r2, #1
10008ace:	588d      	ldr	r5, [r1, r2]
10008ad0:	2303      	movs	r3, #3
10008ad2:	4018      	ands	r0, r3
10008ad4:	00c0      	lsls	r0, r0, #3
10008ad6:	333c      	adds	r3, #60	; 0x3c
10008ad8:	4083      	lsls	r3, r0
10008ada:	439d      	bics	r5, r3
10008adc:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_3.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008ade:	588b      	ldr	r3, [r1, r2]
10008ae0:	4084      	lsls	r4, r0
10008ae2:	1c20      	adds	r0, r4, #0
10008ae4:	4318      	orrs	r0, r3
10008ae6:	5088      	str	r0, [r1, r2]
10008ae8:	e035      	b.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			}
		}
	} else if (gpio_pin <= 23) {
10008aea:	2817      	cmp	r0, #23
10008aec:	d833      	bhi.n	10008b56 <gpio_pinmux_cofiguration+0x152>
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg &= ~(7 << ((gpio_pin % 8) * 4));
10008aee:	4a1a      	ldr	r2, [pc, #104]	; (10008b58 <gpio_pinmux_cofiguration+0x154>)
10008af0:	6cd5      	ldr	r5, [r2, #76]	; 0x4c
10008af2:	2307      	movs	r3, #7
10008af4:	4003      	ands	r3, r0
10008af6:	009b      	lsls	r3, r3, #2
10008af8:	2607      	movs	r6, #7
10008afa:	409e      	lsls	r6, r3
10008afc:	43b5      	bics	r5, r6
10008afe:	64d5      	str	r5, [r2, #76]	; 0x4c
		LPMCU_MISC_REGS0->PINMUX_SEL_2.reg |= (pinmux_sel << ((gpio_pin % 8)*4));
10008b00:	6cd5      	ldr	r5, [r2, #76]	; 0x4c
10008b02:	1c0e      	adds	r6, r1, #0
10008b04:	409e      	lsls	r6, r3
10008b06:	1c33      	adds	r3, r6, #0
10008b08:	432b      	orrs	r3, r5
10008b0a:	64d3      	str	r3, [r2, #76]	; 0x4c
		if (pinmux_sel == 0x01) {
10008b0c:	2901      	cmp	r1, #1
10008b0e:	d122      	bne.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			if (gpio_pin <= 19) {
10008b10:	2813      	cmp	r0, #19
10008b12:	d810      	bhi.n	10008b36 <gpio_pinmux_cofiguration+0x132>
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008b14:	1c11      	adds	r1, r2, #0
10008b16:	22d8      	movs	r2, #216	; 0xd8
10008b18:	0052      	lsls	r2, r2, #1
10008b1a:	588d      	ldr	r5, [r1, r2]
10008b1c:	2303      	movs	r3, #3
10008b1e:	4018      	ands	r0, r3
10008b20:	00c0      	lsls	r0, r0, #3
10008b22:	333c      	adds	r3, #60	; 0x3c
10008b24:	4083      	lsls	r3, r0
10008b26:	439d      	bics	r5, r3
10008b28:	508d      	str	r5, [r1, r2]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_4.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008b2a:	588b      	ldr	r3, [r1, r2]
10008b2c:	4084      	lsls	r4, r0
10008b2e:	1c20      	adds	r0, r4, #0
10008b30:	4318      	orrs	r0, r3
10008b32:	5088      	str	r0, [r1, r2]
10008b34:	e00f      	b.n	10008b56 <gpio_pinmux_cofiguration+0x152>
			} else if (gpio_pin <= 23) {
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg &= ~(0x3F << ((gpio_pin % 4) * 8));
10008b36:	4a08      	ldr	r2, [pc, #32]	; (10008b58 <gpio_pinmux_cofiguration+0x154>)
10008b38:	23da      	movs	r3, #218	; 0xda
10008b3a:	005b      	lsls	r3, r3, #1
10008b3c:	58d1      	ldr	r1, [r2, r3]
10008b3e:	2503      	movs	r5, #3
10008b40:	4028      	ands	r0, r5
10008b42:	00c0      	lsls	r0, r0, #3
10008b44:	353c      	adds	r5, #60	; 0x3c
10008b46:	4085      	lsls	r5, r0
10008b48:	43a9      	bics	r1, r5
10008b4a:	50d1      	str	r1, [r2, r3]
				LPMCU_MISC_REGS0->MEGA_MUX_IO_SEL_5.reg |= (megamux_sel << ((gpio_pin % 4) * 8));
10008b4c:	58d1      	ldr	r1, [r2, r3]
10008b4e:	4084      	lsls	r4, r0
10008b50:	1c20      	adds	r0, r4, #0
10008b52:	4308      	orrs	r0, r1
10008b54:	50d0      	str	r0, [r2, r3]
			}
		}
	}
}
10008b56:	bd70      	pop	{r4, r5, r6, pc}
10008b58:	4000b000 	.word	0x4000b000

10008b5c <system_clock_config>:
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_config(enum system_clock_resource resoure, \
				enum system_clock_freq freq)
{
	switch (resoure) {
10008b5c:	2801      	cmp	r0, #1
10008b5e:	d00d      	beq.n	10008b7c <system_clock_config+0x20>
10008b60:	2800      	cmp	r0, #0
10008b62:	d002      	beq.n	10008b6a <system_clock_config+0xe>
10008b64:	2802      	cmp	r0, #2
10008b66:	d01c      	beq.n	10008ba2 <system_clock_config+0x46>
10008b68:	e02e      	b.n	10008bc8 <system_clock_config+0x6c>
		case CLOCK_RESOURCE_XO_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10008b6a:	4a18      	ldr	r2, [pc, #96]	; (10008bcc <system_clock_config+0x70>)
10008b6c:	6990      	ldr	r0, [r2, #24]
10008b6e:	230c      	movs	r3, #12
10008b70:	4303      	orrs	r3, r0
10008b72:	6193      	str	r3, [r2, #24]
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK;
			system_clock_value = 26000000;
10008b74:	4a16      	ldr	r2, [pc, #88]	; (10008bd0 <system_clock_config+0x74>)
10008b76:	4b17      	ldr	r3, [pc, #92]	; (10008bd4 <system_clock_config+0x78>)
10008b78:	601a      	str	r2, [r3, #0]
			break;
10008b7a:	e01a      	b.n	10008bb2 <system_clock_config+0x56>

		case CLOCK_RESOURCE_LP_2_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10008b7c:	4b13      	ldr	r3, [pc, #76]	; (10008bcc <system_clock_config+0x70>)
10008b7e:	6998      	ldr	r0, [r3, #24]
10008b80:	2208      	movs	r2, #8
10008b82:	4302      	orrs	r2, r0
10008b84:	619a      	str	r2, [r3, #24]
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK;
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
10008b86:	699a      	ldr	r2, [r3, #24]
10008b88:	2004      	movs	r0, #4
10008b8a:	4382      	bics	r2, r0
10008b8c:	619a      	str	r2, [r3, #24]
					~LPMCU_MISC_REGS_LPMCU_CONTROL_USE_BT26M_CLK;
			AON_GP_REGS0->AON_PMU_CTRL.reg |= \
10008b8e:	4a12      	ldr	r2, [pc, #72]	; (10008bd8 <system_clock_config+0x7c>)
10008b90:	6853      	ldr	r3, [r2, #4]
10008b92:	2080      	movs	r0, #128	; 0x80
10008b94:	0300      	lsls	r0, r0, #12
10008b96:	4303      	orrs	r3, r0
10008b98:	6053      	str	r3, [r2, #4]
					AON_GP_REGS_AON_PMU_CTRL_PMU_2MHZ_CLK_EN;
			system_clock_value = 2000000;
10008b9a:	4a10      	ldr	r2, [pc, #64]	; (10008bdc <system_clock_config+0x80>)
10008b9c:	4b0d      	ldr	r3, [pc, #52]	; (10008bd4 <system_clock_config+0x78>)
10008b9e:	601a      	str	r2, [r3, #0]
			break;
10008ba0:	e007      	b.n	10008bb2 <system_clock_config+0x56>

		case CLOCK_RESOURCE_RC_26_MHZ:
			LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
10008ba2:	4a0a      	ldr	r2, [pc, #40]	; (10008bcc <system_clock_config+0x70>)
10008ba4:	6993      	ldr	r3, [r2, #24]
10008ba6:	200c      	movs	r0, #12
10008ba8:	4383      	bics	r3, r0
10008baa:	6193      	str	r3, [r2, #24]
					~(LPMCU_MISC_REGS_LPMCU_CONTROL_USE_BT26M_CLK | \
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
10008bac:	4a08      	ldr	r2, [pc, #32]	; (10008bd0 <system_clock_config+0x74>)
10008bae:	4b09      	ldr	r3, [pc, #36]	; (10008bd4 <system_clock_config+0x78>)
10008bb0:	601a      	str	r2, [r3, #0]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
10008bb2:	4b06      	ldr	r3, [pc, #24]	; (10008bcc <system_clock_config+0x70>)
10008bb4:	699a      	ldr	r2, [r3, #24]
10008bb6:	2003      	movs	r0, #3
10008bb8:	4382      	bics	r2, r0
10008bba:	619a      	str	r2, [r3, #24]
		~LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10008bbc:	699a      	ldr	r2, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL(freq);
10008bbe:	4001      	ands	r1, r0
			return STATUS_ERR_INVALID_ARG;
	}

	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg &= \
		~LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
10008bc0:	4311      	orrs	r1, r2
10008bc2:	6199      	str	r1, [r3, #24]
		LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
10008bc4:	2000      	movs	r0, #0
10008bc6:	e000      	b.n	10008bca <system_clock_config+0x6e>
					LPMCU_MISC_REGS_LPMCU_CONTROL_USE_ARM_LP_CLK);
			system_clock_value = 26000000;
			break;

		default:
			return STATUS_ERR_INVALID_ARG;
10008bc8:	2017      	movs	r0, #23
		~LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL_Msk;
	LPMCU_MISC_REGS0->LPMCU_CONTROL.reg |= \
		LPMCU_MISC_REGS_LPMCU_CONTROL_LPMCU_CLK_SEL(freq);

	return STATUS_OK;
}
10008bca:	4770      	bx	lr
10008bcc:	4000b000 	.word	0x4000b000
10008bd0:	018cba80 	.word	0x018cba80
10008bd4:	1000fd38 	.word	0x1000fd38
10008bd8:	4000f000 	.word	0x4000f000
10008bdc:	001e8480 	.word	0x001e8480

10008be0 <system_clock_get_value>:
 *
 * \return system clock value.
 */
uint32_t system_clock_get_value(void)
{
	return system_clock_value;
10008be0:	4b01      	ldr	r3, [pc, #4]	; (10008be8 <system_clock_get_value+0x8>)
10008be2:	6818      	ldr	r0, [r3, #0]
}
10008be4:	4770      	bx	lr
10008be6:	46c0      	nop			; (mov r8, r8)
10008be8:	1000fd38 	.word	0x1000fd38

10008bec <system_clock_peripheral_enable>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_clock_peripheral_enable(enum system_peripheral peripheral)
{
10008bec:	b500      	push	{lr}
	switch (peripheral) {
10008bee:	2835      	cmp	r0, #53	; 0x35
10008bf0:	d900      	bls.n	10008bf4 <system_clock_peripheral_enable+0x8>
10008bf2:	e1a2      	b.n	10008f3a <system_clock_peripheral_enable+0x34e>
10008bf4:	0080      	lsls	r0, r0, #2
10008bf6:	4bd2      	ldr	r3, [pc, #840]	; (10008f40 <system_clock_peripheral_enable+0x354>)
10008bf8:	581b      	ldr	r3, [r3, r0]
10008bfa:	469f      	mov	pc, r3
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008bfc:	4ad1      	ldr	r2, [pc, #836]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008bfe:	68d1      	ldr	r1, [r2, #12]
10008c00:	2302      	movs	r3, #2
10008c02:	430b      	orrs	r3, r1
10008c04:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c06:	2000      	movs	r0, #0
{
	switch (peripheral) {
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_SPIFLASH_CLK_EN;
		break;
10008c08:	e198      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c0a:	4ace      	ldr	r2, [pc, #824]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c0c:	68d1      	ldr	r1, [r2, #12]
10008c0e:	2304      	movs	r3, #4
10008c10:	430b      	orrs	r3, r1
10008c12:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c14:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_SPI0_CORE_CLK_EN;
		break;
10008c16:	e191      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c18:	4aca      	ldr	r2, [pc, #808]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c1a:	68d1      	ldr	r1, [r2, #12]
10008c1c:	2308      	movs	r3, #8
10008c1e:	430b      	orrs	r3, r1
10008c20:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c22:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_SPI1_CORE_CLK_EN;
		break;
10008c24:	e18a      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c26:	4ac7      	ldr	r2, [pc, #796]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c28:	68d1      	ldr	r1, [r2, #12]
10008c2a:	2310      	movs	r3, #16
10008c2c:	430b      	orrs	r3, r1
10008c2e:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c30:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C0_CORE_CLK_EN;
		break;
10008c32:	e183      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c34:	4ac3      	ldr	r2, [pc, #780]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c36:	68d1      	ldr	r1, [r2, #12]
10008c38:	2320      	movs	r3, #32
10008c3a:	430b      	orrs	r3, r1
10008c3c:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c3e:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_DUALTIMER_CLK_EN;
		break;
10008c40:	e17c      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c42:	4ac0      	ldr	r2, [pc, #768]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c44:	68d1      	ldr	r1, [r2, #12]
10008c46:	2380      	movs	r3, #128	; 0x80
10008c48:	430b      	orrs	r3, r1
10008c4a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c4c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_GPIO_CLK_EN;
		break;
10008c4e:	e175      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c50:	4abc      	ldr	r2, [pc, #752]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c52:	68d3      	ldr	r3, [r2, #12]
10008c54:	2180      	movs	r1, #128	; 0x80
10008c56:	0049      	lsls	r1, r1, #1
10008c58:	430b      	orrs	r3, r1
10008c5a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c5c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_COUNTER_0_CLK_EN;
		break;
10008c5e:	e16d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c60:	4ab8      	ldr	r2, [pc, #736]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c62:	68d3      	ldr	r3, [r2, #12]
10008c64:	2180      	movs	r1, #128	; 0x80
10008c66:	0109      	lsls	r1, r1, #4
10008c68:	430b      	orrs	r3, r1
10008c6a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c6c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_0_CLK_EN;
		break;
10008c6e:	e165      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c70:	4ab4      	ldr	r2, [pc, #720]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c72:	68d3      	ldr	r3, [r2, #12]
10008c74:	2180      	movs	r1, #128	; 0x80
10008c76:	0149      	lsls	r1, r1, #5
10008c78:	430b      	orrs	r3, r1
10008c7a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c7c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_WATCHDOG_1_CLK_EN;
		break;
10008c7e:	e15d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c80:	4ab0      	ldr	r2, [pc, #704]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c82:	68d3      	ldr	r3, [r2, #12]
10008c84:	2180      	movs	r1, #128	; 0x80
10008c86:	0189      	lsls	r1, r1, #6
10008c88:	430b      	orrs	r3, r1
10008c8a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c8c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_CORE_CLK_EN;
		break;
10008c8e:	e155      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008c90:	4aac      	ldr	r2, [pc, #688]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008c92:	68d3      	ldr	r3, [r2, #12]
10008c94:	2180      	movs	r1, #128	; 0x80
10008c96:	01c9      	lsls	r1, r1, #7
10008c98:	430b      	orrs	r3, r1
10008c9a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008c9c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_IF_CLK_EN;
		break;
10008c9e:	e14d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008ca0:	4aa8      	ldr	r2, [pc, #672]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ca2:	68d3      	ldr	r3, [r2, #12]
10008ca4:	2180      	movs	r1, #128	; 0x80
10008ca6:	0209      	lsls	r1, r1, #8
10008ca8:	430b      	orrs	r3, r1
10008caa:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008cac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_CORE_CLK_EN;
		break;
10008cae:	e145      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008cb0:	4aa4      	ldr	r2, [pc, #656]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008cb2:	68d3      	ldr	r3, [r2, #12]
10008cb4:	2180      	movs	r1, #128	; 0x80
10008cb6:	0249      	lsls	r1, r1, #9
10008cb8:	430b      	orrs	r3, r1
10008cba:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008cbc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_UART_1_IF_CLK_EN;
		break;
10008cbe:	e13d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008cc0:	4aa0      	ldr	r2, [pc, #640]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008cc2:	68d3      	ldr	r3, [r2, #12]
10008cc4:	2180      	movs	r1, #128	; 0x80
10008cc6:	0289      	lsls	r1, r1, #10
10008cc8:	430b      	orrs	r3, r1
10008cca:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008ccc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IRQ_CTRLR_CORE_CLK_EN;
		break;
10008cce:	e135      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008cd0:	4a9c      	ldr	r2, [pc, #624]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008cd2:	68d3      	ldr	r3, [r2, #12]
10008cd4:	2180      	movs	r1, #128	; 0x80
10008cd6:	02c9      	lsls	r1, r1, #11
10008cd8:	430b      	orrs	r3, r1
10008cda:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008cdc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_1_GL_MEM_CLK_EN;
		break;
10008cde:	e12d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008ce0:	4a98      	ldr	r2, [pc, #608]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ce2:	68d3      	ldr	r3, [r2, #12]
10008ce4:	2180      	movs	r1, #128	; 0x80
10008ce6:	0309      	lsls	r1, r1, #12
10008ce8:	430b      	orrs	r3, r1
10008cea:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008cec:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_IDRAM_2_GL_MEM_CLK_EN;
		break;
10008cee:	e125      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008cf0:	4a94      	ldr	r2, [pc, #592]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008cf2:	68d3      	ldr	r3, [r2, #12]
10008cf4:	2180      	movs	r1, #128	; 0x80
10008cf6:	0349      	lsls	r1, r1, #13
10008cf8:	430b      	orrs	r3, r1
10008cfa:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008cfc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ROM:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ROM_MEM_CLK_EN;
		break;
10008cfe:	e11d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d00:	4a90      	ldr	r2, [pc, #576]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d02:	68d3      	ldr	r3, [r2, #12]
10008d04:	2180      	movs	r1, #128	; 0x80
10008d06:	0389      	lsls	r1, r1, #14
10008d08:	430b      	orrs	r3, r1
10008d0a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d0c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_IF:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_XBAR_IF_CLK_EN;
		break;
10008d0e:	e115      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d10:	4a8c      	ldr	r2, [pc, #560]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d12:	68d3      	ldr	r3, [r2, #12]
10008d14:	2180      	movs	r1, #128	; 0x80
10008d16:	03c9      	lsls	r1, r1, #15
10008d18:	430b      	orrs	r3, r1
10008d1a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d1c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AON_WRAPPER:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_AON_WRAPPER_CLK_EN;
		break;
10008d1e:	e10d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d20:	4a88      	ldr	r2, [pc, #544]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d22:	68d3      	ldr	r3, [r2, #12]
10008d24:	2180      	movs	r1, #128	; 0x80
10008d26:	0409      	lsls	r1, r1, #16
10008d28:	430b      	orrs	r3, r1
10008d2a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d2c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLK_EN;
		break;
10008d2e:	e105      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d30:	4a84      	ldr	r2, [pc, #528]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d32:	68d3      	ldr	r3, [r2, #12]
10008d34:	2180      	movs	r1, #128	; 0x80
10008d36:	0449      	lsls	r1, r1, #17
10008d38:	430b      	orrs	r3, r1
10008d3a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d3c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_GATED_PCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_ARM_PCLKG_EN;
		break;
10008d3e:	e0fd      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d40:	4a80      	ldr	r2, [pc, #512]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d42:	68d3      	ldr	r3, [r2, #12]
10008d44:	2180      	movs	r1, #128	; 0x80
10008d46:	0489      	lsls	r1, r1, #18
10008d48:	430b      	orrs	r3, r1
10008d4a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d4c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ARM_BLE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_BLE_MEM_CLK_EN;
		break;
10008d4e:	e0f5      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d50:	4a7c      	ldr	r2, [pc, #496]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d52:	68d3      	ldr	r3, [r2, #12]
10008d54:	2180      	movs	r1, #128	; 0x80
10008d56:	04c9      	lsls	r1, r1, #19
10008d58:	430b      	orrs	r3, r1
10008d5a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d5c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC_1_CLK_EN;
		break;
10008d5e:	e0ed      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d60:	4a78      	ldr	r2, [pc, #480]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d62:	68d3      	ldr	r3, [r2, #12]
10008d64:	2180      	movs	r1, #128	; 0x80
10008d66:	0509      	lsls	r1, r1, #20
10008d68:	430b      	orrs	r3, r1
10008d6a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d6c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC_2_CLK_EN;
		break;
10008d6e:	e0e5      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d70:	4a74      	ldr	r2, [pc, #464]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d72:	68d3      	ldr	r3, [r2, #12]
10008d74:	2180      	movs	r1, #128	; 0x80
10008d76:	0549      	lsls	r1, r1, #21
10008d78:	430b      	orrs	r3, r1
10008d7a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d7c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_QUAD_DEC_3_CLK_EN;
		break;
10008d7e:	e0dd      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d80:	4a70      	ldr	r2, [pc, #448]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d82:	68d3      	ldr	r3, [r2, #12]
10008d84:	2180      	movs	r1, #128	; 0x80
10008d86:	0589      	lsls	r1, r1, #22
10008d88:	430b      	orrs	r3, r1
10008d8a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d8c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CORTUS_I2C1_CORE_CLK_EN;
		break;
10008d8e:	e0d5      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
10008d90:	4a6c      	ldr	r2, [pc, #432]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008d92:	68d3      	ldr	r3, [r2, #12]
10008d94:	2180      	movs	r1, #128	; 0x80
10008d96:	05c9      	lsls	r1, r1, #23
10008d98:	430b      	orrs	r3, r1
10008d9a:	60d3      	str	r3, [r2, #12]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008d9c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_0_CALIB_CLK_EN;
		break;
10008d9e:	e0cd      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008da0:	4a68      	ldr	r2, [pc, #416]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008da2:	6911      	ldr	r1, [r2, #16]
10008da4:	2301      	movs	r3, #1
10008da6:	430b      	orrs	r3, r1
10008da8:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008daa:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_1_CLK_EN;
		break;
10008dac:	e0c6      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008dae:	4a65      	ldr	r2, [pc, #404]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008db0:	6911      	ldr	r1, [r2, #16]
10008db2:	2302      	movs	r3, #2
10008db4:	430b      	orrs	r3, r1
10008db6:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008db8:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_2_CLK_EN;
		break;
10008dba:	e0bf      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008dbc:	4a61      	ldr	r2, [pc, #388]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008dbe:	6911      	ldr	r1, [r2, #16]
10008dc0:	2304      	movs	r3, #4
10008dc2:	430b      	orrs	r3, r1
10008dc4:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008dc6:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_3_CLK_EN;
		break;
10008dc8:	e0b8      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008dca:	4a5e      	ldr	r2, [pc, #376]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008dcc:	6911      	ldr	r1, [r2, #16]
10008dce:	2308      	movs	r3, #8
10008dd0:	430b      	orrs	r3, r1
10008dd2:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008dd4:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_4_CLK_EN;
		break;
10008dd6:	e0b1      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008dd8:	4a5a      	ldr	r2, [pc, #360]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008dda:	6911      	ldr	r1, [r2, #16]
10008ddc:	2310      	movs	r3, #16
10008dde:	430b      	orrs	r3, r1
10008de0:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008de2:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE5:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_5_CLK_EN;
		break;
10008de4:	e0aa      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008de6:	4a57      	ldr	r2, [pc, #348]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008de8:	6911      	ldr	r1, [r2, #16]
10008dea:	2320      	movs	r3, #32
10008dec:	430b      	orrs	r3, r1
10008dee:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008df0:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_EFUSE6:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_EFUSE_6_CLK_EN;
		break;
10008df2:	e0a3      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008df4:	4a53      	ldr	r2, [pc, #332]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008df6:	6911      	ldr	r1, [r2, #16]
10008df8:	2340      	movs	r3, #64	; 0x40
10008dfa:	430b      	orrs	r3, r1
10008dfc:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008dfe:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_1_CLK_EN;
		break;
10008e00:	e09c      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e02:	4a50      	ldr	r2, [pc, #320]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e04:	6911      	ldr	r1, [r2, #16]
10008e06:	2380      	movs	r3, #128	; 0x80
10008e08:	430b      	orrs	r3, r1
10008e0a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e0c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_2_CLK_EN;
		break;
10008e0e:	e095      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e10:	4a4c      	ldr	r2, [pc, #304]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e12:	6913      	ldr	r3, [r2, #16]
10008e14:	2180      	movs	r1, #128	; 0x80
10008e16:	0049      	lsls	r1, r1, #1
10008e18:	430b      	orrs	r3, r1
10008e1a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e1c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_3_CLK_EN;
		break;
10008e1e:	e08d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e20:	4a48      	ldr	r2, [pc, #288]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e22:	6913      	ldr	r3, [r2, #16]
10008e24:	2180      	movs	r1, #128	; 0x80
10008e26:	0089      	lsls	r1, r1, #2
10008e28:	430b      	orrs	r3, r1
10008e2a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e2c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_PWM_4_CLK_EN;
		break;
10008e2e:	e085      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e30:	4a44      	ldr	r2, [pc, #272]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e32:	6913      	ldr	r3, [r2, #16]
10008e34:	2180      	movs	r1, #128	; 0x80
10008e36:	00c9      	lsls	r1, r1, #3
10008e38:	430b      	orrs	r3, r1
10008e3a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e3c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_ADC:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SENS_ADC_CLK_EN;
		break;
10008e3e:	e07d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e40:	4a40      	ldr	r2, [pc, #256]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e42:	6913      	ldr	r3, [r2, #16]
10008e44:	2180      	movs	r1, #128	; 0x80
10008e46:	0109      	lsls	r1, r1, #4
10008e48:	430b      	orrs	r3, r1
10008e4a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e4c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI0_SCK_PHASE_INT_CLK_EN;
		break;
10008e4e:	e075      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e50:	4a3c      	ldr	r2, [pc, #240]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e52:	6913      	ldr	r3, [r2, #16]
10008e54:	2180      	movs	r1, #128	; 0x80
10008e56:	0149      	lsls	r1, r1, #5
10008e58:	430b      	orrs	r3, r1
10008e5a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e5c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SPI1_SCK_PHASE_INT_CLK_EN;
		break;
10008e5e:	e06d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e60:	4a38      	ldr	r2, [pc, #224]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e62:	6913      	ldr	r3, [r2, #16]
10008e64:	2180      	movs	r1, #128	; 0x80
10008e66:	0189      	lsls	r1, r1, #6
10008e68:	430b      	orrs	r3, r1
10008e6a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e6c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_GPIO_GCLK:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_GPIO_GCLK_EN;
		break;
10008e6e:	e065      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e70:	4a34      	ldr	r2, [pc, #208]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e72:	6913      	ldr	r3, [r2, #16]
10008e74:	2180      	movs	r1, #128	; 0x80
10008e76:	01c9      	lsls	r1, r1, #7
10008e78:	430b      	orrs	r3, r1
10008e7a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e7c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_TIMER0_GATE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_COUNTER_0_PGCLK_EN;
		break;
10008e7e:	e05d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e80:	4a30      	ldr	r2, [pc, #192]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e82:	6913      	ldr	r3, [r2, #16]
10008e84:	2180      	movs	r1, #128	; 0x80
10008e86:	0209      	lsls	r1, r1, #8
10008e88:	430b      	orrs	r3, r1
10008e8a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e8c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_CORE_CLK_EN;
		break;
10008e8e:	e055      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008e90:	4a2c      	ldr	r2, [pc, #176]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008e92:	6913      	ldr	r3, [r2, #16]
10008e94:	2180      	movs	r1, #128	; 0x80
10008e96:	0249      	lsls	r1, r1, #9
10008e98:	430b      	orrs	r3, r1
10008e9a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008e9c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_SHA_AHB_CLK_EN;
		break;
10008e9e:	e04d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008ea0:	4a28      	ldr	r2, [pc, #160]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ea2:	6913      	ldr	r3, [r2, #16]
10008ea4:	2180      	movs	r1, #128	; 0x80
10008ea6:	0289      	lsls	r1, r1, #10
10008ea8:	430b      	orrs	r3, r1
10008eaa:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008eac:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_CORE_CLK_EN;
		break;
10008eae:	e045      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008eb0:	4a24      	ldr	r2, [pc, #144]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008eb2:	6913      	ldr	r3, [r2, #16]
10008eb4:	2180      	movs	r1, #128	; 0x80
10008eb6:	02c9      	lsls	r1, r1, #11
10008eb8:	430b      	orrs	r3, r1
10008eba:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008ebc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_AES_AHB_CLK_EN;
		break;
10008ebe:	e03d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008ec0:	4a20      	ldr	r2, [pc, #128]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ec2:	6913      	ldr	r3, [r2, #16]
10008ec4:	2180      	movs	r1, #128	; 0x80
10008ec6:	0309      	lsls	r1, r1, #12
10008ec8:	430b      	orrs	r3, r1
10008eca:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008ecc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_0_MEM_CLK_EN;
		break;
10008ece:	e035      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008ed0:	4a1c      	ldr	r2, [pc, #112]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ed2:	6913      	ldr	r3, [r2, #16]
10008ed4:	2180      	movs	r1, #128	; 0x80
10008ed6:	0349      	lsls	r1, r1, #13
10008ed8:	430b      	orrs	r3, r1
10008eda:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008edc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_1_MEM_CLK_EN;
		break;
10008ede:	e02d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008ee0:	4a18      	ldr	r2, [pc, #96]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ee2:	6913      	ldr	r3, [r2, #16]
10008ee4:	2180      	movs	r1, #128	; 0x80
10008ee6:	0389      	lsls	r1, r1, #14
10008ee8:	430b      	orrs	r3, r1
10008eea:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008eec:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM1_2:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_1_2_MEM_CLK_EN;
		break;
10008eee:	e025      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008ef0:	4a14      	ldr	r2, [pc, #80]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008ef2:	6913      	ldr	r3, [r2, #16]
10008ef4:	2180      	movs	r1, #128	; 0x80
10008ef6:	03c9      	lsls	r1, r1, #15
10008ef8:	430b      	orrs	r3, r1
10008efa:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008efc:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_0:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_0_MEM_CLK_EN;
		break;
10008efe:	e01d      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
10008f00:	4a10      	ldr	r2, [pc, #64]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008f02:	6913      	ldr	r3, [r2, #16]
10008f04:	2180      	movs	r1, #128	; 0x80
10008f06:	0409      	lsls	r1, r1, #16
10008f08:	430b      	orrs	r3, r1
10008f0a:	6113      	str	r3, [r2, #16]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f0c:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_IDRAM2_1:
			LPMCU_MISC_REGS0->LPMCU_CLOCK_ENABLES_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_CLOCK_ENABLES_1_IDRAM_2_1_MEM_CLK_EN;
		break;
10008f0e:	e015      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
10008f10:	4a0c      	ldr	r2, [pc, #48]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008f12:	7d11      	ldrb	r1, [r2, #20]
10008f14:	2301      	movs	r3, #1
10008f16:	430b      	orrs	r3, r1
10008f18:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f1a:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_RXTX:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CONTROL_RXTX_SEQ_CLK_EN;
		break;
10008f1c:	e00e      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
10008f1e:	4a09      	ldr	r2, [pc, #36]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008f20:	7d11      	ldrb	r1, [r2, #20]
10008f22:	2302      	movs	r3, #2
10008f24:	430b      	orrs	r3, r1
10008f26:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f28:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_AHB:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CONTROL_AHB_CLK_EN;
		break;
10008f2a:	e007      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
10008f2c:	4a05      	ldr	r2, [pc, #20]	; (10008f44 <system_clock_peripheral_enable+0x358>)
10008f2e:	7d11      	ldrb	r1, [r2, #20]
10008f30:	2304      	movs	r3, #4
10008f32:	430b      	orrs	r3, r1
10008f34:	7513      	strb	r3, [r2, #20]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f36:	2000      	movs	r0, #0
		break;

		case PERIPHERAL_BLE_PERIPH_REGS:
			LPMCU_MISC_REGS0->BTMCU_CONTROL.reg |= \
				LPMCU_MISC_REGS_BTMCU_CONTROL_PERIPH_REGS_CLK_EN;
		break;
10008f38:	e000      	b.n	10008f3c <system_clock_peripheral_enable+0x350>

		default:
			return STATUS_ERR_INVALID_ARG;
10008f3a:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
10008f3c:	bd00      	pop	{pc}
10008f3e:	46c0      	nop			; (mov r8, r8)
10008f40:	1000f798 	.word	0x1000f798
10008f44:	4000b000 	.word	0x4000b000

10008f48 <system_peripheral_reset>:
 * \return Status of operation.
 * \retval STATUS_OK               Clock config correctly
 * \retval STATUS_ERR_INVALID_ARG  If data is invalid
 */
enum status_code system_peripheral_reset(enum system_peripheral peripheral)
{
10008f48:	b500      	push	{lr}
	switch (peripheral) {
10008f4a:	2843      	cmp	r0, #67	; 0x43
10008f4c:	d900      	bls.n	10008f50 <system_peripheral_reset+0x8>
10008f4e:	e223      	b.n	10009398 <system_peripheral_reset+0x450>
10008f50:	0080      	lsls	r0, r0, #2
10008f52:	4be0      	ldr	r3, [pc, #896]	; (100092d4 <system_peripheral_reset+0x38c>)
10008f54:	581b      	ldr	r3, [r3, r0]
10008f56:	469f      	mov	pc, r3
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008f58:	4bdf      	ldr	r3, [pc, #892]	; (100092d8 <system_peripheral_reset+0x390>)
10008f5a:	6859      	ldr	r1, [r3, #4]
10008f5c:	2202      	movs	r2, #2
10008f5e:	4391      	bics	r1, r2
10008f60:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008f62:	6859      	ldr	r1, [r3, #4]
10008f64:	430a      	orrs	r2, r1
10008f66:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f68:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_CPU:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CPU_RSTN;
		break;
10008f6a:	e216      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008f6c:	4bda      	ldr	r3, [pc, #872]	; (100092d8 <system_peripheral_reset+0x390>)
10008f6e:	6859      	ldr	r1, [r3, #4]
10008f70:	2204      	movs	r2, #4
10008f72:	4391      	bics	r1, r2
10008f74:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008f76:	6859      	ldr	r1, [r3, #4]
10008f78:	430a      	orrs	r2, r1
10008f7a:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f7c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_SYS_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_SYS_RSTN;
		break;
10008f7e:	e20c      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008f80:	4bd5      	ldr	r3, [pc, #852]	; (100092d8 <system_peripheral_reset+0x390>)
10008f82:	6859      	ldr	r1, [r3, #4]
10008f84:	2208      	movs	r2, #8
10008f86:	4391      	bics	r1, r2
10008f88:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008f8a:	6859      	ldr	r1, [r3, #4]
10008f8c:	430a      	orrs	r2, r1
10008f8e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008f90:	2000      	movs	r0, #0
		case PERIPHERAL_SPI_FLASH_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_SPIFLASH_RSTN;
		break;
10008f92:	e202      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008f94:	4bd0      	ldr	r3, [pc, #832]	; (100092d8 <system_peripheral_reset+0x390>)
10008f96:	6859      	ldr	r1, [r3, #4]
10008f98:	2210      	movs	r2, #16
10008f9a:	4391      	bics	r1, r2
10008f9c:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008f9e:	6859      	ldr	r1, [r3, #4]
10008fa0:	430a      	orrs	r2, r1
10008fa2:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008fa4:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_CORE_RSTN;
		break;
10008fa6:	e1f8      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008fa8:	4bcb      	ldr	r3, [pc, #812]	; (100092d8 <system_peripheral_reset+0x390>)
10008faa:	6859      	ldr	r1, [r3, #4]
10008fac:	2220      	movs	r2, #32
10008fae:	4391      	bics	r1, r2
10008fb0:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008fb2:	6859      	ldr	r1, [r3, #4]
10008fb4:	430a      	orrs	r2, r1
10008fb6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008fb8:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI0_IF_RSTN;
		break;
10008fba:	e1ee      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008fbc:	4bc6      	ldr	r3, [pc, #792]	; (100092d8 <system_peripheral_reset+0x390>)
10008fbe:	6859      	ldr	r1, [r3, #4]
10008fc0:	2240      	movs	r2, #64	; 0x40
10008fc2:	4391      	bics	r1, r2
10008fc4:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008fc6:	6859      	ldr	r1, [r3, #4]
10008fc8:	430a      	orrs	r2, r1
10008fca:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008fcc:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_CORE_RSTN;
		break;
10008fce:	e1e4      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008fd0:	4bc1      	ldr	r3, [pc, #772]	; (100092d8 <system_peripheral_reset+0x390>)
10008fd2:	6859      	ldr	r1, [r3, #4]
10008fd4:	2280      	movs	r2, #128	; 0x80
10008fd6:	4391      	bics	r1, r2
10008fd8:	6059      	str	r1, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008fda:	6859      	ldr	r1, [r3, #4]
10008fdc:	430a      	orrs	r2, r1
10008fde:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008fe0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_SPI1_IF_RSTN;
		break;
10008fe2:	e1da      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008fe4:	4bbc      	ldr	r3, [pc, #752]	; (100092d8 <system_peripheral_reset+0x390>)
10008fe6:	6859      	ldr	r1, [r3, #4]
10008fe8:	4abc      	ldr	r2, [pc, #752]	; (100092dc <system_peripheral_reset+0x394>)
10008fea:	400a      	ands	r2, r1
10008fec:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10008fee:	685a      	ldr	r2, [r3, #4]
10008ff0:	2180      	movs	r1, #128	; 0x80
10008ff2:	0049      	lsls	r1, r1, #1
10008ff4:	430a      	orrs	r2, r1
10008ff6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10008ff8:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_CORE_RSTN;
		break;
10008ffa:	e1ce      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10008ffc:	4bb6      	ldr	r3, [pc, #728]	; (100092d8 <system_peripheral_reset+0x390>)
10008ffe:	6859      	ldr	r1, [r3, #4]
10009000:	4ab7      	ldr	r2, [pc, #732]	; (100092e0 <system_peripheral_reset+0x398>)
10009002:	400a      	ands	r2, r1
10009004:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009006:	685a      	ldr	r2, [r3, #4]
10009008:	2180      	movs	r1, #128	; 0x80
1000900a:	0089      	lsls	r1, r1, #2
1000900c:	430a      	orrs	r2, r1
1000900e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009010:	2000      	movs	r0, #0
		case PERIPHERAL_I2C0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CORTUS_I2C0_IF_RSTN;
		break;
10009012:	e1c2      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009014:	4bb0      	ldr	r3, [pc, #704]	; (100092d8 <system_peripheral_reset+0x390>)
10009016:	6859      	ldr	r1, [r3, #4]
10009018:	4ab2      	ldr	r2, [pc, #712]	; (100092e4 <system_peripheral_reset+0x39c>)
1000901a:	400a      	ands	r2, r1
1000901c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000901e:	685a      	ldr	r2, [r3, #4]
10009020:	2180      	movs	r1, #128	; 0x80
10009022:	00c9      	lsls	r1, r1, #3
10009024:	430a      	orrs	r2, r1
10009026:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009028:	2000      	movs	r0, #0
		case PERIPHERAL_GPIO_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_GPIO_RSTN;
		break;
1000902a:	e1b6      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000902c:	4baa      	ldr	r3, [pc, #680]	; (100092d8 <system_peripheral_reset+0x390>)
1000902e:	6859      	ldr	r1, [r3, #4]
10009030:	4aad      	ldr	r2, [pc, #692]	; (100092e8 <system_peripheral_reset+0x3a0>)
10009032:	400a      	ands	r2, r1
10009034:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_COUNTER_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009036:	685a      	ldr	r2, [r3, #4]
10009038:	2180      	movs	r1, #128	; 0x80
1000903a:	0109      	lsls	r1, r1, #4
1000903c:	430a      	orrs	r2, r1
1000903e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009040:	2000      	movs	r0, #0
		case PERIPHERAL_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_COUNTER_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_COUNTER_0_RSTN;
		break;
10009042:	e1aa      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009044:	4ba4      	ldr	r3, [pc, #656]	; (100092d8 <system_peripheral_reset+0x390>)
10009046:	6859      	ldr	r1, [r3, #4]
10009048:	4aa8      	ldr	r2, [pc, #672]	; (100092ec <system_peripheral_reset+0x3a4>)
1000904a:	400a      	ands	r2, r1
1000904c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000904e:	685a      	ldr	r2, [r3, #4]
10009050:	2180      	movs	r1, #128	; 0x80
10009052:	0149      	lsls	r1, r1, #5
10009054:	430a      	orrs	r2, r1
10009056:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009058:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_CORE_RSTN;
		break;
1000905a:	e19e      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000905c:	4b9e      	ldr	r3, [pc, #632]	; (100092d8 <system_peripheral_reset+0x390>)
1000905e:	6859      	ldr	r1, [r3, #4]
10009060:	4aa3      	ldr	r2, [pc, #652]	; (100092f0 <system_peripheral_reset+0x3a8>)
10009062:	400a      	ands	r2, r1
10009064:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009066:	685a      	ldr	r2, [r3, #4]
10009068:	2180      	movs	r1, #128	; 0x80
1000906a:	0189      	lsls	r1, r1, #6
1000906c:	430a      	orrs	r2, r1
1000906e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009070:	2000      	movs	r0, #0
		case PERIPHERAL_UART0_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_IF_RSTN;
		break;
10009072:	e192      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009074:	4b98      	ldr	r3, [pc, #608]	; (100092d8 <system_peripheral_reset+0x390>)
10009076:	6859      	ldr	r1, [r3, #4]
10009078:	4a9e      	ldr	r2, [pc, #632]	; (100092f4 <system_peripheral_reset+0x3ac>)
1000907a:	400a      	ands	r2, r1
1000907c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000907e:	685a      	ldr	r2, [r3, #4]
10009080:	2180      	movs	r1, #128	; 0x80
10009082:	01c9      	lsls	r1, r1, #7
10009084:	430a      	orrs	r2, r1
10009086:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009088:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_CORE_RSTN;
		break;
1000908a:	e186      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000908c:	4b92      	ldr	r3, [pc, #584]	; (100092d8 <system_peripheral_reset+0x390>)
1000908e:	6859      	ldr	r1, [r3, #4]
10009090:	4a99      	ldr	r2, [pc, #612]	; (100092f8 <system_peripheral_reset+0x3b0>)
10009092:	400a      	ands	r2, r1
10009094:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009096:	685a      	ldr	r2, [r3, #4]
10009098:	2180      	movs	r1, #128	; 0x80
1000909a:	0209      	lsls	r1, r1, #8
1000909c:	430a      	orrs	r2, r1
1000909e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090a0:	2000      	movs	r0, #0
		case PERIPHERAL_UART1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_UART_1_IF_RSTN;
		break;
100090a2:	e17a      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100090a4:	4b8c      	ldr	r3, [pc, #560]	; (100092d8 <system_peripheral_reset+0x390>)
100090a6:	6859      	ldr	r1, [r3, #4]
100090a8:	4a94      	ldr	r2, [pc, #592]	; (100092fc <system_peripheral_reset+0x3b4>)
100090aa:	400a      	ands	r2, r1
100090ac:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100090ae:	685a      	ldr	r2, [r3, #4]
100090b0:	2180      	movs	r1, #128	; 0x80
100090b2:	0249      	lsls	r1, r1, #9
100090b4:	430a      	orrs	r2, r1
100090b6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090b8:	2000      	movs	r0, #0
		case PERIPHERAL_WDT0:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_0_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_0_RSTN;
		break;
100090ba:	e16e      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100090bc:	4b86      	ldr	r3, [pc, #536]	; (100092d8 <system_peripheral_reset+0x390>)
100090be:	6859      	ldr	r1, [r3, #4]
100090c0:	4a8f      	ldr	r2, [pc, #572]	; (10009300 <system_peripheral_reset+0x3b8>)
100090c2:	400a      	ands	r2, r1
100090c4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100090c6:	685a      	ldr	r2, [r3, #4]
100090c8:	2180      	movs	r1, #128	; 0x80
100090ca:	0289      	lsls	r1, r1, #10
100090cc:	430a      	orrs	r2, r1
100090ce:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090d0:	2000      	movs	r0, #0
		case PERIPHERAL_WDT1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_WATCHDOG_1_RSTN;
		break;
100090d2:	e162      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100090d4:	4b80      	ldr	r3, [pc, #512]	; (100092d8 <system_peripheral_reset+0x390>)
100090d6:	6859      	ldr	r1, [r3, #4]
100090d8:	4a8a      	ldr	r2, [pc, #552]	; (10009304 <system_peripheral_reset+0x3bc>)
100090da:	400a      	ands	r2, r1
100090dc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100090de:	685a      	ldr	r2, [r3, #4]
100090e0:	2180      	movs	r1, #128	; 0x80
100090e2:	02c9      	lsls	r1, r1, #11
100090e4:	430a      	orrs	r2, r1
100090e6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100090e8:	2000      	movs	r0, #0
		case PERIPHERAL_NVIC:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_IRQ_CTRLR_CORE_RSTN;
		break;
100090ea:	e156      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100090ec:	4b7a      	ldr	r3, [pc, #488]	; (100092d8 <system_peripheral_reset+0x390>)
100090ee:	6859      	ldr	r1, [r3, #4]
100090f0:	4a85      	ldr	r2, [pc, #532]	; (10009308 <system_peripheral_reset+0x3c0>)
100090f2:	400a      	ands	r2, r1
100090f4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100090f6:	685a      	ldr	r2, [r3, #4]
100090f8:	2180      	movs	r1, #128	; 0x80
100090fa:	0309      	lsls	r1, r1, #12
100090fc:	430a      	orrs	r2, r1
100090fe:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009100:	2000      	movs	r0, #0
		case PERIPHERAL_MBIST:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_MBIST_RSTN;
		break;
10009102:	e14a      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009104:	4b74      	ldr	r3, [pc, #464]	; (100092d8 <system_peripheral_reset+0x390>)
10009106:	6859      	ldr	r1, [r3, #4]
10009108:	4a80      	ldr	r2, [pc, #512]	; (1000930c <system_peripheral_reset+0x3c4>)
1000910a:	400a      	ands	r2, r1
1000910c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000910e:	685a      	ldr	r2, [r3, #4]
10009110:	2180      	movs	r1, #128	; 0x80
10009112:	0349      	lsls	r1, r1, #13
10009114:	430a      	orrs	r2, r1
10009116:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009118:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_RSTN;
		break;
1000911a:	e13e      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000911c:	4b6e      	ldr	r3, [pc, #440]	; (100092d8 <system_peripheral_reset+0x390>)
1000911e:	6859      	ldr	r1, [r3, #4]
10009120:	4a7b      	ldr	r2, [pc, #492]	; (10009310 <system_peripheral_reset+0x3c8>)
10009122:	400a      	ands	r2, r1
10009124:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009126:	685a      	ldr	r2, [r3, #4]
10009128:	2180      	movs	r1, #128	; 0x80
1000912a:	0389      	lsls	r1, r1, #14
1000912c:	430a      	orrs	r2, r1
1000912e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009130:	2000      	movs	r0, #0
		case PERIPHERAL_LOW_POWER_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_CALIB_XBAR_IF_RSTN;
		break;
10009132:	e132      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009134:	4b68      	ldr	r3, [pc, #416]	; (100092d8 <system_peripheral_reset+0x390>)
10009136:	6859      	ldr	r1, [r3, #4]
10009138:	4a76      	ldr	r2, [pc, #472]	; (10009314 <system_peripheral_reset+0x3cc>)
1000913a:	400a      	ands	r2, r1
1000913c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000913e:	685a      	ldr	r2, [r3, #4]
10009140:	2180      	movs	r1, #128	; 0x80
10009142:	03c9      	lsls	r1, r1, #15
10009144:	430a      	orrs	r2, r1
10009146:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009148:	2000      	movs	r0, #0
		case PERIPHERAL_LPMCU_DEBUG:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_DBUG_RSTN;
		break;
1000914a:	e126      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000914c:	4b62      	ldr	r3, [pc, #392]	; (100092d8 <system_peripheral_reset+0x390>)
1000914e:	6859      	ldr	r1, [r3, #4]
10009150:	4a71      	ldr	r2, [pc, #452]	; (10009318 <system_peripheral_reset+0x3d0>)
10009152:	400a      	ands	r2, r1
10009154:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009156:	685a      	ldr	r2, [r3, #4]
10009158:	2180      	movs	r1, #128	; 0x80
1000915a:	0409      	lsls	r1, r1, #16
1000915c:	430a      	orrs	r2, r1
1000915e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009160:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_FREE_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_FREE_CLK_RSTN;
		break;
10009162:	e11a      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009164:	4b5c      	ldr	r3, [pc, #368]	; (100092d8 <system_peripheral_reset+0x390>)
10009166:	6859      	ldr	r1, [r3, #4]
10009168:	4a6c      	ldr	r2, [pc, #432]	; (1000931c <system_peripheral_reset+0x3d4>)
1000916a:	400a      	ands	r2, r1
1000916c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000916e:	685a      	ldr	r2, [r3, #4]
10009170:	2180      	movs	r1, #128	; 0x80
10009172:	0449      	lsls	r1, r1, #17
10009174:	430a      	orrs	r2, r1
10009176:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009178:	2000      	movs	r0, #0
		case PERIPHERAL_ARM_APB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_ARM_PRESETN_RSTN;
		break;
1000917a:	e10e      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000917c:	4b56      	ldr	r3, [pc, #344]	; (100092d8 <system_peripheral_reset+0x390>)
1000917e:	6859      	ldr	r1, [r3, #4]
10009180:	4a67      	ldr	r2, [pc, #412]	; (10009320 <system_peripheral_reset+0x3d8>)
10009182:	400a      	ands	r2, r1
10009184:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009186:	685a      	ldr	r2, [r3, #4]
10009188:	2180      	movs	r1, #128	; 0x80
1000918a:	0489      	lsls	r1, r1, #18
1000918c:	430a      	orrs	r2, r1
1000918e:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009190:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_1_RSTN;
		break;
10009192:	e102      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
10009194:	4b50      	ldr	r3, [pc, #320]	; (100092d8 <system_peripheral_reset+0x390>)
10009196:	6859      	ldr	r1, [r3, #4]
10009198:	4a62      	ldr	r2, [pc, #392]	; (10009324 <system_peripheral_reset+0x3dc>)
1000919a:	400a      	ands	r2, r1
1000919c:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
1000919e:	685a      	ldr	r2, [r3, #4]
100091a0:	2180      	movs	r1, #128	; 0x80
100091a2:	04c9      	lsls	r1, r1, #19
100091a4:	430a      	orrs	r2, r1
100091a6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091a8:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_2_RSTN;
		break;
100091aa:	e0f6      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100091ac:	4b4a      	ldr	r3, [pc, #296]	; (100092d8 <system_peripheral_reset+0x390>)
100091ae:	6859      	ldr	r1, [r3, #4]
100091b0:	4a5d      	ldr	r2, [pc, #372]	; (10009328 <system_peripheral_reset+0x3e0>)
100091b2:	400a      	ands	r2, r1
100091b4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100091b6:	685a      	ldr	r2, [r3, #4]
100091b8:	2180      	movs	r1, #128	; 0x80
100091ba:	0509      	lsls	r1, r1, #20
100091bc:	430a      	orrs	r2, r1
100091be:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091c0:	2000      	movs	r0, #0
		case PERIPHERAL_QDEC3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_QUAD_DEC_3_RSTN;
		break;
100091c2:	e0ea      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100091c4:	4b44      	ldr	r3, [pc, #272]	; (100092d8 <system_peripheral_reset+0x390>)
100091c6:	6859      	ldr	r1, [r3, #4]
100091c8:	4a58      	ldr	r2, [pc, #352]	; (1000932c <system_peripheral_reset+0x3e4>)
100091ca:	400a      	ands	r2, r1
100091cc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100091ce:	685a      	ldr	r2, [r3, #4]
100091d0:	2180      	movs	r1, #128	; 0x80
100091d2:	0549      	lsls	r1, r1, #21
100091d4:	430a      	orrs	r2, r1
100091d6:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091d8:	2000      	movs	r0, #0
		case PERIPHERAL_PWM1:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_1_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_1_RSTN;
		break;
100091da:	e0de      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100091dc:	4b3e      	ldr	r3, [pc, #248]	; (100092d8 <system_peripheral_reset+0x390>)
100091de:	6859      	ldr	r1, [r3, #4]
100091e0:	4a53      	ldr	r2, [pc, #332]	; (10009330 <system_peripheral_reset+0x3e8>)
100091e2:	400a      	ands	r2, r1
100091e4:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100091e6:	685a      	ldr	r2, [r3, #4]
100091e8:	2180      	movs	r1, #128	; 0x80
100091ea:	0589      	lsls	r1, r1, #22
100091ec:	430a      	orrs	r2, r1
100091ee:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100091f0:	2000      	movs	r0, #0
		case PERIPHERAL_PWM2:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_2_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_2_RSTN;
		break;
100091f2:	e0d2      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
100091f4:	4b38      	ldr	r3, [pc, #224]	; (100092d8 <system_peripheral_reset+0x390>)
100091f6:	6859      	ldr	r1, [r3, #4]
100091f8:	4a4e      	ldr	r2, [pc, #312]	; (10009334 <system_peripheral_reset+0x3ec>)
100091fa:	400a      	ands	r2, r1
100091fc:	605a      	str	r2, [r3, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
100091fe:	685a      	ldr	r2, [r3, #4]
10009200:	2180      	movs	r1, #128	; 0x80
10009202:	05c9      	lsls	r1, r1, #23
10009204:	430a      	orrs	r2, r1
10009206:	605a      	str	r2, [r3, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009208:	2000      	movs	r0, #0
		case PERIPHERAL_PWM3:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_3_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_3_RSTN;
		break;
1000920a:	e0c6      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
1000920c:	4a32      	ldr	r2, [pc, #200]	; (100092d8 <system_peripheral_reset+0x390>)
1000920e:	6853      	ldr	r3, [r2, #4]
10009210:	005b      	lsls	r3, r3, #1
10009212:	085b      	lsrs	r3, r3, #1
10009214:	6053      	str	r3, [r2, #4]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_4_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
10009216:	6853      	ldr	r3, [r2, #4]
10009218:	2180      	movs	r1, #128	; 0x80
1000921a:	0609      	lsls	r1, r1, #24
1000921c:	430b      	orrs	r3, r1
1000921e:	6053      	str	r3, [r2, #4]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009220:	2000      	movs	r0, #0
		case PERIPHERAL_PWM4:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_4_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_0.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_0_PWM_4_RSTN;
		break;
10009222:	e0ba      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009224:	4b2c      	ldr	r3, [pc, #176]	; (100092d8 <system_peripheral_reset+0x390>)
10009226:	891a      	ldrh	r2, [r3, #8]
10009228:	2101      	movs	r1, #1
1000922a:	438a      	bics	r2, r1
1000922c:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000922e:	8919      	ldrh	r1, [r3, #8]
10009230:	2201      	movs	r2, #1
10009232:	430a      	orrs	r2, r1
10009234:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009236:	2000      	movs	r0, #0
		case PERIPHERAL_DUALT_TIMER:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DUALTIMER_RSTN;
		break;
10009238:	e0af      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000923a:	4b27      	ldr	r3, [pc, #156]	; (100092d8 <system_peripheral_reset+0x390>)
1000923c:	891a      	ldrh	r2, [r3, #8]
1000923e:	2102      	movs	r1, #2
10009240:	438a      	bics	r2, r1
10009242:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009244:	8919      	ldrh	r1, [r3, #8]
10009246:	2202      	movs	r2, #2
10009248:	430a      	orrs	r2, r1
1000924a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000924c:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_CORE_RSTN;
		break;
1000924e:	e0a4      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009250:	4b21      	ldr	r3, [pc, #132]	; (100092d8 <system_peripheral_reset+0x390>)
10009252:	891a      	ldrh	r2, [r3, #8]
10009254:	2104      	movs	r1, #4
10009256:	438a      	bics	r2, r1
10009258:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000925a:	8919      	ldrh	r1, [r3, #8]
1000925c:	2204      	movs	r2, #4
1000925e:	430a      	orrs	r2, r1
10009260:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009262:	2000      	movs	r0, #0
		case PERIPHERAL_I2C1_IF:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_IF_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_I2C1_IF_RSTN;
		break;
10009264:	e099      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009266:	4b1c      	ldr	r3, [pc, #112]	; (100092d8 <system_peripheral_reset+0x390>)
10009268:	891a      	ldrh	r2, [r3, #8]
1000926a:	2108      	movs	r1, #8
1000926c:	438a      	bics	r2, r1
1000926e:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009270:	8919      	ldrh	r1, [r3, #8]
10009272:	2208      	movs	r2, #8
10009274:	430a      	orrs	r2, r1
10009276:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009278:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_CORE_RSTN;
		break;
1000927a:	e08e      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
1000927c:	4b16      	ldr	r3, [pc, #88]	; (100092d8 <system_peripheral_reset+0x390>)
1000927e:	891a      	ldrh	r2, [r3, #8]
10009280:	2110      	movs	r1, #16
10009282:	438a      	bics	r2, r1
10009284:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009286:	8919      	ldrh	r1, [r3, #8]
10009288:	2210      	movs	r2, #16
1000928a:	430a      	orrs	r2, r1
1000928c:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000928e:	2000      	movs	r0, #0
		case PERIPHERAL_SHA_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_SHA_AHB_RSTN;
		break;
10009290:	e083      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009292:	4b11      	ldr	r3, [pc, #68]	; (100092d8 <system_peripheral_reset+0x390>)
10009294:	891a      	ldrh	r2, [r3, #8]
10009296:	2120      	movs	r1, #32
10009298:	438a      	bics	r2, r1
1000929a:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000929c:	8919      	ldrh	r1, [r3, #8]
1000929e:	2220      	movs	r2, #32
100092a0:	430a      	orrs	r2, r1
100092a2:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092a4:	2000      	movs	r0, #0
		case PERIPHERAL_AES_CORE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_CORE_RSTN;
		break;
100092a6:	e078      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100092a8:	4b0b      	ldr	r3, [pc, #44]	; (100092d8 <system_peripheral_reset+0x390>)
100092aa:	891a      	ldrh	r2, [r3, #8]
100092ac:	2140      	movs	r1, #64	; 0x40
100092ae:	438a      	bics	r2, r1
100092b0:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100092b2:	8919      	ldrh	r1, [r3, #8]
100092b4:	2240      	movs	r2, #64	; 0x40
100092b6:	430a      	orrs	r2, r1
100092b8:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092ba:	2000      	movs	r0, #0
		case PERIPHERAL_AES_AHB:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_SECURITY_AES_AHB_RSTN;
		break;
100092bc:	e06d      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
100092be:	4b06      	ldr	r3, [pc, #24]	; (100092d8 <system_peripheral_reset+0x390>)
100092c0:	891a      	ldrh	r2, [r3, #8]
100092c2:	2180      	movs	r1, #128	; 0x80
100092c4:	438a      	bics	r2, r1
100092c6:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
100092c8:	8919      	ldrh	r1, [r3, #8]
100092ca:	2280      	movs	r2, #128	; 0x80
100092cc:	430a      	orrs	r2, r1
100092ce:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
100092d0:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_CLK_RSTN;
		break;
100092d2:	e062      	b.n	1000939a <system_peripheral_reset+0x452>
100092d4:	1000f870 	.word	0x1000f870
100092d8:	4000b000 	.word	0x4000b000
100092dc:	fffffeff 	.word	0xfffffeff
100092e0:	fffffdff 	.word	0xfffffdff
100092e4:	fffffbff 	.word	0xfffffbff
100092e8:	fffff7ff 	.word	0xfffff7ff
100092ec:	ffffefff 	.word	0xffffefff
100092f0:	ffffdfff 	.word	0xffffdfff
100092f4:	ffffbfff 	.word	0xffffbfff
100092f8:	ffff7fff 	.word	0xffff7fff
100092fc:	fffeffff 	.word	0xfffeffff
10009300:	fffdffff 	.word	0xfffdffff
10009304:	fffbffff 	.word	0xfffbffff
10009308:	fff7ffff 	.word	0xfff7ffff
1000930c:	ffefffff 	.word	0xffefffff
10009310:	ffdfffff 	.word	0xffdfffff
10009314:	ffbfffff 	.word	0xffbfffff
10009318:	ff7fffff 	.word	0xff7fffff
1000931c:	feffffff 	.word	0xfeffffff
10009320:	fdffffff 	.word	0xfdffffff
10009324:	fbffffff 	.word	0xfbffffff
10009328:	f7ffffff 	.word	0xf7ffffff
1000932c:	efffffff 	.word	0xefffffff
10009330:	dfffffff 	.word	0xdfffffff
10009334:	bfffffff 	.word	0xbfffffff

		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009338:	4b18      	ldr	r3, [pc, #96]	; (1000939c <system_peripheral_reset+0x454>)
1000933a:	8919      	ldrh	r1, [r3, #8]
1000933c:	4a18      	ldr	r2, [pc, #96]	; (100093a0 <system_peripheral_reset+0x458>)
1000933e:	400a      	ands	r2, r1
10009340:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009342:	8919      	ldrh	r1, [r3, #8]
10009344:	2280      	movs	r2, #128	; 0x80
10009346:	0052      	lsls	r2, r2, #1
10009348:	430a      	orrs	r2, r1
1000934a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000934c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_CLK:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_CLK_RSTN;
		break;
1000934e:	e024      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009350:	4b12      	ldr	r3, [pc, #72]	; (1000939c <system_peripheral_reset+0x454>)
10009352:	8919      	ldrh	r1, [r3, #8]
10009354:	4a13      	ldr	r2, [pc, #76]	; (100093a4 <system_peripheral_reset+0x45c>)
10009356:	400a      	ands	r2, r1
10009358:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000935a:	8919      	ldrh	r1, [r3, #8]
1000935c:	2280      	movs	r2, #128	; 0x80
1000935e:	0092      	lsls	r2, r2, #2
10009360:	430a      	orrs	r2, r1
10009362:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009364:	2000      	movs	r0, #0
		case PERIPHERAL_SPI0_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI0_SCK_PHASE_INT_CLK_RSTN;
		break;
10009366:	e018      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009368:	4b0c      	ldr	r3, [pc, #48]	; (1000939c <system_peripheral_reset+0x454>)
1000936a:	8919      	ldrh	r1, [r3, #8]
1000936c:	4a0e      	ldr	r2, [pc, #56]	; (100093a8 <system_peripheral_reset+0x460>)
1000936e:	400a      	ands	r2, r1
10009370:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
10009372:	8919      	ldrh	r1, [r3, #8]
10009374:	2280      	movs	r2, #128	; 0x80
10009376:	00d2      	lsls	r2, r2, #3
10009378:	430a      	orrs	r2, r1
1000937a:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
1000937c:	2000      	movs	r0, #0
		case PERIPHERAL_SPI1_SCK_PHASE:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_PHASE_INT_CLK_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_CORTUS_SPI1_SCK_PHASE_INT_CLK_RSTN;
		break;
1000937e:	e00c      	b.n	1000939a <system_peripheral_reset+0x452>

		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
10009380:	4b06      	ldr	r3, [pc, #24]	; (1000939c <system_peripheral_reset+0x454>)
10009382:	8919      	ldrh	r1, [r3, #8]
10009384:	4a09      	ldr	r2, [pc, #36]	; (100093ac <system_peripheral_reset+0x464>)
10009386:	400a      	ands	r2, r1
10009388:	811a      	strh	r2, [r3, #8]
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DMA_CONTROLLER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
1000938a:	8919      	ldrh	r1, [r3, #8]
1000938c:	2280      	movs	r2, #128	; 0x80
1000938e:	0112      	lsls	r2, r2, #4
10009390:	430a      	orrs	r2, r1
10009392:	811a      	strh	r2, [r3, #8]

		default:
			return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
10009394:	2000      	movs	r0, #0
		case PERIPHERAL_DMA:
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg &= \
				~LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DMA_CONTROLLER_RSTN;
			LPMCU_MISC_REGS0->LPMCU_GLOBAL_RESET_1.reg |= \
				LPMCU_MISC_REGS_LPMCU_GLOBAL_RESET_1_DMA_CONTROLLER_RSTN;
		break;
10009396:	e000      	b.n	1000939a <system_peripheral_reset+0x452>

		default:
			return STATUS_ERR_INVALID_ARG;
10009398:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
1000939a:	bd00      	pop	{pc}
1000939c:	4000b000 	.word	0x4000b000
100093a0:	fffffeff 	.word	0xfffffeff
100093a4:	fffffdff 	.word	0xfffffdff
100093a8:	fffffbff 	.word	0xfffffbff
100093ac:	fffff7ff 	.word	0xfffff7ff

100093b0 <system_register_isr>:
 */
void system_register_isr(enum ram_isr_table_index isr_index,
		uint32_t isr_address)
{
	uint32_t *temp;
	temp = (uint32_t *)(isr_index * 4 + ISR_RAM_MAP_START_ADDRESS);
100093b0:	2380      	movs	r3, #128	; 0x80
100093b2:	04db      	lsls	r3, r3, #19
100093b4:	469c      	mov	ip, r3
100093b6:	4460      	add	r0, ip
	*temp = isr_address;
100093b8:	0080      	lsls	r0, r0, #2
100093ba:	6001      	str	r1, [r0, #0]
}
100093bc:	4770      	bx	lr
100093be:	46c0      	nop			; (mov r8, r8)

100093c0 <uart_rx0_isr_handler>:
	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
}

static void uart_rx0_isr_handler(void)
{
100093c0:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[0];
100093c2:	4b20      	ldr	r3, [pc, #128]	; (10009444 <uart_rx0_isr_handler+0x84>)
100093c4:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
100093c6:	6823      	ldr	r3, [r4, #0]
100093c8:	7d1d      	ldrb	r5, [r3, #20]
100093ca:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
100093cc:	066a      	lsls	r2, r5, #25
100093ce:	d513      	bpl.n	100093f8 <uart_rx0_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
100093d0:	211e      	movs	r1, #30
100093d2:	2222      	movs	r2, #34	; 0x22
100093d4:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
100093d6:	7e1a      	ldrb	r2, [r3, #24]
100093d8:	3123      	adds	r1, #35	; 0x23
100093da:	438a      	bics	r2, r1
100093dc:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
100093de:	2321      	movs	r3, #33	; 0x21
100093e0:	5ce3      	ldrb	r3, [r4, r3]
100093e2:	071b      	lsls	r3, r3, #28
100093e4:	d506      	bpl.n	100093f4 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
100093e6:	2320      	movs	r3, #32
100093e8:	5ce3      	ldrb	r3, [r4, r3]
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
100093ea:	071b      	lsls	r3, r3, #28
100093ec:	d502      	bpl.n	100093f4 <uart_rx0_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
100093ee:	1c20      	adds	r0, r4, #0
100093f0:	6923      	ldr	r3, [r4, #16]
100093f2:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
100093f4:	6823      	ldr	r3, [r4, #0]
100093f6:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
100093f8:	07eb      	lsls	r3, r5, #31
100093fa:	d522      	bpl.n	10009442 <uart_rx0_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
100093fc:	6823      	ldr	r3, [r4, #0]
100093fe:	7c1b      	ldrb	r3, [r3, #16]
10009400:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
10009402:	6962      	ldr	r2, [r4, #20]
10009404:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
10009406:	6963      	ldr	r3, [r4, #20]
10009408:	3301      	adds	r3, #1
1000940a:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
1000940c:	8ba3      	ldrh	r3, [r4, #28]
1000940e:	3b01      	subs	r3, #1
10009410:	b29b      	uxth	r3, r3
10009412:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
10009414:	8ba3      	ldrh	r3, [r4, #28]
10009416:	b29b      	uxth	r3, r3
10009418:	2b00      	cmp	r3, #0
1000941a:	d112      	bne.n	10009442 <uart_rx0_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000941c:	3321      	adds	r3, #33	; 0x21
1000941e:	5ce3      	ldrb	r3, [r4, r3]
10009420:	075b      	lsls	r3, r3, #29
10009422:	d50e      	bpl.n	10009442 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
10009424:	2320      	movs	r3, #32
10009426:	5ce3      	ldrb	r3, [r4, r3]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
10009428:	075b      	lsls	r3, r3, #29
1000942a:	d50a      	bpl.n	10009442 <uart_rx0_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
1000942c:	2200      	movs	r2, #0
1000942e:	2322      	movs	r3, #34	; 0x22
10009430:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
10009432:	6822      	ldr	r2, [r4, #0]
10009434:	7e13      	ldrb	r3, [r2, #24]
10009436:	2101      	movs	r1, #1
10009438:	438b      	bics	r3, r1
1000943a:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
1000943c:	68e3      	ldr	r3, [r4, #12]
1000943e:	1c20      	adds	r0, r4, #0
10009440:	4798      	blx	r3
			}
		}
	}
}
10009442:	bd38      	pop	{r3, r4, r5, pc}
10009444:	1000fd3c 	.word	0x1000fd3c

10009448 <uart_tx0_isr_handler>:

static void uart_tx0_isr_handler(void)
{
10009448:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[0];
1000944a:	4b21      	ldr	r3, [pc, #132]	; (100094d0 <uart_tx0_isr_handler+0x88>)
1000944c:	681c      	ldr	r4, [r3, #0]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
1000944e:	6823      	ldr	r3, [r4, #0]
10009450:	791d      	ldrb	r5, [r3, #4]
10009452:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
10009454:	07ea      	lsls	r2, r5, #31
10009456:	d517      	bpl.n	10009488 <uart_tx0_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
10009458:	69a2      	ldr	r2, [r4, #24]
1000945a:	7811      	ldrb	r1, [r2, #0]
1000945c:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
1000945e:	3201      	adds	r2, #1
10009460:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
10009462:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
10009464:	8be3      	ldrh	r3, [r4, #30]
10009466:	3b01      	subs	r3, #1
10009468:	b29b      	uxth	r3, r3
1000946a:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[0];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
1000946c:	8be3      	ldrh	r3, [r4, #30]
1000946e:	b29b      	uxth	r3, r3
10009470:	2b00      	cmp	r3, #0
10009472:	d109      	bne.n	10009488 <uart_tx0_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
10009474:	6822      	ldr	r2, [r4, #0]
10009476:	7a13      	ldrb	r3, [r2, #8]
10009478:	2101      	movs	r1, #1
1000947a:	438b      	bics	r3, r1
1000947c:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
1000947e:	6822      	ldr	r2, [r4, #0]
10009480:	7a11      	ldrb	r1, [r2, #8]
10009482:	2310      	movs	r3, #16
10009484:	430b      	orrs	r3, r1
10009486:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
10009488:	06eb      	lsls	r3, r5, #27
1000948a:	d512      	bpl.n	100094b2 <uart_tx0_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
1000948c:	2321      	movs	r3, #33	; 0x21
1000948e:	5ce3      	ldrb	r3, [r4, r3]
10009490:	07db      	lsls	r3, r3, #31
10009492:	d50e      	bpl.n	100094b2 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
10009494:	2320      	movs	r3, #32
10009496:	5ce3      	ldrb	r3, [r4, r3]
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
10009498:	07db      	lsls	r3, r3, #31
1000949a:	d50a      	bpl.n	100094b2 <uart_tx0_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
1000949c:	2200      	movs	r2, #0
1000949e:	2322      	movs	r3, #34	; 0x22
100094a0:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
100094a2:	6822      	ldr	r2, [r4, #0]
100094a4:	7a13      	ldrb	r3, [r2, #8]
100094a6:	2110      	movs	r1, #16
100094a8:	438b      	bics	r3, r1
100094aa:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
100094ac:	1c20      	adds	r0, r4, #0
100094ae:	6863      	ldr	r3, [r4, #4]
100094b0:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
100094b2:	06ab      	lsls	r3, r5, #26
100094b4:	d50a      	bpl.n	100094cc <uart_tx0_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
100094b6:	2321      	movs	r3, #33	; 0x21
100094b8:	5ce3      	ldrb	r3, [r4, r3]
100094ba:	079b      	lsls	r3, r3, #30
100094bc:	d506      	bpl.n	100094cc <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
100094be:	2320      	movs	r3, #32
100094c0:	5ce3      	ldrb	r3, [r4, r3]
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
100094c2:	079b      	lsls	r3, r3, #30
100094c4:	d502      	bpl.n	100094cc <uart_tx0_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
100094c6:	68a3      	ldr	r3, [r4, #8]
100094c8:	1c20      	adds	r0, r4, #0
100094ca:	4798      	blx	r3
		}

	}
}
100094cc:	bd38      	pop	{r3, r4, r5, pc}
100094ce:	46c0      	nop			; (mov r8, r8)
100094d0:	1000fd3c 	.word	0x1000fd3c

100094d4 <uart_rx1_isr_handler>:

static void uart_rx1_isr_handler(void)
{
100094d4:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[1];
100094d6:	4b20      	ldr	r3, [pc, #128]	; (10009558 <uart_rx1_isr_handler+0x84>)
100094d8:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->RECEIVE_STATUS.reg;
100094da:	6823      	ldr	r3, [r4, #0]
100094dc:	7d1d      	ldrb	r5, [r3, #20]
100094de:	b2ed      	uxtb	r5, r5
	if (flags & UART_RECEIVE_STATUS_FIFO_OVERRUN) {
100094e0:	066a      	lsls	r2, r5, #25
100094e2:	d513      	bpl.n	1000950c <uart_rx1_isr_handler+0x38>
		/* Store the error code */
		module->status = STATUS_ERR_OVERFLOW;
100094e4:	211e      	movs	r1, #30
100094e6:	2222      	movs	r2, #34	; 0x22
100094e8:	54a1      	strb	r1, [r4, r2]
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
100094ea:	7e1a      	ldrb	r2, [r3, #24]
100094ec:	3123      	adds	r1, #35	; 0x23
100094ee:	438a      	bics	r2, r1
100094f0:	761a      	strb	r2, [r3, #24]
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
100094f2:	2321      	movs	r3, #33	; 0x21
100094f4:	5ce3      	ldrb	r3, [r4, r3]
100094f6:	071b      	lsls	r3, r3, #28
100094f8:	d506      	bpl.n	10009508 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
100094fa:	2320      	movs	r3, #32
100094fc:	5ce3      	ldrb	r3, [r4, r3]
		module->status = STATUS_ERR_OVERFLOW;
		/* Disable interrupt */
		module->hw->RX_INTERRUPT_MASK.reg &=
			~(UART_RX_INTERRUPT_MASK_FIFO_OVERRUN_MASK |
			SPI_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
		if ((module->callback_enable_mask & (1 << UART_RX_FIFO_OVERRUN)) &&
100094fe:	071b      	lsls	r3, r3, #28
10009500:	d502      	bpl.n	10009508 <uart_rx1_isr_handler+0x34>
			(module->callback_reg_mask & (1 << UART_RX_FIFO_OVERRUN))) {
			(module->callback[UART_RX_FIFO_OVERRUN])(module);
10009502:	1c20      	adds	r0, r4, #0
10009504:	6923      	ldr	r3, [r4, #16]
10009506:	4798      	blx	r3
		}
		/* Flush */
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
10009508:	6823      	ldr	r3, [r4, #0]
1000950a:	7c1b      	ldrb	r3, [r3, #16]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
1000950c:	07eb      	lsls	r3, r5, #31
1000950e:	d522      	bpl.n	10009556 <uart_rx1_isr_handler+0x82>
		struct uart_module *const module)
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	uint16_t received_data = (uart_hw->RECEIVE_DATA.reg & UART_RECEIVE_DATA_MASK);
10009510:	6823      	ldr	r3, [r4, #0]
10009512:	7c1b      	ldrb	r3, [r3, #16]
10009514:	b2db      	uxtb	r3, r3

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
10009516:	6962      	ldr	r2, [r4, #20]
10009518:	7013      	strb	r3, [r2, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
1000951a:	6963      	ldr	r3, [r4, #20]
1000951c:	3301      	adds	r3, #1
1000951e:	6163      	str	r3, [r4, #20]

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
10009520:	8ba3      	ldrh	r3, [r4, #28]
10009522:	3b01      	subs	r3, #1
10009524:	b29b      	uxth	r3, r3
10009526:	83a3      	strh	r3, [r4, #28]
		uint8_t flush = module->hw->RECEIVE_DATA.reg;
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
10009528:	8ba3      	ldrh	r3, [r4, #28]
1000952a:	b29b      	uxth	r3, r3
1000952c:	2b00      	cmp	r3, #0
1000952e:	d112      	bne.n	10009556 <uart_rx1_isr_handler+0x82>
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
10009530:	3321      	adds	r3, #33	; 0x21
10009532:	5ce3      	ldrb	r3, [r4, r3]
10009534:	075b      	lsls	r3, r3, #29
10009536:	d50e      	bpl.n	10009556 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
10009538:	2320      	movs	r3, #32
1000953a:	5ce3      	ldrb	r3, [r4, r3]
		UNUSED(flush);
	}
	if (flags & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
		_uart_read(module);
		if (module->remaining_rx_buffer_length == 0) {
			if ((module->callback_enable_mask & (1 << UART_RX_COMPLETE)) &&
1000953c:	075b      	lsls	r3, r3, #29
1000953e:	d50a      	bpl.n	10009556 <uart_rx1_isr_handler+0x82>
				(module->callback_reg_mask & (1 << UART_RX_COMPLETE))) {
				module->status = STATUS_OK;
10009540:	2200      	movs	r2, #0
10009542:	2322      	movs	r3, #34	; 0x22
10009544:	54e2      	strb	r2, [r4, r3]
				module->hw->RX_INTERRUPT_MASK.reg &=
10009546:	6822      	ldr	r2, [r4, #0]
10009548:	7e13      	ldrb	r3, [r2, #24]
1000954a:	2101      	movs	r1, #1
1000954c:	438b      	bics	r3, r1
1000954e:	7613      	strb	r3, [r2, #24]
					~(UART_RX_INTERRUPT_MASK_RX_FIFO_NOT_EMPTY_MASK);
				(module->callback[UART_RX_COMPLETE])(module);
10009550:	68e3      	ldr	r3, [r4, #12]
10009552:	1c20      	adds	r0, r4, #0
10009554:	4798      	blx	r3
			}
		}
	}
}
10009556:	bd38      	pop	{r3, r4, r5, pc}
10009558:	1000fd3c 	.word	0x1000fd3c

1000955c <uart_tx1_isr_handler>:

static void uart_tx1_isr_handler(void)
{
1000955c:	b538      	push	{r3, r4, r5, lr}
	struct uart_module *module = _uart_instances[1];
1000955e:	4b21      	ldr	r3, [pc, #132]	; (100095e4 <uart_tx1_isr_handler+0x88>)
10009560:	685c      	ldr	r4, [r3, #4]
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
10009562:	6823      	ldr	r3, [r4, #0]
10009564:	791d      	ldrb	r5, [r3, #4]
10009566:	b2ed      	uxtb	r5, r5
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
10009568:	07ea      	lsls	r2, r5, #31
1000956a:	d517      	bpl.n	1000959c <uart_tx1_isr_handler+0x40>
{
	/* Pointer to the hardware module instance */
	Uart *const uart_hw = module->hw;

	/* Write value will be at least 8-bits long */
	uint8_t data_to_send = *(module->tx_buffer_ptr);
1000956c:	69a2      	ldr	r2, [r4, #24]
1000956e:	7811      	ldrb	r1, [r2, #0]
10009570:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
10009572:	3201      	adds	r2, #1
10009574:	61a2      	str	r2, [r4, #24]

	/* Write the data to send*/
	uart_hw->TRANSMIT_DATA.reg = data_to_send & UART_TRANSMIT_DATA_MASK;
10009576:	7019      	strb	r1, [r3, #0]

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
10009578:	8be3      	ldrh	r3, [r4, #30]
1000957a:	3b01      	subs	r3, #1
1000957c:	b29b      	uxth	r3, r3
1000957e:	83e3      	strh	r3, [r4, #30]
	struct uart_module *module = _uart_instances[1];
	/* get interrupt flags and mask out enabled callbacks */
	uint32_t flags = module->hw->TRANSMIT_STATUS.reg;
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL) {
		_uart_write(module);
		if (module->remaining_tx_buffer_length == 0) {
10009580:	8be3      	ldrh	r3, [r4, #30]
10009582:	b29b      	uxth	r3, r3
10009584:	2b00      	cmp	r3, #0
10009586:	d109      	bne.n	1000959c <uart_tx1_isr_handler+0x40>
			module->hw->TX_INTERRUPT_MASK.reg &=
10009588:	6822      	ldr	r2, [r4, #0]
1000958a:	7a13      	ldrb	r3, [r2, #8]
1000958c:	2101      	movs	r1, #1
1000958e:	438b      	bics	r3, r1
10009590:	7213      	strb	r3, [r2, #8]
					~UART_TX_INTERRUPT_MASK_TX_FIFO_NOT_FULL_MASK;
			module->hw->TX_INTERRUPT_MASK.reg |=
10009592:	6822      	ldr	r2, [r4, #0]
10009594:	7a11      	ldrb	r1, [r2, #8]
10009596:	2310      	movs	r3, #16
10009598:	430b      	orrs	r3, r1
1000959a:	7213      	strb	r3, [r2, #8]
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
1000959c:	06eb      	lsls	r3, r5, #27
1000959e:	d512      	bpl.n	100095c6 <uart_tx1_isr_handler+0x6a>
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
100095a0:	2321      	movs	r3, #33	; 0x21
100095a2:	5ce3      	ldrb	r3, [r4, r3]
100095a4:	07db      	lsls	r3, r3, #31
100095a6:	d50e      	bpl.n	100095c6 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
100095a8:	2320      	movs	r3, #32
100095aa:	5ce3      	ldrb	r3, [r4, r3]
			module->hw->TX_INTERRUPT_MASK.reg |=
					UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
		}
	}
	if (flags & UART_TRANSMIT_STATUS_TX_FIFO_EMPTY) {
		if ((module->callback_enable_mask & (1 << UART_TX_COMPLETE)) &&
100095ac:	07db      	lsls	r3, r3, #31
100095ae:	d50a      	bpl.n	100095c6 <uart_tx1_isr_handler+0x6a>
			(module->callback_reg_mask & (1 << UART_TX_COMPLETE))) {
			module->status = STATUS_OK;
100095b0:	2200      	movs	r2, #0
100095b2:	2322      	movs	r3, #34	; 0x22
100095b4:	54e2      	strb	r2, [r4, r3]
			/* Disable interrupt */
			module->hw->TX_INTERRUPT_MASK.reg &=
100095b6:	6822      	ldr	r2, [r4, #0]
100095b8:	7a13      	ldrb	r3, [r2, #8]
100095ba:	2110      	movs	r1, #16
100095bc:	438b      	bics	r3, r1
100095be:	7213      	strb	r3, [r2, #8]
				~UART_TX_INTERRUPT_MASK_TX_FIFO_EMPTY_MASK;
			(module->callback[UART_TX_COMPLETE])(module);
100095c0:	1c20      	adds	r0, r4, #0
100095c2:	6863      	ldr	r3, [r4, #4]
100095c4:	4798      	blx	r3
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
100095c6:	06ab      	lsls	r3, r5, #26
100095c8:	d50a      	bpl.n	100095e0 <uart_tx1_isr_handler+0x84>
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
100095ca:	2321      	movs	r3, #33	; 0x21
100095cc:	5ce3      	ldrb	r3, [r4, r3]
100095ce:	079b      	lsls	r3, r3, #30
100095d0:	d506      	bpl.n	100095e0 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
100095d2:	2320      	movs	r3, #32
100095d4:	5ce3      	ldrb	r3, [r4, r3]
			(module->callback[UART_TX_COMPLETE])(module);
		}

	}
	if (flags & UART_TRANSMIT_STATUS_CTS_ACTIVE) {
		if ((module->callback_enable_mask & (1 << UART_CTS_ACTIVE)) &&
100095d6:	079b      	lsls	r3, r3, #30
100095d8:	d502      	bpl.n	100095e0 <uart_tx1_isr_handler+0x84>
			(module->callback_reg_mask & (1 << UART_CTS_ACTIVE))) {
			(module->callback[UART_CTS_ACTIVE])(module);
100095da:	68a3      	ldr	r3, [r4, #8]
100095dc:	1c20      	adds	r0, r4, #0
100095de:	4798      	blx	r3
		}

	}
}
100095e0:	bd38      	pop	{r3, r4, r5, pc}
100095e2:	46c0      	nop			; (mov r8, r8)
100095e4:	1000fd3c 	.word	0x1000fd3c

100095e8 <uart_get_config_defaults>:
 * \param[out] config  Pointer to configuration structure to be initiated
 */
void uart_get_config_defaults(
		struct uart_config *const config)
{
	config->baud_rate = 115200;
100095e8:	23e1      	movs	r3, #225	; 0xe1
100095ea:	025b      	lsls	r3, r3, #9
100095ec:	6003      	str	r3, [r0, #0]
	config->data_bits = UART_8_BITS;
100095ee:	2300      	movs	r3, #0
100095f0:	7103      	strb	r3, [r0, #4]
	config->stop_bits = UART_1_STOP_BIT;
100095f2:	7143      	strb	r3, [r0, #5]
	config->parity = UART_NO_PARITY;
100095f4:	7183      	strb	r3, [r0, #6]
	config->flow_control = false;
100095f6:	71c3      	strb	r3, [r0, #7]
	config->pin_number_pad[0] = PIN_LP_GPIO_2_MUX2_UART0_RXD;
100095f8:	3302      	adds	r3, #2
100095fa:	6083      	str	r3, [r0, #8]
	config->pin_number_pad[1] = PIN_LP_GPIO_3_MUX2_UART0_TXD;
100095fc:	2203      	movs	r2, #3
100095fe:	60c2      	str	r2, [r0, #12]
	config->pin_number_pad[2] = PIN_LP_GPIO_4_MUX2_UART0_CTS;
10009600:	3201      	adds	r2, #1
10009602:	6102      	str	r2, [r0, #16]
	config->pin_number_pad[3] = PIN_LP_GPIO_5_MUX2_UART0_RTS;
10009604:	3201      	adds	r2, #1
10009606:	6142      	str	r2, [r0, #20]
	
	config->pinmux_sel_pad[0] = MUX_LP_GPIO_2_MUX2_UART0_RXD;
10009608:	6183      	str	r3, [r0, #24]
	config->pinmux_sel_pad[1] = MUX_LP_GPIO_3_MUX2_UART0_TXD;
1000960a:	61c3      	str	r3, [r0, #28]
	config->pinmux_sel_pad[2] = MUX_LP_GPIO_4_MUX2_UART0_CTS;
1000960c:	6203      	str	r3, [r0, #32]
	config->pinmux_sel_pad[3] = MUX_LP_GPIO_5_MUX2_UART0_RTS;
1000960e:	6243      	str	r3, [r0, #36]	; 0x24
}
10009610:	4770      	bx	lr
10009612:	46c0      	nop			; (mov r8, r8)

10009614 <uart_init>:
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
10009614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10009616:	464f      	mov	r7, r9
10009618:	4646      	mov	r6, r8
1000961a:	b4c0      	push	{r6, r7}
1000961c:	1c05      	adds	r5, r0, #0
1000961e:	1c17      	adds	r7, r2, #0

	uint8_t config_temp = 0;
	uint8_t i,index;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
10009620:	6001      	str	r1, [r0, #0]

	for (i = 0; i < UART_CALLBACK_N; i++) {
		module->callback[i] = NULL;
10009622:	2300      	movs	r3, #0
10009624:	6043      	str	r3, [r0, #4]
10009626:	6083      	str	r3, [r0, #8]
10009628:	60c3      	str	r3, [r0, #12]
1000962a:	6103      	str	r3, [r0, #16]
	}
	module->rx_buffer_ptr = NULL;
1000962c:	6143      	str	r3, [r0, #20]
	module->tx_buffer_ptr = NULL;
1000962e:	6183      	str	r3, [r0, #24]
	module->remaining_rx_buffer_length = 0;
10009630:	2200      	movs	r2, #0
10009632:	8383      	strh	r3, [r0, #28]
	module->remaining_tx_buffer_length = 0;
10009634:	83c3      	strh	r3, [r0, #30]
	module->callback_reg_mask = 0;
10009636:	3320      	adds	r3, #32
10009638:	54c2      	strb	r2, [r0, r3]
	module->callback_enable_mask = 0;
1000963a:	3301      	adds	r3, #1
1000963c:	54c2      	strb	r2, [r0, r3]
	module->status = STATUS_OK;
1000963e:	3301      	adds	r3, #1
10009640:	54c2      	strb	r2, [r0, r3]

	if (hw == UART0) {
10009642:	4b55      	ldr	r3, [pc, #340]	; (10009798 <uart_init+0x184>)
10009644:	4299      	cmp	r1, r3
10009646:	d118      	bne.n	1000967a <uart_init+0x66>
		system_peripheral_reset(PERIPHERAL_UART0_CORE);
10009648:	2009      	movs	r0, #9
1000964a:	4c54      	ldr	r4, [pc, #336]	; (1000979c <uart_init+0x188>)
1000964c:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART0_IF);
1000964e:	200a      	movs	r0, #10
10009650:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_CORE);
10009652:	2009      	movs	r0, #9
10009654:	4c52      	ldr	r4, [pc, #328]	; (100097a0 <uart_init+0x18c>)
10009656:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART0_IF);
10009658:	200a      	movs	r0, #10
1000965a:	47a0      	blx	r4
		_uart_instances[0] = module;
1000965c:	4b51      	ldr	r3, [pc, #324]	; (100097a4 <uart_init+0x190>)
1000965e:	601d      	str	r5, [r3, #0]
		system_register_isr(RAM_ISR_TABLE_UARTRX0_INDEX, (uint32_t)uart_rx0_isr_handler);
10009660:	2010      	movs	r0, #16
10009662:	4951      	ldr	r1, [pc, #324]	; (100097a8 <uart_init+0x194>)
10009664:	4c51      	ldr	r4, [pc, #324]	; (100097ac <uart_init+0x198>)
10009666:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX0_INDEX, (uint32_t)uart_tx0_isr_handler);
10009668:	2011      	movs	r0, #17
1000966a:	4951      	ldr	r1, [pc, #324]	; (100097b0 <uart_init+0x19c>)
1000966c:	47a0      	blx	r4

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
1000966e:	4b51      	ldr	r3, [pc, #324]	; (100097b4 <uart_init+0x1a0>)
10009670:	2201      	movs	r2, #1
10009672:	601a      	str	r2, [r3, #0]
10009674:	3201      	adds	r2, #1
10009676:	601a      	str	r2, [r3, #0]
10009678:	e01a      	b.n	100096b0 <uart_init+0x9c>
		NVIC_EnableIRQ(UART0_RX_IRQn);
		NVIC_EnableIRQ(UART0_TX_IRQn);
	} else if (hw == UART1) {
1000967a:	4b4f      	ldr	r3, [pc, #316]	; (100097b8 <uart_init+0x1a4>)
1000967c:	4299      	cmp	r1, r3
1000967e:	d117      	bne.n	100096b0 <uart_init+0x9c>
		system_peripheral_reset(PERIPHERAL_UART1_CORE);
10009680:	200b      	movs	r0, #11
10009682:	4c46      	ldr	r4, [pc, #280]	; (1000979c <uart_init+0x188>)
10009684:	47a0      	blx	r4
		system_peripheral_reset(PERIPHERAL_UART1_IF);
10009686:	200c      	movs	r0, #12
10009688:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_CORE);
1000968a:	200b      	movs	r0, #11
1000968c:	4c44      	ldr	r4, [pc, #272]	; (100097a0 <uart_init+0x18c>)
1000968e:	47a0      	blx	r4
		system_clock_peripheral_enable(PERIPHERAL_UART1_IF);
10009690:	200c      	movs	r0, #12
10009692:	47a0      	blx	r4
		_uart_instances[1] = module;
10009694:	4b43      	ldr	r3, [pc, #268]	; (100097a4 <uart_init+0x190>)
10009696:	605d      	str	r5, [r3, #4]
		system_register_isr(RAM_ISR_TABLE_UARTRX1_INDEX, (uint32_t)uart_rx1_isr_handler);
10009698:	2012      	movs	r0, #18
1000969a:	4948      	ldr	r1, [pc, #288]	; (100097bc <uart_init+0x1a8>)
1000969c:	4c43      	ldr	r4, [pc, #268]	; (100097ac <uart_init+0x198>)
1000969e:	47a0      	blx	r4
		system_register_isr(RAM_ISR_TABLE_UARTTX1_INDEX, (uint32_t)uart_tx1_isr_handler);
100096a0:	2013      	movs	r0, #19
100096a2:	4947      	ldr	r1, [pc, #284]	; (100097c0 <uart_init+0x1ac>)
100096a4:	47a0      	blx	r4
100096a6:	4b43      	ldr	r3, [pc, #268]	; (100097b4 <uart_init+0x1a0>)
100096a8:	2204      	movs	r2, #4
100096aa:	601a      	str	r2, [r3, #0]
100096ac:	3204      	adds	r2, #4
100096ae:	601a      	str	r2, [r3, #0]
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
100096b0:	79fb      	ldrb	r3, [r7, #7]
		index = 4;
100096b2:	2204      	movs	r2, #4
100096b4:	4690      	mov	r8, r2
		NVIC_EnableIRQ(UART1_RX_IRQn);
		NVIC_EnableIRQ(UART1_TX_IRQn);
	}

	/* Set the pinmux for this UART module. */
	if(config->flow_control) {
100096b6:	2b00      	cmp	r3, #0
100096b8:	d152      	bne.n	10009760 <uart_init+0x14c>
		index = 4;
	} else {
		index = 2;
100096ba:	3302      	adds	r3, #2
100096bc:	4698      	mov	r8, r3
100096be:	e04f      	b.n	10009760 <uart_init+0x14c>
	}
	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
100096c0:	7830      	ldrb	r0, [r6, #0]
100096c2:	8a31      	ldrh	r1, [r6, #16]
100096c4:	47c8      	blx	r9
	if(config->flow_control) {
		index = 4;
	} else {
		index = 2;
	}
	for(i = 0; i < index; i++) {
100096c6:	3401      	adds	r4, #1
100096c8:	b2e4      	uxtb	r4, r4
100096ca:	3604      	adds	r6, #4
100096cc:	4544      	cmp	r4, r8
100096ce:	d3f7      	bcc.n	100096c0 <uart_init+0xac>
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
100096d0:	682b      	ldr	r3, [r5, #0]
100096d2:	7d1a      	ldrb	r2, [r3, #20]
100096d4:	07d2      	lsls	r2, r2, #31
100096d6:	d504      	bpl.n	100096e2 <uart_init+0xce>
100096d8:	2101      	movs	r1, #1
		i = module->hw->RECEIVE_DATA.reg;
100096da:	7c1a      	ldrb	r2, [r3, #16]
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
								(uint16_t)(config->pinmux_sel_pad[i]));
	}

	/* empty UART FIFO */
	while (module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY) {
100096dc:	7d1a      	ldrb	r2, [r3, #20]
100096de:	420a      	tst	r2, r1
100096e0:	d1fb      	bne.n	100096da <uart_init+0xc6>
		i = module->hw->RECEIVE_DATA.reg;
	}
	
	/* reset configuration register */
	module->hw->UART_CONFIGURATION.reg = 0;
100096e2:	2100      	movs	r1, #0
100096e4:	2220      	movs	r2, #32
100096e6:	5499      	strb	r1, [r3, r2]

	/* program the uart configuration. */
	if(config->flow_control) {
100096e8:	79fb      	ldrb	r3, [r7, #7]
		config_temp |= UART_UART_CONFIGURATION_CTS_ENABLE_1;
100096ea:	1e59      	subs	r1, r3, #1
100096ec:	418b      	sbcs	r3, r1
100096ee:	0159      	lsls	r1, r3, #5
100096f0:	797b      	ldrb	r3, [r7, #5]
100096f2:	793a      	ldrb	r2, [r7, #4]
100096f4:	4313      	orrs	r3, r2
	}
	config_temp |= config->data_bits;
	config_temp |= config->stop_bits;
100096f6:	430b      	orrs	r3, r1
	switch(config->parity) {
100096f8:	79ba      	ldrb	r2, [r7, #6]
100096fa:	2a02      	cmp	r2, #2
100096fc:	d00d      	beq.n	1000971a <uart_init+0x106>
100096fe:	b2d1      	uxtb	r1, r2
10009700:	2902      	cmp	r1, #2
10009702:	d802      	bhi.n	1000970a <uart_init+0xf6>
10009704:	2a01      	cmp	r2, #1
10009706:	d005      	beq.n	10009714 <uart_init+0x100>
10009708:	e00f      	b.n	1000972a <uart_init+0x116>
1000970a:	2a03      	cmp	r2, #3
1000970c:	d008      	beq.n	10009720 <uart_init+0x10c>
1000970e:	2a04      	cmp	r2, #4
10009710:	d009      	beq.n	10009726 <uart_init+0x112>
10009712:	e00a      	b.n	1000972a <uart_init+0x116>
		case UART_NO_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_0;
			break;

		case UART_EVEN_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
10009714:	2202      	movs	r2, #2
10009716:	4313      	orrs	r3, r2
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_0;
			break;
10009718:	e007      	b.n	1000972a <uart_init+0x116>

		case UART_ODD_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_1;
1000971a:	2206      	movs	r2, #6
1000971c:	4313      	orrs	r3, r2
			break;
1000971e:	e004      	b.n	1000972a <uart_init+0x116>

		case UART_SPACE_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_2;
10009720:	220a      	movs	r2, #10
10009722:	4313      	orrs	r3, r2
			break;
10009724:	e001      	b.n	1000972a <uart_init+0x116>

		case UART_MARK_PARITY:
			config_temp |= UART_UART_CONFIGURATION_PARITY_ENABLE_1;
			config_temp |= UART_UART_CONFIGURATION_PARITY_MODE_3;
10009726:	220e      	movs	r2, #14
10009728:	4313      	orrs	r3, r2
			break;

		default:
			break;
	}	
	module->hw->UART_CONFIGURATION.reg = config_temp;
1000972a:	2220      	movs	r2, #32
1000972c:	6829      	ldr	r1, [r5, #0]
1000972e:	548b      	strb	r3, [r1, r2]

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);
10009730:	683e      	ldr	r6, [r7, #0]
	uint16_t integerpart = 0;
	uint8_t fractionalpart = 0;
	uint32_t diff;
	uint8_t i = 0;

	clock = system_clock_get_value();
10009732:	4b24      	ldr	r3, [pc, #144]	; (100097c4 <uart_init+0x1b0>)
10009734:	4798      	blx	r3
10009736:	1c04      	adds	r4, r0, #0
	integerpart = clock / baud_rate;
10009738:	1c31      	adds	r1, r6, #0
1000973a:	4b23      	ldr	r3, [pc, #140]	; (100097c8 <uart_init+0x1b4>)
1000973c:	4798      	blx	r3
1000973e:	b282      	uxth	r2, r0
	diff = clock - (baud_rate * integerpart);
10009740:	0400      	lsls	r0, r0, #16
10009742:	0c00      	lsrs	r0, r0, #16
10009744:	4370      	muls	r0, r6
10009746:	1a20      	subs	r0, r4, r0
	i = 0;
	while(diff > (baud_rate / 16)) {
10009748:	0931      	lsrs	r1, r6, #4
1000974a:	4288      	cmp	r0, r1
1000974c:	d906      	bls.n	1000975c <uart_init+0x148>
1000974e:	2300      	movs	r3, #0
		i++;
10009750:	3301      	adds	r3, #1
10009752:	b2db      	uxtb	r3, r3
		diff -= (baud_rate / 16);
10009754:	1a40      	subs	r0, r0, r1

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
	while(diff > (baud_rate / 16)) {
10009756:	4288      	cmp	r0, r1
10009758:	d8fa      	bhi.n	10009750 <uart_init+0x13c>
1000975a:	e007      	b.n	1000976c <uart_init+0x158>
	uint8_t i = 0;

	clock = system_clock_get_value();
	integerpart = clock / baud_rate;
	diff = clock - (baud_rate * integerpart);
	i = 0;
1000975c:	2300      	movs	r3, #0
1000975e:	e005      	b.n	1000976c <uart_init+0x158>
10009760:	1c3e      	adds	r6, r7, #0
10009762:	3608      	adds	r6, #8
 *
 * \retval STATUS_OK                       The initialization was successful
 */
enum status_code uart_init(struct uart_module *const module, Uart * const hw,
		const struct uart_config *const config)
{
10009764:	2400      	movs	r4, #0
		index = 4;
	} else {
		index = 2;
	}
	for(i = 0; i < index; i++) {
		gpio_pinmux_cofiguration(config->pin_number_pad[i], \
10009766:	4b19      	ldr	r3, [pc, #100]	; (100097cc <uart_init+0x1b8>)
10009768:	4699      	mov	r9, r3
1000976a:	e7a9      	b.n	100096c0 <uart_init+0xac>
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;

	module->hw->UART_CLOCK_SOURCE.reg = UART_UART_CLOCK_SOURCE_CLOCK_SELECT_0;
1000976c:	2100      	movs	r1, #0
1000976e:	2028      	movs	r0, #40	; 0x28
10009770:	682c      	ldr	r4, [r5, #0]
10009772:	5421      	strb	r1, [r4, r0]
	i = 0;
	while(diff > (baud_rate / 16)) {
		i++;
		diff -= (baud_rate / 16);
	}
	fractionalpart = (i + 1) / 2;
10009774:	3301      	adds	r3, #1

	module->hw->UART_CLOCK_SOURCE.reg = UART_UART_CLOCK_SOURCE_CLOCK_SELECT_0;
	module->hw->UART_BAUD_RATE.reg =
10009776:	071b      	lsls	r3, r3, #28
10009778:	0f5b      	lsrs	r3, r3, #29
1000977a:	00d2      	lsls	r2, r2, #3
1000977c:	4313      	orrs	r3, r2
1000977e:	b29b      	uxth	r3, r3
10009780:	682a      	ldr	r2, [r5, #0]
10009782:	8493      	strh	r3, [r2, #36]	; 0x24
	module->hw->UART_CONFIGURATION.reg = config_temp;

	/* Calculate the baud rate. */
	uart_set_baudrate(module, config->baud_rate);

	module->hw->RX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at read time
10009784:	682b      	ldr	r3, [r5, #0]
10009786:	7619      	strb	r1, [r3, #24]
	module->hw->TX_INTERRUPT_MASK.reg = 0;	// disable int at initialization, enable it at write time
10009788:	682b      	ldr	r3, [r5, #0]
1000978a:	7219      	strb	r1, [r3, #8]
	
	return STATUS_OK;
}
1000978c:	2000      	movs	r0, #0
1000978e:	bc0c      	pop	{r2, r3}
10009790:	4690      	mov	r8, r2
10009792:	4699      	mov	r9, r3
10009794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10009796:	46c0      	nop			; (mov r8, r8)
10009798:	40004000 	.word	0x40004000
1000979c:	10008f49 	.word	0x10008f49
100097a0:	10008bed 	.word	0x10008bed
100097a4:	1000fd3c 	.word	0x1000fd3c
100097a8:	100093c1 	.word	0x100093c1
100097ac:	100093b1 	.word	0x100093b1
100097b0:	10009449 	.word	0x10009449
100097b4:	e000e100 	.word	0xe000e100
100097b8:	40005000 	.word	0x40005000
100097bc:	100094d5 	.word	0x100094d5
100097c0:	1000955d 	.word	0x1000955d
100097c4:	10008be1 	.word	0x10008be1
100097c8:	1000a79d 	.word	0x1000a79d
100097cc:	10008a05 	.word	0x10008a05

100097d0 <uart_write_wait>:
* \retval STATUS_OK         If the operation was completed
*/
enum status_code uart_write_wait(struct uart_module *const module,
		const uint8_t tx_data)
{
	while (!(module->hw->TRANSMIT_STATUS.reg & UART_TRANSMIT_STATUS_TX_FIFO_NOT_FULL));
100097d0:	6802      	ldr	r2, [r0, #0]
100097d2:	2001      	movs	r0, #1
100097d4:	7913      	ldrb	r3, [r2, #4]
100097d6:	4203      	tst	r3, r0
100097d8:	d0fc      	beq.n	100097d4 <uart_write_wait+0x4>

	module->hw->TRANSMIT_DATA.reg = tx_data;
100097da:	7011      	strb	r1, [r2, #0]
	
	return STATUS_OK;
}
100097dc:	2000      	movs	r0, #0
100097de:	4770      	bx	lr

100097e0 <uart_read_wait>:
* \retval STATUS_OK                If the operation was completed
*/
enum status_code uart_read_wait(struct uart_module *const module,
		uint8_t *const rx_data)
{
	while (!(module->hw->RECEIVE_STATUS.reg & UART_RECEIVE_STATUS_RX_FIFO_NOT_EMPTY));
100097e0:	6802      	ldr	r2, [r0, #0]
100097e2:	2001      	movs	r0, #1
100097e4:	7d13      	ldrb	r3, [r2, #20]
100097e6:	4203      	tst	r3, r0
100097e8:	d0fc      	beq.n	100097e4 <uart_read_wait+0x4>

	*rx_data = module->hw->RECEIVE_DATA.reg;
100097ea:	7c13      	ldrb	r3, [r2, #16]
100097ec:	700b      	strb	r3, [r1, #0]
	
	return STATUS_OK;
}
100097ee:	2000      	movs	r0, #0
100097f0:	4770      	bx	lr
100097f2:	46c0      	nop			; (mov r8, r8)

100097f4 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
100097f4:	1c03      	adds	r3, r0, #0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
100097f6:	4a06      	ldr	r2, [pc, #24]	; (10009810 <_sbrk+0x1c>)
100097f8:	6812      	ldr	r2, [r2, #0]
100097fa:	2a00      	cmp	r2, #0
100097fc:	d102      	bne.n	10009804 <_sbrk+0x10>
		heap = (unsigned char *)&_end;
100097fe:	4905      	ldr	r1, [pc, #20]	; (10009814 <_sbrk+0x20>)
10009800:	4a03      	ldr	r2, [pc, #12]	; (10009810 <_sbrk+0x1c>)
10009802:	6011      	str	r1, [r2, #0]
	}
	prev_heap = heap;
10009804:	4a02      	ldr	r2, [pc, #8]	; (10009810 <_sbrk+0x1c>)
10009806:	6810      	ldr	r0, [r2, #0]

	heap += incr;
10009808:	18c3      	adds	r3, r0, r3
1000980a:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
1000980c:	4770      	bx	lr
1000980e:	46c0      	nop			; (mov r8, r8)
10009810:	1000fcf4 	.word	0x1000fcf4
10009814:	10010698 	.word	0x10010698

10009818 <_close>:
}

extern int _close(int file)
{
	return -1;
}
10009818:	2001      	movs	r0, #1
1000981a:	4240      	negs	r0, r0
1000981c:	4770      	bx	lr
1000981e:	46c0      	nop			; (mov r8, r8)

10009820 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
10009820:	2380      	movs	r3, #128	; 0x80
10009822:	019b      	lsls	r3, r3, #6
10009824:	604b      	str	r3, [r1, #4]

	return 0;
}
10009826:	2000      	movs	r0, #0
10009828:	4770      	bx	lr
1000982a:	46c0      	nop			; (mov r8, r8)

1000982c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
1000982c:	2001      	movs	r0, #1
1000982e:	4770      	bx	lr

10009830 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
10009830:	2000      	movs	r0, #0
10009832:	4770      	bx	lr

10009834 <timer_callback>:

#define CONF_TIMER_RELOAD_VALUE 26000000/1000

static void timer_callback(void)
{
	task_1++;
10009834:	4a04      	ldr	r2, [pc, #16]	; (10009848 <timer_callback+0x14>)
10009836:	6813      	ldr	r3, [r2, #0]
10009838:	3301      	adds	r3, #1
1000983a:	6013      	str	r3, [r2, #0]
	task_2++;
1000983c:	4a03      	ldr	r2, [pc, #12]	; (1000984c <timer_callback+0x18>)
1000983e:	6813      	ldr	r3, [r2, #0]
10009840:	3301      	adds	r3, #1
10009842:	6013      	str	r3, [r2, #0]
}
10009844:	4770      	bx	lr
10009846:	46c0      	nop			; (mov r8, r8)
10009848:	1000fcf8 	.word	0x1000fcf8
1000984c:	1000fcfc 	.word	0x1000fcfc

10009850 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct uart_module *const module,
		uint8_t *c)
{
10009850:	b570      	push	{r4, r5, r6, lr}
10009852:	1c06      	adds	r6, r0, #0
10009854:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK != uart_read_wait(module, c));
10009856:	4c03      	ldr	r4, [pc, #12]	; (10009864 <usart_serial_getchar+0x14>)
10009858:	1c30      	adds	r0, r6, #0
1000985a:	1c29      	adds	r1, r5, #0
1000985c:	47a0      	blx	r4
1000985e:	2800      	cmp	r0, #0
10009860:	d1fa      	bne.n	10009858 <usart_serial_getchar+0x8>
}
10009862:	bd70      	pop	{r4, r5, r6, pc}
10009864:	100097e1 	.word	0x100097e1

10009868 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct uart_module *const module,
		uint8_t c)
{
10009868:	b570      	push	{r4, r5, r6, lr}
1000986a:	1c06      	adds	r6, r0, #0
1000986c:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=uart_write_wait(module, c));
1000986e:	4c03      	ldr	r4, [pc, #12]	; (1000987c <usart_serial_putchar+0x14>)
10009870:	1c30      	adds	r0, r6, #0
10009872:	1c29      	adds	r1, r5, #0
10009874:	47a0      	blx	r4
10009876:	2800      	cmp	r0, #0
10009878:	d1fa      	bne.n	10009870 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
1000987a:	bd70      	pop	{r4, r5, r6, pc}
1000987c:	100097d1 	.word	0x100097d1

10009880 <readQuatData>:
float ax, ay, az;
int16_t gyroCount[3];
float gx, gy, gz;

void readQuatData(float * destination)
{
10009880:	b570      	push	{r4, r5, r6, lr}
10009882:	b086      	sub	sp, #24
10009884:	1c06      	adds	r6, r0, #0
10009886:	2400      	movs	r4, #0
	uint8_t rawData[16];
	uint32_t data;
	for(uint8_t i = 0; i < 16; i++) {
		rawData[i] = i2c_sentral_read_reg(0x00 + i);
10009888:	4d24      	ldr	r5, [pc, #144]	; (1000991c <readQuatData+0x9c>)
1000988a:	b2e0      	uxtb	r0, r4
1000988c:	47a8      	blx	r5
1000988e:	ab02      	add	r3, sp, #8
10009890:	54e0      	strb	r0, [r4, r3]
10009892:	3401      	adds	r4, #1

void readQuatData(float * destination)
{
	uint8_t rawData[16];
	uint32_t data;
	for(uint8_t i = 0; i < 16; i++) {
10009894:	2c10      	cmp	r4, #16
10009896:	d1f8      	bne.n	1000988a <readQuatData+0xa>
		rawData[i] = i2c_sentral_read_reg(0x00 + i);
	}
	data = ((rawData[3] << 24)|(rawData[2] << 16)|(rawData[1] << 8) | rawData[0]) ;
10009898:	1c1c      	adds	r4, r3, #0
1000989a:	78db      	ldrb	r3, [r3, #3]
1000989c:	061a      	lsls	r2, r3, #24
1000989e:	78a3      	ldrb	r3, [r4, #2]
100098a0:	041b      	lsls	r3, r3, #16
100098a2:	4313      	orrs	r3, r2
100098a4:	7822      	ldrb	r2, [r4, #0]
100098a6:	4313      	orrs	r3, r2
100098a8:	7862      	ldrb	r2, [r4, #1]
100098aa:	0212      	lsls	r2, r2, #8
100098ac:	4313      	orrs	r3, r2
100098ae:	9301      	str	r3, [sp, #4]
	memcpy(&destination[0], &data, 4);
100098b0:	1c30      	adds	r0, r6, #0
100098b2:	a901      	add	r1, sp, #4
100098b4:	2204      	movs	r2, #4
100098b6:	4d1a      	ldr	r5, [pc, #104]	; (10009920 <readQuatData+0xa0>)
100098b8:	47a8      	blx	r5
	data = ((rawData[7] << 24)|(rawData[6] << 16)|(rawData[5] << 8) | rawData[4]) ;
100098ba:	79e3      	ldrb	r3, [r4, #7]
100098bc:	061a      	lsls	r2, r3, #24
100098be:	79a3      	ldrb	r3, [r4, #6]
100098c0:	041b      	lsls	r3, r3, #16
100098c2:	4313      	orrs	r3, r2
100098c4:	7922      	ldrb	r2, [r4, #4]
100098c6:	4313      	orrs	r3, r2
100098c8:	7962      	ldrb	r2, [r4, #5]
100098ca:	0212      	lsls	r2, r2, #8
100098cc:	4313      	orrs	r3, r2
100098ce:	9301      	str	r3, [sp, #4]
	memcpy(&destination[1], &data, 4);
100098d0:	1d30      	adds	r0, r6, #4
100098d2:	a901      	add	r1, sp, #4
100098d4:	2204      	movs	r2, #4
100098d6:	47a8      	blx	r5
	data = ((rawData[11] << 24)|(rawData[10] << 16)|(rawData[9] << 8) | rawData[8]) ;
100098d8:	7ae3      	ldrb	r3, [r4, #11]
100098da:	061a      	lsls	r2, r3, #24
100098dc:	7aa3      	ldrb	r3, [r4, #10]
100098de:	041b      	lsls	r3, r3, #16
100098e0:	4313      	orrs	r3, r2
100098e2:	7a22      	ldrb	r2, [r4, #8]
100098e4:	4313      	orrs	r3, r2
100098e6:	7a62      	ldrb	r2, [r4, #9]
100098e8:	0212      	lsls	r2, r2, #8
100098ea:	4313      	orrs	r3, r2
100098ec:	9301      	str	r3, [sp, #4]
	memcpy(&destination[2], &data, 4);
100098ee:	1c30      	adds	r0, r6, #0
100098f0:	3008      	adds	r0, #8
100098f2:	a901      	add	r1, sp, #4
100098f4:	2204      	movs	r2, #4
100098f6:	47a8      	blx	r5
	data = ((rawData[15] << 24)|(rawData[14] << 16)|(rawData[13] << 8) | rawData[12]) ;
100098f8:	7be3      	ldrb	r3, [r4, #15]
100098fa:	061a      	lsls	r2, r3, #24
100098fc:	7ba3      	ldrb	r3, [r4, #14]
100098fe:	041b      	lsls	r3, r3, #16
10009900:	4313      	orrs	r3, r2
10009902:	7b22      	ldrb	r2, [r4, #12]
10009904:	4313      	orrs	r3, r2
10009906:	7b62      	ldrb	r2, [r4, #13]
10009908:	0212      	lsls	r2, r2, #8
1000990a:	4313      	orrs	r3, r2
1000990c:	9301      	str	r3, [sp, #4]
	memcpy(&destination[3], &data, 4);
1000990e:	1c30      	adds	r0, r6, #0
10009910:	300c      	adds	r0, #12
10009912:	a901      	add	r1, sp, #4
10009914:	2204      	movs	r2, #4
10009916:	47a8      	blx	r5
}
10009918:	b006      	add	sp, #24
1000991a:	bd70      	pop	{r4, r5, r6, pc}
1000991c:	1000819d 	.word	0x1000819d
10009920:	1000cf2d 	.word	0x1000cf2d

10009924 <atan2>:
	destination[1] = (int16_t)((rawData[3] << 8) | rawData[2]) ;
	destination[2] = (int16_t)((rawData[5] << 8) | rawData[4]) ;
}

double atan2(double y, double x)
{
10009924:	b5f0      	push	{r4, r5, r6, r7, lr}
10009926:	464f      	mov	r7, r9
10009928:	b480      	push	{r7}
1000992a:	b082      	sub	sp, #8
1000992c:	9000      	str	r0, [sp, #0]
1000992e:	9101      	str	r1, [sp, #4]
10009930:	1c16      	adds	r6, r2, #0
10009932:	1c1f      	adds	r7, r3, #0
	if(x > 0){
10009934:	1c10      	adds	r0, r2, #0
10009936:	1c19      	adds	r1, r3, #0
10009938:	2200      	movs	r2, #0
1000993a:	2300      	movs	r3, #0
1000993c:	4c35      	ldr	r4, [pc, #212]	; (10009a14 <atan2+0xf0>)
1000993e:	47a0      	blx	r4
10009940:	2800      	cmp	r0, #0
10009942:	d008      	beq.n	10009956 <atan2+0x32>
		return atan(y/x);
10009944:	9800      	ldr	r0, [sp, #0]
10009946:	9901      	ldr	r1, [sp, #4]
10009948:	1c32      	adds	r2, r6, #0
1000994a:	1c3b      	adds	r3, r7, #0
1000994c:	4c32      	ldr	r4, [pc, #200]	; (10009a18 <atan2+0xf4>)
1000994e:	47a0      	blx	r4
10009950:	4b32      	ldr	r3, [pc, #200]	; (10009a1c <atan2+0xf8>)
10009952:	4798      	blx	r3
10009954:	e05a      	b.n	10009a0c <atan2+0xe8>
	}else if(x < 0 & y >= 0){
10009956:	1c30      	adds	r0, r6, #0
10009958:	1c39      	adds	r1, r7, #0
1000995a:	2200      	movs	r2, #0
1000995c:	2300      	movs	r3, #0
1000995e:	4c30      	ldr	r4, [pc, #192]	; (10009a20 <atan2+0xfc>)
10009960:	47a0      	blx	r4
10009962:	1c04      	adds	r4, r0, #0
10009964:	1e60      	subs	r0, r4, #1
10009966:	4184      	sbcs	r4, r0
10009968:	2c00      	cmp	r4, #0
1000996a:	d014      	beq.n	10009996 <atan2+0x72>
1000996c:	9800      	ldr	r0, [sp, #0]
1000996e:	9901      	ldr	r1, [sp, #4]
10009970:	2200      	movs	r2, #0
10009972:	2300      	movs	r3, #0
10009974:	4d2b      	ldr	r5, [pc, #172]	; (10009a24 <atan2+0x100>)
10009976:	47a8      	blx	r5
10009978:	2800      	cmp	r0, #0
1000997a:	d00c      	beq.n	10009996 <atan2+0x72>
		return (atan(y/x)+(22/7));
1000997c:	9800      	ldr	r0, [sp, #0]
1000997e:	9901      	ldr	r1, [sp, #4]
10009980:	1c32      	adds	r2, r6, #0
10009982:	1c3b      	adds	r3, r7, #0
10009984:	4c24      	ldr	r4, [pc, #144]	; (10009a18 <atan2+0xf4>)
10009986:	47a0      	blx	r4
10009988:	4b24      	ldr	r3, [pc, #144]	; (10009a1c <atan2+0xf8>)
1000998a:	4798      	blx	r3
1000998c:	2200      	movs	r2, #0
1000998e:	4b26      	ldr	r3, [pc, #152]	; (10009a28 <atan2+0x104>)
10009990:	4c26      	ldr	r4, [pc, #152]	; (10009a2c <atan2+0x108>)
10009992:	47a0      	blx	r4
10009994:	e03a      	b.n	10009a0c <atan2+0xe8>
	}else if(x <0 & y < 0){
10009996:	9800      	ldr	r0, [sp, #0]
10009998:	9901      	ldr	r1, [sp, #4]
1000999a:	2200      	movs	r2, #0
1000999c:	2300      	movs	r3, #0
1000999e:	4d20      	ldr	r5, [pc, #128]	; (10009a20 <atan2+0xfc>)
100099a0:	47a8      	blx	r5
100099a2:	1c03      	adds	r3, r0, #0
100099a4:	1e58      	subs	r0, r3, #1
100099a6:	4183      	sbcs	r3, r0
100099a8:	4699      	mov	r9, r3
100099aa:	2c00      	cmp	r4, #0
100099ac:	d00e      	beq.n	100099cc <atan2+0xa8>
100099ae:	2b00      	cmp	r3, #0
100099b0:	d00c      	beq.n	100099cc <atan2+0xa8>
		return (atan(y/x)-(22/7));
100099b2:	9800      	ldr	r0, [sp, #0]
100099b4:	9901      	ldr	r1, [sp, #4]
100099b6:	1c32      	adds	r2, r6, #0
100099b8:	1c3b      	adds	r3, r7, #0
100099ba:	4c17      	ldr	r4, [pc, #92]	; (10009a18 <atan2+0xf4>)
100099bc:	47a0      	blx	r4
100099be:	4b17      	ldr	r3, [pc, #92]	; (10009a1c <atan2+0xf8>)
100099c0:	4798      	blx	r3
100099c2:	2200      	movs	r2, #0
100099c4:	4b18      	ldr	r3, [pc, #96]	; (10009a28 <atan2+0x104>)
100099c6:	4c1a      	ldr	r4, [pc, #104]	; (10009a30 <atan2+0x10c>)
100099c8:	47a0      	blx	r4
100099ca:	e01f      	b.n	10009a0c <atan2+0xe8>
	}else if (x == 0 & y > 0){
100099cc:	1c30      	adds	r0, r6, #0
100099ce:	1c39      	adds	r1, r7, #0
100099d0:	2200      	movs	r2, #0
100099d2:	2300      	movs	r3, #0
100099d4:	4e17      	ldr	r6, [pc, #92]	; (10009a34 <atan2+0x110>)
100099d6:	47b0      	blx	r6
100099d8:	1c06      	adds	r6, r0, #0
100099da:	1e70      	subs	r0, r6, #1
100099dc:	4186      	sbcs	r6, r0
100099de:	2e00      	cmp	r6, #0
100099e0:	d007      	beq.n	100099f2 <atan2+0xce>
100099e2:	9800      	ldr	r0, [sp, #0]
100099e4:	9901      	ldr	r1, [sp, #4]
100099e6:	2200      	movs	r2, #0
100099e8:	2300      	movs	r3, #0
100099ea:	4c0a      	ldr	r4, [pc, #40]	; (10009a14 <atan2+0xf0>)
100099ec:	47a0      	blx	r4
100099ee:	2800      	cmp	r0, #0
100099f0:	d107      	bne.n	10009a02 <atan2+0xde>
		return (22/14);
	}else if(x == 0 & y < 0){
100099f2:	2e00      	cmp	r6, #0
100099f4:	d002      	beq.n	100099fc <atan2+0xd8>
100099f6:	464b      	mov	r3, r9
100099f8:	2b00      	cmp	r3, #0
100099fa:	d105      	bne.n	10009a08 <atan2+0xe4>
		return (-(22/14));
	}else
		return 0.0;
100099fc:	2000      	movs	r0, #0
100099fe:	2100      	movs	r1, #0
10009a00:	e004      	b.n	10009a0c <atan2+0xe8>
	}else if(x < 0 & y >= 0){
		return (atan(y/x)+(22/7));
	}else if(x <0 & y < 0){
		return (atan(y/x)-(22/7));
	}else if (x == 0 & y > 0){
		return (22/14);
10009a02:	2000      	movs	r0, #0
10009a04:	490c      	ldr	r1, [pc, #48]	; (10009a38 <atan2+0x114>)
10009a06:	e001      	b.n	10009a0c <atan2+0xe8>
	}else if(x == 0 & y < 0){
		return (-(22/14));
10009a08:	2000      	movs	r0, #0
10009a0a:	490c      	ldr	r1, [pc, #48]	; (10009a3c <atan2+0x118>)
	}else
		return 0.0;
} 
10009a0c:	b002      	add	sp, #8
10009a0e:	bc04      	pop	{r2}
10009a10:	4691      	mov	r9, r2
10009a12:	bdf0      	pop	{r4, r5, r6, r7, pc}
10009a14:	1000a915 	.word	0x1000a915
10009a18:	1000b7e5 	.word	0x1000b7e5
10009a1c:	10009d79 	.word	0x10009d79
10009a20:	1000a8ed 	.word	0x1000a8ed
10009a24:	1000a929 	.word	0x1000a929
10009a28:	40080000 	.word	0x40080000
10009a2c:	1000b195 	.word	0x1000b195
10009a30:	1000c595 	.word	0x1000c595
10009a34:	1000a8e1 	.word	0x1000a8e1
10009a38:	3ff00000 	.word	0x3ff00000
10009a3c:	bff00000 	.word	0xbff00000

10009a40 <main>:

int main(void)
{
10009a40:	b5f0      	push	{r4, r5, r6, r7, lr}
10009a42:	465f      	mov	r7, fp
10009a44:	4656      	mov	r6, sl
10009a46:	464d      	mov	r5, r9
10009a48:	4644      	mov	r4, r8
10009a4a:	b4f0      	push	{r4, r5, r6, r7}
10009a4c:	b093      	sub	sp, #76	; 0x4c
	 * Should not do it if you want the BLE functions.
	 */
	
	//SysTick->CTRL &= ~SysTick_CTRL_ENABLE_Msk;

	system_clock_config(CLOCK_RESOURCE_XO_26_MHZ, CLOCK_FREQ_26_MHZ);
10009a4e:	2000      	movs	r0, #0
10009a50:	2100      	movs	r1, #0
10009a52:	4b99      	ldr	r3, [pc, #612]	; (10009cb8 <main+0x278>)
10009a54:	4798      	blx	r3
}

static void configure_gpio_pins(void)
{
	struct gpio_config config_gpio_pin;
	gpio_get_config_defaults(&config_gpio_pin);
10009a56:	a808      	add	r0, sp, #32
10009a58:	4b98      	ldr	r3, [pc, #608]	; (10009cbc <main+0x27c>)
10009a5a:	4798      	blx	r3
	config_gpio_pin.direction = GPIO_PIN_DIR_OUTPUT;
10009a5c:	2301      	movs	r3, #1
10009a5e:	aa08      	add	r2, sp, #32
10009a60:	7013      	strb	r3, [r2, #0]
	gpio_pin_set_config(LED_0_PIN, &config_gpio_pin);
10009a62:	2016      	movs	r0, #22
10009a64:	1c11      	adds	r1, r2, #0
10009a66:	4b96      	ldr	r3, [pc, #600]	; (10009cc0 <main+0x280>)
10009a68:	4798      	blx	r3

static void configure_uart(void)
{
	struct uart_config config_uart;

	uart_get_config_defaults(&config_uart);
10009a6a:	a808      	add	r0, sp, #32
10009a6c:	4b95      	ldr	r3, [pc, #596]	; (10009cc4 <main+0x284>)
10009a6e:	4798      	blx	r3

	config_uart.baud_rate = 115200;
10009a70:	23e1      	movs	r3, #225	; 0xe1
10009a72:	025b      	lsls	r3, r3, #9
10009a74:	9308      	str	r3, [sp, #32]
	config_uart.pin_number_pad[0] = EDBG_CDC_SERCOM_PIN_PAD0;
10009a76:	2302      	movs	r3, #2
10009a78:	930a      	str	r3, [sp, #40]	; 0x28
	config_uart.pin_number_pad[1] = EDBG_CDC_SERCOM_PIN_PAD1;
10009a7a:	2203      	movs	r2, #3
10009a7c:	920b      	str	r2, [sp, #44]	; 0x2c
	config_uart.pin_number_pad[2] = EDBG_CDC_SERCOM_PIN_PAD2;
10009a7e:	3201      	adds	r2, #1
10009a80:	920c      	str	r2, [sp, #48]	; 0x30
	config_uart.pin_number_pad[3] = EDBG_CDC_SERCOM_PIN_PAD3;
10009a82:	3201      	adds	r2, #1
10009a84:	920d      	str	r2, [sp, #52]	; 0x34
	
	config_uart.pinmux_sel_pad[0] = EDBG_CDC_SERCOM_MUX_PAD0;
10009a86:	930e      	str	r3, [sp, #56]	; 0x38
	config_uart.pinmux_sel_pad[1] = EDBG_CDC_SERCOM_MUX_PAD1;
10009a88:	930f      	str	r3, [sp, #60]	; 0x3c
	config_uart.pinmux_sel_pad[2] = EDBG_CDC_SERCOM_MUX_PAD2;
10009a8a:	9310      	str	r3, [sp, #64]	; 0x40
	config_uart.pinmux_sel_pad[3] = EDBG_CDC_SERCOM_MUX_PAD3;
10009a8c:	9311      	str	r3, [sp, #68]	; 0x44

	while (uart_init(&uart_instance,
10009a8e:	4e8e      	ldr	r6, [pc, #568]	; (10009cc8 <main+0x288>)
10009a90:	4d8e      	ldr	r5, [pc, #568]	; (10009ccc <main+0x28c>)
10009a92:	4c8f      	ldr	r4, [pc, #572]	; (10009cd0 <main+0x290>)
10009a94:	1c30      	adds	r0, r6, #0
10009a96:	1c29      	adds	r1, r5, #0
10009a98:	aa08      	add	r2, sp, #32
10009a9a:	47a0      	blx	r4
10009a9c:	2800      	cmp	r0, #0
10009a9e:	d1f9      	bne.n	10009a94 <main+0x54>
static inline void stdio_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	stdio_base = (void *)module;
10009aa0:	4889      	ldr	r0, [pc, #548]	; (10009cc8 <main+0x288>)
10009aa2:	4b8c      	ldr	r3, [pc, #560]	; (10009cd4 <main+0x294>)
10009aa4:	6018      	str	r0, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
10009aa6:	4a8c      	ldr	r2, [pc, #560]	; (10009cd8 <main+0x298>)
10009aa8:	4b8c      	ldr	r3, [pc, #560]	; (10009cdc <main+0x29c>)
10009aaa:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
10009aac:	4a8c      	ldr	r2, [pc, #560]	; (10009ce0 <main+0x2a0>)
10009aae:	4b8d      	ldr	r3, [pc, #564]	; (10009ce4 <main+0x2a4>)
10009ab0:	601a      	str	r2, [r3, #0]
static inline bool usart_serial_init(
		struct uart_module *const module,
		Uart * const hw,
		const struct uart_config *const config)
{
	if (uart_init(module, hw, config) == STATUS_OK) {
10009ab2:	4986      	ldr	r1, [pc, #536]	; (10009ccc <main+0x28c>)
10009ab4:	aa08      	add	r2, sp, #32
10009ab6:	4b86      	ldr	r3, [pc, #536]	; (10009cd0 <main+0x290>)
10009ab8:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
10009aba:	4d8b      	ldr	r5, [pc, #556]	; (10009ce8 <main+0x2a8>)
10009abc:	682b      	ldr	r3, [r5, #0]
10009abe:	6898      	ldr	r0, [r3, #8]
10009ac0:	2100      	movs	r1, #0
10009ac2:	4c8a      	ldr	r4, [pc, #552]	; (10009cec <main+0x2ac>)
10009ac4:	47a0      	blx	r4
	setbuf(stdin, NULL);
10009ac6:	682b      	ldr	r3, [r5, #0]
10009ac8:	6858      	ldr	r0, [r3, #4]
10009aca:	2100      	movs	r1, #0
10009acc:	47a0      	blx	r4
}

static void configure_timer(void)
{
	struct timer_config config_timer;
	timer_get_config_defaults(&config_timer);
10009ace:	a808      	add	r0, sp, #32
10009ad0:	4b87      	ldr	r3, [pc, #540]	; (10009cf0 <main+0x2b0>)
10009ad2:	4798      	blx	r3
	config_timer.reload_value = CONF_TIMER_RELOAD_VALUE;
10009ad4:	4b87      	ldr	r3, [pc, #540]	; (10009cf4 <main+0x2b4>)
10009ad6:	9308      	str	r3, [sp, #32]
	timer_init(&config_timer);
10009ad8:	a808      	add	r0, sp, #32
10009ada:	4b87      	ldr	r3, [pc, #540]	; (10009cf8 <main+0x2b8>)
10009adc:	4798      	blx	r3
	timer_enable();
10009ade:	4b87      	ldr	r3, [pc, #540]	; (10009cfc <main+0x2bc>)
10009ae0:	4798      	blx	r3
}

static void configure_timer_callback(void)
{
	timer_register_callback(timer_callback);
10009ae2:	4887      	ldr	r0, [pc, #540]	; (10009d00 <main+0x2c0>)
10009ae4:	4b87      	ldr	r3, [pc, #540]	; (10009d04 <main+0x2c4>)
10009ae6:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[0] = (1 << ((uint32_t)(IRQn) & 0x1F));
10009ae8:	2280      	movs	r2, #128	; 0x80
10009aea:	04d2      	lsls	r2, r2, #19
10009aec:	4b86      	ldr	r3, [pc, #536]	; (10009d08 <main+0x2c8>)
10009aee:	601a      	str	r2, [r3, #0]
	
	configure_timer();
	
	configure_timer_callback();
	
	i2c_init_sentral();
10009af0:	4b86      	ldr	r3, [pc, #536]	; (10009d0c <main+0x2cc>)
10009af2:	4798      	blx	r3
	
	init_sentral();
10009af4:	4b86      	ldr	r3, [pc, #536]	; (10009d10 <main+0x2d0>)
10009af6:	4798      	blx	r3
	while (true)
	{
		if(task_1 > 100)
		{
			gpio_pin_toggle_output_level(LED_0_PIN);
			task_1 = 0;
10009af8:	4c86      	ldr	r4, [pc, #536]	; (10009d14 <main+0x2d4>)
	
	init_sentral();
	
	while (true)
	{
		if(task_1 > 100)
10009afa:	4b86      	ldr	r3, [pc, #536]	; (10009d14 <main+0x2d4>)
10009afc:	681b      	ldr	r3, [r3, #0]
10009afe:	2b64      	cmp	r3, #100	; 0x64
10009b00:	d904      	bls.n	10009b0c <main+0xcc>
		{
			gpio_pin_toggle_output_level(LED_0_PIN);
10009b02:	2016      	movs	r0, #22
10009b04:	4b84      	ldr	r3, [pc, #528]	; (10009d18 <main+0x2d8>)
10009b06:	4798      	blx	r3
			task_1 = 0;
10009b08:	2300      	movs	r3, #0
10009b0a:	6023      	str	r3, [r4, #0]
		}
		if(task_2 > 50)
10009b0c:	4b83      	ldr	r3, [pc, #524]	; (10009d1c <main+0x2dc>)
10009b0e:	681b      	ldr	r3, [r3, #0]
10009b10:	2b32      	cmp	r3, #50	; 0x32
10009b12:	d9f2      	bls.n	10009afa <main+0xba>
// 			acc_mac_filter = 0.1 * (acc_mac_filter + acc_mag - acc_mag_previous);
// 			acc_mag_previous = acc_mag;
			
			
			/*Quaternion data*/
			readQuatData(quat);
10009b14:	4d82      	ldr	r5, [pc, #520]	; (10009d20 <main+0x2e0>)
10009b16:	1c28      	adds	r0, r5, #0
10009b18:	4b82      	ldr	r3, [pc, #520]	; (10009d24 <main+0x2e4>)
10009b1a:	4798      	blx	r3
			gcvt(quat[0] , 5 , q0);
10009b1c:	4e82      	ldr	r6, [pc, #520]	; (10009d28 <main+0x2e8>)
10009b1e:	6828      	ldr	r0, [r5, #0]
10009b20:	47b0      	blx	r6
10009b22:	2205      	movs	r2, #5
10009b24:	4b81      	ldr	r3, [pc, #516]	; (10009d2c <main+0x2ec>)
10009b26:	4c82      	ldr	r4, [pc, #520]	; (10009d30 <main+0x2f0>)
10009b28:	46a3      	mov	fp, r4
10009b2a:	47a0      	blx	r4
			gcvt(quat[1] , 5 , q1);
10009b2c:	6868      	ldr	r0, [r5, #4]
10009b2e:	47b0      	blx	r6
10009b30:	2205      	movs	r2, #5
10009b32:	4b80      	ldr	r3, [pc, #512]	; (10009d34 <main+0x2f4>)
10009b34:	47a0      	blx	r4
			gcvt(quat[2] , 5 , q2);
10009b36:	68a8      	ldr	r0, [r5, #8]
10009b38:	47b0      	blx	r6
10009b3a:	2205      	movs	r2, #5
10009b3c:	4b7e      	ldr	r3, [pc, #504]	; (10009d38 <main+0x2f8>)
10009b3e:	47a0      	blx	r4
			gcvt(quat[3] , 5 , q3);
10009b40:	68e8      	ldr	r0, [r5, #12]
10009b42:	47b0      	blx	r6
10009b44:	2205      	movs	r2, #5
10009b46:	4b7d      	ldr	r3, [pc, #500]	; (10009d3c <main+0x2fc>)
10009b48:	47a0      	blx	r4
			//printf("%s:%s:%s:%s\n\r",q0,q1,q2,q3);
			
			heading = atan2((quat[0]*quat[0] - quat[1] * quat[1] -quat[2] * quat[2] + quat[3] * quat[3]) , (2 * (quat[0] * quat[1] + quat[2] * quat[3])));
10009b4a:	682b      	ldr	r3, [r5, #0]
10009b4c:	686a      	ldr	r2, [r5, #4]
10009b4e:	9201      	str	r2, [sp, #4]
10009b50:	68a9      	ldr	r1, [r5, #8]
10009b52:	9102      	str	r1, [sp, #8]
10009b54:	68e8      	ldr	r0, [r5, #12]
10009b56:	9003      	str	r0, [sp, #12]
10009b58:	4c79      	ldr	r4, [pc, #484]	; (10009d40 <main+0x300>)
10009b5a:	1c18      	adds	r0, r3, #0
10009b5c:	9304      	str	r3, [sp, #16]
10009b5e:	1c19      	adds	r1, r3, #0
10009b60:	47a0      	blx	r4
10009b62:	1c07      	adds	r7, r0, #0
10009b64:	9a01      	ldr	r2, [sp, #4]
10009b66:	1c10      	adds	r0, r2, #0
10009b68:	1c11      	adds	r1, r2, #0
10009b6a:	47a0      	blx	r4
10009b6c:	1c01      	adds	r1, r0, #0
10009b6e:	1c38      	adds	r0, r7, #0
10009b70:	4a74      	ldr	r2, [pc, #464]	; (10009d44 <main+0x304>)
10009b72:	4790      	blx	r2
10009b74:	1c07      	adds	r7, r0, #0
10009b76:	9902      	ldr	r1, [sp, #8]
10009b78:	1c08      	adds	r0, r1, #0
10009b7a:	47a0      	blx	r4
10009b7c:	1c01      	adds	r1, r0, #0
10009b7e:	1c38      	adds	r0, r7, #0
10009b80:	4a70      	ldr	r2, [pc, #448]	; (10009d44 <main+0x304>)
10009b82:	4790      	blx	r2
10009b84:	1c07      	adds	r7, r0, #0
10009b86:	9b03      	ldr	r3, [sp, #12]
10009b88:	1c18      	adds	r0, r3, #0
10009b8a:	1c19      	adds	r1, r3, #0
10009b8c:	47a0      	blx	r4
10009b8e:	1c01      	adds	r1, r0, #0
10009b90:	4a6d      	ldr	r2, [pc, #436]	; (10009d48 <main+0x308>)
10009b92:	4692      	mov	sl, r2
10009b94:	1c38      	adds	r0, r7, #0
10009b96:	4790      	blx	r2
10009b98:	47b0      	blx	r6
10009b9a:	9006      	str	r0, [sp, #24]
10009b9c:	9107      	str	r1, [sp, #28]
10009b9e:	9804      	ldr	r0, [sp, #16]
10009ba0:	9901      	ldr	r1, [sp, #4]
10009ba2:	47a0      	blx	r4
10009ba4:	1c07      	adds	r7, r0, #0
10009ba6:	9802      	ldr	r0, [sp, #8]
10009ba8:	9903      	ldr	r1, [sp, #12]
10009baa:	47a0      	blx	r4
10009bac:	1c01      	adds	r1, r0, #0
10009bae:	1c38      	adds	r0, r7, #0
10009bb0:	47d0      	blx	sl
10009bb2:	1c01      	adds	r1, r0, #0
10009bb4:	47d0      	blx	sl
10009bb6:	47b0      	blx	r6
10009bb8:	1c02      	adds	r2, r0, #0
10009bba:	1c0b      	adds	r3, r1, #0
10009bbc:	9806      	ldr	r0, [sp, #24]
10009bbe:	9907      	ldr	r1, [sp, #28]
10009bc0:	4f62      	ldr	r7, [pc, #392]	; (10009d4c <main+0x30c>)
10009bc2:	47b8      	blx	r7
10009bc4:	4f62      	ldr	r7, [pc, #392]	; (10009d50 <main+0x310>)
10009bc6:	46b8      	mov	r8, r7
10009bc8:	4f62      	ldr	r7, [pc, #392]	; (10009d54 <main+0x314>)
10009bca:	47b8      	blx	r7
10009bcc:	4647      	mov	r7, r8
10009bce:	6038      	str	r0, [r7, #0]
			pitch = asin((-2) * (quat[0] * quat[2] - quat[1] * quat[3]));
10009bd0:	9804      	ldr	r0, [sp, #16]
10009bd2:	9902      	ldr	r1, [sp, #8]
10009bd4:	47a0      	blx	r4
10009bd6:	1c07      	adds	r7, r0, #0
10009bd8:	9801      	ldr	r0, [sp, #4]
10009bda:	9903      	ldr	r1, [sp, #12]
10009bdc:	47a0      	blx	r4
10009bde:	1c01      	adds	r1, r0, #0
10009be0:	1c38      	adds	r0, r7, #0
10009be2:	4b58      	ldr	r3, [pc, #352]	; (10009d44 <main+0x304>)
10009be4:	4798      	blx	r3
10009be6:	21c0      	movs	r1, #192	; 0xc0
10009be8:	0609      	lsls	r1, r1, #24
10009bea:	47a0      	blx	r4
10009bec:	47b0      	blx	r6
10009bee:	4b5a      	ldr	r3, [pc, #360]	; (10009d58 <main+0x318>)
10009bf0:	4798      	blx	r3
10009bf2:	4b5a      	ldr	r3, [pc, #360]	; (10009d5c <main+0x31c>)
10009bf4:	4699      	mov	r9, r3
10009bf6:	4b57      	ldr	r3, [pc, #348]	; (10009d54 <main+0x314>)
10009bf8:	4798      	blx	r3
10009bfa:	464b      	mov	r3, r9
10009bfc:	6018      	str	r0, [r3, #0]
			roll = atan2((- quat[0] * quat[0] - quat[1] * quat[1] + quat[2] * quat[2] + quat[3] * quat[3]) , (2 * (quat[0] * quat[3] + quat[1] * quat[2])));
10009bfe:	682b      	ldr	r3, [r5, #0]
10009c00:	1c18      	adds	r0, r3, #0
10009c02:	686b      	ldr	r3, [r5, #4]
10009c04:	9301      	str	r3, [sp, #4]
10009c06:	68aa      	ldr	r2, [r5, #8]
10009c08:	9202      	str	r2, [sp, #8]
10009c0a:	68ed      	ldr	r5, [r5, #12]
10009c0c:	2180      	movs	r1, #128	; 0x80
10009c0e:	0609      	lsls	r1, r1, #24
10009c10:	4684      	mov	ip, r0
10009c12:	4461      	add	r1, ip
10009c14:	9003      	str	r0, [sp, #12]
10009c16:	47a0      	blx	r4
10009c18:	1c07      	adds	r7, r0, #0
10009c1a:	9b01      	ldr	r3, [sp, #4]
10009c1c:	1c18      	adds	r0, r3, #0
10009c1e:	1c19      	adds	r1, r3, #0
10009c20:	47a0      	blx	r4
10009c22:	1c01      	adds	r1, r0, #0
10009c24:	1c38      	adds	r0, r7, #0
10009c26:	4f47      	ldr	r7, [pc, #284]	; (10009d44 <main+0x304>)
10009c28:	47b8      	blx	r7
10009c2a:	1c07      	adds	r7, r0, #0
10009c2c:	9a02      	ldr	r2, [sp, #8]
10009c2e:	1c10      	adds	r0, r2, #0
10009c30:	1c11      	adds	r1, r2, #0
10009c32:	47a0      	blx	r4
10009c34:	1c01      	adds	r1, r0, #0
10009c36:	1c38      	adds	r0, r7, #0
10009c38:	47d0      	blx	sl
10009c3a:	1c07      	adds	r7, r0, #0
10009c3c:	1c28      	adds	r0, r5, #0
10009c3e:	1c29      	adds	r1, r5, #0
10009c40:	47a0      	blx	r4
10009c42:	1c01      	adds	r1, r0, #0
10009c44:	1c38      	adds	r0, r7, #0
10009c46:	47d0      	blx	sl
10009c48:	47b0      	blx	r6
10009c4a:	9004      	str	r0, [sp, #16]
10009c4c:	9105      	str	r1, [sp, #20]
10009c4e:	9803      	ldr	r0, [sp, #12]
10009c50:	1c29      	adds	r1, r5, #0
10009c52:	47a0      	blx	r4
10009c54:	1c05      	adds	r5, r0, #0
10009c56:	9801      	ldr	r0, [sp, #4]
10009c58:	9902      	ldr	r1, [sp, #8]
10009c5a:	47a0      	blx	r4
10009c5c:	1c01      	adds	r1, r0, #0
10009c5e:	1c28      	adds	r0, r5, #0
10009c60:	47d0      	blx	sl
10009c62:	1c01      	adds	r1, r0, #0
10009c64:	47d0      	blx	sl
10009c66:	47b0      	blx	r6
10009c68:	1c02      	adds	r2, r0, #0
10009c6a:	1c0b      	adds	r3, r1, #0
10009c6c:	9804      	ldr	r0, [sp, #16]
10009c6e:	9905      	ldr	r1, [sp, #20]
10009c70:	4c36      	ldr	r4, [pc, #216]	; (10009d4c <main+0x30c>)
10009c72:	47a0      	blx	r4
10009c74:	4b37      	ldr	r3, [pc, #220]	; (10009d54 <main+0x314>)
10009c76:	4798      	blx	r3
10009c78:	4b39      	ldr	r3, [pc, #228]	; (10009d60 <main+0x320>)
10009c7a:	6018      	str	r0, [r3, #0]
			
			gcvt(roll,5,temp_roll);
10009c7c:	47b0      	blx	r6
10009c7e:	4c39      	ldr	r4, [pc, #228]	; (10009d64 <main+0x324>)
10009c80:	2205      	movs	r2, #5
10009c82:	1c23      	adds	r3, r4, #0
10009c84:	47d8      	blx	fp
			gcvt(pitch,5,temp_pitch);
10009c86:	464b      	mov	r3, r9
10009c88:	6818      	ldr	r0, [r3, #0]
10009c8a:	47b0      	blx	r6
10009c8c:	4d36      	ldr	r5, [pc, #216]	; (10009d68 <main+0x328>)
10009c8e:	2205      	movs	r2, #5
10009c90:	1c2b      	adds	r3, r5, #0
10009c92:	47d8      	blx	fp
			gcvt(heading,5,temp_heading);
10009c94:	4643      	mov	r3, r8
10009c96:	6818      	ldr	r0, [r3, #0]
10009c98:	47b0      	blx	r6
10009c9a:	4e34      	ldr	r6, [pc, #208]	; (10009d6c <main+0x32c>)
10009c9c:	2205      	movs	r2, #5
10009c9e:	1c33      	adds	r3, r6, #0
10009ca0:	47d8      	blx	fp
			
			printf("%s:%s:%s\n\r", temp_roll, temp_pitch, temp_heading);
10009ca2:	4833      	ldr	r0, [pc, #204]	; (10009d70 <main+0x330>)
10009ca4:	1c21      	adds	r1, r4, #0
10009ca6:	1c2a      	adds	r2, r5, #0
10009ca8:	1c33      	adds	r3, r6, #0
10009caa:	4c32      	ldr	r4, [pc, #200]	; (10009d74 <main+0x334>)
10009cac:	47a0      	blx	r4
// 			gcvt(roll,5,temp_roll);
// 			gcvt(pitch,5,temp_pitch);
			
			//printf("%s:%s\n\r",temp_pitch,temp_roll);
			
			task_2 = 0;
10009cae:	2200      	movs	r2, #0
10009cb0:	4b1a      	ldr	r3, [pc, #104]	; (10009d1c <main+0x2dc>)
10009cb2:	601a      	str	r2, [r3, #0]
10009cb4:	e720      	b.n	10009af8 <main+0xb8>
10009cb6:	46c0      	nop			; (mov r8, r8)
10009cb8:	10008b5d 	.word	0x10008b5d
10009cbc:	100087d9 	.word	0x100087d9
10009cc0:	100087e9 	.word	0x100087e9
10009cc4:	100095e9 	.word	0x100095e9
10009cc8:	1000fd68 	.word	0x1000fd68
10009ccc:	40004000 	.word	0x40004000
10009cd0:	10009615 	.word	0x10009615
10009cd4:	1000fd34 	.word	0x1000fd34
10009cd8:	10009869 	.word	0x10009869
10009cdc:	1000fd30 	.word	0x1000fd30
10009ce0:	10009851 	.word	0x10009851
10009ce4:	1000fd2c 	.word	0x1000fd2c
10009ce8:	1000fccc 	.word	0x1000fccc
10009cec:	1000cf85 	.word	0x1000cf85
10009cf0:	100086a9 	.word	0x100086a9
10009cf4:	00006590 	.word	0x00006590
10009cf8:	10008709 	.word	0x10008709
10009cfc:	100086ed 	.word	0x100086ed
10009d00:	10009835 	.word	0x10009835
10009d04:	100086fd 	.word	0x100086fd
10009d08:	e000e100 	.word	0xe000e100
10009d0c:	100080e9 	.word	0x100080e9
10009d10:	10008279 	.word	0x10008279
10009d14:	1000fcf8 	.word	0x1000fcf8
10009d18:	100089b1 	.word	0x100089b1
10009d1c:	1000fcfc 	.word	0x1000fcfc
10009d20:	1000fd58 	.word	0x1000fd58
10009d24:	10009881 	.word	0x10009881
10009d28:	1000cc89 	.word	0x1000cc89
10009d2c:	1000fe54 	.word	0x1000fe54
10009d30:	1000ce8d 	.word	0x1000ce8d
10009d34:	1000fe34 	.word	0x1000fe34
10009d38:	1000fd8c 	.word	0x1000fd8c
10009d3c:	1000fe28 	.word	0x1000fe28
10009d40:	1000ac35 	.word	0x1000ac35
10009d44:	1000ae99 	.word	0x1000ae99
10009d48:	1000a93d 	.word	0x1000a93d
10009d4c:	10009925 	.word	0x10009925
10009d50:	1000fe8c 	.word	0x1000fe8c
10009d54:	1000cd31 	.word	0x1000cd31
10009d58:	1000a0bd 	.word	0x1000a0bd
10009d5c:	1000fe60 	.word	0x1000fe60
10009d60:	1000fe64 	.word	0x1000fe64
10009d64:	1000fd4c 	.word	0x1000fd4c
10009d68:	1000fdb8 	.word	0x1000fdb8
10009d6c:	1000fe74 	.word	0x1000fe74
10009d70:	1000f98c 	.word	0x1000f98c
10009d74:	1000cf51 	.word	0x1000cf51

10009d78 <atan>:
10009d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
10009d7a:	4656      	mov	r6, sl
10009d7c:	464d      	mov	r5, r9
10009d7e:	4644      	mov	r4, r8
10009d80:	465f      	mov	r7, fp
10009d82:	4ba5      	ldr	r3, [pc, #660]	; (1000a018 <atan+0x2a0>)
10009d84:	b4f0      	push	{r4, r5, r6, r7}
10009d86:	004e      	lsls	r6, r1, #1
10009d88:	4680      	mov	r8, r0
10009d8a:	4689      	mov	r9, r1
10009d8c:	468a      	mov	sl, r1
10009d8e:	0876      	lsrs	r6, r6, #1
10009d90:	429e      	cmp	r6, r3
10009d92:	dd0c      	ble.n	10009dae <atan+0x36>
10009d94:	4ba1      	ldr	r3, [pc, #644]	; (1000a01c <atan+0x2a4>)
10009d96:	429e      	cmp	r6, r3
10009d98:	dd00      	ble.n	10009d9c <atan+0x24>
10009d9a:	e0a0      	b.n	10009ede <atan+0x166>
10009d9c:	d100      	bne.n	10009da0 <atan+0x28>
10009d9e:	e09b      	b.n	10009ed8 <atan+0x160>
10009da0:	4653      	mov	r3, sl
10009da2:	2b00      	cmp	r3, #0
10009da4:	dc00      	bgt.n	10009da8 <atan+0x30>
10009da6:	e0de      	b.n	10009f66 <atan+0x1ee>
10009da8:	4b9d      	ldr	r3, [pc, #628]	; (1000a020 <atan+0x2a8>)
10009daa:	4a9e      	ldr	r2, [pc, #632]	; (1000a024 <atan+0x2ac>)
10009dac:	e09f      	b.n	10009eee <atan+0x176>
10009dae:	4b9e      	ldr	r3, [pc, #632]	; (1000a028 <atan+0x2b0>)
10009db0:	429e      	cmp	r6, r3
10009db2:	dd00      	ble.n	10009db6 <atan+0x3e>
10009db4:	e0b1      	b.n	10009f1a <atan+0x1a2>
10009db6:	4b9d      	ldr	r3, [pc, #628]	; (1000a02c <atan+0x2b4>)
10009db8:	429e      	cmp	r6, r3
10009dba:	dc00      	bgt.n	10009dbe <atan+0x46>
10009dbc:	e09f      	b.n	10009efe <atan+0x186>
10009dbe:	2301      	movs	r3, #1
10009dc0:	425b      	negs	r3, r3
10009dc2:	469b      	mov	fp, r3
10009dc4:	4642      	mov	r2, r8
10009dc6:	464b      	mov	r3, r9
10009dc8:	4640      	mov	r0, r8
10009dca:	4649      	mov	r1, r9
10009dcc:	f002 f948 	bl	1000c060 <__aeabi_dmul>
10009dd0:	1c06      	adds	r6, r0, #0
10009dd2:	1c0f      	adds	r7, r1, #0
10009dd4:	1c32      	adds	r2, r6, #0
10009dd6:	1c3b      	adds	r3, r7, #0
10009dd8:	f002 f942 	bl	1000c060 <__aeabi_dmul>
10009ddc:	1c04      	adds	r4, r0, #0
10009dde:	1c0d      	adds	r5, r1, #0
10009de0:	4a93      	ldr	r2, [pc, #588]	; (1000a030 <atan+0x2b8>)
10009de2:	4b94      	ldr	r3, [pc, #592]	; (1000a034 <atan+0x2bc>)
10009de4:	f002 f93c 	bl	1000c060 <__aeabi_dmul>
10009de8:	4a93      	ldr	r2, [pc, #588]	; (1000a038 <atan+0x2c0>)
10009dea:	4b94      	ldr	r3, [pc, #592]	; (1000a03c <atan+0x2c4>)
10009dec:	f001 f9d2 	bl	1000b194 <__aeabi_dadd>
10009df0:	1c22      	adds	r2, r4, #0
10009df2:	1c2b      	adds	r3, r5, #0
10009df4:	f002 f934 	bl	1000c060 <__aeabi_dmul>
10009df8:	4a91      	ldr	r2, [pc, #580]	; (1000a040 <atan+0x2c8>)
10009dfa:	4b92      	ldr	r3, [pc, #584]	; (1000a044 <atan+0x2cc>)
10009dfc:	f001 f9ca 	bl	1000b194 <__aeabi_dadd>
10009e00:	1c22      	adds	r2, r4, #0
10009e02:	1c2b      	adds	r3, r5, #0
10009e04:	f002 f92c 	bl	1000c060 <__aeabi_dmul>
10009e08:	4a8f      	ldr	r2, [pc, #572]	; (1000a048 <atan+0x2d0>)
10009e0a:	4b90      	ldr	r3, [pc, #576]	; (1000a04c <atan+0x2d4>)
10009e0c:	f001 f9c2 	bl	1000b194 <__aeabi_dadd>
10009e10:	1c22      	adds	r2, r4, #0
10009e12:	1c2b      	adds	r3, r5, #0
10009e14:	f002 f924 	bl	1000c060 <__aeabi_dmul>
10009e18:	4a8d      	ldr	r2, [pc, #564]	; (1000a050 <atan+0x2d8>)
10009e1a:	4b8e      	ldr	r3, [pc, #568]	; (1000a054 <atan+0x2dc>)
10009e1c:	f001 f9ba 	bl	1000b194 <__aeabi_dadd>
10009e20:	1c22      	adds	r2, r4, #0
10009e22:	1c2b      	adds	r3, r5, #0
10009e24:	f002 f91c 	bl	1000c060 <__aeabi_dmul>
10009e28:	4a8b      	ldr	r2, [pc, #556]	; (1000a058 <atan+0x2e0>)
10009e2a:	4b8c      	ldr	r3, [pc, #560]	; (1000a05c <atan+0x2e4>)
10009e2c:	f001 f9b2 	bl	1000b194 <__aeabi_dadd>
10009e30:	1c32      	adds	r2, r6, #0
10009e32:	1c3b      	adds	r3, r7, #0
10009e34:	f002 f914 	bl	1000c060 <__aeabi_dmul>
10009e38:	4a89      	ldr	r2, [pc, #548]	; (1000a060 <atan+0x2e8>)
10009e3a:	4b8a      	ldr	r3, [pc, #552]	; (1000a064 <atan+0x2ec>)
10009e3c:	1c06      	adds	r6, r0, #0
10009e3e:	1c0f      	adds	r7, r1, #0
10009e40:	1c20      	adds	r0, r4, #0
10009e42:	1c29      	adds	r1, r5, #0
10009e44:	f002 f90c 	bl	1000c060 <__aeabi_dmul>
10009e48:	4a87      	ldr	r2, [pc, #540]	; (1000a068 <atan+0x2f0>)
10009e4a:	4b88      	ldr	r3, [pc, #544]	; (1000a06c <atan+0x2f4>)
10009e4c:	f002 fba2 	bl	1000c594 <__aeabi_dsub>
10009e50:	1c22      	adds	r2, r4, #0
10009e52:	1c2b      	adds	r3, r5, #0
10009e54:	f002 f904 	bl	1000c060 <__aeabi_dmul>
10009e58:	4a85      	ldr	r2, [pc, #532]	; (1000a070 <atan+0x2f8>)
10009e5a:	4b86      	ldr	r3, [pc, #536]	; (1000a074 <atan+0x2fc>)
10009e5c:	f002 fb9a 	bl	1000c594 <__aeabi_dsub>
10009e60:	1c22      	adds	r2, r4, #0
10009e62:	1c2b      	adds	r3, r5, #0
10009e64:	f002 f8fc 	bl	1000c060 <__aeabi_dmul>
10009e68:	4a83      	ldr	r2, [pc, #524]	; (1000a078 <atan+0x300>)
10009e6a:	4b84      	ldr	r3, [pc, #528]	; (1000a07c <atan+0x304>)
10009e6c:	f002 fb92 	bl	1000c594 <__aeabi_dsub>
10009e70:	1c22      	adds	r2, r4, #0
10009e72:	1c2b      	adds	r3, r5, #0
10009e74:	f002 f8f4 	bl	1000c060 <__aeabi_dmul>
10009e78:	4a81      	ldr	r2, [pc, #516]	; (1000a080 <atan+0x308>)
10009e7a:	4b82      	ldr	r3, [pc, #520]	; (1000a084 <atan+0x30c>)
10009e7c:	f002 fb8a 	bl	1000c594 <__aeabi_dsub>
10009e80:	1c22      	adds	r2, r4, #0
10009e82:	1c2b      	adds	r3, r5, #0
10009e84:	f002 f8ec 	bl	1000c060 <__aeabi_dmul>
10009e88:	1c0b      	adds	r3, r1, #0
10009e8a:	4659      	mov	r1, fp
10009e8c:	1c02      	adds	r2, r0, #0
10009e8e:	3101      	adds	r1, #1
10009e90:	d100      	bne.n	10009e94 <atan+0x11c>
10009e92:	e070      	b.n	10009f76 <atan+0x1fe>
10009e94:	4659      	mov	r1, fp
10009e96:	1c30      	adds	r0, r6, #0
10009e98:	00cc      	lsls	r4, r1, #3
10009e9a:	1c39      	adds	r1, r7, #0
10009e9c:	f001 f97a 	bl	1000b194 <__aeabi_dadd>
10009ea0:	4642      	mov	r2, r8
10009ea2:	464b      	mov	r3, r9
10009ea4:	f002 f8dc 	bl	1000c060 <__aeabi_dmul>
10009ea8:	4d77      	ldr	r5, [pc, #476]	; (1000a088 <atan+0x310>)
10009eaa:	4b78      	ldr	r3, [pc, #480]	; (1000a08c <atan+0x314>)
10009eac:	192d      	adds	r5, r5, r4
10009eae:	191c      	adds	r4, r3, r4
10009eb0:	6822      	ldr	r2, [r4, #0]
10009eb2:	6863      	ldr	r3, [r4, #4]
10009eb4:	f002 fb6e 	bl	1000c594 <__aeabi_dsub>
10009eb8:	4642      	mov	r2, r8
10009eba:	464b      	mov	r3, r9
10009ebc:	f002 fb6a 	bl	1000c594 <__aeabi_dsub>
10009ec0:	1c02      	adds	r2, r0, #0
10009ec2:	1c0b      	adds	r3, r1, #0
10009ec4:	6828      	ldr	r0, [r5, #0]
10009ec6:	6869      	ldr	r1, [r5, #4]
10009ec8:	f002 fb64 	bl	1000c594 <__aeabi_dsub>
10009ecc:	4653      	mov	r3, sl
10009ece:	1c0a      	adds	r2, r1, #0
10009ed0:	2b00      	cmp	r3, #0
10009ed2:	db4b      	blt.n	10009f6c <atan+0x1f4>
10009ed4:	1c03      	adds	r3, r0, #0
10009ed6:	e00a      	b.n	10009eee <atan+0x176>
10009ed8:	2800      	cmp	r0, #0
10009eda:	d100      	bne.n	10009ede <atan+0x166>
10009edc:	e760      	b.n	10009da0 <atan+0x28>
10009ede:	4642      	mov	r2, r8
10009ee0:	464b      	mov	r3, r9
10009ee2:	4640      	mov	r0, r8
10009ee4:	4649      	mov	r1, r9
10009ee6:	f001 f955 	bl	1000b194 <__aeabi_dadd>
10009eea:	1c03      	adds	r3, r0, #0
10009eec:	1c0a      	adds	r2, r1, #0
10009eee:	1c18      	adds	r0, r3, #0
10009ef0:	1c11      	adds	r1, r2, #0
10009ef2:	bc3c      	pop	{r2, r3, r4, r5}
10009ef4:	4690      	mov	r8, r2
10009ef6:	4699      	mov	r9, r3
10009ef8:	46a2      	mov	sl, r4
10009efa:	46ab      	mov	fp, r5
10009efc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
10009efe:	4a64      	ldr	r2, [pc, #400]	; (1000a090 <atan+0x318>)
10009f00:	4b64      	ldr	r3, [pc, #400]	; (1000a094 <atan+0x31c>)
10009f02:	f001 f947 	bl	1000b194 <__aeabi_dadd>
10009f06:	2200      	movs	r2, #0
10009f08:	4b63      	ldr	r3, [pc, #396]	; (1000a098 <atan+0x320>)
10009f0a:	f000 fd03 	bl	1000a914 <__aeabi_dcmpgt>
10009f0e:	2800      	cmp	r0, #0
10009f10:	d100      	bne.n	10009f14 <atan+0x19c>
10009f12:	e754      	b.n	10009dbe <atan+0x46>
10009f14:	4643      	mov	r3, r8
10009f16:	464a      	mov	r2, r9
10009f18:	e7e9      	b.n	10009eee <atan+0x176>
10009f1a:	f000 f8cb 	bl	1000a0b4 <fabs>
10009f1e:	4b5f      	ldr	r3, [pc, #380]	; (1000a09c <atan+0x324>)
10009f20:	1c04      	adds	r4, r0, #0
10009f22:	1c0d      	adds	r5, r1, #0
10009f24:	429e      	cmp	r6, r3
10009f26:	dc37      	bgt.n	10009f98 <atan+0x220>
10009f28:	4b5d      	ldr	r3, [pc, #372]	; (1000a0a0 <atan+0x328>)
10009f2a:	429e      	cmp	r6, r3
10009f2c:	dc5d      	bgt.n	10009fea <atan+0x272>
10009f2e:	1c22      	adds	r2, r4, #0
10009f30:	1c2b      	adds	r3, r5, #0
10009f32:	f001 f92f 	bl	1000b194 <__aeabi_dadd>
10009f36:	2200      	movs	r2, #0
10009f38:	4b57      	ldr	r3, [pc, #348]	; (1000a098 <atan+0x320>)
10009f3a:	f002 fb2b 	bl	1000c594 <__aeabi_dsub>
10009f3e:	2380      	movs	r3, #128	; 0x80
10009f40:	1c06      	adds	r6, r0, #0
10009f42:	1c0f      	adds	r7, r1, #0
10009f44:	2200      	movs	r2, #0
10009f46:	05db      	lsls	r3, r3, #23
10009f48:	1c20      	adds	r0, r4, #0
10009f4a:	1c29      	adds	r1, r5, #0
10009f4c:	f001 f922 	bl	1000b194 <__aeabi_dadd>
10009f50:	1c0b      	adds	r3, r1, #0
10009f52:	1c02      	adds	r2, r0, #0
10009f54:	1c39      	adds	r1, r7, #0
10009f56:	1c30      	adds	r0, r6, #0
10009f58:	f001 fc44 	bl	1000b7e4 <__aeabi_ddiv>
10009f5c:	2300      	movs	r3, #0
10009f5e:	4680      	mov	r8, r0
10009f60:	4689      	mov	r9, r1
10009f62:	469b      	mov	fp, r3
10009f64:	e72e      	b.n	10009dc4 <atan+0x4c>
10009f66:	4b2e      	ldr	r3, [pc, #184]	; (1000a020 <atan+0x2a8>)
10009f68:	4a4e      	ldr	r2, [pc, #312]	; (1000a0a4 <atan+0x32c>)
10009f6a:	e7c0      	b.n	10009eee <atan+0x176>
10009f6c:	2280      	movs	r2, #128	; 0x80
10009f6e:	0612      	lsls	r2, r2, #24
10009f70:	1c03      	adds	r3, r0, #0
10009f72:	188a      	adds	r2, r1, r2
10009f74:	e7bb      	b.n	10009eee <atan+0x176>
10009f76:	1c30      	adds	r0, r6, #0
10009f78:	1c39      	adds	r1, r7, #0
10009f7a:	f001 f90b 	bl	1000b194 <__aeabi_dadd>
10009f7e:	4642      	mov	r2, r8
10009f80:	464b      	mov	r3, r9
10009f82:	f002 f86d 	bl	1000c060 <__aeabi_dmul>
10009f86:	1c02      	adds	r2, r0, #0
10009f88:	1c0b      	adds	r3, r1, #0
10009f8a:	4640      	mov	r0, r8
10009f8c:	4649      	mov	r1, r9
10009f8e:	f002 fb01 	bl	1000c594 <__aeabi_dsub>
10009f92:	1c03      	adds	r3, r0, #0
10009f94:	1c0a      	adds	r2, r1, #0
10009f96:	e7aa      	b.n	10009eee <atan+0x176>
10009f98:	4b43      	ldr	r3, [pc, #268]	; (1000a0a8 <atan+0x330>)
10009f9a:	429e      	cmp	r6, r3
10009f9c:	dc1a      	bgt.n	10009fd4 <atan+0x25c>
10009f9e:	2200      	movs	r2, #0
10009fa0:	4b42      	ldr	r3, [pc, #264]	; (1000a0ac <atan+0x334>)
10009fa2:	f002 faf7 	bl	1000c594 <__aeabi_dsub>
10009fa6:	2200      	movs	r2, #0
10009fa8:	1c06      	adds	r6, r0, #0
10009faa:	1c0f      	adds	r7, r1, #0
10009fac:	4b3f      	ldr	r3, [pc, #252]	; (1000a0ac <atan+0x334>)
10009fae:	1c20      	adds	r0, r4, #0
10009fb0:	1c29      	adds	r1, r5, #0
10009fb2:	f002 f855 	bl	1000c060 <__aeabi_dmul>
10009fb6:	2200      	movs	r2, #0
10009fb8:	4b37      	ldr	r3, [pc, #220]	; (1000a098 <atan+0x320>)
10009fba:	f001 f8eb 	bl	1000b194 <__aeabi_dadd>
10009fbe:	1c0b      	adds	r3, r1, #0
10009fc0:	1c02      	adds	r2, r0, #0
10009fc2:	1c39      	adds	r1, r7, #0
10009fc4:	1c30      	adds	r0, r6, #0
10009fc6:	f001 fc0d 	bl	1000b7e4 <__aeabi_ddiv>
10009fca:	2302      	movs	r3, #2
10009fcc:	4680      	mov	r8, r0
10009fce:	4689      	mov	r9, r1
10009fd0:	469b      	mov	fp, r3
10009fd2:	e6f7      	b.n	10009dc4 <atan+0x4c>
10009fd4:	1c2b      	adds	r3, r5, #0
10009fd6:	2000      	movs	r0, #0
10009fd8:	4935      	ldr	r1, [pc, #212]	; (1000a0b0 <atan+0x338>)
10009fda:	1c22      	adds	r2, r4, #0
10009fdc:	f001 fc02 	bl	1000b7e4 <__aeabi_ddiv>
10009fe0:	2303      	movs	r3, #3
10009fe2:	4680      	mov	r8, r0
10009fe4:	4689      	mov	r9, r1
10009fe6:	469b      	mov	fp, r3
10009fe8:	e6ec      	b.n	10009dc4 <atan+0x4c>
10009fea:	2200      	movs	r2, #0
10009fec:	4b2a      	ldr	r3, [pc, #168]	; (1000a098 <atan+0x320>)
10009fee:	f002 fad1 	bl	1000c594 <__aeabi_dsub>
10009ff2:	2200      	movs	r2, #0
10009ff4:	1c06      	adds	r6, r0, #0
10009ff6:	1c0f      	adds	r7, r1, #0
10009ff8:	4b27      	ldr	r3, [pc, #156]	; (1000a098 <atan+0x320>)
10009ffa:	1c20      	adds	r0, r4, #0
10009ffc:	1c29      	adds	r1, r5, #0
10009ffe:	f001 f8c9 	bl	1000b194 <__aeabi_dadd>
1000a002:	1c0b      	adds	r3, r1, #0
1000a004:	1c02      	adds	r2, r0, #0
1000a006:	1c39      	adds	r1, r7, #0
1000a008:	1c30      	adds	r0, r6, #0
1000a00a:	f001 fbeb 	bl	1000b7e4 <__aeabi_ddiv>
1000a00e:	2301      	movs	r3, #1
1000a010:	4680      	mov	r8, r0
1000a012:	4689      	mov	r9, r1
1000a014:	469b      	mov	fp, r3
1000a016:	e6d5      	b.n	10009dc4 <atan+0x4c>
1000a018:	440fffff 	.word	0x440fffff
1000a01c:	7ff00000 	.word	0x7ff00000
1000a020:	54442d18 	.word	0x54442d18
1000a024:	3ff921fb 	.word	0x3ff921fb
1000a028:	3fdbffff 	.word	0x3fdbffff
1000a02c:	3e1fffff 	.word	0x3e1fffff
1000a030:	e322da11 	.word	0xe322da11
1000a034:	3f90ad3a 	.word	0x3f90ad3a
1000a038:	24760deb 	.word	0x24760deb
1000a03c:	3fa97b4b 	.word	0x3fa97b4b
1000a040:	a0d03d51 	.word	0xa0d03d51
1000a044:	3fb10d66 	.word	0x3fb10d66
1000a048:	c54c206e 	.word	0xc54c206e
1000a04c:	3fb745cd 	.word	0x3fb745cd
1000a050:	920083ff 	.word	0x920083ff
1000a054:	3fc24924 	.word	0x3fc24924
1000a058:	5555550d 	.word	0x5555550d
1000a05c:	3fd55555 	.word	0x3fd55555
1000a060:	2c6a6c2f 	.word	0x2c6a6c2f
1000a064:	bfa2b444 	.word	0xbfa2b444
1000a068:	52defd9a 	.word	0x52defd9a
1000a06c:	3fadde2d 	.word	0x3fadde2d
1000a070:	af749a6d 	.word	0xaf749a6d
1000a074:	3fb3b0f2 	.word	0x3fb3b0f2
1000a078:	fe231671 	.word	0xfe231671
1000a07c:	3fbc71c6 	.word	0x3fbc71c6
1000a080:	9998ebc4 	.word	0x9998ebc4
1000a084:	3fc99999 	.word	0x3fc99999
1000a088:	1000f9b8 	.word	0x1000f9b8
1000a08c:	1000f998 	.word	0x1000f998
1000a090:	8800759c 	.word	0x8800759c
1000a094:	7e37e43c 	.word	0x7e37e43c
1000a098:	3ff00000 	.word	0x3ff00000
1000a09c:	3ff2ffff 	.word	0x3ff2ffff
1000a0a0:	3fe5ffff 	.word	0x3fe5ffff
1000a0a4:	bff921fb 	.word	0xbff921fb
1000a0a8:	40037fff 	.word	0x40037fff
1000a0ac:	3ff80000 	.word	0x3ff80000
1000a0b0:	bff00000 	.word	0xbff00000

1000a0b4 <fabs>:
1000a0b4:	0049      	lsls	r1, r1, #1
1000a0b6:	084b      	lsrs	r3, r1, #1
1000a0b8:	1c19      	adds	r1, r3, #0
1000a0ba:	4770      	bx	lr

1000a0bc <asin>:
1000a0bc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a0be:	4647      	mov	r7, r8
1000a0c0:	b480      	push	{r7}
1000a0c2:	b08c      	sub	sp, #48	; 0x30
1000a0c4:	1c04      	adds	r4, r0, #0
1000a0c6:	1c0d      	adds	r5, r1, #0
1000a0c8:	f000 f852 	bl	1000a170 <__ieee754_asin>
1000a0cc:	4b24      	ldr	r3, [pc, #144]	; (1000a160 <asin+0xa4>)
1000a0ce:	1c06      	adds	r6, r0, #0
1000a0d0:	4698      	mov	r8, r3
1000a0d2:	781b      	ldrb	r3, [r3, #0]
1000a0d4:	1c0f      	adds	r7, r1, #0
1000a0d6:	b25b      	sxtb	r3, r3
1000a0d8:	3301      	adds	r3, #1
1000a0da:	d005      	beq.n	1000a0e8 <asin+0x2c>
1000a0dc:	1c20      	adds	r0, r4, #0
1000a0de:	1c29      	adds	r1, r5, #0
1000a0e0:	f000 fb26 	bl	1000a730 <__fpclassifyd>
1000a0e4:	2800      	cmp	r0, #0
1000a0e6:	d105      	bne.n	1000a0f4 <asin+0x38>
1000a0e8:	1c30      	adds	r0, r6, #0
1000a0ea:	1c39      	adds	r1, r7, #0
1000a0ec:	b00c      	add	sp, #48	; 0x30
1000a0ee:	bc04      	pop	{r2}
1000a0f0:	4690      	mov	r8, r2
1000a0f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a0f4:	1c20      	adds	r0, r4, #0
1000a0f6:	1c29      	adds	r1, r5, #0
1000a0f8:	f7ff ffdc 	bl	1000a0b4 <fabs>
1000a0fc:	2200      	movs	r2, #0
1000a0fe:	4b19      	ldr	r3, [pc, #100]	; (1000a164 <asin+0xa8>)
1000a100:	f000 fc08 	bl	1000a914 <__aeabi_dcmpgt>
1000a104:	2800      	cmp	r0, #0
1000a106:	d0ef      	beq.n	1000a0e8 <asin+0x2c>
1000a108:	2301      	movs	r3, #1
1000a10a:	9302      	str	r3, [sp, #8]
1000a10c:	4b16      	ldr	r3, [pc, #88]	; (1000a168 <asin+0xac>)
1000a10e:	4817      	ldr	r0, [pc, #92]	; (1000a16c <asin+0xb0>)
1000a110:	9303      	str	r3, [sp, #12]
1000a112:	2300      	movs	r3, #0
1000a114:	9406      	str	r4, [sp, #24]
1000a116:	9507      	str	r5, [sp, #28]
1000a118:	930a      	str	r3, [sp, #40]	; 0x28
1000a11a:	9404      	str	r4, [sp, #16]
1000a11c:	9505      	str	r5, [sp, #20]
1000a11e:	f000 fb37 	bl	1000a790 <nan>
1000a122:	4643      	mov	r3, r8
1000a124:	781b      	ldrb	r3, [r3, #0]
1000a126:	9008      	str	r0, [sp, #32]
1000a128:	9109      	str	r1, [sp, #36]	; 0x24
1000a12a:	b25b      	sxtb	r3, r3
1000a12c:	2b02      	cmp	r3, #2
1000a12e:	d00b      	beq.n	1000a148 <asin+0x8c>
1000a130:	a802      	add	r0, sp, #8
1000a132:	f000 fb2b 	bl	1000a78c <matherr>
1000a136:	2800      	cmp	r0, #0
1000a138:	d006      	beq.n	1000a148 <asin+0x8c>
1000a13a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000a13c:	9301      	str	r3, [sp, #4]
1000a13e:	2b00      	cmp	r3, #0
1000a140:	d107      	bne.n	1000a152 <asin+0x96>
1000a142:	9e08      	ldr	r6, [sp, #32]
1000a144:	9f09      	ldr	r7, [sp, #36]	; 0x24
1000a146:	e7cf      	b.n	1000a0e8 <asin+0x2c>
1000a148:	f002 fec4 	bl	1000ced4 <__errno>
1000a14c:	2321      	movs	r3, #33	; 0x21
1000a14e:	6003      	str	r3, [r0, #0]
1000a150:	e7f3      	b.n	1000a13a <asin+0x7e>
1000a152:	f002 febf 	bl	1000ced4 <__errno>
1000a156:	9b0a      	ldr	r3, [sp, #40]	; 0x28
1000a158:	9301      	str	r3, [sp, #4]
1000a15a:	6003      	str	r3, [r0, #0]
1000a15c:	e7f1      	b.n	1000a142 <asin+0x86>
1000a15e:	46c0      	nop			; (mov r8, r8)
1000a160:	1000fc68 	.word	0x1000fc68
1000a164:	3ff00000 	.word	0x3ff00000
1000a168:	1000f9d8 	.word	0x1000f9d8
1000a16c:	1000f9dc 	.word	0x1000f9dc

1000a170 <__ieee754_asin>:
1000a170:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a172:	4657      	mov	r7, sl
1000a174:	464e      	mov	r6, r9
1000a176:	b4c0      	push	{r6, r7}
1000a178:	4bd0      	ldr	r3, [pc, #832]	; (1000a4bc <__ieee754_asin+0x34c>)
1000a17a:	004e      	lsls	r6, r1, #1
1000a17c:	b089      	sub	sp, #36	; 0x24
1000a17e:	1c07      	adds	r7, r0, #0
1000a180:	468a      	mov	sl, r1
1000a182:	4689      	mov	r9, r1
1000a184:	0876      	lsrs	r6, r6, #1
1000a186:	429e      	cmp	r6, r3
1000a188:	dd13      	ble.n	1000a1b2 <__ieee754_asin+0x42>
1000a18a:	4bcd      	ldr	r3, [pc, #820]	; (1000a4c0 <__ieee754_asin+0x350>)
1000a18c:	469c      	mov	ip, r3
1000a18e:	4466      	add	r6, ip
1000a190:	4306      	orrs	r6, r0
1000a192:	d022      	beq.n	1000a1da <__ieee754_asin+0x6a>
1000a194:	1c3a      	adds	r2, r7, #0
1000a196:	4653      	mov	r3, sl
1000a198:	f002 f9fc 	bl	1000c594 <__aeabi_dsub>
1000a19c:	1c0b      	adds	r3, r1, #0
1000a19e:	1c02      	adds	r2, r0, #0
1000a1a0:	f001 fb20 	bl	1000b7e4 <__aeabi_ddiv>
1000a1a4:	1c03      	adds	r3, r0, #0
1000a1a6:	1c18      	adds	r0, r3, #0
1000a1a8:	b009      	add	sp, #36	; 0x24
1000a1aa:	bc0c      	pop	{r2, r3}
1000a1ac:	4691      	mov	r9, r2
1000a1ae:	469a      	mov	sl, r3
1000a1b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a1b2:	4bc4      	ldr	r3, [pc, #784]	; (1000a4c4 <__ieee754_asin+0x354>)
1000a1b4:	429e      	cmp	r6, r3
1000a1b6:	dc24      	bgt.n	1000a202 <__ieee754_asin+0x92>
1000a1b8:	4bc3      	ldr	r3, [pc, #780]	; (1000a4c8 <__ieee754_asin+0x358>)
1000a1ba:	429e      	cmp	r6, r3
1000a1bc:	dd00      	ble.n	1000a1c0 <__ieee754_asin+0x50>
1000a1be:	e10f      	b.n	1000a3e0 <__ieee754_asin+0x270>
1000a1c0:	4ac2      	ldr	r2, [pc, #776]	; (1000a4cc <__ieee754_asin+0x35c>)
1000a1c2:	4bc3      	ldr	r3, [pc, #780]	; (1000a4d0 <__ieee754_asin+0x360>)
1000a1c4:	f000 ffe6 	bl	1000b194 <__aeabi_dadd>
1000a1c8:	2200      	movs	r2, #0
1000a1ca:	4bc2      	ldr	r3, [pc, #776]	; (1000a4d4 <__ieee754_asin+0x364>)
1000a1cc:	f000 fba2 	bl	1000a914 <__aeabi_dcmpgt>
1000a1d0:	2800      	cmp	r0, #0
1000a1d2:	d016      	beq.n	1000a202 <__ieee754_asin+0x92>
1000a1d4:	1c3b      	adds	r3, r7, #0
1000a1d6:	4651      	mov	r1, sl
1000a1d8:	e7e5      	b.n	1000a1a6 <__ieee754_asin+0x36>
1000a1da:	4abf      	ldr	r2, [pc, #764]	; (1000a4d8 <__ieee754_asin+0x368>)
1000a1dc:	4bbf      	ldr	r3, [pc, #764]	; (1000a4dc <__ieee754_asin+0x36c>)
1000a1de:	f001 ff3f 	bl	1000c060 <__aeabi_dmul>
1000a1e2:	4abf      	ldr	r2, [pc, #764]	; (1000a4e0 <__ieee754_asin+0x370>)
1000a1e4:	1c04      	adds	r4, r0, #0
1000a1e6:	1c0d      	adds	r5, r1, #0
1000a1e8:	4bbe      	ldr	r3, [pc, #760]	; (1000a4e4 <__ieee754_asin+0x374>)
1000a1ea:	1c38      	adds	r0, r7, #0
1000a1ec:	4651      	mov	r1, sl
1000a1ee:	f001 ff37 	bl	1000c060 <__aeabi_dmul>
1000a1f2:	1c0b      	adds	r3, r1, #0
1000a1f4:	1c02      	adds	r2, r0, #0
1000a1f6:	1c29      	adds	r1, r5, #0
1000a1f8:	1c20      	adds	r0, r4, #0
1000a1fa:	f000 ffcb 	bl	1000b194 <__aeabi_dadd>
1000a1fe:	1c03      	adds	r3, r0, #0
1000a200:	e7d1      	b.n	1000a1a6 <__ieee754_asin+0x36>
1000a202:	1c38      	adds	r0, r7, #0
1000a204:	4651      	mov	r1, sl
1000a206:	f7ff ff55 	bl	1000a0b4 <fabs>
1000a20a:	1c02      	adds	r2, r0, #0
1000a20c:	1c0b      	adds	r3, r1, #0
1000a20e:	2000      	movs	r0, #0
1000a210:	49b0      	ldr	r1, [pc, #704]	; (1000a4d4 <__ieee754_asin+0x364>)
1000a212:	f002 f9bf 	bl	1000c594 <__aeabi_dsub>
1000a216:	2200      	movs	r2, #0
1000a218:	4bb3      	ldr	r3, [pc, #716]	; (1000a4e8 <__ieee754_asin+0x378>)
1000a21a:	f001 ff21 	bl	1000c060 <__aeabi_dmul>
1000a21e:	1c04      	adds	r4, r0, #0
1000a220:	1c0d      	adds	r5, r1, #0
1000a222:	4ab2      	ldr	r2, [pc, #712]	; (1000a4ec <__ieee754_asin+0x37c>)
1000a224:	4bb2      	ldr	r3, [pc, #712]	; (1000a4f0 <__ieee754_asin+0x380>)
1000a226:	f001 ff1b 	bl	1000c060 <__aeabi_dmul>
1000a22a:	4ab2      	ldr	r2, [pc, #712]	; (1000a4f4 <__ieee754_asin+0x384>)
1000a22c:	4bb2      	ldr	r3, [pc, #712]	; (1000a4f8 <__ieee754_asin+0x388>)
1000a22e:	f000 ffb1 	bl	1000b194 <__aeabi_dadd>
1000a232:	1c22      	adds	r2, r4, #0
1000a234:	1c2b      	adds	r3, r5, #0
1000a236:	f001 ff13 	bl	1000c060 <__aeabi_dmul>
1000a23a:	4ab0      	ldr	r2, [pc, #704]	; (1000a4fc <__ieee754_asin+0x38c>)
1000a23c:	4bb0      	ldr	r3, [pc, #704]	; (1000a500 <__ieee754_asin+0x390>)
1000a23e:	f002 f9a9 	bl	1000c594 <__aeabi_dsub>
1000a242:	1c22      	adds	r2, r4, #0
1000a244:	1c2b      	adds	r3, r5, #0
1000a246:	f001 ff0b 	bl	1000c060 <__aeabi_dmul>
1000a24a:	4aae      	ldr	r2, [pc, #696]	; (1000a504 <__ieee754_asin+0x394>)
1000a24c:	4bae      	ldr	r3, [pc, #696]	; (1000a508 <__ieee754_asin+0x398>)
1000a24e:	f000 ffa1 	bl	1000b194 <__aeabi_dadd>
1000a252:	1c22      	adds	r2, r4, #0
1000a254:	1c2b      	adds	r3, r5, #0
1000a256:	f001 ff03 	bl	1000c060 <__aeabi_dmul>
1000a25a:	4aac      	ldr	r2, [pc, #688]	; (1000a50c <__ieee754_asin+0x39c>)
1000a25c:	4bac      	ldr	r3, [pc, #688]	; (1000a510 <__ieee754_asin+0x3a0>)
1000a25e:	f002 f999 	bl	1000c594 <__aeabi_dsub>
1000a262:	1c22      	adds	r2, r4, #0
1000a264:	1c2b      	adds	r3, r5, #0
1000a266:	f001 fefb 	bl	1000c060 <__aeabi_dmul>
1000a26a:	4aaa      	ldr	r2, [pc, #680]	; (1000a514 <__ieee754_asin+0x3a4>)
1000a26c:	4baa      	ldr	r3, [pc, #680]	; (1000a518 <__ieee754_asin+0x3a8>)
1000a26e:	f000 ff91 	bl	1000b194 <__aeabi_dadd>
1000a272:	1c22      	adds	r2, r4, #0
1000a274:	1c2b      	adds	r3, r5, #0
1000a276:	f001 fef3 	bl	1000c060 <__aeabi_dmul>
1000a27a:	4aa8      	ldr	r2, [pc, #672]	; (1000a51c <__ieee754_asin+0x3ac>)
1000a27c:	9002      	str	r0, [sp, #8]
1000a27e:	9103      	str	r1, [sp, #12]
1000a280:	4ba7      	ldr	r3, [pc, #668]	; (1000a520 <__ieee754_asin+0x3b0>)
1000a282:	1c20      	adds	r0, r4, #0
1000a284:	1c29      	adds	r1, r5, #0
1000a286:	f001 feeb 	bl	1000c060 <__aeabi_dmul>
1000a28a:	4aa6      	ldr	r2, [pc, #664]	; (1000a524 <__ieee754_asin+0x3b4>)
1000a28c:	4ba6      	ldr	r3, [pc, #664]	; (1000a528 <__ieee754_asin+0x3b8>)
1000a28e:	f002 f981 	bl	1000c594 <__aeabi_dsub>
1000a292:	1c22      	adds	r2, r4, #0
1000a294:	1c2b      	adds	r3, r5, #0
1000a296:	f001 fee3 	bl	1000c060 <__aeabi_dmul>
1000a29a:	4aa4      	ldr	r2, [pc, #656]	; (1000a52c <__ieee754_asin+0x3bc>)
1000a29c:	4ba4      	ldr	r3, [pc, #656]	; (1000a530 <__ieee754_asin+0x3c0>)
1000a29e:	f000 ff79 	bl	1000b194 <__aeabi_dadd>
1000a2a2:	1c22      	adds	r2, r4, #0
1000a2a4:	1c2b      	adds	r3, r5, #0
1000a2a6:	f001 fedb 	bl	1000c060 <__aeabi_dmul>
1000a2aa:	4aa2      	ldr	r2, [pc, #648]	; (1000a534 <__ieee754_asin+0x3c4>)
1000a2ac:	4ba2      	ldr	r3, [pc, #648]	; (1000a538 <__ieee754_asin+0x3c8>)
1000a2ae:	f002 f971 	bl	1000c594 <__aeabi_dsub>
1000a2b2:	1c22      	adds	r2, r4, #0
1000a2b4:	1c2b      	adds	r3, r5, #0
1000a2b6:	f001 fed3 	bl	1000c060 <__aeabi_dmul>
1000a2ba:	4b86      	ldr	r3, [pc, #536]	; (1000a4d4 <__ieee754_asin+0x364>)
1000a2bc:	2200      	movs	r2, #0
1000a2be:	f000 ff69 	bl	1000b194 <__aeabi_dadd>
1000a2c2:	9004      	str	r0, [sp, #16]
1000a2c4:	9105      	str	r1, [sp, #20]
1000a2c6:	1c20      	adds	r0, r4, #0
1000a2c8:	1c29      	adds	r1, r5, #0
1000a2ca:	f000 f93b 	bl	1000a544 <__ieee754_sqrt>
1000a2ce:	4b9b      	ldr	r3, [pc, #620]	; (1000a53c <__ieee754_asin+0x3cc>)
1000a2d0:	9000      	str	r0, [sp, #0]
1000a2d2:	9101      	str	r1, [sp, #4]
1000a2d4:	429e      	cmp	r6, r3
1000a2d6:	dc62      	bgt.n	1000a39e <__ieee754_asin+0x22e>
1000a2d8:	9800      	ldr	r0, [sp, #0]
1000a2da:	9901      	ldr	r1, [sp, #4]
1000a2dc:	2200      	movs	r2, #0
1000a2de:	1c0b      	adds	r3, r1, #0
1000a2e0:	1c16      	adds	r6, r2, #0
1000a2e2:	1c02      	adds	r2, r0, #0
1000a2e4:	1c0f      	adds	r7, r1, #0
1000a2e6:	f000 ff55 	bl	1000b194 <__aeabi_dadd>
1000a2ea:	9a04      	ldr	r2, [sp, #16]
1000a2ec:	9b05      	ldr	r3, [sp, #20]
1000a2ee:	9006      	str	r0, [sp, #24]
1000a2f0:	9107      	str	r1, [sp, #28]
1000a2f2:	9802      	ldr	r0, [sp, #8]
1000a2f4:	9903      	ldr	r1, [sp, #12]
1000a2f6:	f001 fa75 	bl	1000b7e4 <__aeabi_ddiv>
1000a2fa:	1c02      	adds	r2, r0, #0
1000a2fc:	1c0b      	adds	r3, r1, #0
1000a2fe:	9806      	ldr	r0, [sp, #24]
1000a300:	9907      	ldr	r1, [sp, #28]
1000a302:	f001 fead 	bl	1000c060 <__aeabi_dmul>
1000a306:	1c32      	adds	r2, r6, #0
1000a308:	9002      	str	r0, [sp, #8]
1000a30a:	9103      	str	r1, [sp, #12]
1000a30c:	1c3b      	adds	r3, r7, #0
1000a30e:	1c30      	adds	r0, r6, #0
1000a310:	1c39      	adds	r1, r7, #0
1000a312:	f001 fea5 	bl	1000c060 <__aeabi_dmul>
1000a316:	1c02      	adds	r2, r0, #0
1000a318:	1c0b      	adds	r3, r1, #0
1000a31a:	1c20      	adds	r0, r4, #0
1000a31c:	1c29      	adds	r1, r5, #0
1000a31e:	f002 f939 	bl	1000c594 <__aeabi_dsub>
1000a322:	1c32      	adds	r2, r6, #0
1000a324:	1c04      	adds	r4, r0, #0
1000a326:	1c0d      	adds	r5, r1, #0
1000a328:	9800      	ldr	r0, [sp, #0]
1000a32a:	9901      	ldr	r1, [sp, #4]
1000a32c:	1c3b      	adds	r3, r7, #0
1000a32e:	f000 ff31 	bl	1000b194 <__aeabi_dadd>
1000a332:	1c02      	adds	r2, r0, #0
1000a334:	1c0b      	adds	r3, r1, #0
1000a336:	1c20      	adds	r0, r4, #0
1000a338:	1c29      	adds	r1, r5, #0
1000a33a:	f001 fa53 	bl	1000b7e4 <__aeabi_ddiv>
1000a33e:	1c02      	adds	r2, r0, #0
1000a340:	1c0b      	adds	r3, r1, #0
1000a342:	f000 ff27 	bl	1000b194 <__aeabi_dadd>
1000a346:	1c02      	adds	r2, r0, #0
1000a348:	1c0b      	adds	r3, r1, #0
1000a34a:	4865      	ldr	r0, [pc, #404]	; (1000a4e0 <__ieee754_asin+0x370>)
1000a34c:	4965      	ldr	r1, [pc, #404]	; (1000a4e4 <__ieee754_asin+0x374>)
1000a34e:	f002 f921 	bl	1000c594 <__aeabi_dsub>
1000a352:	1c02      	adds	r2, r0, #0
1000a354:	1c0b      	adds	r3, r1, #0
1000a356:	9802      	ldr	r0, [sp, #8]
1000a358:	9903      	ldr	r1, [sp, #12]
1000a35a:	f002 f91b 	bl	1000c594 <__aeabi_dsub>
1000a35e:	1c32      	adds	r2, r6, #0
1000a360:	1c04      	adds	r4, r0, #0
1000a362:	1c0d      	adds	r5, r1, #0
1000a364:	1c3b      	adds	r3, r7, #0
1000a366:	1c30      	adds	r0, r6, #0
1000a368:	1c39      	adds	r1, r7, #0
1000a36a:	f000 ff13 	bl	1000b194 <__aeabi_dadd>
1000a36e:	1c02      	adds	r2, r0, #0
1000a370:	1c0b      	adds	r3, r1, #0
1000a372:	4859      	ldr	r0, [pc, #356]	; (1000a4d8 <__ieee754_asin+0x368>)
1000a374:	4972      	ldr	r1, [pc, #456]	; (1000a540 <__ieee754_asin+0x3d0>)
1000a376:	f002 f90d 	bl	1000c594 <__aeabi_dsub>
1000a37a:	1c02      	adds	r2, r0, #0
1000a37c:	1c0b      	adds	r3, r1, #0
1000a37e:	1c20      	adds	r0, r4, #0
1000a380:	1c29      	adds	r1, r5, #0
1000a382:	f002 f907 	bl	1000c594 <__aeabi_dsub>
1000a386:	1c02      	adds	r2, r0, #0
1000a388:	1c0b      	adds	r3, r1, #0
1000a38a:	4853      	ldr	r0, [pc, #332]	; (1000a4d8 <__ieee754_asin+0x368>)
1000a38c:	496c      	ldr	r1, [pc, #432]	; (1000a540 <__ieee754_asin+0x3d0>)
1000a38e:	f002 f901 	bl	1000c594 <__aeabi_dsub>
1000a392:	464b      	mov	r3, r9
1000a394:	2b00      	cmp	r3, #0
1000a396:	dc00      	bgt.n	1000a39a <__ieee754_asin+0x22a>
1000a398:	e08a      	b.n	1000a4b0 <__ieee754_asin+0x340>
1000a39a:	1c03      	adds	r3, r0, #0
1000a39c:	e703      	b.n	1000a1a6 <__ieee754_asin+0x36>
1000a39e:	9a04      	ldr	r2, [sp, #16]
1000a3a0:	9b05      	ldr	r3, [sp, #20]
1000a3a2:	9802      	ldr	r0, [sp, #8]
1000a3a4:	9903      	ldr	r1, [sp, #12]
1000a3a6:	f001 fa1d 	bl	1000b7e4 <__aeabi_ddiv>
1000a3aa:	9c00      	ldr	r4, [sp, #0]
1000a3ac:	9d01      	ldr	r5, [sp, #4]
1000a3ae:	1c02      	adds	r2, r0, #0
1000a3b0:	1c0b      	adds	r3, r1, #0
1000a3b2:	1c20      	adds	r0, r4, #0
1000a3b4:	1c29      	adds	r1, r5, #0
1000a3b6:	f001 fe53 	bl	1000c060 <__aeabi_dmul>
1000a3ba:	1c22      	adds	r2, r4, #0
1000a3bc:	1c2b      	adds	r3, r5, #0
1000a3be:	f000 fee9 	bl	1000b194 <__aeabi_dadd>
1000a3c2:	1c02      	adds	r2, r0, #0
1000a3c4:	1c0b      	adds	r3, r1, #0
1000a3c6:	f000 fee5 	bl	1000b194 <__aeabi_dadd>
1000a3ca:	4a45      	ldr	r2, [pc, #276]	; (1000a4e0 <__ieee754_asin+0x370>)
1000a3cc:	4b45      	ldr	r3, [pc, #276]	; (1000a4e4 <__ieee754_asin+0x374>)
1000a3ce:	f002 f8e1 	bl	1000c594 <__aeabi_dsub>
1000a3d2:	1c02      	adds	r2, r0, #0
1000a3d4:	1c0b      	adds	r3, r1, #0
1000a3d6:	4840      	ldr	r0, [pc, #256]	; (1000a4d8 <__ieee754_asin+0x368>)
1000a3d8:	4940      	ldr	r1, [pc, #256]	; (1000a4dc <__ieee754_asin+0x36c>)
1000a3da:	f002 f8db 	bl	1000c594 <__aeabi_dsub>
1000a3de:	e7d8      	b.n	1000a392 <__ieee754_asin+0x222>
1000a3e0:	1c3a      	adds	r2, r7, #0
1000a3e2:	4653      	mov	r3, sl
1000a3e4:	f001 fe3c 	bl	1000c060 <__aeabi_dmul>
1000a3e8:	1c04      	adds	r4, r0, #0
1000a3ea:	1c0d      	adds	r5, r1, #0
1000a3ec:	4a3f      	ldr	r2, [pc, #252]	; (1000a4ec <__ieee754_asin+0x37c>)
1000a3ee:	4b40      	ldr	r3, [pc, #256]	; (1000a4f0 <__ieee754_asin+0x380>)
1000a3f0:	f001 fe36 	bl	1000c060 <__aeabi_dmul>
1000a3f4:	4a3f      	ldr	r2, [pc, #252]	; (1000a4f4 <__ieee754_asin+0x384>)
1000a3f6:	4b40      	ldr	r3, [pc, #256]	; (1000a4f8 <__ieee754_asin+0x388>)
1000a3f8:	f000 fecc 	bl	1000b194 <__aeabi_dadd>
1000a3fc:	1c22      	adds	r2, r4, #0
1000a3fe:	1c2b      	adds	r3, r5, #0
1000a400:	f001 fe2e 	bl	1000c060 <__aeabi_dmul>
1000a404:	4a3d      	ldr	r2, [pc, #244]	; (1000a4fc <__ieee754_asin+0x38c>)
1000a406:	4b3e      	ldr	r3, [pc, #248]	; (1000a500 <__ieee754_asin+0x390>)
1000a408:	f002 f8c4 	bl	1000c594 <__aeabi_dsub>
1000a40c:	1c22      	adds	r2, r4, #0
1000a40e:	1c2b      	adds	r3, r5, #0
1000a410:	f001 fe26 	bl	1000c060 <__aeabi_dmul>
1000a414:	4a3b      	ldr	r2, [pc, #236]	; (1000a504 <__ieee754_asin+0x394>)
1000a416:	4b3c      	ldr	r3, [pc, #240]	; (1000a508 <__ieee754_asin+0x398>)
1000a418:	f000 febc 	bl	1000b194 <__aeabi_dadd>
1000a41c:	1c22      	adds	r2, r4, #0
1000a41e:	1c2b      	adds	r3, r5, #0
1000a420:	f001 fe1e 	bl	1000c060 <__aeabi_dmul>
1000a424:	4a39      	ldr	r2, [pc, #228]	; (1000a50c <__ieee754_asin+0x39c>)
1000a426:	4b3a      	ldr	r3, [pc, #232]	; (1000a510 <__ieee754_asin+0x3a0>)
1000a428:	f002 f8b4 	bl	1000c594 <__aeabi_dsub>
1000a42c:	1c22      	adds	r2, r4, #0
1000a42e:	1c2b      	adds	r3, r5, #0
1000a430:	f001 fe16 	bl	1000c060 <__aeabi_dmul>
1000a434:	4a37      	ldr	r2, [pc, #220]	; (1000a514 <__ieee754_asin+0x3a4>)
1000a436:	4b38      	ldr	r3, [pc, #224]	; (1000a518 <__ieee754_asin+0x3a8>)
1000a438:	f000 feac 	bl	1000b194 <__aeabi_dadd>
1000a43c:	1c22      	adds	r2, r4, #0
1000a43e:	1c2b      	adds	r3, r5, #0
1000a440:	f001 fe0e 	bl	1000c060 <__aeabi_dmul>
1000a444:	4a35      	ldr	r2, [pc, #212]	; (1000a51c <__ieee754_asin+0x3ac>)
1000a446:	9000      	str	r0, [sp, #0]
1000a448:	9101      	str	r1, [sp, #4]
1000a44a:	4b35      	ldr	r3, [pc, #212]	; (1000a520 <__ieee754_asin+0x3b0>)
1000a44c:	1c20      	adds	r0, r4, #0
1000a44e:	1c29      	adds	r1, r5, #0
1000a450:	f001 fe06 	bl	1000c060 <__aeabi_dmul>
1000a454:	4a33      	ldr	r2, [pc, #204]	; (1000a524 <__ieee754_asin+0x3b4>)
1000a456:	4b34      	ldr	r3, [pc, #208]	; (1000a528 <__ieee754_asin+0x3b8>)
1000a458:	f002 f89c 	bl	1000c594 <__aeabi_dsub>
1000a45c:	1c22      	adds	r2, r4, #0
1000a45e:	1c2b      	adds	r3, r5, #0
1000a460:	f001 fdfe 	bl	1000c060 <__aeabi_dmul>
1000a464:	4a31      	ldr	r2, [pc, #196]	; (1000a52c <__ieee754_asin+0x3bc>)
1000a466:	4b32      	ldr	r3, [pc, #200]	; (1000a530 <__ieee754_asin+0x3c0>)
1000a468:	f000 fe94 	bl	1000b194 <__aeabi_dadd>
1000a46c:	1c22      	adds	r2, r4, #0
1000a46e:	1c2b      	adds	r3, r5, #0
1000a470:	f001 fdf6 	bl	1000c060 <__aeabi_dmul>
1000a474:	4a2f      	ldr	r2, [pc, #188]	; (1000a534 <__ieee754_asin+0x3c4>)
1000a476:	4b30      	ldr	r3, [pc, #192]	; (1000a538 <__ieee754_asin+0x3c8>)
1000a478:	f002 f88c 	bl	1000c594 <__aeabi_dsub>
1000a47c:	1c22      	adds	r2, r4, #0
1000a47e:	1c2b      	adds	r3, r5, #0
1000a480:	f001 fdee 	bl	1000c060 <__aeabi_dmul>
1000a484:	2200      	movs	r2, #0
1000a486:	4b13      	ldr	r3, [pc, #76]	; (1000a4d4 <__ieee754_asin+0x364>)
1000a488:	f000 fe84 	bl	1000b194 <__aeabi_dadd>
1000a48c:	1c02      	adds	r2, r0, #0
1000a48e:	1c0b      	adds	r3, r1, #0
1000a490:	9800      	ldr	r0, [sp, #0]
1000a492:	9901      	ldr	r1, [sp, #4]
1000a494:	f001 f9a6 	bl	1000b7e4 <__aeabi_ddiv>
1000a498:	1c02      	adds	r2, r0, #0
1000a49a:	1c0b      	adds	r3, r1, #0
1000a49c:	1c38      	adds	r0, r7, #0
1000a49e:	4651      	mov	r1, sl
1000a4a0:	f001 fdde 	bl	1000c060 <__aeabi_dmul>
1000a4a4:	4653      	mov	r3, sl
1000a4a6:	1c3a      	adds	r2, r7, #0
1000a4a8:	f000 fe74 	bl	1000b194 <__aeabi_dadd>
1000a4ac:	1c03      	adds	r3, r0, #0
1000a4ae:	e67a      	b.n	1000a1a6 <__ieee754_asin+0x36>
1000a4b0:	2280      	movs	r2, #128	; 0x80
1000a4b2:	0612      	lsls	r2, r2, #24
1000a4b4:	4694      	mov	ip, r2
1000a4b6:	1c03      	adds	r3, r0, #0
1000a4b8:	4461      	add	r1, ip
1000a4ba:	e674      	b.n	1000a1a6 <__ieee754_asin+0x36>
1000a4bc:	3fefffff 	.word	0x3fefffff
1000a4c0:	c0100000 	.word	0xc0100000
1000a4c4:	3fdfffff 	.word	0x3fdfffff
1000a4c8:	3e3fffff 	.word	0x3e3fffff
1000a4cc:	8800759c 	.word	0x8800759c
1000a4d0:	7e37e43c 	.word	0x7e37e43c
1000a4d4:	3ff00000 	.word	0x3ff00000
1000a4d8:	54442d18 	.word	0x54442d18
1000a4dc:	3ff921fb 	.word	0x3ff921fb
1000a4e0:	33145c07 	.word	0x33145c07
1000a4e4:	3c91a626 	.word	0x3c91a626
1000a4e8:	3fe00000 	.word	0x3fe00000
1000a4ec:	0dfdf709 	.word	0x0dfdf709
1000a4f0:	3f023de1 	.word	0x3f023de1
1000a4f4:	7501b288 	.word	0x7501b288
1000a4f8:	3f49efe0 	.word	0x3f49efe0
1000a4fc:	b5688f3b 	.word	0xb5688f3b
1000a500:	3fa48228 	.word	0x3fa48228
1000a504:	0e884455 	.word	0x0e884455
1000a508:	3fc9c155 	.word	0x3fc9c155
1000a50c:	03eb6f7d 	.word	0x03eb6f7d
1000a510:	3fd4d612 	.word	0x3fd4d612
1000a514:	55555555 	.word	0x55555555
1000a518:	3fc55555 	.word	0x3fc55555
1000a51c:	b12e9282 	.word	0xb12e9282
1000a520:	3fb3b8c5 	.word	0x3fb3b8c5
1000a524:	1b8d0159 	.word	0x1b8d0159
1000a528:	3fe6066c 	.word	0x3fe6066c
1000a52c:	9c598ac8 	.word	0x9c598ac8
1000a530:	40002ae5 	.word	0x40002ae5
1000a534:	1c8a2d4b 	.word	0x1c8a2d4b
1000a538:	40033a27 	.word	0x40033a27
1000a53c:	3fef3332 	.word	0x3fef3332
1000a540:	3fe921fb 	.word	0x3fe921fb

1000a544 <__ieee754_sqrt>:
1000a544:	b5f0      	push	{r4, r5, r6, r7, lr}
1000a546:	4656      	mov	r6, sl
1000a548:	464d      	mov	r5, r9
1000a54a:	4644      	mov	r4, r8
1000a54c:	465f      	mov	r7, fp
1000a54e:	4b75      	ldr	r3, [pc, #468]	; (1000a724 <__ieee754_sqrt+0x1e0>)
1000a550:	b4f0      	push	{r4, r5, r6, r7}
1000a552:	1c0a      	adds	r2, r1, #0
1000a554:	1c0e      	adds	r6, r1, #0
1000a556:	1c19      	adds	r1, r3, #0
1000a558:	b083      	sub	sp, #12
1000a55a:	1c05      	adds	r5, r0, #0
1000a55c:	1c04      	adds	r4, r0, #0
1000a55e:	4031      	ands	r1, r6
1000a560:	4299      	cmp	r1, r3
1000a562:	d100      	bne.n	1000a566 <__ieee754_sqrt+0x22>
1000a564:	e0b7      	b.n	1000a6d6 <__ieee754_sqrt+0x192>
1000a566:	2e00      	cmp	r6, #0
1000a568:	dc00      	bgt.n	1000a56c <__ieee754_sqrt+0x28>
1000a56a:	e093      	b.n	1000a694 <__ieee754_sqrt+0x150>
1000a56c:	1531      	asrs	r1, r6, #20
1000a56e:	d100      	bne.n	1000a572 <__ieee754_sqrt+0x2e>
1000a570:	e0a0      	b.n	1000a6b4 <__ieee754_sqrt+0x170>
1000a572:	4b6d      	ldr	r3, [pc, #436]	; (1000a728 <__ieee754_sqrt+0x1e4>)
1000a574:	0312      	lsls	r2, r2, #12
1000a576:	18ce      	adds	r6, r1, r3
1000a578:	2380      	movs	r3, #128	; 0x80
1000a57a:	0b12      	lsrs	r2, r2, #12
1000a57c:	035b      	lsls	r3, r3, #13
1000a57e:	431a      	orrs	r2, r3
1000a580:	07f3      	lsls	r3, r6, #31
1000a582:	d500      	bpl.n	1000a586 <__ieee754_sqrt+0x42>
1000a584:	e077      	b.n	1000a676 <__ieee754_sqrt+0x132>
1000a586:	1073      	asrs	r3, r6, #1
1000a588:	0052      	lsls	r2, r2, #1
1000a58a:	4698      	mov	r8, r3
1000a58c:	0fe3      	lsrs	r3, r4, #31
1000a58e:	18d3      	adds	r3, r2, r3
1000a590:	2280      	movs	r2, #128	; 0x80
1000a592:	2116      	movs	r1, #22
1000a594:	2700      	movs	r7, #0
1000a596:	2500      	movs	r5, #0
1000a598:	0064      	lsls	r4, r4, #1
1000a59a:	0392      	lsls	r2, r2, #14
1000a59c:	18a8      	adds	r0, r5, r2
1000a59e:	4298      	cmp	r0, r3
1000a5a0:	dc02      	bgt.n	1000a5a8 <__ieee754_sqrt+0x64>
1000a5a2:	1885      	adds	r5, r0, r2
1000a5a4:	1a1b      	subs	r3, r3, r0
1000a5a6:	18bf      	adds	r7, r7, r2
1000a5a8:	0fe0      	lsrs	r0, r4, #31
1000a5aa:	005b      	lsls	r3, r3, #1
1000a5ac:	3901      	subs	r1, #1
1000a5ae:	181b      	adds	r3, r3, r0
1000a5b0:	0064      	lsls	r4, r4, #1
1000a5b2:	0852      	lsrs	r2, r2, #1
1000a5b4:	2900      	cmp	r1, #0
1000a5b6:	d1f1      	bne.n	1000a59c <__ieee754_sqrt+0x58>
1000a5b8:	2200      	movs	r2, #0
1000a5ba:	9201      	str	r2, [sp, #4]
1000a5bc:	4694      	mov	ip, r2
1000a5be:	2280      	movs	r2, #128	; 0x80
1000a5c0:	0612      	lsls	r2, r2, #24
1000a5c2:	2020      	movs	r0, #32
1000a5c4:	4692      	mov	sl, r2
1000a5c6:	e009      	b.n	1000a5dc <__ieee754_sqrt+0x98>
1000a5c8:	42ab      	cmp	r3, r5
1000a5ca:	d047      	beq.n	1000a65c <__ieee754_sqrt+0x118>
1000a5cc:	0fe1      	lsrs	r1, r4, #31
1000a5ce:	005b      	lsls	r3, r3, #1
1000a5d0:	3801      	subs	r0, #1
1000a5d2:	185b      	adds	r3, r3, r1
1000a5d4:	0064      	lsls	r4, r4, #1
1000a5d6:	0852      	lsrs	r2, r2, #1
1000a5d8:	2800      	cmp	r0, #0
1000a5da:	d01e      	beq.n	1000a61a <__ieee754_sqrt+0xd6>
1000a5dc:	4661      	mov	r1, ip
1000a5de:	1889      	adds	r1, r1, r2
1000a5e0:	429d      	cmp	r5, r3
1000a5e2:	daf1      	bge.n	1000a5c8 <__ieee754_sqrt+0x84>
1000a5e4:	188e      	adds	r6, r1, r2
1000a5e6:	46b4      	mov	ip, r6
1000a5e8:	0fce      	lsrs	r6, r1, #31
1000a5ea:	07f6      	lsls	r6, r6, #31
1000a5ec:	46a9      	mov	r9, r5
1000a5ee:	4556      	cmp	r6, sl
1000a5f0:	d02e      	beq.n	1000a650 <__ieee754_sqrt+0x10c>
1000a5f2:	1b5b      	subs	r3, r3, r5
1000a5f4:	428c      	cmp	r4, r1
1000a5f6:	41ad      	sbcs	r5, r5
1000a5f8:	426d      	negs	r5, r5
1000a5fa:	1b5b      	subs	r3, r3, r5
1000a5fc:	1a64      	subs	r4, r4, r1
1000a5fe:	9901      	ldr	r1, [sp, #4]
1000a600:	005b      	lsls	r3, r3, #1
1000a602:	468b      	mov	fp, r1
1000a604:	4493      	add	fp, r2
1000a606:	4659      	mov	r1, fp
1000a608:	3801      	subs	r0, #1
1000a60a:	9101      	str	r1, [sp, #4]
1000a60c:	0fe1      	lsrs	r1, r4, #31
1000a60e:	464d      	mov	r5, r9
1000a610:	185b      	adds	r3, r3, r1
1000a612:	0064      	lsls	r4, r4, #1
1000a614:	0852      	lsrs	r2, r2, #1
1000a616:	2800      	cmp	r0, #0
1000a618:	d1e0      	bne.n	1000a5dc <__ieee754_sqrt+0x98>
1000a61a:	4323      	orrs	r3, r4
1000a61c:	d130      	bne.n	1000a680 <__ieee754_sqrt+0x13c>
1000a61e:	9b01      	ldr	r3, [sp, #4]
1000a620:	085b      	lsrs	r3, r3, #1
1000a622:	4942      	ldr	r1, [pc, #264]	; (1000a72c <__ieee754_sqrt+0x1e8>)
1000a624:	107a      	asrs	r2, r7, #1
1000a626:	468c      	mov	ip, r1
1000a628:	4462      	add	r2, ip
1000a62a:	07f9      	lsls	r1, r7, #31
1000a62c:	d502      	bpl.n	1000a634 <__ieee754_sqrt+0xf0>
1000a62e:	2180      	movs	r1, #128	; 0x80
1000a630:	0609      	lsls	r1, r1, #24
1000a632:	430b      	orrs	r3, r1
1000a634:	4641      	mov	r1, r8
1000a636:	050e      	lsls	r6, r1, #20
1000a638:	18b1      	adds	r1, r6, r2
1000a63a:	1c1d      	adds	r5, r3, #0
1000a63c:	1c0e      	adds	r6, r1, #0
1000a63e:	1c28      	adds	r0, r5, #0
1000a640:	1c31      	adds	r1, r6, #0
1000a642:	b003      	add	sp, #12
1000a644:	bc3c      	pop	{r2, r3, r4, r5}
1000a646:	4690      	mov	r8, r2
1000a648:	4699      	mov	r9, r3
1000a64a:	46a2      	mov	sl, r4
1000a64c:	46ab      	mov	fp, r5
1000a64e:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000a650:	4666      	mov	r6, ip
1000a652:	2e00      	cmp	r6, #0
1000a654:	dbcd      	blt.n	1000a5f2 <__ieee754_sqrt+0xae>
1000a656:	1c6e      	adds	r6, r5, #1
1000a658:	46b1      	mov	r9, r6
1000a65a:	e7ca      	b.n	1000a5f2 <__ieee754_sqrt+0xae>
1000a65c:	42a1      	cmp	r1, r4
1000a65e:	d808      	bhi.n	1000a672 <__ieee754_sqrt+0x12e>
1000a660:	188e      	adds	r6, r1, r2
1000a662:	46b4      	mov	ip, r6
1000a664:	0fce      	lsrs	r6, r1, #31
1000a666:	07f6      	lsls	r6, r6, #31
1000a668:	4556      	cmp	r6, sl
1000a66a:	d041      	beq.n	1000a6f0 <__ieee754_sqrt+0x1ac>
1000a66c:	4699      	mov	r9, r3
1000a66e:	2300      	movs	r3, #0
1000a670:	e7c4      	b.n	1000a5fc <__ieee754_sqrt+0xb8>
1000a672:	1c1d      	adds	r5, r3, #0
1000a674:	e7aa      	b.n	1000a5cc <__ieee754_sqrt+0x88>
1000a676:	0fe3      	lsrs	r3, r4, #31
1000a678:	0052      	lsls	r2, r2, #1
1000a67a:	18d2      	adds	r2, r2, r3
1000a67c:	0064      	lsls	r4, r4, #1
1000a67e:	e782      	b.n	1000a586 <__ieee754_sqrt+0x42>
1000a680:	9b01      	ldr	r3, [sp, #4]
1000a682:	3301      	adds	r3, #1
1000a684:	d03a      	beq.n	1000a6fc <__ieee754_sqrt+0x1b8>
1000a686:	9a01      	ldr	r2, [sp, #4]
1000a688:	2301      	movs	r3, #1
1000a68a:	4694      	mov	ip, r2
1000a68c:	4013      	ands	r3, r2
1000a68e:	4463      	add	r3, ip
1000a690:	085b      	lsrs	r3, r3, #1
1000a692:	e7c6      	b.n	1000a622 <__ieee754_sqrt+0xde>
1000a694:	0073      	lsls	r3, r6, #1
1000a696:	085b      	lsrs	r3, r3, #1
1000a698:	4303      	orrs	r3, r0
1000a69a:	d0d0      	beq.n	1000a63e <__ieee754_sqrt+0xfa>
1000a69c:	2100      	movs	r1, #0
1000a69e:	2e00      	cmp	r6, #0
1000a6a0:	d133      	bne.n	1000a70a <__ieee754_sqrt+0x1c6>
1000a6a2:	0ae2      	lsrs	r2, r4, #11
1000a6a4:	3915      	subs	r1, #21
1000a6a6:	0564      	lsls	r4, r4, #21
1000a6a8:	2a00      	cmp	r2, #0
1000a6aa:	d0fa      	beq.n	1000a6a2 <__ieee754_sqrt+0x15e>
1000a6ac:	2380      	movs	r3, #128	; 0x80
1000a6ae:	035b      	lsls	r3, r3, #13
1000a6b0:	421a      	tst	r2, r3
1000a6b2:	d126      	bne.n	1000a702 <__ieee754_sqrt+0x1be>
1000a6b4:	2080      	movs	r0, #128	; 0x80
1000a6b6:	2300      	movs	r3, #0
1000a6b8:	0340      	lsls	r0, r0, #13
1000a6ba:	0052      	lsls	r2, r2, #1
1000a6bc:	3301      	adds	r3, #1
1000a6be:	4202      	tst	r2, r0
1000a6c0:	d0fb      	beq.n	1000a6ba <__ieee754_sqrt+0x176>
1000a6c2:	2501      	movs	r5, #1
1000a6c4:	2020      	movs	r0, #32
1000a6c6:	1aed      	subs	r5, r5, r3
1000a6c8:	1ac0      	subs	r0, r0, r3
1000a6ca:	1949      	adds	r1, r1, r5
1000a6cc:	1c25      	adds	r5, r4, #0
1000a6ce:	40c5      	lsrs	r5, r0
1000a6d0:	409c      	lsls	r4, r3
1000a6d2:	432a      	orrs	r2, r5
1000a6d4:	e74d      	b.n	1000a572 <__ieee754_sqrt+0x2e>
1000a6d6:	1c2a      	adds	r2, r5, #0
1000a6d8:	1c33      	adds	r3, r6, #0
1000a6da:	1c28      	adds	r0, r5, #0
1000a6dc:	1c31      	adds	r1, r6, #0
1000a6de:	f001 fcbf 	bl	1000c060 <__aeabi_dmul>
1000a6e2:	1c2a      	adds	r2, r5, #0
1000a6e4:	1c33      	adds	r3, r6, #0
1000a6e6:	f000 fd55 	bl	1000b194 <__aeabi_dadd>
1000a6ea:	1c05      	adds	r5, r0, #0
1000a6ec:	1c0e      	adds	r6, r1, #0
1000a6ee:	e7a6      	b.n	1000a63e <__ieee754_sqrt+0xfa>
1000a6f0:	4666      	mov	r6, ip
1000a6f2:	2e00      	cmp	r6, #0
1000a6f4:	daaf      	bge.n	1000a656 <__ieee754_sqrt+0x112>
1000a6f6:	2300      	movs	r3, #0
1000a6f8:	46a9      	mov	r9, r5
1000a6fa:	e77f      	b.n	1000a5fc <__ieee754_sqrt+0xb8>
1000a6fc:	3701      	adds	r7, #1
1000a6fe:	2300      	movs	r3, #0
1000a700:	e78f      	b.n	1000a622 <__ieee754_sqrt+0xde>
1000a702:	2020      	movs	r0, #32
1000a704:	2501      	movs	r5, #1
1000a706:	2300      	movs	r3, #0
1000a708:	e7df      	b.n	1000a6ca <__ieee754_sqrt+0x186>
1000a70a:	1c2a      	adds	r2, r5, #0
1000a70c:	1c33      	adds	r3, r6, #0
1000a70e:	1c28      	adds	r0, r5, #0
1000a710:	1c31      	adds	r1, r6, #0
1000a712:	f001 ff3f 	bl	1000c594 <__aeabi_dsub>
1000a716:	1c02      	adds	r2, r0, #0
1000a718:	1c0b      	adds	r3, r1, #0
1000a71a:	f001 f863 	bl	1000b7e4 <__aeabi_ddiv>
1000a71e:	1c05      	adds	r5, r0, #0
1000a720:	1c0e      	adds	r6, r1, #0
1000a722:	e78c      	b.n	1000a63e <__ieee754_sqrt+0xfa>
1000a724:	7ff00000 	.word	0x7ff00000
1000a728:	fffffc01 	.word	0xfffffc01
1000a72c:	3fe00000 	.word	0x3fe00000

1000a730 <__fpclassifyd>:
1000a730:	1c0a      	adds	r2, r1, #0
1000a732:	1c03      	adds	r3, r0, #0
1000a734:	4302      	orrs	r2, r0
1000a736:	b530      	push	{r4, r5, lr}
1000a738:	2002      	movs	r0, #2
1000a73a:	2a00      	cmp	r2, #0
1000a73c:	d100      	bne.n	1000a740 <__fpclassifyd+0x10>
1000a73e:	bd30      	pop	{r4, r5, pc}
1000a740:	2280      	movs	r2, #128	; 0x80
1000a742:	0612      	lsls	r2, r2, #24
1000a744:	4291      	cmp	r1, r2
1000a746:	d016      	beq.n	1000a776 <__fpclassifyd+0x46>
1000a748:	4a0c      	ldr	r2, [pc, #48]	; (1000a77c <__fpclassifyd+0x4c>)
1000a74a:	2004      	movs	r0, #4
1000a74c:	188c      	adds	r4, r1, r2
1000a74e:	4a0c      	ldr	r2, [pc, #48]	; (1000a780 <__fpclassifyd+0x50>)
1000a750:	4294      	cmp	r4, r2
1000a752:	d9f4      	bls.n	1000a73e <__fpclassifyd+0xe>
1000a754:	4c0b      	ldr	r4, [pc, #44]	; (1000a784 <__fpclassifyd+0x54>)
1000a756:	190c      	adds	r4, r1, r4
1000a758:	4294      	cmp	r4, r2
1000a75a:	d9f0      	bls.n	1000a73e <__fpclassifyd+0xe>
1000a75c:	4a0a      	ldr	r2, [pc, #40]	; (1000a788 <__fpclassifyd+0x58>)
1000a75e:	0049      	lsls	r1, r1, #1
1000a760:	0849      	lsrs	r1, r1, #1
1000a762:	2003      	movs	r0, #3
1000a764:	4291      	cmp	r1, r2
1000a766:	d9ea      	bls.n	1000a73e <__fpclassifyd+0xe>
1000a768:	4a06      	ldr	r2, [pc, #24]	; (1000a784 <__fpclassifyd+0x54>)
1000a76a:	2000      	movs	r0, #0
1000a76c:	4291      	cmp	r1, r2
1000a76e:	d1e6      	bne.n	1000a73e <__fpclassifyd+0xe>
1000a770:	4258      	negs	r0, r3
1000a772:	4158      	adcs	r0, r3
1000a774:	e7e3      	b.n	1000a73e <__fpclassifyd+0xe>
1000a776:	2b00      	cmp	r3, #0
1000a778:	d0e1      	beq.n	1000a73e <__fpclassifyd+0xe>
1000a77a:	e7ef      	b.n	1000a75c <__fpclassifyd+0x2c>
1000a77c:	fff00000 	.word	0xfff00000
1000a780:	7fdfffff 	.word	0x7fdfffff
1000a784:	7ff00000 	.word	0x7ff00000
1000a788:	000fffff 	.word	0x000fffff

1000a78c <matherr>:
1000a78c:	2000      	movs	r0, #0
1000a78e:	4770      	bx	lr

1000a790 <nan>:
1000a790:	2000      	movs	r0, #0
1000a792:	4901      	ldr	r1, [pc, #4]	; (1000a798 <nan+0x8>)
1000a794:	4770      	bx	lr
1000a796:	46c0      	nop			; (mov r8, r8)
1000a798:	7ff80000 	.word	0x7ff80000

1000a79c <__aeabi_uidiv>:
1000a79c:	2200      	movs	r2, #0
1000a79e:	0843      	lsrs	r3, r0, #1
1000a7a0:	428b      	cmp	r3, r1
1000a7a2:	d374      	bcc.n	1000a88e <__aeabi_uidiv+0xf2>
1000a7a4:	0903      	lsrs	r3, r0, #4
1000a7a6:	428b      	cmp	r3, r1
1000a7a8:	d35f      	bcc.n	1000a86a <__aeabi_uidiv+0xce>
1000a7aa:	0a03      	lsrs	r3, r0, #8
1000a7ac:	428b      	cmp	r3, r1
1000a7ae:	d344      	bcc.n	1000a83a <__aeabi_uidiv+0x9e>
1000a7b0:	0b03      	lsrs	r3, r0, #12
1000a7b2:	428b      	cmp	r3, r1
1000a7b4:	d328      	bcc.n	1000a808 <__aeabi_uidiv+0x6c>
1000a7b6:	0c03      	lsrs	r3, r0, #16
1000a7b8:	428b      	cmp	r3, r1
1000a7ba:	d30d      	bcc.n	1000a7d8 <__aeabi_uidiv+0x3c>
1000a7bc:	22ff      	movs	r2, #255	; 0xff
1000a7be:	0209      	lsls	r1, r1, #8
1000a7c0:	ba12      	rev	r2, r2
1000a7c2:	0c03      	lsrs	r3, r0, #16
1000a7c4:	428b      	cmp	r3, r1
1000a7c6:	d302      	bcc.n	1000a7ce <__aeabi_uidiv+0x32>
1000a7c8:	1212      	asrs	r2, r2, #8
1000a7ca:	0209      	lsls	r1, r1, #8
1000a7cc:	d065      	beq.n	1000a89a <__aeabi_uidiv+0xfe>
1000a7ce:	0b03      	lsrs	r3, r0, #12
1000a7d0:	428b      	cmp	r3, r1
1000a7d2:	d319      	bcc.n	1000a808 <__aeabi_uidiv+0x6c>
1000a7d4:	e000      	b.n	1000a7d8 <__aeabi_uidiv+0x3c>
1000a7d6:	0a09      	lsrs	r1, r1, #8
1000a7d8:	0bc3      	lsrs	r3, r0, #15
1000a7da:	428b      	cmp	r3, r1
1000a7dc:	d301      	bcc.n	1000a7e2 <__aeabi_uidiv+0x46>
1000a7de:	03cb      	lsls	r3, r1, #15
1000a7e0:	1ac0      	subs	r0, r0, r3
1000a7e2:	4152      	adcs	r2, r2
1000a7e4:	0b83      	lsrs	r3, r0, #14
1000a7e6:	428b      	cmp	r3, r1
1000a7e8:	d301      	bcc.n	1000a7ee <__aeabi_uidiv+0x52>
1000a7ea:	038b      	lsls	r3, r1, #14
1000a7ec:	1ac0      	subs	r0, r0, r3
1000a7ee:	4152      	adcs	r2, r2
1000a7f0:	0b43      	lsrs	r3, r0, #13
1000a7f2:	428b      	cmp	r3, r1
1000a7f4:	d301      	bcc.n	1000a7fa <__aeabi_uidiv+0x5e>
1000a7f6:	034b      	lsls	r3, r1, #13
1000a7f8:	1ac0      	subs	r0, r0, r3
1000a7fa:	4152      	adcs	r2, r2
1000a7fc:	0b03      	lsrs	r3, r0, #12
1000a7fe:	428b      	cmp	r3, r1
1000a800:	d301      	bcc.n	1000a806 <__aeabi_uidiv+0x6a>
1000a802:	030b      	lsls	r3, r1, #12
1000a804:	1ac0      	subs	r0, r0, r3
1000a806:	4152      	adcs	r2, r2
1000a808:	0ac3      	lsrs	r3, r0, #11
1000a80a:	428b      	cmp	r3, r1
1000a80c:	d301      	bcc.n	1000a812 <__aeabi_uidiv+0x76>
1000a80e:	02cb      	lsls	r3, r1, #11
1000a810:	1ac0      	subs	r0, r0, r3
1000a812:	4152      	adcs	r2, r2
1000a814:	0a83      	lsrs	r3, r0, #10
1000a816:	428b      	cmp	r3, r1
1000a818:	d301      	bcc.n	1000a81e <__aeabi_uidiv+0x82>
1000a81a:	028b      	lsls	r3, r1, #10
1000a81c:	1ac0      	subs	r0, r0, r3
1000a81e:	4152      	adcs	r2, r2
1000a820:	0a43      	lsrs	r3, r0, #9
1000a822:	428b      	cmp	r3, r1
1000a824:	d301      	bcc.n	1000a82a <__aeabi_uidiv+0x8e>
1000a826:	024b      	lsls	r3, r1, #9
1000a828:	1ac0      	subs	r0, r0, r3
1000a82a:	4152      	adcs	r2, r2
1000a82c:	0a03      	lsrs	r3, r0, #8
1000a82e:	428b      	cmp	r3, r1
1000a830:	d301      	bcc.n	1000a836 <__aeabi_uidiv+0x9a>
1000a832:	020b      	lsls	r3, r1, #8
1000a834:	1ac0      	subs	r0, r0, r3
1000a836:	4152      	adcs	r2, r2
1000a838:	d2cd      	bcs.n	1000a7d6 <__aeabi_uidiv+0x3a>
1000a83a:	09c3      	lsrs	r3, r0, #7
1000a83c:	428b      	cmp	r3, r1
1000a83e:	d301      	bcc.n	1000a844 <__aeabi_uidiv+0xa8>
1000a840:	01cb      	lsls	r3, r1, #7
1000a842:	1ac0      	subs	r0, r0, r3
1000a844:	4152      	adcs	r2, r2
1000a846:	0983      	lsrs	r3, r0, #6
1000a848:	428b      	cmp	r3, r1
1000a84a:	d301      	bcc.n	1000a850 <__aeabi_uidiv+0xb4>
1000a84c:	018b      	lsls	r3, r1, #6
1000a84e:	1ac0      	subs	r0, r0, r3
1000a850:	4152      	adcs	r2, r2
1000a852:	0943      	lsrs	r3, r0, #5
1000a854:	428b      	cmp	r3, r1
1000a856:	d301      	bcc.n	1000a85c <__aeabi_uidiv+0xc0>
1000a858:	014b      	lsls	r3, r1, #5
1000a85a:	1ac0      	subs	r0, r0, r3
1000a85c:	4152      	adcs	r2, r2
1000a85e:	0903      	lsrs	r3, r0, #4
1000a860:	428b      	cmp	r3, r1
1000a862:	d301      	bcc.n	1000a868 <__aeabi_uidiv+0xcc>
1000a864:	010b      	lsls	r3, r1, #4
1000a866:	1ac0      	subs	r0, r0, r3
1000a868:	4152      	adcs	r2, r2
1000a86a:	08c3      	lsrs	r3, r0, #3
1000a86c:	428b      	cmp	r3, r1
1000a86e:	d301      	bcc.n	1000a874 <__aeabi_uidiv+0xd8>
1000a870:	00cb      	lsls	r3, r1, #3
1000a872:	1ac0      	subs	r0, r0, r3
1000a874:	4152      	adcs	r2, r2
1000a876:	0883      	lsrs	r3, r0, #2
1000a878:	428b      	cmp	r3, r1
1000a87a:	d301      	bcc.n	1000a880 <__aeabi_uidiv+0xe4>
1000a87c:	008b      	lsls	r3, r1, #2
1000a87e:	1ac0      	subs	r0, r0, r3
1000a880:	4152      	adcs	r2, r2
1000a882:	0843      	lsrs	r3, r0, #1
1000a884:	428b      	cmp	r3, r1
1000a886:	d301      	bcc.n	1000a88c <__aeabi_uidiv+0xf0>
1000a888:	004b      	lsls	r3, r1, #1
1000a88a:	1ac0      	subs	r0, r0, r3
1000a88c:	4152      	adcs	r2, r2
1000a88e:	1a41      	subs	r1, r0, r1
1000a890:	d200      	bcs.n	1000a894 <__aeabi_uidiv+0xf8>
1000a892:	4601      	mov	r1, r0
1000a894:	4152      	adcs	r2, r2
1000a896:	4610      	mov	r0, r2
1000a898:	4770      	bx	lr
1000a89a:	e7ff      	b.n	1000a89c <__aeabi_uidiv+0x100>
1000a89c:	b501      	push	{r0, lr}
1000a89e:	2000      	movs	r0, #0
1000a8a0:	f000 f80c 	bl	1000a8bc <__aeabi_idiv0>
1000a8a4:	bd02      	pop	{r1, pc}
1000a8a6:	46c0      	nop			; (mov r8, r8)

1000a8a8 <__aeabi_uidivmod>:
1000a8a8:	2900      	cmp	r1, #0
1000a8aa:	d0f7      	beq.n	1000a89c <__aeabi_uidiv+0x100>
1000a8ac:	b503      	push	{r0, r1, lr}
1000a8ae:	f7ff ff75 	bl	1000a79c <__aeabi_uidiv>
1000a8b2:	bc0e      	pop	{r1, r2, r3}
1000a8b4:	4342      	muls	r2, r0
1000a8b6:	1a89      	subs	r1, r1, r2
1000a8b8:	4718      	bx	r3
1000a8ba:	46c0      	nop			; (mov r8, r8)

1000a8bc <__aeabi_idiv0>:
1000a8bc:	4770      	bx	lr
1000a8be:	46c0      	nop			; (mov r8, r8)

1000a8c0 <__aeabi_cdrcmple>:
1000a8c0:	4684      	mov	ip, r0
1000a8c2:	1c10      	adds	r0, r2, #0
1000a8c4:	4662      	mov	r2, ip
1000a8c6:	468c      	mov	ip, r1
1000a8c8:	1c19      	adds	r1, r3, #0
1000a8ca:	4663      	mov	r3, ip
1000a8cc:	e000      	b.n	1000a8d0 <__aeabi_cdcmpeq>
1000a8ce:	46c0      	nop			; (mov r8, r8)

1000a8d0 <__aeabi_cdcmpeq>:
1000a8d0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
1000a8d2:	f001 fb5f 	bl	1000bf94 <__ledf2>
1000a8d6:	2800      	cmp	r0, #0
1000a8d8:	d401      	bmi.n	1000a8de <__aeabi_cdcmpeq+0xe>
1000a8da:	2100      	movs	r1, #0
1000a8dc:	42c8      	cmn	r0, r1
1000a8de:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

1000a8e0 <__aeabi_dcmpeq>:
1000a8e0:	b510      	push	{r4, lr}
1000a8e2:	f001 faa3 	bl	1000be2c <__eqdf2>
1000a8e6:	4240      	negs	r0, r0
1000a8e8:	3001      	adds	r0, #1
1000a8ea:	bd10      	pop	{r4, pc}

1000a8ec <__aeabi_dcmplt>:
1000a8ec:	b510      	push	{r4, lr}
1000a8ee:	f001 fb51 	bl	1000bf94 <__ledf2>
1000a8f2:	2800      	cmp	r0, #0
1000a8f4:	db01      	blt.n	1000a8fa <__aeabi_dcmplt+0xe>
1000a8f6:	2000      	movs	r0, #0
1000a8f8:	bd10      	pop	{r4, pc}
1000a8fa:	2001      	movs	r0, #1
1000a8fc:	bd10      	pop	{r4, pc}
1000a8fe:	46c0      	nop			; (mov r8, r8)

1000a900 <__aeabi_dcmple>:
1000a900:	b510      	push	{r4, lr}
1000a902:	f001 fb47 	bl	1000bf94 <__ledf2>
1000a906:	2800      	cmp	r0, #0
1000a908:	dd01      	ble.n	1000a90e <__aeabi_dcmple+0xe>
1000a90a:	2000      	movs	r0, #0
1000a90c:	bd10      	pop	{r4, pc}
1000a90e:	2001      	movs	r0, #1
1000a910:	bd10      	pop	{r4, pc}
1000a912:	46c0      	nop			; (mov r8, r8)

1000a914 <__aeabi_dcmpgt>:
1000a914:	b510      	push	{r4, lr}
1000a916:	f001 facd 	bl	1000beb4 <__gedf2>
1000a91a:	2800      	cmp	r0, #0
1000a91c:	dc01      	bgt.n	1000a922 <__aeabi_dcmpgt+0xe>
1000a91e:	2000      	movs	r0, #0
1000a920:	bd10      	pop	{r4, pc}
1000a922:	2001      	movs	r0, #1
1000a924:	bd10      	pop	{r4, pc}
1000a926:	46c0      	nop			; (mov r8, r8)

1000a928 <__aeabi_dcmpge>:
1000a928:	b510      	push	{r4, lr}
1000a92a:	f001 fac3 	bl	1000beb4 <__gedf2>
1000a92e:	2800      	cmp	r0, #0
1000a930:	da01      	bge.n	1000a936 <__aeabi_dcmpge+0xe>
1000a932:	2000      	movs	r0, #0
1000a934:	bd10      	pop	{r4, pc}
1000a936:	2001      	movs	r0, #1
1000a938:	bd10      	pop	{r4, pc}
1000a93a:	46c0      	nop			; (mov r8, r8)

1000a93c <__aeabi_fadd>:
1000a93c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000a93e:	004a      	lsls	r2, r1, #1
1000a940:	0243      	lsls	r3, r0, #9
1000a942:	0044      	lsls	r4, r0, #1
1000a944:	024e      	lsls	r6, r1, #9
1000a946:	0fc5      	lsrs	r5, r0, #31
1000a948:	0e24      	lsrs	r4, r4, #24
1000a94a:	1c28      	adds	r0, r5, #0
1000a94c:	099b      	lsrs	r3, r3, #6
1000a94e:	0e12      	lsrs	r2, r2, #24
1000a950:	0fc9      	lsrs	r1, r1, #31
1000a952:	09b7      	lsrs	r7, r6, #6
1000a954:	428d      	cmp	r5, r1
1000a956:	d040      	beq.n	1000a9da <__aeabi_fadd+0x9e>
1000a958:	1aa0      	subs	r0, r4, r2
1000a95a:	2800      	cmp	r0, #0
1000a95c:	dc00      	bgt.n	1000a960 <__aeabi_fadd+0x24>
1000a95e:	e084      	b.n	1000aa6a <__aeabi_fadd+0x12e>
1000a960:	2a00      	cmp	r2, #0
1000a962:	d11c      	bne.n	1000a99e <__aeabi_fadd+0x62>
1000a964:	2f00      	cmp	r7, #0
1000a966:	d15c      	bne.n	1000aa22 <__aeabi_fadd+0xe6>
1000a968:	075a      	lsls	r2, r3, #29
1000a96a:	d004      	beq.n	1000a976 <__aeabi_fadd+0x3a>
1000a96c:	220f      	movs	r2, #15
1000a96e:	401a      	ands	r2, r3
1000a970:	2a04      	cmp	r2, #4
1000a972:	d000      	beq.n	1000a976 <__aeabi_fadd+0x3a>
1000a974:	3304      	adds	r3, #4
1000a976:	2280      	movs	r2, #128	; 0x80
1000a978:	04d2      	lsls	r2, r2, #19
1000a97a:	401a      	ands	r2, r3
1000a97c:	1c28      	adds	r0, r5, #0
1000a97e:	2a00      	cmp	r2, #0
1000a980:	d024      	beq.n	1000a9cc <__aeabi_fadd+0x90>
1000a982:	3401      	adds	r4, #1
1000a984:	2cff      	cmp	r4, #255	; 0xff
1000a986:	d100      	bne.n	1000a98a <__aeabi_fadd+0x4e>
1000a988:	e07b      	b.n	1000aa82 <__aeabi_fadd+0x146>
1000a98a:	019b      	lsls	r3, r3, #6
1000a98c:	0a5b      	lsrs	r3, r3, #9
1000a98e:	b2e4      	uxtb	r4, r4
1000a990:	025b      	lsls	r3, r3, #9
1000a992:	05e4      	lsls	r4, r4, #23
1000a994:	0a5b      	lsrs	r3, r3, #9
1000a996:	4323      	orrs	r3, r4
1000a998:	07c0      	lsls	r0, r0, #31
1000a99a:	4318      	orrs	r0, r3
1000a99c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000a99e:	2cff      	cmp	r4, #255	; 0xff
1000a9a0:	d0e2      	beq.n	1000a968 <__aeabi_fadd+0x2c>
1000a9a2:	2280      	movs	r2, #128	; 0x80
1000a9a4:	04d2      	lsls	r2, r2, #19
1000a9a6:	4317      	orrs	r7, r2
1000a9a8:	2601      	movs	r6, #1
1000a9aa:	281b      	cmp	r0, #27
1000a9ac:	dc08      	bgt.n	1000a9c0 <__aeabi_fadd+0x84>
1000a9ae:	1c39      	adds	r1, r7, #0
1000a9b0:	2220      	movs	r2, #32
1000a9b2:	1c3e      	adds	r6, r7, #0
1000a9b4:	40c1      	lsrs	r1, r0
1000a9b6:	1a10      	subs	r0, r2, r0
1000a9b8:	4086      	lsls	r6, r0
1000a9ba:	1e77      	subs	r7, r6, #1
1000a9bc:	41be      	sbcs	r6, r7
1000a9be:	430e      	orrs	r6, r1
1000a9c0:	1b9b      	subs	r3, r3, r6
1000a9c2:	015a      	lsls	r2, r3, #5
1000a9c4:	d433      	bmi.n	1000aa2e <__aeabi_fadd+0xf2>
1000a9c6:	1c28      	adds	r0, r5, #0
1000a9c8:	075a      	lsls	r2, r3, #29
1000a9ca:	d1cf      	bne.n	1000a96c <__aeabi_fadd+0x30>
1000a9cc:	08db      	lsrs	r3, r3, #3
1000a9ce:	2cff      	cmp	r4, #255	; 0xff
1000a9d0:	d01e      	beq.n	1000aa10 <__aeabi_fadd+0xd4>
1000a9d2:	025b      	lsls	r3, r3, #9
1000a9d4:	0a5b      	lsrs	r3, r3, #9
1000a9d6:	b2e4      	uxtb	r4, r4
1000a9d8:	e7da      	b.n	1000a990 <__aeabi_fadd+0x54>
1000a9da:	1aa1      	subs	r1, r4, r2
1000a9dc:	2900      	cmp	r1, #0
1000a9de:	dd57      	ble.n	1000aa90 <__aeabi_fadd+0x154>
1000a9e0:	2a00      	cmp	r2, #0
1000a9e2:	d03a      	beq.n	1000aa5a <__aeabi_fadd+0x11e>
1000a9e4:	2cff      	cmp	r4, #255	; 0xff
1000a9e6:	d0bf      	beq.n	1000a968 <__aeabi_fadd+0x2c>
1000a9e8:	2280      	movs	r2, #128	; 0x80
1000a9ea:	04d2      	lsls	r2, r2, #19
1000a9ec:	4317      	orrs	r7, r2
1000a9ee:	2601      	movs	r6, #1
1000a9f0:	291b      	cmp	r1, #27
1000a9f2:	dd72      	ble.n	1000aada <__aeabi_fadd+0x19e>
1000a9f4:	199b      	adds	r3, r3, r6
1000a9f6:	015a      	lsls	r2, r3, #5
1000a9f8:	d5e5      	bpl.n	1000a9c6 <__aeabi_fadd+0x8a>
1000a9fa:	3401      	adds	r4, #1
1000a9fc:	2cff      	cmp	r4, #255	; 0xff
1000a9fe:	d100      	bne.n	1000aa02 <__aeabi_fadd+0xc6>
1000aa00:	e087      	b.n	1000ab12 <__aeabi_fadd+0x1d6>
1000aa02:	2101      	movs	r1, #1
1000aa04:	4a8a      	ldr	r2, [pc, #552]	; (1000ac30 <__aeabi_fadd+0x2f4>)
1000aa06:	4019      	ands	r1, r3
1000aa08:	4013      	ands	r3, r2
1000aa0a:	085b      	lsrs	r3, r3, #1
1000aa0c:	430b      	orrs	r3, r1
1000aa0e:	e7ab      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aa10:	2b00      	cmp	r3, #0
1000aa12:	d036      	beq.n	1000aa82 <__aeabi_fadd+0x146>
1000aa14:	2280      	movs	r2, #128	; 0x80
1000aa16:	03d2      	lsls	r2, r2, #15
1000aa18:	4313      	orrs	r3, r2
1000aa1a:	025b      	lsls	r3, r3, #9
1000aa1c:	0a5b      	lsrs	r3, r3, #9
1000aa1e:	24ff      	movs	r4, #255	; 0xff
1000aa20:	e7b6      	b.n	1000a990 <__aeabi_fadd+0x54>
1000aa22:	3801      	subs	r0, #1
1000aa24:	2800      	cmp	r0, #0
1000aa26:	d13f      	bne.n	1000aaa8 <__aeabi_fadd+0x16c>
1000aa28:	1bdb      	subs	r3, r3, r7
1000aa2a:	015a      	lsls	r2, r3, #5
1000aa2c:	d5cb      	bpl.n	1000a9c6 <__aeabi_fadd+0x8a>
1000aa2e:	019b      	lsls	r3, r3, #6
1000aa30:	099e      	lsrs	r6, r3, #6
1000aa32:	1c30      	adds	r0, r6, #0
1000aa34:	f002 fa0c 	bl	1000ce50 <__clzsi2>
1000aa38:	3805      	subs	r0, #5
1000aa3a:	4086      	lsls	r6, r0
1000aa3c:	4284      	cmp	r4, r0
1000aa3e:	dc23      	bgt.n	1000aa88 <__aeabi_fadd+0x14c>
1000aa40:	1b00      	subs	r0, r0, r4
1000aa42:	241f      	movs	r4, #31
1000aa44:	1c32      	adds	r2, r6, #0
1000aa46:	1c43      	adds	r3, r0, #1
1000aa48:	1a20      	subs	r0, r4, r0
1000aa4a:	40da      	lsrs	r2, r3
1000aa4c:	4086      	lsls	r6, r0
1000aa4e:	1c13      	adds	r3, r2, #0
1000aa50:	1e74      	subs	r4, r6, #1
1000aa52:	41a6      	sbcs	r6, r4
1000aa54:	2400      	movs	r4, #0
1000aa56:	4333      	orrs	r3, r6
1000aa58:	e786      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aa5a:	2f00      	cmp	r7, #0
1000aa5c:	d100      	bne.n	1000aa60 <__aeabi_fadd+0x124>
1000aa5e:	e783      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aa60:	3901      	subs	r1, #1
1000aa62:	2900      	cmp	r1, #0
1000aa64:	d150      	bne.n	1000ab08 <__aeabi_fadd+0x1cc>
1000aa66:	19db      	adds	r3, r3, r7
1000aa68:	e7c5      	b.n	1000a9f6 <__aeabi_fadd+0xba>
1000aa6a:	2800      	cmp	r0, #0
1000aa6c:	d120      	bne.n	1000aab0 <__aeabi_fadd+0x174>
1000aa6e:	1c62      	adds	r2, r4, #1
1000aa70:	b2d2      	uxtb	r2, r2
1000aa72:	2a01      	cmp	r2, #1
1000aa74:	dd5e      	ble.n	1000ab34 <__aeabi_fadd+0x1f8>
1000aa76:	1bde      	subs	r6, r3, r7
1000aa78:	0172      	lsls	r2, r6, #5
1000aa7a:	d528      	bpl.n	1000aace <__aeabi_fadd+0x192>
1000aa7c:	1afe      	subs	r6, r7, r3
1000aa7e:	1c0d      	adds	r5, r1, #0
1000aa80:	e7d7      	b.n	1000aa32 <__aeabi_fadd+0xf6>
1000aa82:	24ff      	movs	r4, #255	; 0xff
1000aa84:	2300      	movs	r3, #0
1000aa86:	e783      	b.n	1000a990 <__aeabi_fadd+0x54>
1000aa88:	4b69      	ldr	r3, [pc, #420]	; (1000ac30 <__aeabi_fadd+0x2f4>)
1000aa8a:	1a24      	subs	r4, r4, r0
1000aa8c:	4033      	ands	r3, r6
1000aa8e:	e76b      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aa90:	2900      	cmp	r1, #0
1000aa92:	d158      	bne.n	1000ab46 <__aeabi_fadd+0x20a>
1000aa94:	1c62      	adds	r2, r4, #1
1000aa96:	b2d1      	uxtb	r1, r2
1000aa98:	2901      	cmp	r1, #1
1000aa9a:	dd3c      	ble.n	1000ab16 <__aeabi_fadd+0x1da>
1000aa9c:	2aff      	cmp	r2, #255	; 0xff
1000aa9e:	d037      	beq.n	1000ab10 <__aeabi_fadd+0x1d4>
1000aaa0:	18fb      	adds	r3, r7, r3
1000aaa2:	085b      	lsrs	r3, r3, #1
1000aaa4:	1c14      	adds	r4, r2, #0
1000aaa6:	e75f      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aaa8:	2cff      	cmp	r4, #255	; 0xff
1000aaaa:	d000      	beq.n	1000aaae <__aeabi_fadd+0x172>
1000aaac:	e77c      	b.n	1000a9a8 <__aeabi_fadd+0x6c>
1000aaae:	e75b      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aab0:	2c00      	cmp	r4, #0
1000aab2:	d01e      	beq.n	1000aaf2 <__aeabi_fadd+0x1b6>
1000aab4:	2aff      	cmp	r2, #255	; 0xff
1000aab6:	d023      	beq.n	1000ab00 <__aeabi_fadd+0x1c4>
1000aab8:	2480      	movs	r4, #128	; 0x80
1000aaba:	04e4      	lsls	r4, r4, #19
1000aabc:	4240      	negs	r0, r0
1000aabe:	4323      	orrs	r3, r4
1000aac0:	281b      	cmp	r0, #27
1000aac2:	dd5b      	ble.n	1000ab7c <__aeabi_fadd+0x240>
1000aac4:	2301      	movs	r3, #1
1000aac6:	1afb      	subs	r3, r7, r3
1000aac8:	1c14      	adds	r4, r2, #0
1000aaca:	1c0d      	adds	r5, r1, #0
1000aacc:	e7ad      	b.n	1000aa2a <__aeabi_fadd+0xee>
1000aace:	2e00      	cmp	r6, #0
1000aad0:	d1af      	bne.n	1000aa32 <__aeabi_fadd+0xf6>
1000aad2:	2300      	movs	r3, #0
1000aad4:	2000      	movs	r0, #0
1000aad6:	2400      	movs	r4, #0
1000aad8:	e778      	b.n	1000a9cc <__aeabi_fadd+0x90>
1000aada:	1c3a      	adds	r2, r7, #0
1000aadc:	40ca      	lsrs	r2, r1
1000aade:	4694      	mov	ip, r2
1000aae0:	2220      	movs	r2, #32
1000aae2:	1c3e      	adds	r6, r7, #0
1000aae4:	1a51      	subs	r1, r2, r1
1000aae6:	408e      	lsls	r6, r1
1000aae8:	4662      	mov	r2, ip
1000aaea:	1e77      	subs	r7, r6, #1
1000aaec:	41be      	sbcs	r6, r7
1000aaee:	4316      	orrs	r6, r2
1000aaf0:	e780      	b.n	1000a9f4 <__aeabi_fadd+0xb8>
1000aaf2:	2b00      	cmp	r3, #0
1000aaf4:	d03e      	beq.n	1000ab74 <__aeabi_fadd+0x238>
1000aaf6:	43c0      	mvns	r0, r0
1000aaf8:	2800      	cmp	r0, #0
1000aafa:	d0e4      	beq.n	1000aac6 <__aeabi_fadd+0x18a>
1000aafc:	2aff      	cmp	r2, #255	; 0xff
1000aafe:	d1df      	bne.n	1000aac0 <__aeabi_fadd+0x184>
1000ab00:	1c3b      	adds	r3, r7, #0
1000ab02:	24ff      	movs	r4, #255	; 0xff
1000ab04:	1c0d      	adds	r5, r1, #0
1000ab06:	e72f      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab08:	2cff      	cmp	r4, #255	; 0xff
1000ab0a:	d000      	beq.n	1000ab0e <__aeabi_fadd+0x1d2>
1000ab0c:	e76f      	b.n	1000a9ee <__aeabi_fadd+0xb2>
1000ab0e:	e72b      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab10:	24ff      	movs	r4, #255	; 0xff
1000ab12:	2300      	movs	r3, #0
1000ab14:	e75a      	b.n	1000a9cc <__aeabi_fadd+0x90>
1000ab16:	2c00      	cmp	r4, #0
1000ab18:	d15a      	bne.n	1000abd0 <__aeabi_fadd+0x294>
1000ab1a:	2b00      	cmp	r3, #0
1000ab1c:	d07f      	beq.n	1000ac1e <__aeabi_fadd+0x2e2>
1000ab1e:	2f00      	cmp	r7, #0
1000ab20:	d100      	bne.n	1000ab24 <__aeabi_fadd+0x1e8>
1000ab22:	e721      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab24:	19db      	adds	r3, r3, r7
1000ab26:	015a      	lsls	r2, r3, #5
1000ab28:	d400      	bmi.n	1000ab2c <__aeabi_fadd+0x1f0>
1000ab2a:	e74c      	b.n	1000a9c6 <__aeabi_fadd+0x8a>
1000ab2c:	4a40      	ldr	r2, [pc, #256]	; (1000ac30 <__aeabi_fadd+0x2f4>)
1000ab2e:	3401      	adds	r4, #1
1000ab30:	4013      	ands	r3, r2
1000ab32:	e719      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab34:	2c00      	cmp	r4, #0
1000ab36:	d115      	bne.n	1000ab64 <__aeabi_fadd+0x228>
1000ab38:	2b00      	cmp	r3, #0
1000ab3a:	d12f      	bne.n	1000ab9c <__aeabi_fadd+0x260>
1000ab3c:	2f00      	cmp	r7, #0
1000ab3e:	d05d      	beq.n	1000abfc <__aeabi_fadd+0x2c0>
1000ab40:	1c3b      	adds	r3, r7, #0
1000ab42:	1c0d      	adds	r5, r1, #0
1000ab44:	e710      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab46:	2c00      	cmp	r4, #0
1000ab48:	d121      	bne.n	1000ab8e <__aeabi_fadd+0x252>
1000ab4a:	2b00      	cmp	r3, #0
1000ab4c:	d053      	beq.n	1000abf6 <__aeabi_fadd+0x2ba>
1000ab4e:	43c9      	mvns	r1, r1
1000ab50:	2900      	cmp	r1, #0
1000ab52:	d004      	beq.n	1000ab5e <__aeabi_fadd+0x222>
1000ab54:	2aff      	cmp	r2, #255	; 0xff
1000ab56:	d04b      	beq.n	1000abf0 <__aeabi_fadd+0x2b4>
1000ab58:	291b      	cmp	r1, #27
1000ab5a:	dd57      	ble.n	1000ac0c <__aeabi_fadd+0x2d0>
1000ab5c:	2301      	movs	r3, #1
1000ab5e:	19db      	adds	r3, r3, r7
1000ab60:	1c14      	adds	r4, r2, #0
1000ab62:	e748      	b.n	1000a9f6 <__aeabi_fadd+0xba>
1000ab64:	2b00      	cmp	r3, #0
1000ab66:	d122      	bne.n	1000abae <__aeabi_fadd+0x272>
1000ab68:	2f00      	cmp	r7, #0
1000ab6a:	d04a      	beq.n	1000ac02 <__aeabi_fadd+0x2c6>
1000ab6c:	1c3b      	adds	r3, r7, #0
1000ab6e:	1c0d      	adds	r5, r1, #0
1000ab70:	24ff      	movs	r4, #255	; 0xff
1000ab72:	e6f9      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab74:	1c3b      	adds	r3, r7, #0
1000ab76:	1c14      	adds	r4, r2, #0
1000ab78:	1c0d      	adds	r5, r1, #0
1000ab7a:	e6f5      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ab7c:	1c1d      	adds	r5, r3, #0
1000ab7e:	2420      	movs	r4, #32
1000ab80:	40c5      	lsrs	r5, r0
1000ab82:	1a20      	subs	r0, r4, r0
1000ab84:	4083      	lsls	r3, r0
1000ab86:	1e58      	subs	r0, r3, #1
1000ab88:	4183      	sbcs	r3, r0
1000ab8a:	432b      	orrs	r3, r5
1000ab8c:	e79b      	b.n	1000aac6 <__aeabi_fadd+0x18a>
1000ab8e:	2aff      	cmp	r2, #255	; 0xff
1000ab90:	d02e      	beq.n	1000abf0 <__aeabi_fadd+0x2b4>
1000ab92:	2480      	movs	r4, #128	; 0x80
1000ab94:	04e4      	lsls	r4, r4, #19
1000ab96:	4249      	negs	r1, r1
1000ab98:	4323      	orrs	r3, r4
1000ab9a:	e7dd      	b.n	1000ab58 <__aeabi_fadd+0x21c>
1000ab9c:	2f00      	cmp	r7, #0
1000ab9e:	d100      	bne.n	1000aba2 <__aeabi_fadd+0x266>
1000aba0:	e6e2      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000aba2:	1bda      	subs	r2, r3, r7
1000aba4:	0150      	lsls	r0, r2, #5
1000aba6:	d53c      	bpl.n	1000ac22 <__aeabi_fadd+0x2e6>
1000aba8:	1afb      	subs	r3, r7, r3
1000abaa:	1c0d      	adds	r5, r1, #0
1000abac:	e6dc      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000abae:	24ff      	movs	r4, #255	; 0xff
1000abb0:	2f00      	cmp	r7, #0
1000abb2:	d100      	bne.n	1000abb6 <__aeabi_fadd+0x27a>
1000abb4:	e6d8      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000abb6:	2280      	movs	r2, #128	; 0x80
1000abb8:	08db      	lsrs	r3, r3, #3
1000abba:	03d2      	lsls	r2, r2, #15
1000abbc:	4213      	tst	r3, r2
1000abbe:	d004      	beq.n	1000abca <__aeabi_fadd+0x28e>
1000abc0:	08fe      	lsrs	r6, r7, #3
1000abc2:	4216      	tst	r6, r2
1000abc4:	d101      	bne.n	1000abca <__aeabi_fadd+0x28e>
1000abc6:	1c33      	adds	r3, r6, #0
1000abc8:	1c0d      	adds	r5, r1, #0
1000abca:	00db      	lsls	r3, r3, #3
1000abcc:	24ff      	movs	r4, #255	; 0xff
1000abce:	e6cb      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000abd0:	2b00      	cmp	r3, #0
1000abd2:	d00d      	beq.n	1000abf0 <__aeabi_fadd+0x2b4>
1000abd4:	24ff      	movs	r4, #255	; 0xff
1000abd6:	2f00      	cmp	r7, #0
1000abd8:	d100      	bne.n	1000abdc <__aeabi_fadd+0x2a0>
1000abda:	e6c5      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000abdc:	2280      	movs	r2, #128	; 0x80
1000abde:	08db      	lsrs	r3, r3, #3
1000abe0:	03d2      	lsls	r2, r2, #15
1000abe2:	4213      	tst	r3, r2
1000abe4:	d0f1      	beq.n	1000abca <__aeabi_fadd+0x28e>
1000abe6:	08fe      	lsrs	r6, r7, #3
1000abe8:	4216      	tst	r6, r2
1000abea:	d1ee      	bne.n	1000abca <__aeabi_fadd+0x28e>
1000abec:	1c33      	adds	r3, r6, #0
1000abee:	e7ec      	b.n	1000abca <__aeabi_fadd+0x28e>
1000abf0:	1c3b      	adds	r3, r7, #0
1000abf2:	24ff      	movs	r4, #255	; 0xff
1000abf4:	e6b8      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000abf6:	1c3b      	adds	r3, r7, #0
1000abf8:	1c14      	adds	r4, r2, #0
1000abfa:	e6b5      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000abfc:	1c23      	adds	r3, r4, #0
1000abfe:	2000      	movs	r0, #0
1000ac00:	e6e4      	b.n	1000a9cc <__aeabi_fadd+0x90>
1000ac02:	2380      	movs	r3, #128	; 0x80
1000ac04:	2000      	movs	r0, #0
1000ac06:	049b      	lsls	r3, r3, #18
1000ac08:	24ff      	movs	r4, #255	; 0xff
1000ac0a:	e6df      	b.n	1000a9cc <__aeabi_fadd+0x90>
1000ac0c:	1c1e      	adds	r6, r3, #0
1000ac0e:	2420      	movs	r4, #32
1000ac10:	40ce      	lsrs	r6, r1
1000ac12:	1a61      	subs	r1, r4, r1
1000ac14:	408b      	lsls	r3, r1
1000ac16:	1e59      	subs	r1, r3, #1
1000ac18:	418b      	sbcs	r3, r1
1000ac1a:	4333      	orrs	r3, r6
1000ac1c:	e79f      	b.n	1000ab5e <__aeabi_fadd+0x222>
1000ac1e:	1c3b      	adds	r3, r7, #0
1000ac20:	e6a2      	b.n	1000a968 <__aeabi_fadd+0x2c>
1000ac22:	1e13      	subs	r3, r2, #0
1000ac24:	d000      	beq.n	1000ac28 <__aeabi_fadd+0x2ec>
1000ac26:	e6ce      	b.n	1000a9c6 <__aeabi_fadd+0x8a>
1000ac28:	2300      	movs	r3, #0
1000ac2a:	2000      	movs	r0, #0
1000ac2c:	e6ce      	b.n	1000a9cc <__aeabi_fadd+0x90>
1000ac2e:	46c0      	nop			; (mov r8, r8)
1000ac30:	fbffffff 	.word	0xfbffffff

1000ac34 <__aeabi_fmul>:
1000ac34:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ac36:	465f      	mov	r7, fp
1000ac38:	4656      	mov	r6, sl
1000ac3a:	464d      	mov	r5, r9
1000ac3c:	4644      	mov	r4, r8
1000ac3e:	b4f0      	push	{r4, r5, r6, r7}
1000ac40:	0245      	lsls	r5, r0, #9
1000ac42:	0046      	lsls	r6, r0, #1
1000ac44:	0fc4      	lsrs	r4, r0, #31
1000ac46:	b083      	sub	sp, #12
1000ac48:	1c0f      	adds	r7, r1, #0
1000ac4a:	0a6d      	lsrs	r5, r5, #9
1000ac4c:	0e36      	lsrs	r6, r6, #24
1000ac4e:	46a3      	mov	fp, r4
1000ac50:	d045      	beq.n	1000acde <__aeabi_fmul+0xaa>
1000ac52:	2eff      	cmp	r6, #255	; 0xff
1000ac54:	d025      	beq.n	1000aca2 <__aeabi_fmul+0x6e>
1000ac56:	2380      	movs	r3, #128	; 0x80
1000ac58:	041b      	lsls	r3, r3, #16
1000ac5a:	431d      	orrs	r5, r3
1000ac5c:	2300      	movs	r3, #0
1000ac5e:	469a      	mov	sl, r3
1000ac60:	00ed      	lsls	r5, r5, #3
1000ac62:	3e7f      	subs	r6, #127	; 0x7f
1000ac64:	9301      	str	r3, [sp, #4]
1000ac66:	027b      	lsls	r3, r7, #9
1000ac68:	0a5b      	lsrs	r3, r3, #9
1000ac6a:	4698      	mov	r8, r3
1000ac6c:	0078      	lsls	r0, r7, #1
1000ac6e:	0ffb      	lsrs	r3, r7, #31
1000ac70:	0e00      	lsrs	r0, r0, #24
1000ac72:	4699      	mov	r9, r3
1000ac74:	d040      	beq.n	1000acf8 <__aeabi_fmul+0xc4>
1000ac76:	28ff      	cmp	r0, #255	; 0xff
1000ac78:	d038      	beq.n	1000acec <__aeabi_fmul+0xb8>
1000ac7a:	2380      	movs	r3, #128	; 0x80
1000ac7c:	4642      	mov	r2, r8
1000ac7e:	041b      	lsls	r3, r3, #16
1000ac80:	4313      	orrs	r3, r2
1000ac82:	00db      	lsls	r3, r3, #3
1000ac84:	4698      	mov	r8, r3
1000ac86:	2300      	movs	r3, #0
1000ac88:	387f      	subs	r0, #127	; 0x7f
1000ac8a:	464a      	mov	r2, r9
1000ac8c:	9f01      	ldr	r7, [sp, #4]
1000ac8e:	1830      	adds	r0, r6, r0
1000ac90:	4062      	eors	r2, r4
1000ac92:	1c41      	adds	r1, r0, #1
1000ac94:	431f      	orrs	r7, r3
1000ac96:	2f0f      	cmp	r7, #15
1000ac98:	d869      	bhi.n	1000ad6e <__aeabi_fmul+0x13a>
1000ac9a:	4e7d      	ldr	r6, [pc, #500]	; (1000ae90 <__aeabi_fmul+0x25c>)
1000ac9c:	00bf      	lsls	r7, r7, #2
1000ac9e:	59f6      	ldr	r6, [r6, r7]
1000aca0:	46b7      	mov	pc, r6
1000aca2:	2d00      	cmp	r5, #0
1000aca4:	d145      	bne.n	1000ad32 <__aeabi_fmul+0xfe>
1000aca6:	2308      	movs	r3, #8
1000aca8:	9301      	str	r3, [sp, #4]
1000acaa:	3b06      	subs	r3, #6
1000acac:	469a      	mov	sl, r3
1000acae:	e7da      	b.n	1000ac66 <__aeabi_fmul+0x32>
1000acb0:	4693      	mov	fp, r2
1000acb2:	4653      	mov	r3, sl
1000acb4:	2b02      	cmp	r3, #2
1000acb6:	d12f      	bne.n	1000ad18 <__aeabi_fmul+0xe4>
1000acb8:	465b      	mov	r3, fp
1000acba:	2401      	movs	r4, #1
1000acbc:	2500      	movs	r5, #0
1000acbe:	401c      	ands	r4, r3
1000acc0:	23ff      	movs	r3, #255	; 0xff
1000acc2:	026d      	lsls	r5, r5, #9
1000acc4:	05db      	lsls	r3, r3, #23
1000acc6:	0a6d      	lsrs	r5, r5, #9
1000acc8:	07e4      	lsls	r4, r4, #31
1000acca:	431d      	orrs	r5, r3
1000accc:	4325      	orrs	r5, r4
1000acce:	1c28      	adds	r0, r5, #0
1000acd0:	b003      	add	sp, #12
1000acd2:	bc3c      	pop	{r2, r3, r4, r5}
1000acd4:	4690      	mov	r8, r2
1000acd6:	4699      	mov	r9, r3
1000acd8:	46a2      	mov	sl, r4
1000acda:	46ab      	mov	fp, r5
1000acdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000acde:	2d00      	cmp	r5, #0
1000ace0:	d12c      	bne.n	1000ad3c <__aeabi_fmul+0x108>
1000ace2:	2304      	movs	r3, #4
1000ace4:	9301      	str	r3, [sp, #4]
1000ace6:	3b03      	subs	r3, #3
1000ace8:	469a      	mov	sl, r3
1000acea:	e7bc      	b.n	1000ac66 <__aeabi_fmul+0x32>
1000acec:	4643      	mov	r3, r8
1000acee:	425a      	negs	r2, r3
1000acf0:	4153      	adcs	r3, r2
1000acf2:	2203      	movs	r2, #3
1000acf4:	1ad3      	subs	r3, r2, r3
1000acf6:	e7c8      	b.n	1000ac8a <__aeabi_fmul+0x56>
1000acf8:	4642      	mov	r2, r8
1000acfa:	2301      	movs	r3, #1
1000acfc:	2a00      	cmp	r2, #0
1000acfe:	d0c4      	beq.n	1000ac8a <__aeabi_fmul+0x56>
1000ad00:	4640      	mov	r0, r8
1000ad02:	f002 f8a5 	bl	1000ce50 <__clzsi2>
1000ad06:	4642      	mov	r2, r8
1000ad08:	1f43      	subs	r3, r0, #5
1000ad0a:	409a      	lsls	r2, r3
1000ad0c:	2376      	movs	r3, #118	; 0x76
1000ad0e:	425b      	negs	r3, r3
1000ad10:	1a18      	subs	r0, r3, r0
1000ad12:	4690      	mov	r8, r2
1000ad14:	2300      	movs	r3, #0
1000ad16:	e7b8      	b.n	1000ac8a <__aeabi_fmul+0x56>
1000ad18:	2b03      	cmp	r3, #3
1000ad1a:	d100      	bne.n	1000ad1e <__aeabi_fmul+0xea>
1000ad1c:	e0ad      	b.n	1000ae7a <__aeabi_fmul+0x246>
1000ad1e:	2b01      	cmp	r3, #1
1000ad20:	d000      	beq.n	1000ad24 <__aeabi_fmul+0xf0>
1000ad22:	e08c      	b.n	1000ae3e <__aeabi_fmul+0x20a>
1000ad24:	465b      	mov	r3, fp
1000ad26:	4654      	mov	r4, sl
1000ad28:	401c      	ands	r4, r3
1000ad2a:	b2e4      	uxtb	r4, r4
1000ad2c:	2300      	movs	r3, #0
1000ad2e:	2500      	movs	r5, #0
1000ad30:	e7c7      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ad32:	230c      	movs	r3, #12
1000ad34:	9301      	str	r3, [sp, #4]
1000ad36:	3b09      	subs	r3, #9
1000ad38:	469a      	mov	sl, r3
1000ad3a:	e794      	b.n	1000ac66 <__aeabi_fmul+0x32>
1000ad3c:	1c28      	adds	r0, r5, #0
1000ad3e:	f002 f887 	bl	1000ce50 <__clzsi2>
1000ad42:	2676      	movs	r6, #118	; 0x76
1000ad44:	1f43      	subs	r3, r0, #5
1000ad46:	409d      	lsls	r5, r3
1000ad48:	2300      	movs	r3, #0
1000ad4a:	4276      	negs	r6, r6
1000ad4c:	1a36      	subs	r6, r6, r0
1000ad4e:	9301      	str	r3, [sp, #4]
1000ad50:	469a      	mov	sl, r3
1000ad52:	e788      	b.n	1000ac66 <__aeabi_fmul+0x32>
1000ad54:	2580      	movs	r5, #128	; 0x80
1000ad56:	2400      	movs	r4, #0
1000ad58:	03ed      	lsls	r5, r5, #15
1000ad5a:	23ff      	movs	r3, #255	; 0xff
1000ad5c:	e7b1      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ad5e:	4645      	mov	r5, r8
1000ad60:	46cb      	mov	fp, r9
1000ad62:	469a      	mov	sl, r3
1000ad64:	e7a5      	b.n	1000acb2 <__aeabi_fmul+0x7e>
1000ad66:	4645      	mov	r5, r8
1000ad68:	4693      	mov	fp, r2
1000ad6a:	469a      	mov	sl, r3
1000ad6c:	e7a1      	b.n	1000acb2 <__aeabi_fmul+0x7e>
1000ad6e:	4643      	mov	r3, r8
1000ad70:	042c      	lsls	r4, r5, #16
1000ad72:	0c1b      	lsrs	r3, r3, #16
1000ad74:	469c      	mov	ip, r3
1000ad76:	0c23      	lsrs	r3, r4, #16
1000ad78:	4644      	mov	r4, r8
1000ad7a:	0426      	lsls	r6, r4, #16
1000ad7c:	1c1c      	adds	r4, r3, #0
1000ad7e:	0c36      	lsrs	r6, r6, #16
1000ad80:	0c2f      	lsrs	r7, r5, #16
1000ad82:	4374      	muls	r4, r6
1000ad84:	1c35      	adds	r5, r6, #0
1000ad86:	4666      	mov	r6, ip
1000ad88:	437d      	muls	r5, r7
1000ad8a:	4373      	muls	r3, r6
1000ad8c:	4377      	muls	r7, r6
1000ad8e:	18eb      	adds	r3, r5, r3
1000ad90:	0c26      	lsrs	r6, r4, #16
1000ad92:	199e      	adds	r6, r3, r6
1000ad94:	42b5      	cmp	r5, r6
1000ad96:	d903      	bls.n	1000ada0 <__aeabi_fmul+0x16c>
1000ad98:	2380      	movs	r3, #128	; 0x80
1000ad9a:	025b      	lsls	r3, r3, #9
1000ad9c:	469c      	mov	ip, r3
1000ad9e:	4467      	add	r7, ip
1000ada0:	0424      	lsls	r4, r4, #16
1000ada2:	0433      	lsls	r3, r6, #16
1000ada4:	0c24      	lsrs	r4, r4, #16
1000ada6:	191b      	adds	r3, r3, r4
1000ada8:	019d      	lsls	r5, r3, #6
1000adaa:	1e6c      	subs	r4, r5, #1
1000adac:	41a5      	sbcs	r5, r4
1000adae:	0e9b      	lsrs	r3, r3, #26
1000adb0:	0c36      	lsrs	r6, r6, #16
1000adb2:	432b      	orrs	r3, r5
1000adb4:	19bd      	adds	r5, r7, r6
1000adb6:	01ad      	lsls	r5, r5, #6
1000adb8:	431d      	orrs	r5, r3
1000adba:	012b      	lsls	r3, r5, #4
1000adbc:	d504      	bpl.n	1000adc8 <__aeabi_fmul+0x194>
1000adbe:	2301      	movs	r3, #1
1000adc0:	0868      	lsrs	r0, r5, #1
1000adc2:	401d      	ands	r5, r3
1000adc4:	4305      	orrs	r5, r0
1000adc6:	1c08      	adds	r0, r1, #0
1000adc8:	1c03      	adds	r3, r0, #0
1000adca:	337f      	adds	r3, #127	; 0x7f
1000adcc:	2b00      	cmp	r3, #0
1000adce:	dd2c      	ble.n	1000ae2a <__aeabi_fmul+0x1f6>
1000add0:	0769      	lsls	r1, r5, #29
1000add2:	d004      	beq.n	1000adde <__aeabi_fmul+0x1aa>
1000add4:	210f      	movs	r1, #15
1000add6:	4029      	ands	r1, r5
1000add8:	2904      	cmp	r1, #4
1000adda:	d000      	beq.n	1000adde <__aeabi_fmul+0x1aa>
1000addc:	3504      	adds	r5, #4
1000adde:	0129      	lsls	r1, r5, #4
1000ade0:	d503      	bpl.n	1000adea <__aeabi_fmul+0x1b6>
1000ade2:	4b2c      	ldr	r3, [pc, #176]	; (1000ae94 <__aeabi_fmul+0x260>)
1000ade4:	401d      	ands	r5, r3
1000ade6:	1c03      	adds	r3, r0, #0
1000ade8:	3380      	adds	r3, #128	; 0x80
1000adea:	2bfe      	cmp	r3, #254	; 0xfe
1000adec:	dd17      	ble.n	1000ae1e <__aeabi_fmul+0x1ea>
1000adee:	2401      	movs	r4, #1
1000adf0:	23ff      	movs	r3, #255	; 0xff
1000adf2:	4014      	ands	r4, r2
1000adf4:	2500      	movs	r5, #0
1000adf6:	e764      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000adf8:	2080      	movs	r0, #128	; 0x80
1000adfa:	03c0      	lsls	r0, r0, #15
1000adfc:	4205      	tst	r5, r0
1000adfe:	d009      	beq.n	1000ae14 <__aeabi_fmul+0x1e0>
1000ae00:	4643      	mov	r3, r8
1000ae02:	4203      	tst	r3, r0
1000ae04:	d106      	bne.n	1000ae14 <__aeabi_fmul+0x1e0>
1000ae06:	4645      	mov	r5, r8
1000ae08:	4305      	orrs	r5, r0
1000ae0a:	026d      	lsls	r5, r5, #9
1000ae0c:	0a6d      	lsrs	r5, r5, #9
1000ae0e:	464c      	mov	r4, r9
1000ae10:	23ff      	movs	r3, #255	; 0xff
1000ae12:	e756      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae14:	4305      	orrs	r5, r0
1000ae16:	026d      	lsls	r5, r5, #9
1000ae18:	0a6d      	lsrs	r5, r5, #9
1000ae1a:	23ff      	movs	r3, #255	; 0xff
1000ae1c:	e751      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae1e:	2401      	movs	r4, #1
1000ae20:	01ad      	lsls	r5, r5, #6
1000ae22:	0a6d      	lsrs	r5, r5, #9
1000ae24:	b2db      	uxtb	r3, r3
1000ae26:	4014      	ands	r4, r2
1000ae28:	e74b      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae2a:	237e      	movs	r3, #126	; 0x7e
1000ae2c:	425b      	negs	r3, r3
1000ae2e:	1a1b      	subs	r3, r3, r0
1000ae30:	2b1b      	cmp	r3, #27
1000ae32:	dd07      	ble.n	1000ae44 <__aeabi_fmul+0x210>
1000ae34:	2401      	movs	r4, #1
1000ae36:	2300      	movs	r3, #0
1000ae38:	4014      	ands	r4, r2
1000ae3a:	2500      	movs	r5, #0
1000ae3c:	e741      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae3e:	1c08      	adds	r0, r1, #0
1000ae40:	465a      	mov	r2, fp
1000ae42:	e7c1      	b.n	1000adc8 <__aeabi_fmul+0x194>
1000ae44:	309e      	adds	r0, #158	; 0x9e
1000ae46:	1c29      	adds	r1, r5, #0
1000ae48:	4085      	lsls	r5, r0
1000ae4a:	40d9      	lsrs	r1, r3
1000ae4c:	1e68      	subs	r0, r5, #1
1000ae4e:	4185      	sbcs	r5, r0
1000ae50:	430d      	orrs	r5, r1
1000ae52:	076b      	lsls	r3, r5, #29
1000ae54:	d004      	beq.n	1000ae60 <__aeabi_fmul+0x22c>
1000ae56:	230f      	movs	r3, #15
1000ae58:	402b      	ands	r3, r5
1000ae5a:	2b04      	cmp	r3, #4
1000ae5c:	d000      	beq.n	1000ae60 <__aeabi_fmul+0x22c>
1000ae5e:	3504      	adds	r5, #4
1000ae60:	016b      	lsls	r3, r5, #5
1000ae62:	d504      	bpl.n	1000ae6e <__aeabi_fmul+0x23a>
1000ae64:	2401      	movs	r4, #1
1000ae66:	2301      	movs	r3, #1
1000ae68:	4014      	ands	r4, r2
1000ae6a:	2500      	movs	r5, #0
1000ae6c:	e729      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae6e:	2401      	movs	r4, #1
1000ae70:	01ad      	lsls	r5, r5, #6
1000ae72:	0a6d      	lsrs	r5, r5, #9
1000ae74:	4014      	ands	r4, r2
1000ae76:	2300      	movs	r3, #0
1000ae78:	e723      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae7a:	2380      	movs	r3, #128	; 0x80
1000ae7c:	03db      	lsls	r3, r3, #15
1000ae7e:	431d      	orrs	r5, r3
1000ae80:	2401      	movs	r4, #1
1000ae82:	465b      	mov	r3, fp
1000ae84:	026d      	lsls	r5, r5, #9
1000ae86:	4023      	ands	r3, r4
1000ae88:	1c1c      	adds	r4, r3, #0
1000ae8a:	0a6d      	lsrs	r5, r5, #9
1000ae8c:	23ff      	movs	r3, #255	; 0xff
1000ae8e:	e718      	b.n	1000acc2 <__aeabi_fmul+0x8e>
1000ae90:	1000f9e0 	.word	0x1000f9e0
1000ae94:	f7ffffff 	.word	0xf7ffffff

1000ae98 <__aeabi_fsub>:
1000ae98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000ae9a:	004a      	lsls	r2, r1, #1
1000ae9c:	0243      	lsls	r3, r0, #9
1000ae9e:	0044      	lsls	r4, r0, #1
1000aea0:	024d      	lsls	r5, r1, #9
1000aea2:	0fc0      	lsrs	r0, r0, #31
1000aea4:	0e24      	lsrs	r4, r4, #24
1000aea6:	1c06      	adds	r6, r0, #0
1000aea8:	099b      	lsrs	r3, r3, #6
1000aeaa:	0e12      	lsrs	r2, r2, #24
1000aeac:	0fc9      	lsrs	r1, r1, #31
1000aeae:	09ad      	lsrs	r5, r5, #6
1000aeb0:	2aff      	cmp	r2, #255	; 0xff
1000aeb2:	d100      	bne.n	1000aeb6 <__aeabi_fsub+0x1e>
1000aeb4:	e075      	b.n	1000afa2 <__aeabi_fsub+0x10a>
1000aeb6:	2701      	movs	r7, #1
1000aeb8:	4079      	eors	r1, r7
1000aeba:	4288      	cmp	r0, r1
1000aebc:	d050      	beq.n	1000af60 <__aeabi_fsub+0xc8>
1000aebe:	1aa0      	subs	r0, r4, r2
1000aec0:	2800      	cmp	r0, #0
1000aec2:	dc00      	bgt.n	1000aec6 <__aeabi_fsub+0x2e>
1000aec4:	e08f      	b.n	1000afe6 <__aeabi_fsub+0x14e>
1000aec6:	2a00      	cmp	r2, #0
1000aec8:	d11e      	bne.n	1000af08 <__aeabi_fsub+0x70>
1000aeca:	2d00      	cmp	r5, #0
1000aecc:	d000      	beq.n	1000aed0 <__aeabi_fsub+0x38>
1000aece:	e075      	b.n	1000afbc <__aeabi_fsub+0x124>
1000aed0:	075a      	lsls	r2, r3, #29
1000aed2:	d004      	beq.n	1000aede <__aeabi_fsub+0x46>
1000aed4:	220f      	movs	r2, #15
1000aed6:	401a      	ands	r2, r3
1000aed8:	2a04      	cmp	r2, #4
1000aeda:	d000      	beq.n	1000aede <__aeabi_fsub+0x46>
1000aedc:	3304      	adds	r3, #4
1000aede:	2280      	movs	r2, #128	; 0x80
1000aee0:	2001      	movs	r0, #1
1000aee2:	04d2      	lsls	r2, r2, #19
1000aee4:	401a      	ands	r2, r3
1000aee6:	4030      	ands	r0, r6
1000aee8:	2a00      	cmp	r2, #0
1000aeea:	d032      	beq.n	1000af52 <__aeabi_fsub+0xba>
1000aeec:	3401      	adds	r4, #1
1000aeee:	2cff      	cmp	r4, #255	; 0xff
1000aef0:	d100      	bne.n	1000aef4 <__aeabi_fsub+0x5c>
1000aef2:	e084      	b.n	1000affe <__aeabi_fsub+0x166>
1000aef4:	019b      	lsls	r3, r3, #6
1000aef6:	0a5b      	lsrs	r3, r3, #9
1000aef8:	b2e4      	uxtb	r4, r4
1000aefa:	025b      	lsls	r3, r3, #9
1000aefc:	05e4      	lsls	r4, r4, #23
1000aefe:	0a5b      	lsrs	r3, r3, #9
1000af00:	4323      	orrs	r3, r4
1000af02:	07c0      	lsls	r0, r0, #31
1000af04:	4318      	orrs	r0, r3
1000af06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000af08:	2cff      	cmp	r4, #255	; 0xff
1000af0a:	d0e1      	beq.n	1000aed0 <__aeabi_fsub+0x38>
1000af0c:	2280      	movs	r2, #128	; 0x80
1000af0e:	04d2      	lsls	r2, r2, #19
1000af10:	4315      	orrs	r5, r2
1000af12:	281b      	cmp	r0, #27
1000af14:	dd7a      	ble.n	1000b00c <__aeabi_fsub+0x174>
1000af16:	2501      	movs	r5, #1
1000af18:	1b5b      	subs	r3, r3, r5
1000af1a:	015a      	lsls	r2, r3, #5
1000af1c:	d55d      	bpl.n	1000afda <__aeabi_fsub+0x142>
1000af1e:	019b      	lsls	r3, r3, #6
1000af20:	099f      	lsrs	r7, r3, #6
1000af22:	1c38      	adds	r0, r7, #0
1000af24:	f001 ff94 	bl	1000ce50 <__clzsi2>
1000af28:	3805      	subs	r0, #5
1000af2a:	4087      	lsls	r7, r0
1000af2c:	4284      	cmp	r4, r0
1000af2e:	dc69      	bgt.n	1000b004 <__aeabi_fsub+0x16c>
1000af30:	1b00      	subs	r0, r0, r4
1000af32:	241f      	movs	r4, #31
1000af34:	1c3a      	adds	r2, r7, #0
1000af36:	1c43      	adds	r3, r0, #1
1000af38:	1a20      	subs	r0, r4, r0
1000af3a:	40da      	lsrs	r2, r3
1000af3c:	4087      	lsls	r7, r0
1000af3e:	1c13      	adds	r3, r2, #0
1000af40:	1e7c      	subs	r4, r7, #1
1000af42:	41a7      	sbcs	r7, r4
1000af44:	2400      	movs	r4, #0
1000af46:	433b      	orrs	r3, r7
1000af48:	e7c2      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000af4a:	1e13      	subs	r3, r2, #0
1000af4c:	d145      	bne.n	1000afda <__aeabi_fsub+0x142>
1000af4e:	2300      	movs	r3, #0
1000af50:	2000      	movs	r0, #0
1000af52:	08db      	lsrs	r3, r3, #3
1000af54:	2cff      	cmp	r4, #255	; 0xff
1000af56:	d028      	beq.n	1000afaa <__aeabi_fsub+0x112>
1000af58:	025b      	lsls	r3, r3, #9
1000af5a:	0a5b      	lsrs	r3, r3, #9
1000af5c:	b2e4      	uxtb	r4, r4
1000af5e:	e7cc      	b.n	1000aefa <__aeabi_fsub+0x62>
1000af60:	1aa1      	subs	r1, r4, r2
1000af62:	2900      	cmp	r1, #0
1000af64:	dd5b      	ble.n	1000b01e <__aeabi_fsub+0x186>
1000af66:	2a00      	cmp	r2, #0
1000af68:	d02e      	beq.n	1000afc8 <__aeabi_fsub+0x130>
1000af6a:	2cff      	cmp	r4, #255	; 0xff
1000af6c:	d0b0      	beq.n	1000aed0 <__aeabi_fsub+0x38>
1000af6e:	2280      	movs	r2, #128	; 0x80
1000af70:	04d2      	lsls	r2, r2, #19
1000af72:	4315      	orrs	r5, r2
1000af74:	291b      	cmp	r1, #27
1000af76:	dc74      	bgt.n	1000b062 <__aeabi_fsub+0x1ca>
1000af78:	1c2f      	adds	r7, r5, #0
1000af7a:	2220      	movs	r2, #32
1000af7c:	40cf      	lsrs	r7, r1
1000af7e:	1a51      	subs	r1, r2, r1
1000af80:	408d      	lsls	r5, r1
1000af82:	1e69      	subs	r1, r5, #1
1000af84:	418d      	sbcs	r5, r1
1000af86:	433d      	orrs	r5, r7
1000af88:	195b      	adds	r3, r3, r5
1000af8a:	015a      	lsls	r2, r3, #5
1000af8c:	d525      	bpl.n	1000afda <__aeabi_fsub+0x142>
1000af8e:	3401      	adds	r4, #1
1000af90:	2cff      	cmp	r4, #255	; 0xff
1000af92:	d074      	beq.n	1000b07e <__aeabi_fsub+0x1e6>
1000af94:	2101      	movs	r1, #1
1000af96:	4a7e      	ldr	r2, [pc, #504]	; (1000b190 <__aeabi_fsub+0x2f8>)
1000af98:	4019      	ands	r1, r3
1000af9a:	4013      	ands	r3, r2
1000af9c:	085b      	lsrs	r3, r3, #1
1000af9e:	430b      	orrs	r3, r1
1000afa0:	e796      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000afa2:	2d00      	cmp	r5, #0
1000afa4:	d000      	beq.n	1000afa8 <__aeabi_fsub+0x110>
1000afa6:	e788      	b.n	1000aeba <__aeabi_fsub+0x22>
1000afa8:	e785      	b.n	1000aeb6 <__aeabi_fsub+0x1e>
1000afaa:	2b00      	cmp	r3, #0
1000afac:	d027      	beq.n	1000affe <__aeabi_fsub+0x166>
1000afae:	2280      	movs	r2, #128	; 0x80
1000afb0:	03d2      	lsls	r2, r2, #15
1000afb2:	4313      	orrs	r3, r2
1000afb4:	025b      	lsls	r3, r3, #9
1000afb6:	0a5b      	lsrs	r3, r3, #9
1000afb8:	24ff      	movs	r4, #255	; 0xff
1000afba:	e79e      	b.n	1000aefa <__aeabi_fsub+0x62>
1000afbc:	3801      	subs	r0, #1
1000afbe:	2800      	cmp	r0, #0
1000afc0:	d0aa      	beq.n	1000af18 <__aeabi_fsub+0x80>
1000afc2:	2cff      	cmp	r4, #255	; 0xff
1000afc4:	d1a5      	bne.n	1000af12 <__aeabi_fsub+0x7a>
1000afc6:	e783      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000afc8:	2d00      	cmp	r5, #0
1000afca:	d100      	bne.n	1000afce <__aeabi_fsub+0x136>
1000afcc:	e780      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000afce:	3901      	subs	r1, #1
1000afd0:	2900      	cmp	r1, #0
1000afd2:	d0d9      	beq.n	1000af88 <__aeabi_fsub+0xf0>
1000afd4:	2cff      	cmp	r4, #255	; 0xff
1000afd6:	d1cd      	bne.n	1000af74 <__aeabi_fsub+0xdc>
1000afd8:	e77a      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000afda:	075a      	lsls	r2, r3, #29
1000afdc:	d000      	beq.n	1000afe0 <__aeabi_fsub+0x148>
1000afde:	e779      	b.n	1000aed4 <__aeabi_fsub+0x3c>
1000afe0:	2001      	movs	r0, #1
1000afe2:	4030      	ands	r0, r6
1000afe4:	e7b5      	b.n	1000af52 <__aeabi_fsub+0xba>
1000afe6:	2800      	cmp	r0, #0
1000afe8:	d125      	bne.n	1000b036 <__aeabi_fsub+0x19e>
1000afea:	1c62      	adds	r2, r4, #1
1000afec:	b2d2      	uxtb	r2, r2
1000afee:	2a01      	cmp	r2, #1
1000aff0:	dd55      	ble.n	1000b09e <__aeabi_fsub+0x206>
1000aff2:	1b5f      	subs	r7, r3, r5
1000aff4:	017a      	lsls	r2, r7, #5
1000aff6:	d52d      	bpl.n	1000b054 <__aeabi_fsub+0x1bc>
1000aff8:	1aef      	subs	r7, r5, r3
1000affa:	1c0e      	adds	r6, r1, #0
1000affc:	e791      	b.n	1000af22 <__aeabi_fsub+0x8a>
1000affe:	24ff      	movs	r4, #255	; 0xff
1000b000:	2300      	movs	r3, #0
1000b002:	e77a      	b.n	1000aefa <__aeabi_fsub+0x62>
1000b004:	4b62      	ldr	r3, [pc, #392]	; (1000b190 <__aeabi_fsub+0x2f8>)
1000b006:	1a24      	subs	r4, r4, r0
1000b008:	403b      	ands	r3, r7
1000b00a:	e761      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b00c:	1c29      	adds	r1, r5, #0
1000b00e:	2220      	movs	r2, #32
1000b010:	40c1      	lsrs	r1, r0
1000b012:	1a10      	subs	r0, r2, r0
1000b014:	4085      	lsls	r5, r0
1000b016:	1e68      	subs	r0, r5, #1
1000b018:	4185      	sbcs	r5, r0
1000b01a:	430d      	orrs	r5, r1
1000b01c:	e77c      	b.n	1000af18 <__aeabi_fsub+0x80>
1000b01e:	2900      	cmp	r1, #0
1000b020:	d146      	bne.n	1000b0b0 <__aeabi_fsub+0x218>
1000b022:	1c62      	adds	r2, r4, #1
1000b024:	b2d1      	uxtb	r1, r2
1000b026:	2901      	cmp	r1, #1
1000b028:	dd2b      	ble.n	1000b082 <__aeabi_fsub+0x1ea>
1000b02a:	2aff      	cmp	r2, #255	; 0xff
1000b02c:	d026      	beq.n	1000b07c <__aeabi_fsub+0x1e4>
1000b02e:	18eb      	adds	r3, r5, r3
1000b030:	085b      	lsrs	r3, r3, #1
1000b032:	1c14      	adds	r4, r2, #0
1000b034:	e74c      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b036:	2c00      	cmp	r4, #0
1000b038:	d015      	beq.n	1000b066 <__aeabi_fsub+0x1ce>
1000b03a:	2aff      	cmp	r2, #255	; 0xff
1000b03c:	d01a      	beq.n	1000b074 <__aeabi_fsub+0x1dc>
1000b03e:	2480      	movs	r4, #128	; 0x80
1000b040:	04e4      	lsls	r4, r4, #19
1000b042:	4240      	negs	r0, r0
1000b044:	4323      	orrs	r3, r4
1000b046:	281b      	cmp	r0, #27
1000b048:	dd4d      	ble.n	1000b0e6 <__aeabi_fsub+0x24e>
1000b04a:	2301      	movs	r3, #1
1000b04c:	1aeb      	subs	r3, r5, r3
1000b04e:	1c14      	adds	r4, r2, #0
1000b050:	1c0e      	adds	r6, r1, #0
1000b052:	e762      	b.n	1000af1a <__aeabi_fsub+0x82>
1000b054:	2f00      	cmp	r7, #0
1000b056:	d000      	beq.n	1000b05a <__aeabi_fsub+0x1c2>
1000b058:	e763      	b.n	1000af22 <__aeabi_fsub+0x8a>
1000b05a:	2300      	movs	r3, #0
1000b05c:	2000      	movs	r0, #0
1000b05e:	2400      	movs	r4, #0
1000b060:	e777      	b.n	1000af52 <__aeabi_fsub+0xba>
1000b062:	2501      	movs	r5, #1
1000b064:	e790      	b.n	1000af88 <__aeabi_fsub+0xf0>
1000b066:	2b00      	cmp	r3, #0
1000b068:	d039      	beq.n	1000b0de <__aeabi_fsub+0x246>
1000b06a:	43c0      	mvns	r0, r0
1000b06c:	2800      	cmp	r0, #0
1000b06e:	d0ed      	beq.n	1000b04c <__aeabi_fsub+0x1b4>
1000b070:	2aff      	cmp	r2, #255	; 0xff
1000b072:	d1e8      	bne.n	1000b046 <__aeabi_fsub+0x1ae>
1000b074:	1c2b      	adds	r3, r5, #0
1000b076:	24ff      	movs	r4, #255	; 0xff
1000b078:	1c0e      	adds	r6, r1, #0
1000b07a:	e729      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b07c:	24ff      	movs	r4, #255	; 0xff
1000b07e:	2300      	movs	r3, #0
1000b080:	e767      	b.n	1000af52 <__aeabi_fsub+0xba>
1000b082:	2c00      	cmp	r4, #0
1000b084:	d15a      	bne.n	1000b13c <__aeabi_fsub+0x2a4>
1000b086:	2b00      	cmp	r3, #0
1000b088:	d07f      	beq.n	1000b18a <__aeabi_fsub+0x2f2>
1000b08a:	2d00      	cmp	r5, #0
1000b08c:	d100      	bne.n	1000b090 <__aeabi_fsub+0x1f8>
1000b08e:	e71f      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b090:	195b      	adds	r3, r3, r5
1000b092:	015a      	lsls	r2, r3, #5
1000b094:	d5a1      	bpl.n	1000afda <__aeabi_fsub+0x142>
1000b096:	4a3e      	ldr	r2, [pc, #248]	; (1000b190 <__aeabi_fsub+0x2f8>)
1000b098:	3401      	adds	r4, #1
1000b09a:	4013      	ands	r3, r2
1000b09c:	e718      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b09e:	2c00      	cmp	r4, #0
1000b0a0:	d115      	bne.n	1000b0ce <__aeabi_fsub+0x236>
1000b0a2:	2b00      	cmp	r3, #0
1000b0a4:	d12f      	bne.n	1000b106 <__aeabi_fsub+0x26e>
1000b0a6:	2d00      	cmp	r5, #0
1000b0a8:	d05e      	beq.n	1000b168 <__aeabi_fsub+0x2d0>
1000b0aa:	1c2b      	adds	r3, r5, #0
1000b0ac:	1c0e      	adds	r6, r1, #0
1000b0ae:	e70f      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b0b0:	2c00      	cmp	r4, #0
1000b0b2:	d121      	bne.n	1000b0f8 <__aeabi_fsub+0x260>
1000b0b4:	2b00      	cmp	r3, #0
1000b0b6:	d054      	beq.n	1000b162 <__aeabi_fsub+0x2ca>
1000b0b8:	43c9      	mvns	r1, r1
1000b0ba:	2900      	cmp	r1, #0
1000b0bc:	d004      	beq.n	1000b0c8 <__aeabi_fsub+0x230>
1000b0be:	2aff      	cmp	r2, #255	; 0xff
1000b0c0:	d04c      	beq.n	1000b15c <__aeabi_fsub+0x2c4>
1000b0c2:	291b      	cmp	r1, #27
1000b0c4:	dd58      	ble.n	1000b178 <__aeabi_fsub+0x2e0>
1000b0c6:	2301      	movs	r3, #1
1000b0c8:	195b      	adds	r3, r3, r5
1000b0ca:	1c14      	adds	r4, r2, #0
1000b0cc:	e75d      	b.n	1000af8a <__aeabi_fsub+0xf2>
1000b0ce:	2b00      	cmp	r3, #0
1000b0d0:	d123      	bne.n	1000b11a <__aeabi_fsub+0x282>
1000b0d2:	2d00      	cmp	r5, #0
1000b0d4:	d04b      	beq.n	1000b16e <__aeabi_fsub+0x2d6>
1000b0d6:	1c2b      	adds	r3, r5, #0
1000b0d8:	1c0e      	adds	r6, r1, #0
1000b0da:	24ff      	movs	r4, #255	; 0xff
1000b0dc:	e6f8      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b0de:	1c2b      	adds	r3, r5, #0
1000b0e0:	1c14      	adds	r4, r2, #0
1000b0e2:	1c0e      	adds	r6, r1, #0
1000b0e4:	e6f4      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b0e6:	1c1e      	adds	r6, r3, #0
1000b0e8:	2420      	movs	r4, #32
1000b0ea:	40c6      	lsrs	r6, r0
1000b0ec:	1a20      	subs	r0, r4, r0
1000b0ee:	4083      	lsls	r3, r0
1000b0f0:	1e58      	subs	r0, r3, #1
1000b0f2:	4183      	sbcs	r3, r0
1000b0f4:	4333      	orrs	r3, r6
1000b0f6:	e7a9      	b.n	1000b04c <__aeabi_fsub+0x1b4>
1000b0f8:	2aff      	cmp	r2, #255	; 0xff
1000b0fa:	d02f      	beq.n	1000b15c <__aeabi_fsub+0x2c4>
1000b0fc:	2480      	movs	r4, #128	; 0x80
1000b0fe:	04e4      	lsls	r4, r4, #19
1000b100:	4249      	negs	r1, r1
1000b102:	4323      	orrs	r3, r4
1000b104:	e7dd      	b.n	1000b0c2 <__aeabi_fsub+0x22a>
1000b106:	2d00      	cmp	r5, #0
1000b108:	d100      	bne.n	1000b10c <__aeabi_fsub+0x274>
1000b10a:	e6e1      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b10c:	1b5a      	subs	r2, r3, r5
1000b10e:	0150      	lsls	r0, r2, #5
1000b110:	d400      	bmi.n	1000b114 <__aeabi_fsub+0x27c>
1000b112:	e71a      	b.n	1000af4a <__aeabi_fsub+0xb2>
1000b114:	1aeb      	subs	r3, r5, r3
1000b116:	1c0e      	adds	r6, r1, #0
1000b118:	e6da      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b11a:	24ff      	movs	r4, #255	; 0xff
1000b11c:	2d00      	cmp	r5, #0
1000b11e:	d100      	bne.n	1000b122 <__aeabi_fsub+0x28a>
1000b120:	e6d6      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b122:	2280      	movs	r2, #128	; 0x80
1000b124:	08db      	lsrs	r3, r3, #3
1000b126:	03d2      	lsls	r2, r2, #15
1000b128:	4213      	tst	r3, r2
1000b12a:	d004      	beq.n	1000b136 <__aeabi_fsub+0x29e>
1000b12c:	08ed      	lsrs	r5, r5, #3
1000b12e:	4215      	tst	r5, r2
1000b130:	d101      	bne.n	1000b136 <__aeabi_fsub+0x29e>
1000b132:	1c2b      	adds	r3, r5, #0
1000b134:	1c0e      	adds	r6, r1, #0
1000b136:	00db      	lsls	r3, r3, #3
1000b138:	24ff      	movs	r4, #255	; 0xff
1000b13a:	e6c9      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b13c:	2b00      	cmp	r3, #0
1000b13e:	d00d      	beq.n	1000b15c <__aeabi_fsub+0x2c4>
1000b140:	24ff      	movs	r4, #255	; 0xff
1000b142:	2d00      	cmp	r5, #0
1000b144:	d100      	bne.n	1000b148 <__aeabi_fsub+0x2b0>
1000b146:	e6c3      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b148:	2280      	movs	r2, #128	; 0x80
1000b14a:	08db      	lsrs	r3, r3, #3
1000b14c:	03d2      	lsls	r2, r2, #15
1000b14e:	4213      	tst	r3, r2
1000b150:	d0f1      	beq.n	1000b136 <__aeabi_fsub+0x29e>
1000b152:	08ed      	lsrs	r5, r5, #3
1000b154:	4215      	tst	r5, r2
1000b156:	d1ee      	bne.n	1000b136 <__aeabi_fsub+0x29e>
1000b158:	1c2b      	adds	r3, r5, #0
1000b15a:	e7ec      	b.n	1000b136 <__aeabi_fsub+0x29e>
1000b15c:	1c2b      	adds	r3, r5, #0
1000b15e:	24ff      	movs	r4, #255	; 0xff
1000b160:	e6b6      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b162:	1c2b      	adds	r3, r5, #0
1000b164:	1c14      	adds	r4, r2, #0
1000b166:	e6b3      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b168:	1c23      	adds	r3, r4, #0
1000b16a:	2000      	movs	r0, #0
1000b16c:	e6f1      	b.n	1000af52 <__aeabi_fsub+0xba>
1000b16e:	2380      	movs	r3, #128	; 0x80
1000b170:	2000      	movs	r0, #0
1000b172:	049b      	lsls	r3, r3, #18
1000b174:	24ff      	movs	r4, #255	; 0xff
1000b176:	e6ec      	b.n	1000af52 <__aeabi_fsub+0xba>
1000b178:	1c1f      	adds	r7, r3, #0
1000b17a:	2420      	movs	r4, #32
1000b17c:	40cf      	lsrs	r7, r1
1000b17e:	1a61      	subs	r1, r4, r1
1000b180:	408b      	lsls	r3, r1
1000b182:	1e59      	subs	r1, r3, #1
1000b184:	418b      	sbcs	r3, r1
1000b186:	433b      	orrs	r3, r7
1000b188:	e79e      	b.n	1000b0c8 <__aeabi_fsub+0x230>
1000b18a:	1c2b      	adds	r3, r5, #0
1000b18c:	e6a0      	b.n	1000aed0 <__aeabi_fsub+0x38>
1000b18e:	46c0      	nop			; (mov r8, r8)
1000b190:	fbffffff 	.word	0xfbffffff

1000b194 <__aeabi_dadd>:
1000b194:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b196:	4645      	mov	r5, r8
1000b198:	4657      	mov	r7, sl
1000b19a:	464e      	mov	r6, r9
1000b19c:	4694      	mov	ip, r2
1000b19e:	004c      	lsls	r4, r1, #1
1000b1a0:	030a      	lsls	r2, r1, #12
1000b1a2:	0fc9      	lsrs	r1, r1, #31
1000b1a4:	b4e0      	push	{r5, r6, r7}
1000b1a6:	4688      	mov	r8, r1
1000b1a8:	1c0e      	adds	r6, r1, #0
1000b1aa:	0319      	lsls	r1, r3, #12
1000b1ac:	0f47      	lsrs	r7, r0, #29
1000b1ae:	00c5      	lsls	r5, r0, #3
1000b1b0:	0a48      	lsrs	r0, r1, #9
1000b1b2:	4661      	mov	r1, ip
1000b1b4:	0f49      	lsrs	r1, r1, #29
1000b1b6:	4301      	orrs	r1, r0
1000b1b8:	4660      	mov	r0, ip
1000b1ba:	0a52      	lsrs	r2, r2, #9
1000b1bc:	4317      	orrs	r7, r2
1000b1be:	00c0      	lsls	r0, r0, #3
1000b1c0:	005a      	lsls	r2, r3, #1
1000b1c2:	0d64      	lsrs	r4, r4, #21
1000b1c4:	0d52      	lsrs	r2, r2, #21
1000b1c6:	0fdb      	lsrs	r3, r3, #31
1000b1c8:	4684      	mov	ip, r0
1000b1ca:	4598      	cmp	r8, r3
1000b1cc:	d100      	bne.n	1000b1d0 <__aeabi_dadd+0x3c>
1000b1ce:	e0a7      	b.n	1000b320 <__aeabi_dadd+0x18c>
1000b1d0:	1aa0      	subs	r0, r4, r2
1000b1d2:	2800      	cmp	r0, #0
1000b1d4:	dc00      	bgt.n	1000b1d8 <__aeabi_dadd+0x44>
1000b1d6:	e101      	b.n	1000b3dc <__aeabi_dadd+0x248>
1000b1d8:	2a00      	cmp	r2, #0
1000b1da:	d13d      	bne.n	1000b258 <__aeabi_dadd+0xc4>
1000b1dc:	4663      	mov	r3, ip
1000b1de:	430b      	orrs	r3, r1
1000b1e0:	d000      	beq.n	1000b1e4 <__aeabi_dadd+0x50>
1000b1e2:	e0d4      	b.n	1000b38e <__aeabi_dadd+0x1fa>
1000b1e4:	076b      	lsls	r3, r5, #29
1000b1e6:	d100      	bne.n	1000b1ea <__aeabi_dadd+0x56>
1000b1e8:	e088      	b.n	1000b2fc <__aeabi_dadd+0x168>
1000b1ea:	230f      	movs	r3, #15
1000b1ec:	402b      	ands	r3, r5
1000b1ee:	2b04      	cmp	r3, #4
1000b1f0:	d100      	bne.n	1000b1f4 <__aeabi_dadd+0x60>
1000b1f2:	e083      	b.n	1000b2fc <__aeabi_dadd+0x168>
1000b1f4:	1d2a      	adds	r2, r5, #4
1000b1f6:	42aa      	cmp	r2, r5
1000b1f8:	41ad      	sbcs	r5, r5
1000b1fa:	2380      	movs	r3, #128	; 0x80
1000b1fc:	426d      	negs	r5, r5
1000b1fe:	197f      	adds	r7, r7, r5
1000b200:	041b      	lsls	r3, r3, #16
1000b202:	403b      	ands	r3, r7
1000b204:	4646      	mov	r6, r8
1000b206:	1c15      	adds	r5, r2, #0
1000b208:	2b00      	cmp	r3, #0
1000b20a:	d100      	bne.n	1000b20e <__aeabi_dadd+0x7a>
1000b20c:	e07c      	b.n	1000b308 <__aeabi_dadd+0x174>
1000b20e:	4bcc      	ldr	r3, [pc, #816]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b210:	3401      	adds	r4, #1
1000b212:	429c      	cmp	r4, r3
1000b214:	d100      	bne.n	1000b218 <__aeabi_dadd+0x84>
1000b216:	e0fd      	b.n	1000b414 <__aeabi_dadd+0x280>
1000b218:	1c3a      	adds	r2, r7, #0
1000b21a:	4bca      	ldr	r3, [pc, #808]	; (1000b544 <__aeabi_dadd+0x3b0>)
1000b21c:	08ed      	lsrs	r5, r5, #3
1000b21e:	401a      	ands	r2, r3
1000b220:	0750      	lsls	r0, r2, #29
1000b222:	0564      	lsls	r4, r4, #21
1000b224:	0252      	lsls	r2, r2, #9
1000b226:	4305      	orrs	r5, r0
1000b228:	0b12      	lsrs	r2, r2, #12
1000b22a:	0d64      	lsrs	r4, r4, #21
1000b22c:	2100      	movs	r1, #0
1000b22e:	0312      	lsls	r2, r2, #12
1000b230:	0d0b      	lsrs	r3, r1, #20
1000b232:	051b      	lsls	r3, r3, #20
1000b234:	0564      	lsls	r4, r4, #21
1000b236:	0b12      	lsrs	r2, r2, #12
1000b238:	431a      	orrs	r2, r3
1000b23a:	0863      	lsrs	r3, r4, #1
1000b23c:	4cc2      	ldr	r4, [pc, #776]	; (1000b548 <__aeabi_dadd+0x3b4>)
1000b23e:	07f6      	lsls	r6, r6, #31
1000b240:	4014      	ands	r4, r2
1000b242:	431c      	orrs	r4, r3
1000b244:	0064      	lsls	r4, r4, #1
1000b246:	0864      	lsrs	r4, r4, #1
1000b248:	4334      	orrs	r4, r6
1000b24a:	1c28      	adds	r0, r5, #0
1000b24c:	1c21      	adds	r1, r4, #0
1000b24e:	bc1c      	pop	{r2, r3, r4}
1000b250:	4690      	mov	r8, r2
1000b252:	4699      	mov	r9, r3
1000b254:	46a2      	mov	sl, r4
1000b256:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b258:	4bb9      	ldr	r3, [pc, #740]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b25a:	429c      	cmp	r4, r3
1000b25c:	d0c2      	beq.n	1000b1e4 <__aeabi_dadd+0x50>
1000b25e:	2380      	movs	r3, #128	; 0x80
1000b260:	041b      	lsls	r3, r3, #16
1000b262:	4319      	orrs	r1, r3
1000b264:	2838      	cmp	r0, #56	; 0x38
1000b266:	dd00      	ble.n	1000b26a <__aeabi_dadd+0xd6>
1000b268:	e0ec      	b.n	1000b444 <__aeabi_dadd+0x2b0>
1000b26a:	281f      	cmp	r0, #31
1000b26c:	dd00      	ble.n	1000b270 <__aeabi_dadd+0xdc>
1000b26e:	e121      	b.n	1000b4b4 <__aeabi_dadd+0x320>
1000b270:	2220      	movs	r2, #32
1000b272:	1c0e      	adds	r6, r1, #0
1000b274:	4663      	mov	r3, ip
1000b276:	1a12      	subs	r2, r2, r0
1000b278:	4096      	lsls	r6, r2
1000b27a:	40c3      	lsrs	r3, r0
1000b27c:	4333      	orrs	r3, r6
1000b27e:	4666      	mov	r6, ip
1000b280:	4096      	lsls	r6, r2
1000b282:	1c32      	adds	r2, r6, #0
1000b284:	1e56      	subs	r6, r2, #1
1000b286:	41b2      	sbcs	r2, r6
1000b288:	4313      	orrs	r3, r2
1000b28a:	1c0a      	adds	r2, r1, #0
1000b28c:	40c2      	lsrs	r2, r0
1000b28e:	1aeb      	subs	r3, r5, r3
1000b290:	429d      	cmp	r5, r3
1000b292:	41b6      	sbcs	r6, r6
1000b294:	1c1d      	adds	r5, r3, #0
1000b296:	1aba      	subs	r2, r7, r2
1000b298:	4276      	negs	r6, r6
1000b29a:	1b97      	subs	r7, r2, r6
1000b29c:	023b      	lsls	r3, r7, #8
1000b29e:	d400      	bmi.n	1000b2a2 <__aeabi_dadd+0x10e>
1000b2a0:	e097      	b.n	1000b3d2 <__aeabi_dadd+0x23e>
1000b2a2:	027a      	lsls	r2, r7, #9
1000b2a4:	0a56      	lsrs	r6, r2, #9
1000b2a6:	2e00      	cmp	r6, #0
1000b2a8:	d100      	bne.n	1000b2ac <__aeabi_dadd+0x118>
1000b2aa:	e0b6      	b.n	1000b41a <__aeabi_dadd+0x286>
1000b2ac:	1c30      	adds	r0, r6, #0
1000b2ae:	f001 fdcf 	bl	1000ce50 <__clzsi2>
1000b2b2:	1c03      	adds	r3, r0, #0
1000b2b4:	3b08      	subs	r3, #8
1000b2b6:	2b1f      	cmp	r3, #31
1000b2b8:	dd00      	ble.n	1000b2bc <__aeabi_dadd+0x128>
1000b2ba:	e0b7      	b.n	1000b42c <__aeabi_dadd+0x298>
1000b2bc:	409e      	lsls	r6, r3
1000b2be:	1c37      	adds	r7, r6, #0
1000b2c0:	2628      	movs	r6, #40	; 0x28
1000b2c2:	1c2a      	adds	r2, r5, #0
1000b2c4:	1a36      	subs	r6, r6, r0
1000b2c6:	40f2      	lsrs	r2, r6
1000b2c8:	1c16      	adds	r6, r2, #0
1000b2ca:	409d      	lsls	r5, r3
1000b2cc:	433e      	orrs	r6, r7
1000b2ce:	429c      	cmp	r4, r3
1000b2d0:	dd00      	ble.n	1000b2d4 <__aeabi_dadd+0x140>
1000b2d2:	e0b2      	b.n	1000b43a <__aeabi_dadd+0x2a6>
1000b2d4:	1b1c      	subs	r4, r3, r4
1000b2d6:	1c62      	adds	r2, r4, #1
1000b2d8:	2a1f      	cmp	r2, #31
1000b2da:	dd00      	ble.n	1000b2de <__aeabi_dadd+0x14a>
1000b2dc:	e0d8      	b.n	1000b490 <__aeabi_dadd+0x2fc>
1000b2de:	231f      	movs	r3, #31
1000b2e0:	1c29      	adds	r1, r5, #0
1000b2e2:	1b1c      	subs	r4, r3, r4
1000b2e4:	1c33      	adds	r3, r6, #0
1000b2e6:	40a5      	lsls	r5, r4
1000b2e8:	40a3      	lsls	r3, r4
1000b2ea:	40d1      	lsrs	r1, r2
1000b2ec:	1e6c      	subs	r4, r5, #1
1000b2ee:	41a5      	sbcs	r5, r4
1000b2f0:	40d6      	lsrs	r6, r2
1000b2f2:	4319      	orrs	r1, r3
1000b2f4:	430d      	orrs	r5, r1
1000b2f6:	1c37      	adds	r7, r6, #0
1000b2f8:	2400      	movs	r4, #0
1000b2fa:	e773      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b2fc:	2380      	movs	r3, #128	; 0x80
1000b2fe:	041b      	lsls	r3, r3, #16
1000b300:	403b      	ands	r3, r7
1000b302:	4646      	mov	r6, r8
1000b304:	d000      	beq.n	1000b308 <__aeabi_dadd+0x174>
1000b306:	e782      	b.n	1000b20e <__aeabi_dadd+0x7a>
1000b308:	4b8d      	ldr	r3, [pc, #564]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b30a:	08ed      	lsrs	r5, r5, #3
1000b30c:	0778      	lsls	r0, r7, #29
1000b30e:	4305      	orrs	r5, r0
1000b310:	08fa      	lsrs	r2, r7, #3
1000b312:	429c      	cmp	r4, r3
1000b314:	d032      	beq.n	1000b37c <__aeabi_dadd+0x1e8>
1000b316:	0312      	lsls	r2, r2, #12
1000b318:	0564      	lsls	r4, r4, #21
1000b31a:	0b12      	lsrs	r2, r2, #12
1000b31c:	0d64      	lsrs	r4, r4, #21
1000b31e:	e785      	b.n	1000b22c <__aeabi_dadd+0x98>
1000b320:	1aa3      	subs	r3, r4, r2
1000b322:	2b00      	cmp	r3, #0
1000b324:	dc00      	bgt.n	1000b328 <__aeabi_dadd+0x194>
1000b326:	e094      	b.n	1000b452 <__aeabi_dadd+0x2be>
1000b328:	2a00      	cmp	r2, #0
1000b32a:	d03c      	beq.n	1000b3a6 <__aeabi_dadd+0x212>
1000b32c:	4a84      	ldr	r2, [pc, #528]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b32e:	4294      	cmp	r4, r2
1000b330:	d100      	bne.n	1000b334 <__aeabi_dadd+0x1a0>
1000b332:	e757      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b334:	2280      	movs	r2, #128	; 0x80
1000b336:	0412      	lsls	r2, r2, #16
1000b338:	4311      	orrs	r1, r2
1000b33a:	2b38      	cmp	r3, #56	; 0x38
1000b33c:	dc00      	bgt.n	1000b340 <__aeabi_dadd+0x1ac>
1000b33e:	e105      	b.n	1000b54c <__aeabi_dadd+0x3b8>
1000b340:	4663      	mov	r3, ip
1000b342:	4319      	orrs	r1, r3
1000b344:	1e48      	subs	r0, r1, #1
1000b346:	4181      	sbcs	r1, r0
1000b348:	2200      	movs	r2, #0
1000b34a:	b2c8      	uxtb	r0, r1
1000b34c:	1940      	adds	r0, r0, r5
1000b34e:	42a8      	cmp	r0, r5
1000b350:	419b      	sbcs	r3, r3
1000b352:	1c05      	adds	r5, r0, #0
1000b354:	19d2      	adds	r2, r2, r7
1000b356:	425b      	negs	r3, r3
1000b358:	18d7      	adds	r7, r2, r3
1000b35a:	023b      	lsls	r3, r7, #8
1000b35c:	d539      	bpl.n	1000b3d2 <__aeabi_dadd+0x23e>
1000b35e:	4b78      	ldr	r3, [pc, #480]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b360:	3401      	adds	r4, #1
1000b362:	429c      	cmp	r4, r3
1000b364:	d100      	bne.n	1000b368 <__aeabi_dadd+0x1d4>
1000b366:	e14c      	b.n	1000b602 <__aeabi_dadd+0x46e>
1000b368:	2001      	movs	r0, #1
1000b36a:	4a76      	ldr	r2, [pc, #472]	; (1000b544 <__aeabi_dadd+0x3b0>)
1000b36c:	086b      	lsrs	r3, r5, #1
1000b36e:	403a      	ands	r2, r7
1000b370:	4028      	ands	r0, r5
1000b372:	4318      	orrs	r0, r3
1000b374:	07d5      	lsls	r5, r2, #31
1000b376:	4305      	orrs	r5, r0
1000b378:	0857      	lsrs	r7, r2, #1
1000b37a:	e733      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b37c:	1c2b      	adds	r3, r5, #0
1000b37e:	4313      	orrs	r3, r2
1000b380:	d048      	beq.n	1000b414 <__aeabi_dadd+0x280>
1000b382:	2380      	movs	r3, #128	; 0x80
1000b384:	031b      	lsls	r3, r3, #12
1000b386:	431a      	orrs	r2, r3
1000b388:	0312      	lsls	r2, r2, #12
1000b38a:	0b12      	lsrs	r2, r2, #12
1000b38c:	e74e      	b.n	1000b22c <__aeabi_dadd+0x98>
1000b38e:	3801      	subs	r0, #1
1000b390:	2800      	cmp	r0, #0
1000b392:	d178      	bne.n	1000b486 <__aeabi_dadd+0x2f2>
1000b394:	4663      	mov	r3, ip
1000b396:	1aee      	subs	r6, r5, r3
1000b398:	42b5      	cmp	r5, r6
1000b39a:	419b      	sbcs	r3, r3
1000b39c:	1a7a      	subs	r2, r7, r1
1000b39e:	425b      	negs	r3, r3
1000b3a0:	1ad7      	subs	r7, r2, r3
1000b3a2:	1c35      	adds	r5, r6, #0
1000b3a4:	e77a      	b.n	1000b29c <__aeabi_dadd+0x108>
1000b3a6:	1c02      	adds	r2, r0, #0
1000b3a8:	430a      	orrs	r2, r1
1000b3aa:	d100      	bne.n	1000b3ae <__aeabi_dadd+0x21a>
1000b3ac:	e71a      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b3ae:	3b01      	subs	r3, #1
1000b3b0:	2b00      	cmp	r3, #0
1000b3b2:	d000      	beq.n	1000b3b6 <__aeabi_dadd+0x222>
1000b3b4:	e0f2      	b.n	1000b59c <__aeabi_dadd+0x408>
1000b3b6:	1940      	adds	r0, r0, r5
1000b3b8:	42a8      	cmp	r0, r5
1000b3ba:	419b      	sbcs	r3, r3
1000b3bc:	19ca      	adds	r2, r1, r7
1000b3be:	425b      	negs	r3, r3
1000b3c0:	18d7      	adds	r7, r2, r3
1000b3c2:	1c05      	adds	r5, r0, #0
1000b3c4:	e7c9      	b.n	1000b35a <__aeabi_dadd+0x1c6>
1000b3c6:	1c13      	adds	r3, r2, #0
1000b3c8:	4333      	orrs	r3, r6
1000b3ca:	d100      	bne.n	1000b3ce <__aeabi_dadd+0x23a>
1000b3cc:	e118      	b.n	1000b600 <__aeabi_dadd+0x46c>
1000b3ce:	1c17      	adds	r7, r2, #0
1000b3d0:	1c35      	adds	r5, r6, #0
1000b3d2:	4646      	mov	r6, r8
1000b3d4:	076b      	lsls	r3, r5, #29
1000b3d6:	d000      	beq.n	1000b3da <__aeabi_dadd+0x246>
1000b3d8:	e707      	b.n	1000b1ea <__aeabi_dadd+0x56>
1000b3da:	e795      	b.n	1000b308 <__aeabi_dadd+0x174>
1000b3dc:	2800      	cmp	r0, #0
1000b3de:	d17a      	bne.n	1000b4d6 <__aeabi_dadd+0x342>
1000b3e0:	1c62      	adds	r2, r4, #1
1000b3e2:	0552      	lsls	r2, r2, #21
1000b3e4:	0d52      	lsrs	r2, r2, #21
1000b3e6:	2a01      	cmp	r2, #1
1000b3e8:	dc00      	bgt.n	1000b3ec <__aeabi_dadd+0x258>
1000b3ea:	e0fb      	b.n	1000b5e4 <__aeabi_dadd+0x450>
1000b3ec:	4662      	mov	r2, ip
1000b3ee:	1aaa      	subs	r2, r5, r2
1000b3f0:	4295      	cmp	r5, r2
1000b3f2:	41b6      	sbcs	r6, r6
1000b3f4:	4691      	mov	r9, r2
1000b3f6:	1a78      	subs	r0, r7, r1
1000b3f8:	4272      	negs	r2, r6
1000b3fa:	1a86      	subs	r6, r0, r2
1000b3fc:	0232      	lsls	r2, r6, #8
1000b3fe:	d400      	bmi.n	1000b402 <__aeabi_dadd+0x26e>
1000b400:	e093      	b.n	1000b52a <__aeabi_dadd+0x396>
1000b402:	4662      	mov	r2, ip
1000b404:	1b55      	subs	r5, r2, r5
1000b406:	45ac      	cmp	ip, r5
1000b408:	4180      	sbcs	r0, r0
1000b40a:	1bcf      	subs	r7, r1, r7
1000b40c:	4240      	negs	r0, r0
1000b40e:	1a3e      	subs	r6, r7, r0
1000b410:	4698      	mov	r8, r3
1000b412:	e748      	b.n	1000b2a6 <__aeabi_dadd+0x112>
1000b414:	2200      	movs	r2, #0
1000b416:	2500      	movs	r5, #0
1000b418:	e708      	b.n	1000b22c <__aeabi_dadd+0x98>
1000b41a:	1c28      	adds	r0, r5, #0
1000b41c:	f001 fd18 	bl	1000ce50 <__clzsi2>
1000b420:	3020      	adds	r0, #32
1000b422:	1c03      	adds	r3, r0, #0
1000b424:	3b08      	subs	r3, #8
1000b426:	2b1f      	cmp	r3, #31
1000b428:	dc00      	bgt.n	1000b42c <__aeabi_dadd+0x298>
1000b42a:	e747      	b.n	1000b2bc <__aeabi_dadd+0x128>
1000b42c:	3828      	subs	r0, #40	; 0x28
1000b42e:	4085      	lsls	r5, r0
1000b430:	1c2e      	adds	r6, r5, #0
1000b432:	2500      	movs	r5, #0
1000b434:	429c      	cmp	r4, r3
1000b436:	dc00      	bgt.n	1000b43a <__aeabi_dadd+0x2a6>
1000b438:	e74c      	b.n	1000b2d4 <__aeabi_dadd+0x140>
1000b43a:	4a42      	ldr	r2, [pc, #264]	; (1000b544 <__aeabi_dadd+0x3b0>)
1000b43c:	1ae4      	subs	r4, r4, r3
1000b43e:	4016      	ands	r6, r2
1000b440:	1c37      	adds	r7, r6, #0
1000b442:	e6cf      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b444:	4663      	mov	r3, ip
1000b446:	4319      	orrs	r1, r3
1000b448:	1e4b      	subs	r3, r1, #1
1000b44a:	4199      	sbcs	r1, r3
1000b44c:	2200      	movs	r2, #0
1000b44e:	b2cb      	uxtb	r3, r1
1000b450:	e71d      	b.n	1000b28e <__aeabi_dadd+0xfa>
1000b452:	2b00      	cmp	r3, #0
1000b454:	d000      	beq.n	1000b458 <__aeabi_dadd+0x2c4>
1000b456:	e0f2      	b.n	1000b63e <__aeabi_dadd+0x4aa>
1000b458:	1c60      	adds	r0, r4, #1
1000b45a:	0543      	lsls	r3, r0, #21
1000b45c:	0d5b      	lsrs	r3, r3, #21
1000b45e:	2b01      	cmp	r3, #1
1000b460:	dc00      	bgt.n	1000b464 <__aeabi_dadd+0x2d0>
1000b462:	e0a4      	b.n	1000b5ae <__aeabi_dadd+0x41a>
1000b464:	4b36      	ldr	r3, [pc, #216]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b466:	4298      	cmp	r0, r3
1000b468:	d100      	bne.n	1000b46c <__aeabi_dadd+0x2d8>
1000b46a:	e121      	b.n	1000b6b0 <__aeabi_dadd+0x51c>
1000b46c:	4663      	mov	r3, ip
1000b46e:	195c      	adds	r4, r3, r5
1000b470:	42ac      	cmp	r4, r5
1000b472:	419b      	sbcs	r3, r3
1000b474:	19cf      	adds	r7, r1, r7
1000b476:	425b      	negs	r3, r3
1000b478:	18fa      	adds	r2, r7, r3
1000b47a:	0864      	lsrs	r4, r4, #1
1000b47c:	07d5      	lsls	r5, r2, #31
1000b47e:	4325      	orrs	r5, r4
1000b480:	0857      	lsrs	r7, r2, #1
1000b482:	1c04      	adds	r4, r0, #0
1000b484:	e6ae      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b486:	4b2e      	ldr	r3, [pc, #184]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b488:	429c      	cmp	r4, r3
1000b48a:	d000      	beq.n	1000b48e <__aeabi_dadd+0x2fa>
1000b48c:	e6ea      	b.n	1000b264 <__aeabi_dadd+0xd0>
1000b48e:	e6a9      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b490:	1c21      	adds	r1, r4, #0
1000b492:	1c33      	adds	r3, r6, #0
1000b494:	391f      	subs	r1, #31
1000b496:	40cb      	lsrs	r3, r1
1000b498:	1c19      	adds	r1, r3, #0
1000b49a:	2a20      	cmp	r2, #32
1000b49c:	d100      	bne.n	1000b4a0 <__aeabi_dadd+0x30c>
1000b49e:	e082      	b.n	1000b5a6 <__aeabi_dadd+0x412>
1000b4a0:	233f      	movs	r3, #63	; 0x3f
1000b4a2:	1b1c      	subs	r4, r3, r4
1000b4a4:	40a6      	lsls	r6, r4
1000b4a6:	4335      	orrs	r5, r6
1000b4a8:	1e6e      	subs	r6, r5, #1
1000b4aa:	41b5      	sbcs	r5, r6
1000b4ac:	2700      	movs	r7, #0
1000b4ae:	430d      	orrs	r5, r1
1000b4b0:	2400      	movs	r4, #0
1000b4b2:	e78e      	b.n	1000b3d2 <__aeabi_dadd+0x23e>
1000b4b4:	1c03      	adds	r3, r0, #0
1000b4b6:	1c0e      	adds	r6, r1, #0
1000b4b8:	3b20      	subs	r3, #32
1000b4ba:	40de      	lsrs	r6, r3
1000b4bc:	2820      	cmp	r0, #32
1000b4be:	d074      	beq.n	1000b5aa <__aeabi_dadd+0x416>
1000b4c0:	2340      	movs	r3, #64	; 0x40
1000b4c2:	1a1b      	subs	r3, r3, r0
1000b4c4:	4099      	lsls	r1, r3
1000b4c6:	1c0b      	adds	r3, r1, #0
1000b4c8:	4662      	mov	r2, ip
1000b4ca:	4313      	orrs	r3, r2
1000b4cc:	1e59      	subs	r1, r3, #1
1000b4ce:	418b      	sbcs	r3, r1
1000b4d0:	2200      	movs	r2, #0
1000b4d2:	4333      	orrs	r3, r6
1000b4d4:	e6db      	b.n	1000b28e <__aeabi_dadd+0xfa>
1000b4d6:	2c00      	cmp	r4, #0
1000b4d8:	d050      	beq.n	1000b57c <__aeabi_dadd+0x3e8>
1000b4da:	4c19      	ldr	r4, [pc, #100]	; (1000b540 <__aeabi_dadd+0x3ac>)
1000b4dc:	42a2      	cmp	r2, r4
1000b4de:	d100      	bne.n	1000b4e2 <__aeabi_dadd+0x34e>
1000b4e0:	e0a8      	b.n	1000b634 <__aeabi_dadd+0x4a0>
1000b4e2:	2480      	movs	r4, #128	; 0x80
1000b4e4:	0424      	lsls	r4, r4, #16
1000b4e6:	4240      	negs	r0, r0
1000b4e8:	4327      	orrs	r7, r4
1000b4ea:	2838      	cmp	r0, #56	; 0x38
1000b4ec:	dd00      	ble.n	1000b4f0 <__aeabi_dadd+0x35c>
1000b4ee:	e0d9      	b.n	1000b6a4 <__aeabi_dadd+0x510>
1000b4f0:	281f      	cmp	r0, #31
1000b4f2:	dd00      	ble.n	1000b4f6 <__aeabi_dadd+0x362>
1000b4f4:	e139      	b.n	1000b76a <__aeabi_dadd+0x5d6>
1000b4f6:	2420      	movs	r4, #32
1000b4f8:	1c3e      	adds	r6, r7, #0
1000b4fa:	1a24      	subs	r4, r4, r0
1000b4fc:	40a6      	lsls	r6, r4
1000b4fe:	46b0      	mov	r8, r6
1000b500:	1c2e      	adds	r6, r5, #0
1000b502:	46a1      	mov	r9, r4
1000b504:	40c6      	lsrs	r6, r0
1000b506:	4644      	mov	r4, r8
1000b508:	4326      	orrs	r6, r4
1000b50a:	464c      	mov	r4, r9
1000b50c:	40a5      	lsls	r5, r4
1000b50e:	1e6c      	subs	r4, r5, #1
1000b510:	41a5      	sbcs	r5, r4
1000b512:	40c7      	lsrs	r7, r0
1000b514:	4335      	orrs	r5, r6
1000b516:	4660      	mov	r0, ip
1000b518:	1b45      	subs	r5, r0, r5
1000b51a:	1bcf      	subs	r7, r1, r7
1000b51c:	45ac      	cmp	ip, r5
1000b51e:	4189      	sbcs	r1, r1
1000b520:	4249      	negs	r1, r1
1000b522:	1a7f      	subs	r7, r7, r1
1000b524:	1c14      	adds	r4, r2, #0
1000b526:	4698      	mov	r8, r3
1000b528:	e6b8      	b.n	1000b29c <__aeabi_dadd+0x108>
1000b52a:	464b      	mov	r3, r9
1000b52c:	464d      	mov	r5, r9
1000b52e:	4333      	orrs	r3, r6
1000b530:	d000      	beq.n	1000b534 <__aeabi_dadd+0x3a0>
1000b532:	e6b8      	b.n	1000b2a6 <__aeabi_dadd+0x112>
1000b534:	2600      	movs	r6, #0
1000b536:	2700      	movs	r7, #0
1000b538:	2400      	movs	r4, #0
1000b53a:	2500      	movs	r5, #0
1000b53c:	e6e4      	b.n	1000b308 <__aeabi_dadd+0x174>
1000b53e:	46c0      	nop			; (mov r8, r8)
1000b540:	000007ff 	.word	0x000007ff
1000b544:	ff7fffff 	.word	0xff7fffff
1000b548:	800fffff 	.word	0x800fffff
1000b54c:	2b1f      	cmp	r3, #31
1000b54e:	dc5b      	bgt.n	1000b608 <__aeabi_dadd+0x474>
1000b550:	2220      	movs	r2, #32
1000b552:	1c08      	adds	r0, r1, #0
1000b554:	1ad2      	subs	r2, r2, r3
1000b556:	4090      	lsls	r0, r2
1000b558:	4681      	mov	r9, r0
1000b55a:	4660      	mov	r0, ip
1000b55c:	4692      	mov	sl, r2
1000b55e:	40d8      	lsrs	r0, r3
1000b560:	464a      	mov	r2, r9
1000b562:	4310      	orrs	r0, r2
1000b564:	4681      	mov	r9, r0
1000b566:	4652      	mov	r2, sl
1000b568:	4660      	mov	r0, ip
1000b56a:	4090      	lsls	r0, r2
1000b56c:	1c02      	adds	r2, r0, #0
1000b56e:	1e50      	subs	r0, r2, #1
1000b570:	4182      	sbcs	r2, r0
1000b572:	4648      	mov	r0, r9
1000b574:	4310      	orrs	r0, r2
1000b576:	1c0a      	adds	r2, r1, #0
1000b578:	40da      	lsrs	r2, r3
1000b57a:	e6e7      	b.n	1000b34c <__aeabi_dadd+0x1b8>
1000b57c:	1c3c      	adds	r4, r7, #0
1000b57e:	432c      	orrs	r4, r5
1000b580:	d058      	beq.n	1000b634 <__aeabi_dadd+0x4a0>
1000b582:	43c0      	mvns	r0, r0
1000b584:	2800      	cmp	r0, #0
1000b586:	d151      	bne.n	1000b62c <__aeabi_dadd+0x498>
1000b588:	4660      	mov	r0, ip
1000b58a:	1b45      	subs	r5, r0, r5
1000b58c:	45ac      	cmp	ip, r5
1000b58e:	4180      	sbcs	r0, r0
1000b590:	1bcf      	subs	r7, r1, r7
1000b592:	4240      	negs	r0, r0
1000b594:	1a3f      	subs	r7, r7, r0
1000b596:	1c14      	adds	r4, r2, #0
1000b598:	4698      	mov	r8, r3
1000b59a:	e67f      	b.n	1000b29c <__aeabi_dadd+0x108>
1000b59c:	4a8f      	ldr	r2, [pc, #572]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b59e:	4294      	cmp	r4, r2
1000b5a0:	d000      	beq.n	1000b5a4 <__aeabi_dadd+0x410>
1000b5a2:	e6ca      	b.n	1000b33a <__aeabi_dadd+0x1a6>
1000b5a4:	e61e      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b5a6:	2600      	movs	r6, #0
1000b5a8:	e77d      	b.n	1000b4a6 <__aeabi_dadd+0x312>
1000b5aa:	2300      	movs	r3, #0
1000b5ac:	e78c      	b.n	1000b4c8 <__aeabi_dadd+0x334>
1000b5ae:	1c3b      	adds	r3, r7, #0
1000b5b0:	432b      	orrs	r3, r5
1000b5b2:	2c00      	cmp	r4, #0
1000b5b4:	d000      	beq.n	1000b5b8 <__aeabi_dadd+0x424>
1000b5b6:	e0bd      	b.n	1000b734 <__aeabi_dadd+0x5a0>
1000b5b8:	2b00      	cmp	r3, #0
1000b5ba:	d100      	bne.n	1000b5be <__aeabi_dadd+0x42a>
1000b5bc:	e0f5      	b.n	1000b7aa <__aeabi_dadd+0x616>
1000b5be:	4663      	mov	r3, ip
1000b5c0:	430b      	orrs	r3, r1
1000b5c2:	d100      	bne.n	1000b5c6 <__aeabi_dadd+0x432>
1000b5c4:	e60e      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b5c6:	4663      	mov	r3, ip
1000b5c8:	195b      	adds	r3, r3, r5
1000b5ca:	42ab      	cmp	r3, r5
1000b5cc:	4180      	sbcs	r0, r0
1000b5ce:	19ca      	adds	r2, r1, r7
1000b5d0:	4240      	negs	r0, r0
1000b5d2:	1817      	adds	r7, r2, r0
1000b5d4:	023a      	lsls	r2, r7, #8
1000b5d6:	d400      	bmi.n	1000b5da <__aeabi_dadd+0x446>
1000b5d8:	e0fc      	b.n	1000b7d4 <__aeabi_dadd+0x640>
1000b5da:	4a81      	ldr	r2, [pc, #516]	; (1000b7e0 <__aeabi_dadd+0x64c>)
1000b5dc:	1c1d      	adds	r5, r3, #0
1000b5de:	4017      	ands	r7, r2
1000b5e0:	3401      	adds	r4, #1
1000b5e2:	e5ff      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b5e4:	1c3a      	adds	r2, r7, #0
1000b5e6:	432a      	orrs	r2, r5
1000b5e8:	2c00      	cmp	r4, #0
1000b5ea:	d151      	bne.n	1000b690 <__aeabi_dadd+0x4fc>
1000b5ec:	2a00      	cmp	r2, #0
1000b5ee:	d000      	beq.n	1000b5f2 <__aeabi_dadd+0x45e>
1000b5f0:	e085      	b.n	1000b6fe <__aeabi_dadd+0x56a>
1000b5f2:	4662      	mov	r2, ip
1000b5f4:	430a      	orrs	r2, r1
1000b5f6:	d003      	beq.n	1000b600 <__aeabi_dadd+0x46c>
1000b5f8:	1c0f      	adds	r7, r1, #0
1000b5fa:	4665      	mov	r5, ip
1000b5fc:	4698      	mov	r8, r3
1000b5fe:	e5f1      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b600:	2600      	movs	r6, #0
1000b602:	2700      	movs	r7, #0
1000b604:	2500      	movs	r5, #0
1000b606:	e67f      	b.n	1000b308 <__aeabi_dadd+0x174>
1000b608:	1c18      	adds	r0, r3, #0
1000b60a:	1c0a      	adds	r2, r1, #0
1000b60c:	3820      	subs	r0, #32
1000b60e:	40c2      	lsrs	r2, r0
1000b610:	2b20      	cmp	r3, #32
1000b612:	d100      	bne.n	1000b616 <__aeabi_dadd+0x482>
1000b614:	e0a7      	b.n	1000b766 <__aeabi_dadd+0x5d2>
1000b616:	2040      	movs	r0, #64	; 0x40
1000b618:	1ac0      	subs	r0, r0, r3
1000b61a:	4081      	lsls	r1, r0
1000b61c:	1c08      	adds	r0, r1, #0
1000b61e:	4663      	mov	r3, ip
1000b620:	4318      	orrs	r0, r3
1000b622:	1e41      	subs	r1, r0, #1
1000b624:	4188      	sbcs	r0, r1
1000b626:	4310      	orrs	r0, r2
1000b628:	2200      	movs	r2, #0
1000b62a:	e68f      	b.n	1000b34c <__aeabi_dadd+0x1b8>
1000b62c:	4c6b      	ldr	r4, [pc, #428]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b62e:	42a2      	cmp	r2, r4
1000b630:	d000      	beq.n	1000b634 <__aeabi_dadd+0x4a0>
1000b632:	e75a      	b.n	1000b4ea <__aeabi_dadd+0x356>
1000b634:	1c0f      	adds	r7, r1, #0
1000b636:	4665      	mov	r5, ip
1000b638:	1c14      	adds	r4, r2, #0
1000b63a:	4698      	mov	r8, r3
1000b63c:	e5d2      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b63e:	2c00      	cmp	r4, #0
1000b640:	d13a      	bne.n	1000b6b8 <__aeabi_dadd+0x524>
1000b642:	1c38      	adds	r0, r7, #0
1000b644:	4328      	orrs	r0, r5
1000b646:	d071      	beq.n	1000b72c <__aeabi_dadd+0x598>
1000b648:	43db      	mvns	r3, r3
1000b64a:	2b00      	cmp	r3, #0
1000b64c:	d018      	beq.n	1000b680 <__aeabi_dadd+0x4ec>
1000b64e:	4863      	ldr	r0, [pc, #396]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b650:	4282      	cmp	r2, r0
1000b652:	d06b      	beq.n	1000b72c <__aeabi_dadd+0x598>
1000b654:	2b38      	cmp	r3, #56	; 0x38
1000b656:	dd00      	ble.n	1000b65a <__aeabi_dadd+0x4c6>
1000b658:	e09d      	b.n	1000b796 <__aeabi_dadd+0x602>
1000b65a:	2b1f      	cmp	r3, #31
1000b65c:	dd00      	ble.n	1000b660 <__aeabi_dadd+0x4cc>
1000b65e:	e0a7      	b.n	1000b7b0 <__aeabi_dadd+0x61c>
1000b660:	2020      	movs	r0, #32
1000b662:	1c3c      	adds	r4, r7, #0
1000b664:	1ac0      	subs	r0, r0, r3
1000b666:	4084      	lsls	r4, r0
1000b668:	46a1      	mov	r9, r4
1000b66a:	1c2c      	adds	r4, r5, #0
1000b66c:	4682      	mov	sl, r0
1000b66e:	40dc      	lsrs	r4, r3
1000b670:	4648      	mov	r0, r9
1000b672:	4304      	orrs	r4, r0
1000b674:	4650      	mov	r0, sl
1000b676:	4085      	lsls	r5, r0
1000b678:	1e68      	subs	r0, r5, #1
1000b67a:	4185      	sbcs	r5, r0
1000b67c:	40df      	lsrs	r7, r3
1000b67e:	4325      	orrs	r5, r4
1000b680:	4465      	add	r5, ip
1000b682:	4565      	cmp	r5, ip
1000b684:	419b      	sbcs	r3, r3
1000b686:	187f      	adds	r7, r7, r1
1000b688:	425b      	negs	r3, r3
1000b68a:	18ff      	adds	r7, r7, r3
1000b68c:	1c14      	adds	r4, r2, #0
1000b68e:	e664      	b.n	1000b35a <__aeabi_dadd+0x1c6>
1000b690:	2a00      	cmp	r2, #0
1000b692:	d119      	bne.n	1000b6c8 <__aeabi_dadd+0x534>
1000b694:	4662      	mov	r2, ip
1000b696:	430a      	orrs	r2, r1
1000b698:	d077      	beq.n	1000b78a <__aeabi_dadd+0x5f6>
1000b69a:	1c0f      	adds	r7, r1, #0
1000b69c:	4665      	mov	r5, ip
1000b69e:	4698      	mov	r8, r3
1000b6a0:	4c4e      	ldr	r4, [pc, #312]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b6a2:	e59f      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b6a4:	433d      	orrs	r5, r7
1000b6a6:	1e6f      	subs	r7, r5, #1
1000b6a8:	41bd      	sbcs	r5, r7
1000b6aa:	2700      	movs	r7, #0
1000b6ac:	b2ed      	uxtb	r5, r5
1000b6ae:	e732      	b.n	1000b516 <__aeabi_dadd+0x382>
1000b6b0:	1c04      	adds	r4, r0, #0
1000b6b2:	2700      	movs	r7, #0
1000b6b4:	2500      	movs	r5, #0
1000b6b6:	e627      	b.n	1000b308 <__aeabi_dadd+0x174>
1000b6b8:	4848      	ldr	r0, [pc, #288]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b6ba:	4282      	cmp	r2, r0
1000b6bc:	d036      	beq.n	1000b72c <__aeabi_dadd+0x598>
1000b6be:	2080      	movs	r0, #128	; 0x80
1000b6c0:	0400      	lsls	r0, r0, #16
1000b6c2:	425b      	negs	r3, r3
1000b6c4:	4307      	orrs	r7, r0
1000b6c6:	e7c5      	b.n	1000b654 <__aeabi_dadd+0x4c0>
1000b6c8:	4662      	mov	r2, ip
1000b6ca:	430a      	orrs	r2, r1
1000b6cc:	d049      	beq.n	1000b762 <__aeabi_dadd+0x5ce>
1000b6ce:	2480      	movs	r4, #128	; 0x80
1000b6d0:	08ed      	lsrs	r5, r5, #3
1000b6d2:	0778      	lsls	r0, r7, #29
1000b6d4:	08fa      	lsrs	r2, r7, #3
1000b6d6:	0324      	lsls	r4, r4, #12
1000b6d8:	4328      	orrs	r0, r5
1000b6da:	4222      	tst	r2, r4
1000b6dc:	d009      	beq.n	1000b6f2 <__aeabi_dadd+0x55e>
1000b6de:	08ce      	lsrs	r6, r1, #3
1000b6e0:	4226      	tst	r6, r4
1000b6e2:	d106      	bne.n	1000b6f2 <__aeabi_dadd+0x55e>
1000b6e4:	4662      	mov	r2, ip
1000b6e6:	074f      	lsls	r7, r1, #29
1000b6e8:	1c38      	adds	r0, r7, #0
1000b6ea:	08d2      	lsrs	r2, r2, #3
1000b6ec:	4310      	orrs	r0, r2
1000b6ee:	4698      	mov	r8, r3
1000b6f0:	1c32      	adds	r2, r6, #0
1000b6f2:	00d2      	lsls	r2, r2, #3
1000b6f4:	0f47      	lsrs	r7, r0, #29
1000b6f6:	4317      	orrs	r7, r2
1000b6f8:	00c5      	lsls	r5, r0, #3
1000b6fa:	4c38      	ldr	r4, [pc, #224]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b6fc:	e572      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b6fe:	4662      	mov	r2, ip
1000b700:	430a      	orrs	r2, r1
1000b702:	d100      	bne.n	1000b706 <__aeabi_dadd+0x572>
1000b704:	e56e      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b706:	4662      	mov	r2, ip
1000b708:	1aae      	subs	r6, r5, r2
1000b70a:	42b5      	cmp	r5, r6
1000b70c:	4192      	sbcs	r2, r2
1000b70e:	1a78      	subs	r0, r7, r1
1000b710:	4252      	negs	r2, r2
1000b712:	1a82      	subs	r2, r0, r2
1000b714:	0210      	lsls	r0, r2, #8
1000b716:	d400      	bmi.n	1000b71a <__aeabi_dadd+0x586>
1000b718:	e655      	b.n	1000b3c6 <__aeabi_dadd+0x232>
1000b71a:	4662      	mov	r2, ip
1000b71c:	1b55      	subs	r5, r2, r5
1000b71e:	45ac      	cmp	ip, r5
1000b720:	4180      	sbcs	r0, r0
1000b722:	1bca      	subs	r2, r1, r7
1000b724:	4240      	negs	r0, r0
1000b726:	1a17      	subs	r7, r2, r0
1000b728:	4698      	mov	r8, r3
1000b72a:	e55b      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b72c:	1c0f      	adds	r7, r1, #0
1000b72e:	4665      	mov	r5, ip
1000b730:	1c14      	adds	r4, r2, #0
1000b732:	e557      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b734:	2b00      	cmp	r3, #0
1000b736:	d034      	beq.n	1000b7a2 <__aeabi_dadd+0x60e>
1000b738:	4663      	mov	r3, ip
1000b73a:	430b      	orrs	r3, r1
1000b73c:	d011      	beq.n	1000b762 <__aeabi_dadd+0x5ce>
1000b73e:	2480      	movs	r4, #128	; 0x80
1000b740:	08ed      	lsrs	r5, r5, #3
1000b742:	0778      	lsls	r0, r7, #29
1000b744:	08fa      	lsrs	r2, r7, #3
1000b746:	0324      	lsls	r4, r4, #12
1000b748:	4328      	orrs	r0, r5
1000b74a:	4222      	tst	r2, r4
1000b74c:	d0d1      	beq.n	1000b6f2 <__aeabi_dadd+0x55e>
1000b74e:	08cb      	lsrs	r3, r1, #3
1000b750:	4223      	tst	r3, r4
1000b752:	d1ce      	bne.n	1000b6f2 <__aeabi_dadd+0x55e>
1000b754:	4662      	mov	r2, ip
1000b756:	074f      	lsls	r7, r1, #29
1000b758:	1c38      	adds	r0, r7, #0
1000b75a:	08d2      	lsrs	r2, r2, #3
1000b75c:	4310      	orrs	r0, r2
1000b75e:	1c1a      	adds	r2, r3, #0
1000b760:	e7c7      	b.n	1000b6f2 <__aeabi_dadd+0x55e>
1000b762:	4c1e      	ldr	r4, [pc, #120]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b764:	e53e      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b766:	2000      	movs	r0, #0
1000b768:	e759      	b.n	1000b61e <__aeabi_dadd+0x48a>
1000b76a:	1c04      	adds	r4, r0, #0
1000b76c:	1c3e      	adds	r6, r7, #0
1000b76e:	3c20      	subs	r4, #32
1000b770:	40e6      	lsrs	r6, r4
1000b772:	1c34      	adds	r4, r6, #0
1000b774:	2820      	cmp	r0, #32
1000b776:	d02b      	beq.n	1000b7d0 <__aeabi_dadd+0x63c>
1000b778:	2640      	movs	r6, #64	; 0x40
1000b77a:	1a30      	subs	r0, r6, r0
1000b77c:	4087      	lsls	r7, r0
1000b77e:	433d      	orrs	r5, r7
1000b780:	1e6f      	subs	r7, r5, #1
1000b782:	41bd      	sbcs	r5, r7
1000b784:	2700      	movs	r7, #0
1000b786:	4325      	orrs	r5, r4
1000b788:	e6c5      	b.n	1000b516 <__aeabi_dadd+0x382>
1000b78a:	2780      	movs	r7, #128	; 0x80
1000b78c:	2600      	movs	r6, #0
1000b78e:	03ff      	lsls	r7, r7, #15
1000b790:	4c12      	ldr	r4, [pc, #72]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b792:	2500      	movs	r5, #0
1000b794:	e5b8      	b.n	1000b308 <__aeabi_dadd+0x174>
1000b796:	433d      	orrs	r5, r7
1000b798:	1e6f      	subs	r7, r5, #1
1000b79a:	41bd      	sbcs	r5, r7
1000b79c:	2700      	movs	r7, #0
1000b79e:	b2ed      	uxtb	r5, r5
1000b7a0:	e76e      	b.n	1000b680 <__aeabi_dadd+0x4ec>
1000b7a2:	1c0f      	adds	r7, r1, #0
1000b7a4:	4665      	mov	r5, ip
1000b7a6:	4c0d      	ldr	r4, [pc, #52]	; (1000b7dc <__aeabi_dadd+0x648>)
1000b7a8:	e51c      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b7aa:	1c0f      	adds	r7, r1, #0
1000b7ac:	4665      	mov	r5, ip
1000b7ae:	e519      	b.n	1000b1e4 <__aeabi_dadd+0x50>
1000b7b0:	1c1c      	adds	r4, r3, #0
1000b7b2:	1c38      	adds	r0, r7, #0
1000b7b4:	3c20      	subs	r4, #32
1000b7b6:	40e0      	lsrs	r0, r4
1000b7b8:	1c04      	adds	r4, r0, #0
1000b7ba:	2b20      	cmp	r3, #32
1000b7bc:	d00c      	beq.n	1000b7d8 <__aeabi_dadd+0x644>
1000b7be:	2040      	movs	r0, #64	; 0x40
1000b7c0:	1ac3      	subs	r3, r0, r3
1000b7c2:	409f      	lsls	r7, r3
1000b7c4:	433d      	orrs	r5, r7
1000b7c6:	1e6f      	subs	r7, r5, #1
1000b7c8:	41bd      	sbcs	r5, r7
1000b7ca:	2700      	movs	r7, #0
1000b7cc:	4325      	orrs	r5, r4
1000b7ce:	e757      	b.n	1000b680 <__aeabi_dadd+0x4ec>
1000b7d0:	2700      	movs	r7, #0
1000b7d2:	e7d4      	b.n	1000b77e <__aeabi_dadd+0x5ea>
1000b7d4:	1c1d      	adds	r5, r3, #0
1000b7d6:	e5fc      	b.n	1000b3d2 <__aeabi_dadd+0x23e>
1000b7d8:	2700      	movs	r7, #0
1000b7da:	e7f3      	b.n	1000b7c4 <__aeabi_dadd+0x630>
1000b7dc:	000007ff 	.word	0x000007ff
1000b7e0:	ff7fffff 	.word	0xff7fffff

1000b7e4 <__aeabi_ddiv>:
1000b7e4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000b7e6:	465f      	mov	r7, fp
1000b7e8:	4656      	mov	r6, sl
1000b7ea:	464d      	mov	r5, r9
1000b7ec:	4644      	mov	r4, r8
1000b7ee:	b4f0      	push	{r4, r5, r6, r7}
1000b7f0:	030f      	lsls	r7, r1, #12
1000b7f2:	b087      	sub	sp, #28
1000b7f4:	4698      	mov	r8, r3
1000b7f6:	004d      	lsls	r5, r1, #1
1000b7f8:	0b3b      	lsrs	r3, r7, #12
1000b7fa:	0fcc      	lsrs	r4, r1, #31
1000b7fc:	1c06      	adds	r6, r0, #0
1000b7fe:	4692      	mov	sl, r2
1000b800:	4681      	mov	r9, r0
1000b802:	469b      	mov	fp, r3
1000b804:	0d6d      	lsrs	r5, r5, #21
1000b806:	9401      	str	r4, [sp, #4]
1000b808:	d06b      	beq.n	1000b8e2 <__aeabi_ddiv+0xfe>
1000b80a:	4b66      	ldr	r3, [pc, #408]	; (1000b9a4 <__aeabi_ddiv+0x1c0>)
1000b80c:	429d      	cmp	r5, r3
1000b80e:	d035      	beq.n	1000b87c <__aeabi_ddiv+0x98>
1000b810:	2780      	movs	r7, #128	; 0x80
1000b812:	465b      	mov	r3, fp
1000b814:	037f      	lsls	r7, r7, #13
1000b816:	431f      	orrs	r7, r3
1000b818:	00f3      	lsls	r3, r6, #3
1000b81a:	4699      	mov	r9, r3
1000b81c:	4b62      	ldr	r3, [pc, #392]	; (1000b9a8 <__aeabi_ddiv+0x1c4>)
1000b81e:	00ff      	lsls	r7, r7, #3
1000b820:	0f40      	lsrs	r0, r0, #29
1000b822:	469c      	mov	ip, r3
1000b824:	4307      	orrs	r7, r0
1000b826:	2300      	movs	r3, #0
1000b828:	46bb      	mov	fp, r7
1000b82a:	2600      	movs	r6, #0
1000b82c:	4465      	add	r5, ip
1000b82e:	9300      	str	r3, [sp, #0]
1000b830:	4642      	mov	r2, r8
1000b832:	0317      	lsls	r7, r2, #12
1000b834:	0050      	lsls	r0, r2, #1
1000b836:	0fd2      	lsrs	r2, r2, #31
1000b838:	4653      	mov	r3, sl
1000b83a:	0b3f      	lsrs	r7, r7, #12
1000b83c:	0d40      	lsrs	r0, r0, #21
1000b83e:	4690      	mov	r8, r2
1000b840:	d100      	bne.n	1000b844 <__aeabi_ddiv+0x60>
1000b842:	e072      	b.n	1000b92a <__aeabi_ddiv+0x146>
1000b844:	4a57      	ldr	r2, [pc, #348]	; (1000b9a4 <__aeabi_ddiv+0x1c0>)
1000b846:	4290      	cmp	r0, r2
1000b848:	d067      	beq.n	1000b91a <__aeabi_ddiv+0x136>
1000b84a:	2380      	movs	r3, #128	; 0x80
1000b84c:	035b      	lsls	r3, r3, #13
1000b84e:	431f      	orrs	r7, r3
1000b850:	4653      	mov	r3, sl
1000b852:	4a55      	ldr	r2, [pc, #340]	; (1000b9a8 <__aeabi_ddiv+0x1c4>)
1000b854:	0f5b      	lsrs	r3, r3, #29
1000b856:	00ff      	lsls	r7, r7, #3
1000b858:	431f      	orrs	r7, r3
1000b85a:	4694      	mov	ip, r2
1000b85c:	4653      	mov	r3, sl
1000b85e:	2100      	movs	r1, #0
1000b860:	00db      	lsls	r3, r3, #3
1000b862:	4460      	add	r0, ip
1000b864:	4642      	mov	r2, r8
1000b866:	4062      	eors	r2, r4
1000b868:	4692      	mov	sl, r2
1000b86a:	1a2d      	subs	r5, r5, r0
1000b86c:	430e      	orrs	r6, r1
1000b86e:	2e0f      	cmp	r6, #15
1000b870:	d900      	bls.n	1000b874 <__aeabi_ddiv+0x90>
1000b872:	e0a1      	b.n	1000b9b8 <__aeabi_ddiv+0x1d4>
1000b874:	484d      	ldr	r0, [pc, #308]	; (1000b9ac <__aeabi_ddiv+0x1c8>)
1000b876:	00b6      	lsls	r6, r6, #2
1000b878:	5980      	ldr	r0, [r0, r6]
1000b87a:	4687      	mov	pc, r0
1000b87c:	465b      	mov	r3, fp
1000b87e:	431e      	orrs	r6, r3
1000b880:	d000      	beq.n	1000b884 <__aeabi_ddiv+0xa0>
1000b882:	e076      	b.n	1000b972 <__aeabi_ddiv+0x18e>
1000b884:	2300      	movs	r3, #0
1000b886:	469b      	mov	fp, r3
1000b888:	4699      	mov	r9, r3
1000b88a:	3302      	adds	r3, #2
1000b88c:	2608      	movs	r6, #8
1000b88e:	9300      	str	r3, [sp, #0]
1000b890:	e7ce      	b.n	1000b830 <__aeabi_ddiv+0x4c>
1000b892:	4699      	mov	r9, r3
1000b894:	4643      	mov	r3, r8
1000b896:	46bb      	mov	fp, r7
1000b898:	9301      	str	r3, [sp, #4]
1000b89a:	9100      	str	r1, [sp, #0]
1000b89c:	9b00      	ldr	r3, [sp, #0]
1000b89e:	2b02      	cmp	r3, #2
1000b8a0:	d16b      	bne.n	1000b97a <__aeabi_ddiv+0x196>
1000b8a2:	9b01      	ldr	r3, [sp, #4]
1000b8a4:	469a      	mov	sl, r3
1000b8a6:	2100      	movs	r1, #0
1000b8a8:	4653      	mov	r3, sl
1000b8aa:	2201      	movs	r2, #1
1000b8ac:	2700      	movs	r7, #0
1000b8ae:	4689      	mov	r9, r1
1000b8b0:	401a      	ands	r2, r3
1000b8b2:	4b3c      	ldr	r3, [pc, #240]	; (1000b9a4 <__aeabi_ddiv+0x1c0>)
1000b8b4:	2100      	movs	r1, #0
1000b8b6:	033f      	lsls	r7, r7, #12
1000b8b8:	0d0c      	lsrs	r4, r1, #20
1000b8ba:	0524      	lsls	r4, r4, #20
1000b8bc:	0b3f      	lsrs	r7, r7, #12
1000b8be:	4327      	orrs	r7, r4
1000b8c0:	4c3b      	ldr	r4, [pc, #236]	; (1000b9b0 <__aeabi_ddiv+0x1cc>)
1000b8c2:	051b      	lsls	r3, r3, #20
1000b8c4:	4027      	ands	r7, r4
1000b8c6:	431f      	orrs	r7, r3
1000b8c8:	007f      	lsls	r7, r7, #1
1000b8ca:	07d2      	lsls	r2, r2, #31
1000b8cc:	087f      	lsrs	r7, r7, #1
1000b8ce:	4317      	orrs	r7, r2
1000b8d0:	4648      	mov	r0, r9
1000b8d2:	1c39      	adds	r1, r7, #0
1000b8d4:	b007      	add	sp, #28
1000b8d6:	bc3c      	pop	{r2, r3, r4, r5}
1000b8d8:	4690      	mov	r8, r2
1000b8da:	4699      	mov	r9, r3
1000b8dc:	46a2      	mov	sl, r4
1000b8de:	46ab      	mov	fp, r5
1000b8e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000b8e2:	4303      	orrs	r3, r0
1000b8e4:	d03e      	beq.n	1000b964 <__aeabi_ddiv+0x180>
1000b8e6:	465b      	mov	r3, fp
1000b8e8:	2b00      	cmp	r3, #0
1000b8ea:	d100      	bne.n	1000b8ee <__aeabi_ddiv+0x10a>
1000b8ec:	e19c      	b.n	1000bc28 <__aeabi_ddiv+0x444>
1000b8ee:	4658      	mov	r0, fp
1000b8f0:	f001 faae 	bl	1000ce50 <__clzsi2>
1000b8f4:	2328      	movs	r3, #40	; 0x28
1000b8f6:	1c31      	adds	r1, r6, #0
1000b8f8:	1a1b      	subs	r3, r3, r0
1000b8fa:	1c02      	adds	r2, r0, #0
1000b8fc:	465f      	mov	r7, fp
1000b8fe:	40d9      	lsrs	r1, r3
1000b900:	3a08      	subs	r2, #8
1000b902:	4097      	lsls	r7, r2
1000b904:	1c0b      	adds	r3, r1, #0
1000b906:	4096      	lsls	r6, r2
1000b908:	433b      	orrs	r3, r7
1000b90a:	469b      	mov	fp, r3
1000b90c:	46b1      	mov	r9, r6
1000b90e:	2300      	movs	r3, #0
1000b910:	4d28      	ldr	r5, [pc, #160]	; (1000b9b4 <__aeabi_ddiv+0x1d0>)
1000b912:	2600      	movs	r6, #0
1000b914:	1a2d      	subs	r5, r5, r0
1000b916:	9300      	str	r3, [sp, #0]
1000b918:	e78a      	b.n	1000b830 <__aeabi_ddiv+0x4c>
1000b91a:	4652      	mov	r2, sl
1000b91c:	2103      	movs	r1, #3
1000b91e:	433a      	orrs	r2, r7
1000b920:	d1a0      	bne.n	1000b864 <__aeabi_ddiv+0x80>
1000b922:	2700      	movs	r7, #0
1000b924:	2300      	movs	r3, #0
1000b926:	2102      	movs	r1, #2
1000b928:	e79c      	b.n	1000b864 <__aeabi_ddiv+0x80>
1000b92a:	4652      	mov	r2, sl
1000b92c:	433a      	orrs	r2, r7
1000b92e:	d015      	beq.n	1000b95c <__aeabi_ddiv+0x178>
1000b930:	2f00      	cmp	r7, #0
1000b932:	d100      	bne.n	1000b936 <__aeabi_ddiv+0x152>
1000b934:	e185      	b.n	1000bc42 <__aeabi_ddiv+0x45e>
1000b936:	1c38      	adds	r0, r7, #0
1000b938:	f001 fa8a 	bl	1000ce50 <__clzsi2>
1000b93c:	1c02      	adds	r2, r0, #0
1000b93e:	2128      	movs	r1, #40	; 0x28
1000b940:	4650      	mov	r0, sl
1000b942:	1a89      	subs	r1, r1, r2
1000b944:	1c13      	adds	r3, r2, #0
1000b946:	40c8      	lsrs	r0, r1
1000b948:	4651      	mov	r1, sl
1000b94a:	3b08      	subs	r3, #8
1000b94c:	4099      	lsls	r1, r3
1000b94e:	409f      	lsls	r7, r3
1000b950:	1c0b      	adds	r3, r1, #0
1000b952:	4307      	orrs	r7, r0
1000b954:	4817      	ldr	r0, [pc, #92]	; (1000b9b4 <__aeabi_ddiv+0x1d0>)
1000b956:	2100      	movs	r1, #0
1000b958:	1a80      	subs	r0, r0, r2
1000b95a:	e783      	b.n	1000b864 <__aeabi_ddiv+0x80>
1000b95c:	2700      	movs	r7, #0
1000b95e:	2300      	movs	r3, #0
1000b960:	2101      	movs	r1, #1
1000b962:	e77f      	b.n	1000b864 <__aeabi_ddiv+0x80>
1000b964:	2300      	movs	r3, #0
1000b966:	469b      	mov	fp, r3
1000b968:	4699      	mov	r9, r3
1000b96a:	3301      	adds	r3, #1
1000b96c:	2604      	movs	r6, #4
1000b96e:	9300      	str	r3, [sp, #0]
1000b970:	e75e      	b.n	1000b830 <__aeabi_ddiv+0x4c>
1000b972:	2303      	movs	r3, #3
1000b974:	260c      	movs	r6, #12
1000b976:	9300      	str	r3, [sp, #0]
1000b978:	e75a      	b.n	1000b830 <__aeabi_ddiv+0x4c>
1000b97a:	2b03      	cmp	r3, #3
1000b97c:	d100      	bne.n	1000b980 <__aeabi_ddiv+0x19c>
1000b97e:	e23c      	b.n	1000bdfa <__aeabi_ddiv+0x616>
1000b980:	2b01      	cmp	r3, #1
1000b982:	d000      	beq.n	1000b986 <__aeabi_ddiv+0x1a2>
1000b984:	e1bf      	b.n	1000bd06 <__aeabi_ddiv+0x522>
1000b986:	1c1a      	adds	r2, r3, #0
1000b988:	9b01      	ldr	r3, [sp, #4]
1000b98a:	401a      	ands	r2, r3
1000b98c:	2100      	movs	r1, #0
1000b98e:	2300      	movs	r3, #0
1000b990:	2700      	movs	r7, #0
1000b992:	4689      	mov	r9, r1
1000b994:	e78e      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000b996:	2300      	movs	r3, #0
1000b998:	2780      	movs	r7, #128	; 0x80
1000b99a:	4699      	mov	r9, r3
1000b99c:	2200      	movs	r2, #0
1000b99e:	033f      	lsls	r7, r7, #12
1000b9a0:	4b00      	ldr	r3, [pc, #0]	; (1000b9a4 <__aeabi_ddiv+0x1c0>)
1000b9a2:	e787      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000b9a4:	000007ff 	.word	0x000007ff
1000b9a8:	fffffc01 	.word	0xfffffc01
1000b9ac:	1000fa20 	.word	0x1000fa20
1000b9b0:	800fffff 	.word	0x800fffff
1000b9b4:	fffffc0d 	.word	0xfffffc0d
1000b9b8:	45bb      	cmp	fp, r7
1000b9ba:	d900      	bls.n	1000b9be <__aeabi_ddiv+0x1da>
1000b9bc:	e151      	b.n	1000bc62 <__aeabi_ddiv+0x47e>
1000b9be:	d100      	bne.n	1000b9c2 <__aeabi_ddiv+0x1de>
1000b9c0:	e14c      	b.n	1000bc5c <__aeabi_ddiv+0x478>
1000b9c2:	464a      	mov	r2, r9
1000b9c4:	9203      	str	r2, [sp, #12]
1000b9c6:	2200      	movs	r2, #0
1000b9c8:	465c      	mov	r4, fp
1000b9ca:	4690      	mov	r8, r2
1000b9cc:	3d01      	subs	r5, #1
1000b9ce:	0e18      	lsrs	r0, r3, #24
1000b9d0:	023f      	lsls	r7, r7, #8
1000b9d2:	4338      	orrs	r0, r7
1000b9d4:	021b      	lsls	r3, r3, #8
1000b9d6:	9301      	str	r3, [sp, #4]
1000b9d8:	0c03      	lsrs	r3, r0, #16
1000b9da:	4699      	mov	r9, r3
1000b9dc:	0403      	lsls	r3, r0, #16
1000b9de:	0c1b      	lsrs	r3, r3, #16
1000b9e0:	4649      	mov	r1, r9
1000b9e2:	1c06      	adds	r6, r0, #0
1000b9e4:	1c20      	adds	r0, r4, #0
1000b9e6:	1c1f      	adds	r7, r3, #0
1000b9e8:	9300      	str	r3, [sp, #0]
1000b9ea:	f7fe fed7 	bl	1000a79c <__aeabi_uidiv>
1000b9ee:	1c02      	adds	r2, r0, #0
1000b9f0:	437a      	muls	r2, r7
1000b9f2:	9002      	str	r0, [sp, #8]
1000b9f4:	4649      	mov	r1, r9
1000b9f6:	1c20      	adds	r0, r4, #0
1000b9f8:	1c17      	adds	r7, r2, #0
1000b9fa:	f7fe ff55 	bl	1000a8a8 <__aeabi_uidivmod>
1000b9fe:	9b03      	ldr	r3, [sp, #12]
1000ba00:	0409      	lsls	r1, r1, #16
1000ba02:	0c1b      	lsrs	r3, r3, #16
1000ba04:	4319      	orrs	r1, r3
1000ba06:	428f      	cmp	r7, r1
1000ba08:	d90c      	bls.n	1000ba24 <__aeabi_ddiv+0x240>
1000ba0a:	9b02      	ldr	r3, [sp, #8]
1000ba0c:	1989      	adds	r1, r1, r6
1000ba0e:	3b01      	subs	r3, #1
1000ba10:	428e      	cmp	r6, r1
1000ba12:	d900      	bls.n	1000ba16 <__aeabi_ddiv+0x232>
1000ba14:	e152      	b.n	1000bcbc <__aeabi_ddiv+0x4d8>
1000ba16:	428f      	cmp	r7, r1
1000ba18:	d800      	bhi.n	1000ba1c <__aeabi_ddiv+0x238>
1000ba1a:	e14f      	b.n	1000bcbc <__aeabi_ddiv+0x4d8>
1000ba1c:	9b02      	ldr	r3, [sp, #8]
1000ba1e:	1989      	adds	r1, r1, r6
1000ba20:	3b02      	subs	r3, #2
1000ba22:	9302      	str	r3, [sp, #8]
1000ba24:	1bcc      	subs	r4, r1, r7
1000ba26:	1c20      	adds	r0, r4, #0
1000ba28:	4649      	mov	r1, r9
1000ba2a:	f7fe feb7 	bl	1000a79c <__aeabi_uidiv>
1000ba2e:	9f00      	ldr	r7, [sp, #0]
1000ba30:	4683      	mov	fp, r0
1000ba32:	4347      	muls	r7, r0
1000ba34:	4649      	mov	r1, r9
1000ba36:	1c20      	adds	r0, r4, #0
1000ba38:	f7fe ff36 	bl	1000a8a8 <__aeabi_uidivmod>
1000ba3c:	9a03      	ldr	r2, [sp, #12]
1000ba3e:	040b      	lsls	r3, r1, #16
1000ba40:	0414      	lsls	r4, r2, #16
1000ba42:	0c24      	lsrs	r4, r4, #16
1000ba44:	4323      	orrs	r3, r4
1000ba46:	429f      	cmp	r7, r3
1000ba48:	d90d      	bls.n	1000ba66 <__aeabi_ddiv+0x282>
1000ba4a:	465a      	mov	r2, fp
1000ba4c:	199b      	adds	r3, r3, r6
1000ba4e:	3a01      	subs	r2, #1
1000ba50:	429e      	cmp	r6, r3
1000ba52:	d900      	bls.n	1000ba56 <__aeabi_ddiv+0x272>
1000ba54:	e130      	b.n	1000bcb8 <__aeabi_ddiv+0x4d4>
1000ba56:	429f      	cmp	r7, r3
1000ba58:	d800      	bhi.n	1000ba5c <__aeabi_ddiv+0x278>
1000ba5a:	e12d      	b.n	1000bcb8 <__aeabi_ddiv+0x4d4>
1000ba5c:	2202      	movs	r2, #2
1000ba5e:	4252      	negs	r2, r2
1000ba60:	4694      	mov	ip, r2
1000ba62:	199b      	adds	r3, r3, r6
1000ba64:	44e3      	add	fp, ip
1000ba66:	9a02      	ldr	r2, [sp, #8]
1000ba68:	1bdb      	subs	r3, r3, r7
1000ba6a:	0417      	lsls	r7, r2, #16
1000ba6c:	465a      	mov	r2, fp
1000ba6e:	433a      	orrs	r2, r7
1000ba70:	4693      	mov	fp, r2
1000ba72:	9c01      	ldr	r4, [sp, #4]
1000ba74:	0c17      	lsrs	r7, r2, #16
1000ba76:	0c22      	lsrs	r2, r4, #16
1000ba78:	1c10      	adds	r0, r2, #0
1000ba7a:	9204      	str	r2, [sp, #16]
1000ba7c:	465a      	mov	r2, fp
1000ba7e:	0411      	lsls	r1, r2, #16
1000ba80:	0422      	lsls	r2, r4, #16
1000ba82:	0c12      	lsrs	r2, r2, #16
1000ba84:	1c14      	adds	r4, r2, #0
1000ba86:	0c09      	lsrs	r1, r1, #16
1000ba88:	437c      	muls	r4, r7
1000ba8a:	9205      	str	r2, [sp, #20]
1000ba8c:	434a      	muls	r2, r1
1000ba8e:	4341      	muls	r1, r0
1000ba90:	4347      	muls	r7, r0
1000ba92:	1861      	adds	r1, r4, r1
1000ba94:	0c10      	lsrs	r0, r2, #16
1000ba96:	1809      	adds	r1, r1, r0
1000ba98:	428c      	cmp	r4, r1
1000ba9a:	d903      	bls.n	1000baa4 <__aeabi_ddiv+0x2c0>
1000ba9c:	2080      	movs	r0, #128	; 0x80
1000ba9e:	0240      	lsls	r0, r0, #9
1000baa0:	4684      	mov	ip, r0
1000baa2:	4467      	add	r7, ip
1000baa4:	0c0c      	lsrs	r4, r1, #16
1000baa6:	0412      	lsls	r2, r2, #16
1000baa8:	0408      	lsls	r0, r1, #16
1000baaa:	0c12      	lsrs	r2, r2, #16
1000baac:	193c      	adds	r4, r7, r4
1000baae:	1881      	adds	r1, r0, r2
1000bab0:	42a3      	cmp	r3, r4
1000bab2:	d200      	bcs.n	1000bab6 <__aeabi_ddiv+0x2d2>
1000bab4:	e0e5      	b.n	1000bc82 <__aeabi_ddiv+0x49e>
1000bab6:	d100      	bne.n	1000baba <__aeabi_ddiv+0x2d6>
1000bab8:	e0df      	b.n	1000bc7a <__aeabi_ddiv+0x496>
1000baba:	1b1f      	subs	r7, r3, r4
1000babc:	4643      	mov	r3, r8
1000babe:	1a5c      	subs	r4, r3, r1
1000bac0:	45a0      	cmp	r8, r4
1000bac2:	4192      	sbcs	r2, r2
1000bac4:	4252      	negs	r2, r2
1000bac6:	1abf      	subs	r7, r7, r2
1000bac8:	42b7      	cmp	r7, r6
1000baca:	d100      	bne.n	1000bace <__aeabi_ddiv+0x2ea>
1000bacc:	e10e      	b.n	1000bcec <__aeabi_ddiv+0x508>
1000bace:	1c38      	adds	r0, r7, #0
1000bad0:	4649      	mov	r1, r9
1000bad2:	f7fe fe63 	bl	1000a79c <__aeabi_uidiv>
1000bad6:	9b00      	ldr	r3, [sp, #0]
1000bad8:	9002      	str	r0, [sp, #8]
1000bada:	4343      	muls	r3, r0
1000badc:	4649      	mov	r1, r9
1000bade:	1c38      	adds	r0, r7, #0
1000bae0:	4698      	mov	r8, r3
1000bae2:	f7fe fee1 	bl	1000a8a8 <__aeabi_uidivmod>
1000bae6:	0c23      	lsrs	r3, r4, #16
1000bae8:	040f      	lsls	r7, r1, #16
1000baea:	431f      	orrs	r7, r3
1000baec:	45b8      	cmp	r8, r7
1000baee:	d90c      	bls.n	1000bb0a <__aeabi_ddiv+0x326>
1000baf0:	9b02      	ldr	r3, [sp, #8]
1000baf2:	19bf      	adds	r7, r7, r6
1000baf4:	3b01      	subs	r3, #1
1000baf6:	42be      	cmp	r6, r7
1000baf8:	d900      	bls.n	1000bafc <__aeabi_ddiv+0x318>
1000bafa:	e0fb      	b.n	1000bcf4 <__aeabi_ddiv+0x510>
1000bafc:	45b8      	cmp	r8, r7
1000bafe:	d800      	bhi.n	1000bb02 <__aeabi_ddiv+0x31e>
1000bb00:	e0f8      	b.n	1000bcf4 <__aeabi_ddiv+0x510>
1000bb02:	9b02      	ldr	r3, [sp, #8]
1000bb04:	19bf      	adds	r7, r7, r6
1000bb06:	3b02      	subs	r3, #2
1000bb08:	9302      	str	r3, [sp, #8]
1000bb0a:	4643      	mov	r3, r8
1000bb0c:	1aff      	subs	r7, r7, r3
1000bb0e:	4649      	mov	r1, r9
1000bb10:	1c38      	adds	r0, r7, #0
1000bb12:	f7fe fe43 	bl	1000a79c <__aeabi_uidiv>
1000bb16:	9b00      	ldr	r3, [sp, #0]
1000bb18:	9003      	str	r0, [sp, #12]
1000bb1a:	4343      	muls	r3, r0
1000bb1c:	4649      	mov	r1, r9
1000bb1e:	1c38      	adds	r0, r7, #0
1000bb20:	4698      	mov	r8, r3
1000bb22:	f7fe fec1 	bl	1000a8a8 <__aeabi_uidivmod>
1000bb26:	0424      	lsls	r4, r4, #16
1000bb28:	0409      	lsls	r1, r1, #16
1000bb2a:	0c24      	lsrs	r4, r4, #16
1000bb2c:	4321      	orrs	r1, r4
1000bb2e:	4588      	cmp	r8, r1
1000bb30:	d90c      	bls.n	1000bb4c <__aeabi_ddiv+0x368>
1000bb32:	9b03      	ldr	r3, [sp, #12]
1000bb34:	1989      	adds	r1, r1, r6
1000bb36:	3b01      	subs	r3, #1
1000bb38:	428e      	cmp	r6, r1
1000bb3a:	d900      	bls.n	1000bb3e <__aeabi_ddiv+0x35a>
1000bb3c:	e0dc      	b.n	1000bcf8 <__aeabi_ddiv+0x514>
1000bb3e:	4588      	cmp	r8, r1
1000bb40:	d800      	bhi.n	1000bb44 <__aeabi_ddiv+0x360>
1000bb42:	e0d9      	b.n	1000bcf8 <__aeabi_ddiv+0x514>
1000bb44:	9b03      	ldr	r3, [sp, #12]
1000bb46:	1989      	adds	r1, r1, r6
1000bb48:	3b02      	subs	r3, #2
1000bb4a:	9303      	str	r3, [sp, #12]
1000bb4c:	4643      	mov	r3, r8
1000bb4e:	1ac9      	subs	r1, r1, r3
1000bb50:	9b02      	ldr	r3, [sp, #8]
1000bb52:	9a03      	ldr	r2, [sp, #12]
1000bb54:	041b      	lsls	r3, r3, #16
1000bb56:	9c05      	ldr	r4, [sp, #20]
1000bb58:	431a      	orrs	r2, r3
1000bb5a:	0c10      	lsrs	r0, r2, #16
1000bb5c:	0413      	lsls	r3, r2, #16
1000bb5e:	4691      	mov	r9, r2
1000bb60:	1c22      	adds	r2, r4, #0
1000bb62:	9f04      	ldr	r7, [sp, #16]
1000bb64:	0c1b      	lsrs	r3, r3, #16
1000bb66:	435a      	muls	r2, r3
1000bb68:	4344      	muls	r4, r0
1000bb6a:	437b      	muls	r3, r7
1000bb6c:	4378      	muls	r0, r7
1000bb6e:	18e3      	adds	r3, r4, r3
1000bb70:	0c17      	lsrs	r7, r2, #16
1000bb72:	19db      	adds	r3, r3, r7
1000bb74:	429c      	cmp	r4, r3
1000bb76:	d903      	bls.n	1000bb80 <__aeabi_ddiv+0x39c>
1000bb78:	2480      	movs	r4, #128	; 0x80
1000bb7a:	0264      	lsls	r4, r4, #9
1000bb7c:	46a4      	mov	ip, r4
1000bb7e:	4460      	add	r0, ip
1000bb80:	0c1c      	lsrs	r4, r3, #16
1000bb82:	0412      	lsls	r2, r2, #16
1000bb84:	041b      	lsls	r3, r3, #16
1000bb86:	0c12      	lsrs	r2, r2, #16
1000bb88:	1900      	adds	r0, r0, r4
1000bb8a:	189b      	adds	r3, r3, r2
1000bb8c:	4281      	cmp	r1, r0
1000bb8e:	d200      	bcs.n	1000bb92 <__aeabi_ddiv+0x3ae>
1000bb90:	e096      	b.n	1000bcc0 <__aeabi_ddiv+0x4dc>
1000bb92:	d100      	bne.n	1000bb96 <__aeabi_ddiv+0x3b2>
1000bb94:	e0fc      	b.n	1000bd90 <__aeabi_ddiv+0x5ac>
1000bb96:	464a      	mov	r2, r9
1000bb98:	2301      	movs	r3, #1
1000bb9a:	431a      	orrs	r2, r3
1000bb9c:	4691      	mov	r9, r2
1000bb9e:	4b9b      	ldr	r3, [pc, #620]	; (1000be0c <__aeabi_ddiv+0x628>)
1000bba0:	18eb      	adds	r3, r5, r3
1000bba2:	2b00      	cmp	r3, #0
1000bba4:	dc00      	bgt.n	1000bba8 <__aeabi_ddiv+0x3c4>
1000bba6:	e099      	b.n	1000bcdc <__aeabi_ddiv+0x4f8>
1000bba8:	464a      	mov	r2, r9
1000bbaa:	0752      	lsls	r2, r2, #29
1000bbac:	d00a      	beq.n	1000bbc4 <__aeabi_ddiv+0x3e0>
1000bbae:	220f      	movs	r2, #15
1000bbb0:	4649      	mov	r1, r9
1000bbb2:	400a      	ands	r2, r1
1000bbb4:	2a04      	cmp	r2, #4
1000bbb6:	d005      	beq.n	1000bbc4 <__aeabi_ddiv+0x3e0>
1000bbb8:	3104      	adds	r1, #4
1000bbba:	4549      	cmp	r1, r9
1000bbbc:	4192      	sbcs	r2, r2
1000bbbe:	4689      	mov	r9, r1
1000bbc0:	4252      	negs	r2, r2
1000bbc2:	4493      	add	fp, r2
1000bbc4:	465a      	mov	r2, fp
1000bbc6:	01d2      	lsls	r2, r2, #7
1000bbc8:	d506      	bpl.n	1000bbd8 <__aeabi_ddiv+0x3f4>
1000bbca:	465a      	mov	r2, fp
1000bbcc:	4b90      	ldr	r3, [pc, #576]	; (1000be10 <__aeabi_ddiv+0x62c>)
1000bbce:	401a      	ands	r2, r3
1000bbd0:	2380      	movs	r3, #128	; 0x80
1000bbd2:	4693      	mov	fp, r2
1000bbd4:	00db      	lsls	r3, r3, #3
1000bbd6:	18eb      	adds	r3, r5, r3
1000bbd8:	4a8e      	ldr	r2, [pc, #568]	; (1000be14 <__aeabi_ddiv+0x630>)
1000bbda:	4293      	cmp	r3, r2
1000bbdc:	dd00      	ble.n	1000bbe0 <__aeabi_ddiv+0x3fc>
1000bbde:	e662      	b.n	1000b8a6 <__aeabi_ddiv+0xc2>
1000bbe0:	464a      	mov	r2, r9
1000bbe2:	4659      	mov	r1, fp
1000bbe4:	08d2      	lsrs	r2, r2, #3
1000bbe6:	0749      	lsls	r1, r1, #29
1000bbe8:	4311      	orrs	r1, r2
1000bbea:	465a      	mov	r2, fp
1000bbec:	4689      	mov	r9, r1
1000bbee:	0257      	lsls	r7, r2, #9
1000bbf0:	4651      	mov	r1, sl
1000bbf2:	2201      	movs	r2, #1
1000bbf4:	055b      	lsls	r3, r3, #21
1000bbf6:	0b3f      	lsrs	r7, r7, #12
1000bbf8:	0d5b      	lsrs	r3, r3, #21
1000bbfa:	400a      	ands	r2, r1
1000bbfc:	e65a      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000bbfe:	2080      	movs	r0, #128	; 0x80
1000bc00:	465a      	mov	r2, fp
1000bc02:	0300      	lsls	r0, r0, #12
1000bc04:	4202      	tst	r2, r0
1000bc06:	d008      	beq.n	1000bc1a <__aeabi_ddiv+0x436>
1000bc08:	4207      	tst	r7, r0
1000bc0a:	d106      	bne.n	1000bc1a <__aeabi_ddiv+0x436>
1000bc0c:	4307      	orrs	r7, r0
1000bc0e:	033f      	lsls	r7, r7, #12
1000bc10:	4699      	mov	r9, r3
1000bc12:	0b3f      	lsrs	r7, r7, #12
1000bc14:	4642      	mov	r2, r8
1000bc16:	4b80      	ldr	r3, [pc, #512]	; (1000be18 <__aeabi_ddiv+0x634>)
1000bc18:	e64c      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000bc1a:	465f      	mov	r7, fp
1000bc1c:	4307      	orrs	r7, r0
1000bc1e:	033f      	lsls	r7, r7, #12
1000bc20:	0b3f      	lsrs	r7, r7, #12
1000bc22:	1c22      	adds	r2, r4, #0
1000bc24:	4b7c      	ldr	r3, [pc, #496]	; (1000be18 <__aeabi_ddiv+0x634>)
1000bc26:	e645      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000bc28:	f001 f912 	bl	1000ce50 <__clzsi2>
1000bc2c:	1c03      	adds	r3, r0, #0
1000bc2e:	3020      	adds	r0, #32
1000bc30:	2827      	cmp	r0, #39	; 0x27
1000bc32:	dc00      	bgt.n	1000bc36 <__aeabi_ddiv+0x452>
1000bc34:	e65e      	b.n	1000b8f4 <__aeabi_ddiv+0x110>
1000bc36:	3b08      	subs	r3, #8
1000bc38:	409e      	lsls	r6, r3
1000bc3a:	2300      	movs	r3, #0
1000bc3c:	46b3      	mov	fp, r6
1000bc3e:	4699      	mov	r9, r3
1000bc40:	e665      	b.n	1000b90e <__aeabi_ddiv+0x12a>
1000bc42:	4650      	mov	r0, sl
1000bc44:	f001 f904 	bl	1000ce50 <__clzsi2>
1000bc48:	1c02      	adds	r2, r0, #0
1000bc4a:	3220      	adds	r2, #32
1000bc4c:	2a27      	cmp	r2, #39	; 0x27
1000bc4e:	dc00      	bgt.n	1000bc52 <__aeabi_ddiv+0x46e>
1000bc50:	e675      	b.n	1000b93e <__aeabi_ddiv+0x15a>
1000bc52:	4657      	mov	r7, sl
1000bc54:	3808      	subs	r0, #8
1000bc56:	4087      	lsls	r7, r0
1000bc58:	2300      	movs	r3, #0
1000bc5a:	e67b      	b.n	1000b954 <__aeabi_ddiv+0x170>
1000bc5c:	4599      	cmp	r9, r3
1000bc5e:	d200      	bcs.n	1000bc62 <__aeabi_ddiv+0x47e>
1000bc60:	e6af      	b.n	1000b9c2 <__aeabi_ddiv+0x1de>
1000bc62:	465a      	mov	r2, fp
1000bc64:	4659      	mov	r1, fp
1000bc66:	0854      	lsrs	r4, r2, #1
1000bc68:	464a      	mov	r2, r9
1000bc6a:	07c8      	lsls	r0, r1, #31
1000bc6c:	0852      	lsrs	r2, r2, #1
1000bc6e:	4302      	orrs	r2, r0
1000bc70:	9203      	str	r2, [sp, #12]
1000bc72:	464a      	mov	r2, r9
1000bc74:	07d2      	lsls	r2, r2, #31
1000bc76:	4690      	mov	r8, r2
1000bc78:	e6a9      	b.n	1000b9ce <__aeabi_ddiv+0x1ea>
1000bc7a:	2700      	movs	r7, #0
1000bc7c:	4588      	cmp	r8, r1
1000bc7e:	d300      	bcc.n	1000bc82 <__aeabi_ddiv+0x49e>
1000bc80:	e71c      	b.n	1000babc <__aeabi_ddiv+0x2d8>
1000bc82:	9f01      	ldr	r7, [sp, #4]
1000bc84:	465a      	mov	r2, fp
1000bc86:	46bc      	mov	ip, r7
1000bc88:	44e0      	add	r8, ip
1000bc8a:	45b8      	cmp	r8, r7
1000bc8c:	41bf      	sbcs	r7, r7
1000bc8e:	427f      	negs	r7, r7
1000bc90:	19bf      	adds	r7, r7, r6
1000bc92:	18ff      	adds	r7, r7, r3
1000bc94:	3a01      	subs	r2, #1
1000bc96:	42be      	cmp	r6, r7
1000bc98:	d206      	bcs.n	1000bca8 <__aeabi_ddiv+0x4c4>
1000bc9a:	42bc      	cmp	r4, r7
1000bc9c:	d85f      	bhi.n	1000bd5e <__aeabi_ddiv+0x57a>
1000bc9e:	d100      	bne.n	1000bca2 <__aeabi_ddiv+0x4be>
1000bca0:	e09f      	b.n	1000bde2 <__aeabi_ddiv+0x5fe>
1000bca2:	1b3f      	subs	r7, r7, r4
1000bca4:	4693      	mov	fp, r2
1000bca6:	e709      	b.n	1000babc <__aeabi_ddiv+0x2d8>
1000bca8:	42b7      	cmp	r7, r6
1000bcaa:	d1fa      	bne.n	1000bca2 <__aeabi_ddiv+0x4be>
1000bcac:	9b01      	ldr	r3, [sp, #4]
1000bcae:	4543      	cmp	r3, r8
1000bcb0:	d9f3      	bls.n	1000bc9a <__aeabi_ddiv+0x4b6>
1000bcb2:	1b37      	subs	r7, r6, r4
1000bcb4:	4693      	mov	fp, r2
1000bcb6:	e701      	b.n	1000babc <__aeabi_ddiv+0x2d8>
1000bcb8:	4693      	mov	fp, r2
1000bcba:	e6d4      	b.n	1000ba66 <__aeabi_ddiv+0x282>
1000bcbc:	9302      	str	r3, [sp, #8]
1000bcbe:	e6b1      	b.n	1000ba24 <__aeabi_ddiv+0x240>
1000bcc0:	464a      	mov	r2, r9
1000bcc2:	1989      	adds	r1, r1, r6
1000bcc4:	3a01      	subs	r2, #1
1000bcc6:	428e      	cmp	r6, r1
1000bcc8:	d918      	bls.n	1000bcfc <__aeabi_ddiv+0x518>
1000bcca:	4691      	mov	r9, r2
1000bccc:	4281      	cmp	r1, r0
1000bcce:	d000      	beq.n	1000bcd2 <__aeabi_ddiv+0x4ee>
1000bcd0:	e761      	b.n	1000bb96 <__aeabi_ddiv+0x3b2>
1000bcd2:	9a01      	ldr	r2, [sp, #4]
1000bcd4:	429a      	cmp	r2, r3
1000bcd6:	d000      	beq.n	1000bcda <__aeabi_ddiv+0x4f6>
1000bcd8:	e75d      	b.n	1000bb96 <__aeabi_ddiv+0x3b2>
1000bcda:	e760      	b.n	1000bb9e <__aeabi_ddiv+0x3ba>
1000bcdc:	4f4f      	ldr	r7, [pc, #316]	; (1000be1c <__aeabi_ddiv+0x638>)
1000bcde:	1b7f      	subs	r7, r7, r5
1000bce0:	2f38      	cmp	r7, #56	; 0x38
1000bce2:	dd13      	ble.n	1000bd0c <__aeabi_ddiv+0x528>
1000bce4:	2201      	movs	r2, #1
1000bce6:	4653      	mov	r3, sl
1000bce8:	401a      	ands	r2, r3
1000bcea:	e64f      	b.n	1000b98c <__aeabi_ddiv+0x1a8>
1000bcec:	2301      	movs	r3, #1
1000bcee:	425b      	negs	r3, r3
1000bcf0:	4699      	mov	r9, r3
1000bcf2:	e754      	b.n	1000bb9e <__aeabi_ddiv+0x3ba>
1000bcf4:	9302      	str	r3, [sp, #8]
1000bcf6:	e708      	b.n	1000bb0a <__aeabi_ddiv+0x326>
1000bcf8:	9303      	str	r3, [sp, #12]
1000bcfa:	e727      	b.n	1000bb4c <__aeabi_ddiv+0x368>
1000bcfc:	4288      	cmp	r0, r1
1000bcfe:	d83c      	bhi.n	1000bd7a <__aeabi_ddiv+0x596>
1000bd00:	d074      	beq.n	1000bdec <__aeabi_ddiv+0x608>
1000bd02:	4691      	mov	r9, r2
1000bd04:	e747      	b.n	1000bb96 <__aeabi_ddiv+0x3b2>
1000bd06:	9b01      	ldr	r3, [sp, #4]
1000bd08:	469a      	mov	sl, r3
1000bd0a:	e748      	b.n	1000bb9e <__aeabi_ddiv+0x3ba>
1000bd0c:	2f1f      	cmp	r7, #31
1000bd0e:	dc44      	bgt.n	1000bd9a <__aeabi_ddiv+0x5b6>
1000bd10:	4b43      	ldr	r3, [pc, #268]	; (1000be20 <__aeabi_ddiv+0x63c>)
1000bd12:	464a      	mov	r2, r9
1000bd14:	469c      	mov	ip, r3
1000bd16:	465b      	mov	r3, fp
1000bd18:	4465      	add	r5, ip
1000bd1a:	40fa      	lsrs	r2, r7
1000bd1c:	40ab      	lsls	r3, r5
1000bd1e:	4313      	orrs	r3, r2
1000bd20:	464a      	mov	r2, r9
1000bd22:	40aa      	lsls	r2, r5
1000bd24:	1c15      	adds	r5, r2, #0
1000bd26:	1e6a      	subs	r2, r5, #1
1000bd28:	4195      	sbcs	r5, r2
1000bd2a:	465a      	mov	r2, fp
1000bd2c:	40fa      	lsrs	r2, r7
1000bd2e:	432b      	orrs	r3, r5
1000bd30:	1c17      	adds	r7, r2, #0
1000bd32:	075a      	lsls	r2, r3, #29
1000bd34:	d009      	beq.n	1000bd4a <__aeabi_ddiv+0x566>
1000bd36:	220f      	movs	r2, #15
1000bd38:	401a      	ands	r2, r3
1000bd3a:	2a04      	cmp	r2, #4
1000bd3c:	d005      	beq.n	1000bd4a <__aeabi_ddiv+0x566>
1000bd3e:	1d1a      	adds	r2, r3, #4
1000bd40:	429a      	cmp	r2, r3
1000bd42:	419b      	sbcs	r3, r3
1000bd44:	425b      	negs	r3, r3
1000bd46:	18ff      	adds	r7, r7, r3
1000bd48:	1c13      	adds	r3, r2, #0
1000bd4a:	023a      	lsls	r2, r7, #8
1000bd4c:	d53e      	bpl.n	1000bdcc <__aeabi_ddiv+0x5e8>
1000bd4e:	4653      	mov	r3, sl
1000bd50:	2201      	movs	r2, #1
1000bd52:	2100      	movs	r1, #0
1000bd54:	401a      	ands	r2, r3
1000bd56:	2700      	movs	r7, #0
1000bd58:	2301      	movs	r3, #1
1000bd5a:	4689      	mov	r9, r1
1000bd5c:	e5aa      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000bd5e:	2302      	movs	r3, #2
1000bd60:	425b      	negs	r3, r3
1000bd62:	469c      	mov	ip, r3
1000bd64:	9a01      	ldr	r2, [sp, #4]
1000bd66:	44e3      	add	fp, ip
1000bd68:	4694      	mov	ip, r2
1000bd6a:	44e0      	add	r8, ip
1000bd6c:	4590      	cmp	r8, r2
1000bd6e:	419b      	sbcs	r3, r3
1000bd70:	425b      	negs	r3, r3
1000bd72:	199b      	adds	r3, r3, r6
1000bd74:	19df      	adds	r7, r3, r7
1000bd76:	1b3f      	subs	r7, r7, r4
1000bd78:	e6a0      	b.n	1000babc <__aeabi_ddiv+0x2d8>
1000bd7a:	9f01      	ldr	r7, [sp, #4]
1000bd7c:	464a      	mov	r2, r9
1000bd7e:	007c      	lsls	r4, r7, #1
1000bd80:	42bc      	cmp	r4, r7
1000bd82:	41bf      	sbcs	r7, r7
1000bd84:	427f      	negs	r7, r7
1000bd86:	19bf      	adds	r7, r7, r6
1000bd88:	3a02      	subs	r2, #2
1000bd8a:	19c9      	adds	r1, r1, r7
1000bd8c:	9401      	str	r4, [sp, #4]
1000bd8e:	e79c      	b.n	1000bcca <__aeabi_ddiv+0x4e6>
1000bd90:	2b00      	cmp	r3, #0
1000bd92:	d195      	bne.n	1000bcc0 <__aeabi_ddiv+0x4dc>
1000bd94:	2200      	movs	r2, #0
1000bd96:	9201      	str	r2, [sp, #4]
1000bd98:	e79b      	b.n	1000bcd2 <__aeabi_ddiv+0x4ee>
1000bd9a:	465a      	mov	r2, fp
1000bd9c:	4b21      	ldr	r3, [pc, #132]	; (1000be24 <__aeabi_ddiv+0x640>)
1000bd9e:	1b5b      	subs	r3, r3, r5
1000bda0:	40da      	lsrs	r2, r3
1000bda2:	2f20      	cmp	r7, #32
1000bda4:	d027      	beq.n	1000bdf6 <__aeabi_ddiv+0x612>
1000bda6:	4b20      	ldr	r3, [pc, #128]	; (1000be28 <__aeabi_ddiv+0x644>)
1000bda8:	469c      	mov	ip, r3
1000bdaa:	465b      	mov	r3, fp
1000bdac:	4465      	add	r5, ip
1000bdae:	40ab      	lsls	r3, r5
1000bdb0:	4649      	mov	r1, r9
1000bdb2:	430b      	orrs	r3, r1
1000bdb4:	1e59      	subs	r1, r3, #1
1000bdb6:	418b      	sbcs	r3, r1
1000bdb8:	4313      	orrs	r3, r2
1000bdba:	2207      	movs	r2, #7
1000bdbc:	2700      	movs	r7, #0
1000bdbe:	401a      	ands	r2, r3
1000bdc0:	d007      	beq.n	1000bdd2 <__aeabi_ddiv+0x5ee>
1000bdc2:	220f      	movs	r2, #15
1000bdc4:	2700      	movs	r7, #0
1000bdc6:	401a      	ands	r2, r3
1000bdc8:	2a04      	cmp	r2, #4
1000bdca:	d1b8      	bne.n	1000bd3e <__aeabi_ddiv+0x55a>
1000bdcc:	077a      	lsls	r2, r7, #29
1000bdce:	027f      	lsls	r7, r7, #9
1000bdd0:	0b3f      	lsrs	r7, r7, #12
1000bdd2:	08db      	lsrs	r3, r3, #3
1000bdd4:	4313      	orrs	r3, r2
1000bdd6:	4699      	mov	r9, r3
1000bdd8:	2201      	movs	r2, #1
1000bdda:	4653      	mov	r3, sl
1000bddc:	401a      	ands	r2, r3
1000bdde:	2300      	movs	r3, #0
1000bde0:	e568      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000bde2:	4541      	cmp	r1, r8
1000bde4:	d8bb      	bhi.n	1000bd5e <__aeabi_ddiv+0x57a>
1000bde6:	4693      	mov	fp, r2
1000bde8:	2700      	movs	r7, #0
1000bdea:	e667      	b.n	1000babc <__aeabi_ddiv+0x2d8>
1000bdec:	9c01      	ldr	r4, [sp, #4]
1000bdee:	429c      	cmp	r4, r3
1000bdf0:	d3c3      	bcc.n	1000bd7a <__aeabi_ddiv+0x596>
1000bdf2:	4691      	mov	r9, r2
1000bdf4:	e76d      	b.n	1000bcd2 <__aeabi_ddiv+0x4ee>
1000bdf6:	2300      	movs	r3, #0
1000bdf8:	e7da      	b.n	1000bdb0 <__aeabi_ddiv+0x5cc>
1000bdfa:	2780      	movs	r7, #128	; 0x80
1000bdfc:	465b      	mov	r3, fp
1000bdfe:	033f      	lsls	r7, r7, #12
1000be00:	431f      	orrs	r7, r3
1000be02:	033f      	lsls	r7, r7, #12
1000be04:	0b3f      	lsrs	r7, r7, #12
1000be06:	9a01      	ldr	r2, [sp, #4]
1000be08:	4b03      	ldr	r3, [pc, #12]	; (1000be18 <__aeabi_ddiv+0x634>)
1000be0a:	e553      	b.n	1000b8b4 <__aeabi_ddiv+0xd0>
1000be0c:	000003ff 	.word	0x000003ff
1000be10:	feffffff 	.word	0xfeffffff
1000be14:	000007fe 	.word	0x000007fe
1000be18:	000007ff 	.word	0x000007ff
1000be1c:	fffffc02 	.word	0xfffffc02
1000be20:	0000041e 	.word	0x0000041e
1000be24:	fffffbe2 	.word	0xfffffbe2
1000be28:	0000043e 	.word	0x0000043e

1000be2c <__eqdf2>:
1000be2c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000be2e:	465f      	mov	r7, fp
1000be30:	464d      	mov	r5, r9
1000be32:	4644      	mov	r4, r8
1000be34:	4656      	mov	r6, sl
1000be36:	b4f0      	push	{r4, r5, r6, r7}
1000be38:	031f      	lsls	r7, r3, #12
1000be3a:	005c      	lsls	r4, r3, #1
1000be3c:	0fdb      	lsrs	r3, r3, #31
1000be3e:	4699      	mov	r9, r3
1000be40:	4b1b      	ldr	r3, [pc, #108]	; (1000beb0 <__eqdf2+0x84>)
1000be42:	030e      	lsls	r6, r1, #12
1000be44:	004d      	lsls	r5, r1, #1
1000be46:	0fc9      	lsrs	r1, r1, #31
1000be48:	4684      	mov	ip, r0
1000be4a:	0b36      	lsrs	r6, r6, #12
1000be4c:	0d6d      	lsrs	r5, r5, #21
1000be4e:	468b      	mov	fp, r1
1000be50:	4690      	mov	r8, r2
1000be52:	0b3f      	lsrs	r7, r7, #12
1000be54:	0d64      	lsrs	r4, r4, #21
1000be56:	429d      	cmp	r5, r3
1000be58:	d00c      	beq.n	1000be74 <__eqdf2+0x48>
1000be5a:	4b15      	ldr	r3, [pc, #84]	; (1000beb0 <__eqdf2+0x84>)
1000be5c:	429c      	cmp	r4, r3
1000be5e:	d010      	beq.n	1000be82 <__eqdf2+0x56>
1000be60:	2301      	movs	r3, #1
1000be62:	42a5      	cmp	r5, r4
1000be64:	d014      	beq.n	1000be90 <__eqdf2+0x64>
1000be66:	1c18      	adds	r0, r3, #0
1000be68:	bc3c      	pop	{r2, r3, r4, r5}
1000be6a:	4690      	mov	r8, r2
1000be6c:	4699      	mov	r9, r3
1000be6e:	46a2      	mov	sl, r4
1000be70:	46ab      	mov	fp, r5
1000be72:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000be74:	1c31      	adds	r1, r6, #0
1000be76:	2301      	movs	r3, #1
1000be78:	4301      	orrs	r1, r0
1000be7a:	d1f4      	bne.n	1000be66 <__eqdf2+0x3a>
1000be7c:	4b0c      	ldr	r3, [pc, #48]	; (1000beb0 <__eqdf2+0x84>)
1000be7e:	429c      	cmp	r4, r3
1000be80:	d1ee      	bne.n	1000be60 <__eqdf2+0x34>
1000be82:	433a      	orrs	r2, r7
1000be84:	2301      	movs	r3, #1
1000be86:	2a00      	cmp	r2, #0
1000be88:	d1ed      	bne.n	1000be66 <__eqdf2+0x3a>
1000be8a:	2301      	movs	r3, #1
1000be8c:	42a5      	cmp	r5, r4
1000be8e:	d1ea      	bne.n	1000be66 <__eqdf2+0x3a>
1000be90:	42be      	cmp	r6, r7
1000be92:	d1e8      	bne.n	1000be66 <__eqdf2+0x3a>
1000be94:	45c4      	cmp	ip, r8
1000be96:	d1e6      	bne.n	1000be66 <__eqdf2+0x3a>
1000be98:	45cb      	cmp	fp, r9
1000be9a:	d006      	beq.n	1000beaa <__eqdf2+0x7e>
1000be9c:	2d00      	cmp	r5, #0
1000be9e:	d1e2      	bne.n	1000be66 <__eqdf2+0x3a>
1000bea0:	4330      	orrs	r0, r6
1000bea2:	1c03      	adds	r3, r0, #0
1000bea4:	1e58      	subs	r0, r3, #1
1000bea6:	4183      	sbcs	r3, r0
1000bea8:	e7dd      	b.n	1000be66 <__eqdf2+0x3a>
1000beaa:	2300      	movs	r3, #0
1000beac:	e7db      	b.n	1000be66 <__eqdf2+0x3a>
1000beae:	46c0      	nop			; (mov r8, r8)
1000beb0:	000007ff 	.word	0x000007ff

1000beb4 <__gedf2>:
1000beb4:	b5f0      	push	{r4, r5, r6, r7, lr}
1000beb6:	4657      	mov	r7, sl
1000beb8:	4645      	mov	r5, r8
1000beba:	464e      	mov	r6, r9
1000bebc:	b4e0      	push	{r5, r6, r7}
1000bebe:	030f      	lsls	r7, r1, #12
1000bec0:	004e      	lsls	r6, r1, #1
1000bec2:	0fc9      	lsrs	r1, r1, #31
1000bec4:	468a      	mov	sl, r1
1000bec6:	4932      	ldr	r1, [pc, #200]	; (1000bf90 <__gedf2+0xdc>)
1000bec8:	031d      	lsls	r5, r3, #12
1000beca:	005c      	lsls	r4, r3, #1
1000becc:	4684      	mov	ip, r0
1000bece:	0b3f      	lsrs	r7, r7, #12
1000bed0:	0d76      	lsrs	r6, r6, #21
1000bed2:	4690      	mov	r8, r2
1000bed4:	0b2d      	lsrs	r5, r5, #12
1000bed6:	0d64      	lsrs	r4, r4, #21
1000bed8:	0fdb      	lsrs	r3, r3, #31
1000beda:	428e      	cmp	r6, r1
1000bedc:	d00f      	beq.n	1000befe <__gedf2+0x4a>
1000bede:	428c      	cmp	r4, r1
1000bee0:	d039      	beq.n	1000bf56 <__gedf2+0xa2>
1000bee2:	2e00      	cmp	r6, #0
1000bee4:	d110      	bne.n	1000bf08 <__gedf2+0x54>
1000bee6:	4338      	orrs	r0, r7
1000bee8:	4241      	negs	r1, r0
1000beea:	4141      	adcs	r1, r0
1000beec:	4689      	mov	r9, r1
1000beee:	2c00      	cmp	r4, #0
1000bef0:	d127      	bne.n	1000bf42 <__gedf2+0x8e>
1000bef2:	432a      	orrs	r2, r5
1000bef4:	d125      	bne.n	1000bf42 <__gedf2+0x8e>
1000bef6:	2000      	movs	r0, #0
1000bef8:	2900      	cmp	r1, #0
1000befa:	d10e      	bne.n	1000bf1a <__gedf2+0x66>
1000befc:	e008      	b.n	1000bf10 <__gedf2+0x5c>
1000befe:	1c39      	adds	r1, r7, #0
1000bf00:	4301      	orrs	r1, r0
1000bf02:	d12e      	bne.n	1000bf62 <__gedf2+0xae>
1000bf04:	42b4      	cmp	r4, r6
1000bf06:	d026      	beq.n	1000bf56 <__gedf2+0xa2>
1000bf08:	2c00      	cmp	r4, #0
1000bf0a:	d00b      	beq.n	1000bf24 <__gedf2+0x70>
1000bf0c:	459a      	cmp	sl, r3
1000bf0e:	d00d      	beq.n	1000bf2c <__gedf2+0x78>
1000bf10:	4653      	mov	r3, sl
1000bf12:	4259      	negs	r1, r3
1000bf14:	2301      	movs	r3, #1
1000bf16:	4319      	orrs	r1, r3
1000bf18:	1c08      	adds	r0, r1, #0
1000bf1a:	bc1c      	pop	{r2, r3, r4}
1000bf1c:	4690      	mov	r8, r2
1000bf1e:	4699      	mov	r9, r3
1000bf20:	46a2      	mov	sl, r4
1000bf22:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000bf24:	432a      	orrs	r2, r5
1000bf26:	d0f3      	beq.n	1000bf10 <__gedf2+0x5c>
1000bf28:	459a      	cmp	sl, r3
1000bf2a:	d1f1      	bne.n	1000bf10 <__gedf2+0x5c>
1000bf2c:	42a6      	cmp	r6, r4
1000bf2e:	dcef      	bgt.n	1000bf10 <__gedf2+0x5c>
1000bf30:	da1a      	bge.n	1000bf68 <__gedf2+0xb4>
1000bf32:	4650      	mov	r0, sl
1000bf34:	4241      	negs	r1, r0
1000bf36:	4148      	adcs	r0, r1
1000bf38:	2301      	movs	r3, #1
1000bf3a:	4241      	negs	r1, r0
1000bf3c:	4319      	orrs	r1, r3
1000bf3e:	1c08      	adds	r0, r1, #0
1000bf40:	e7eb      	b.n	1000bf1a <__gedf2+0x66>
1000bf42:	464a      	mov	r2, r9
1000bf44:	2a00      	cmp	r2, #0
1000bf46:	d0e1      	beq.n	1000bf0c <__gedf2+0x58>
1000bf48:	4258      	negs	r0, r3
1000bf4a:	4158      	adcs	r0, r3
1000bf4c:	2201      	movs	r2, #1
1000bf4e:	4241      	negs	r1, r0
1000bf50:	4311      	orrs	r1, r2
1000bf52:	1c08      	adds	r0, r1, #0
1000bf54:	e7e1      	b.n	1000bf1a <__gedf2+0x66>
1000bf56:	1c29      	adds	r1, r5, #0
1000bf58:	4311      	orrs	r1, r2
1000bf5a:	d102      	bne.n	1000bf62 <__gedf2+0xae>
1000bf5c:	2e00      	cmp	r6, #0
1000bf5e:	d0c2      	beq.n	1000bee6 <__gedf2+0x32>
1000bf60:	e7d4      	b.n	1000bf0c <__gedf2+0x58>
1000bf62:	2002      	movs	r0, #2
1000bf64:	4240      	negs	r0, r0
1000bf66:	e7d8      	b.n	1000bf1a <__gedf2+0x66>
1000bf68:	42af      	cmp	r7, r5
1000bf6a:	d8d1      	bhi.n	1000bf10 <__gedf2+0x5c>
1000bf6c:	d009      	beq.n	1000bf82 <__gedf2+0xce>
1000bf6e:	2000      	movs	r0, #0
1000bf70:	42af      	cmp	r7, r5
1000bf72:	d2d2      	bcs.n	1000bf1a <__gedf2+0x66>
1000bf74:	4650      	mov	r0, sl
1000bf76:	4241      	negs	r1, r0
1000bf78:	4148      	adcs	r0, r1
1000bf7a:	2301      	movs	r3, #1
1000bf7c:	4240      	negs	r0, r0
1000bf7e:	4318      	orrs	r0, r3
1000bf80:	e7cb      	b.n	1000bf1a <__gedf2+0x66>
1000bf82:	45c4      	cmp	ip, r8
1000bf84:	d8c4      	bhi.n	1000bf10 <__gedf2+0x5c>
1000bf86:	2000      	movs	r0, #0
1000bf88:	45c4      	cmp	ip, r8
1000bf8a:	d3f3      	bcc.n	1000bf74 <__gedf2+0xc0>
1000bf8c:	e7c5      	b.n	1000bf1a <__gedf2+0x66>
1000bf8e:	46c0      	nop			; (mov r8, r8)
1000bf90:	000007ff 	.word	0x000007ff

1000bf94 <__ledf2>:
1000bf94:	b5f0      	push	{r4, r5, r6, r7, lr}
1000bf96:	465f      	mov	r7, fp
1000bf98:	464d      	mov	r5, r9
1000bf9a:	4644      	mov	r4, r8
1000bf9c:	4656      	mov	r6, sl
1000bf9e:	4680      	mov	r8, r0
1000bfa0:	b4f0      	push	{r4, r5, r6, r7}
1000bfa2:	1c06      	adds	r6, r0, #0
1000bfa4:	0308      	lsls	r0, r1, #12
1000bfa6:	0b00      	lsrs	r0, r0, #12
1000bfa8:	4684      	mov	ip, r0
1000bfaa:	482c      	ldr	r0, [pc, #176]	; (1000c05c <__ledf2+0xc8>)
1000bfac:	004c      	lsls	r4, r1, #1
1000bfae:	031f      	lsls	r7, r3, #12
1000bfb0:	005d      	lsls	r5, r3, #1
1000bfb2:	0fc9      	lsrs	r1, r1, #31
1000bfb4:	0d64      	lsrs	r4, r4, #21
1000bfb6:	468b      	mov	fp, r1
1000bfb8:	4691      	mov	r9, r2
1000bfba:	0b3f      	lsrs	r7, r7, #12
1000bfbc:	0d6d      	lsrs	r5, r5, #21
1000bfbe:	0fdb      	lsrs	r3, r3, #31
1000bfc0:	4284      	cmp	r4, r0
1000bfc2:	d012      	beq.n	1000bfea <__ledf2+0x56>
1000bfc4:	4285      	cmp	r5, r0
1000bfc6:	d025      	beq.n	1000c014 <__ledf2+0x80>
1000bfc8:	2c00      	cmp	r4, #0
1000bfca:	d114      	bne.n	1000bff6 <__ledf2+0x62>
1000bfcc:	4661      	mov	r1, ip
1000bfce:	430e      	orrs	r6, r1
1000bfd0:	4270      	negs	r0, r6
1000bfd2:	4146      	adcs	r6, r0
1000bfd4:	2d00      	cmp	r5, #0
1000bfd6:	d035      	beq.n	1000c044 <__ledf2+0xb0>
1000bfd8:	2e00      	cmp	r6, #0
1000bfda:	d021      	beq.n	1000c020 <__ledf2+0x8c>
1000bfdc:	4258      	negs	r0, r3
1000bfde:	4158      	adcs	r0, r3
1000bfe0:	2101      	movs	r1, #1
1000bfe2:	4243      	negs	r3, r0
1000bfe4:	430b      	orrs	r3, r1
1000bfe6:	1c18      	adds	r0, r3, #0
1000bfe8:	e00e      	b.n	1000c008 <__ledf2+0x74>
1000bfea:	4661      	mov	r1, ip
1000bfec:	2002      	movs	r0, #2
1000bfee:	4331      	orrs	r1, r6
1000bff0:	d10a      	bne.n	1000c008 <__ledf2+0x74>
1000bff2:	42a5      	cmp	r5, r4
1000bff4:	d00e      	beq.n	1000c014 <__ledf2+0x80>
1000bff6:	2d00      	cmp	r5, #0
1000bff8:	d112      	bne.n	1000c020 <__ledf2+0x8c>
1000bffa:	433a      	orrs	r2, r7
1000bffc:	d110      	bne.n	1000c020 <__ledf2+0x8c>
1000bffe:	465b      	mov	r3, fp
1000c000:	4259      	negs	r1, r3
1000c002:	2301      	movs	r3, #1
1000c004:	4319      	orrs	r1, r3
1000c006:	1c08      	adds	r0, r1, #0
1000c008:	bc3c      	pop	{r2, r3, r4, r5}
1000c00a:	4690      	mov	r8, r2
1000c00c:	4699      	mov	r9, r3
1000c00e:	46a2      	mov	sl, r4
1000c010:	46ab      	mov	fp, r5
1000c012:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c014:	1c39      	adds	r1, r7, #0
1000c016:	2002      	movs	r0, #2
1000c018:	4311      	orrs	r1, r2
1000c01a:	d1f5      	bne.n	1000c008 <__ledf2+0x74>
1000c01c:	2c00      	cmp	r4, #0
1000c01e:	d0d5      	beq.n	1000bfcc <__ledf2+0x38>
1000c020:	459b      	cmp	fp, r3
1000c022:	d1ec      	bne.n	1000bffe <__ledf2+0x6a>
1000c024:	42ac      	cmp	r4, r5
1000c026:	dcea      	bgt.n	1000bffe <__ledf2+0x6a>
1000c028:	db05      	blt.n	1000c036 <__ledf2+0xa2>
1000c02a:	45bc      	cmp	ip, r7
1000c02c:	d8e7      	bhi.n	1000bffe <__ledf2+0x6a>
1000c02e:	d00f      	beq.n	1000c050 <__ledf2+0xbc>
1000c030:	2000      	movs	r0, #0
1000c032:	45bc      	cmp	ip, r7
1000c034:	d2e8      	bcs.n	1000c008 <__ledf2+0x74>
1000c036:	4658      	mov	r0, fp
1000c038:	4241      	negs	r1, r0
1000c03a:	4148      	adcs	r0, r1
1000c03c:	4241      	negs	r1, r0
1000c03e:	2001      	movs	r0, #1
1000c040:	4308      	orrs	r0, r1
1000c042:	e7e1      	b.n	1000c008 <__ledf2+0x74>
1000c044:	433a      	orrs	r2, r7
1000c046:	d1c7      	bne.n	1000bfd8 <__ledf2+0x44>
1000c048:	2000      	movs	r0, #0
1000c04a:	2e00      	cmp	r6, #0
1000c04c:	d1dc      	bne.n	1000c008 <__ledf2+0x74>
1000c04e:	e7d6      	b.n	1000bffe <__ledf2+0x6a>
1000c050:	45c8      	cmp	r8, r9
1000c052:	d8d4      	bhi.n	1000bffe <__ledf2+0x6a>
1000c054:	2000      	movs	r0, #0
1000c056:	45c8      	cmp	r8, r9
1000c058:	d3ed      	bcc.n	1000c036 <__ledf2+0xa2>
1000c05a:	e7d5      	b.n	1000c008 <__ledf2+0x74>
1000c05c:	000007ff 	.word	0x000007ff

1000c060 <__aeabi_dmul>:
1000c060:	b5f0      	push	{r4, r5, r6, r7, lr}
1000c062:	465f      	mov	r7, fp
1000c064:	4656      	mov	r6, sl
1000c066:	464d      	mov	r5, r9
1000c068:	4644      	mov	r4, r8
1000c06a:	b4f0      	push	{r4, r5, r6, r7}
1000c06c:	1c05      	adds	r5, r0, #0
1000c06e:	1c06      	adds	r6, r0, #0
1000c070:	0308      	lsls	r0, r1, #12
1000c072:	b087      	sub	sp, #28
1000c074:	4699      	mov	r9, r3
1000c076:	004f      	lsls	r7, r1, #1
1000c078:	0b03      	lsrs	r3, r0, #12
1000c07a:	0fcc      	lsrs	r4, r1, #31
1000c07c:	4692      	mov	sl, r2
1000c07e:	469b      	mov	fp, r3
1000c080:	0d7f      	lsrs	r7, r7, #21
1000c082:	9401      	str	r4, [sp, #4]
1000c084:	d067      	beq.n	1000c156 <__aeabi_dmul+0xf6>
1000c086:	4b6c      	ldr	r3, [pc, #432]	; (1000c238 <__aeabi_dmul+0x1d8>)
1000c088:	429f      	cmp	r7, r3
1000c08a:	d036      	beq.n	1000c0fa <__aeabi_dmul+0x9a>
1000c08c:	2080      	movs	r0, #128	; 0x80
1000c08e:	465b      	mov	r3, fp
1000c090:	0340      	lsls	r0, r0, #13
1000c092:	4318      	orrs	r0, r3
1000c094:	00c0      	lsls	r0, r0, #3
1000c096:	0f6b      	lsrs	r3, r5, #29
1000c098:	4318      	orrs	r0, r3
1000c09a:	4b68      	ldr	r3, [pc, #416]	; (1000c23c <__aeabi_dmul+0x1dc>)
1000c09c:	4683      	mov	fp, r0
1000c09e:	469c      	mov	ip, r3
1000c0a0:	2300      	movs	r3, #0
1000c0a2:	4698      	mov	r8, r3
1000c0a4:	00ee      	lsls	r6, r5, #3
1000c0a6:	4467      	add	r7, ip
1000c0a8:	9300      	str	r3, [sp, #0]
1000c0aa:	464b      	mov	r3, r9
1000c0ac:	4649      	mov	r1, r9
1000c0ae:	031d      	lsls	r5, r3, #12
1000c0b0:	0fc9      	lsrs	r1, r1, #31
1000c0b2:	005b      	lsls	r3, r3, #1
1000c0b4:	4652      	mov	r2, sl
1000c0b6:	0b2d      	lsrs	r5, r5, #12
1000c0b8:	0d5b      	lsrs	r3, r3, #21
1000c0ba:	4689      	mov	r9, r1
1000c0bc:	d100      	bne.n	1000c0c0 <__aeabi_dmul+0x60>
1000c0be:	e06e      	b.n	1000c19e <__aeabi_dmul+0x13e>
1000c0c0:	495d      	ldr	r1, [pc, #372]	; (1000c238 <__aeabi_dmul+0x1d8>)
1000c0c2:	428b      	cmp	r3, r1
1000c0c4:	d064      	beq.n	1000c190 <__aeabi_dmul+0x130>
1000c0c6:	2080      	movs	r0, #128	; 0x80
1000c0c8:	495c      	ldr	r1, [pc, #368]	; (1000c23c <__aeabi_dmul+0x1dc>)
1000c0ca:	0340      	lsls	r0, r0, #13
1000c0cc:	468c      	mov	ip, r1
1000c0ce:	2100      	movs	r1, #0
1000c0d0:	4305      	orrs	r5, r0
1000c0d2:	00ed      	lsls	r5, r5, #3
1000c0d4:	0f50      	lsrs	r0, r2, #29
1000c0d6:	4305      	orrs	r5, r0
1000c0d8:	00d2      	lsls	r2, r2, #3
1000c0da:	4463      	add	r3, ip
1000c0dc:	4648      	mov	r0, r9
1000c0de:	18ff      	adds	r7, r7, r3
1000c0e0:	1c7b      	adds	r3, r7, #1
1000c0e2:	469a      	mov	sl, r3
1000c0e4:	9b00      	ldr	r3, [sp, #0]
1000c0e6:	4060      	eors	r0, r4
1000c0e8:	9002      	str	r0, [sp, #8]
1000c0ea:	430b      	orrs	r3, r1
1000c0ec:	2b0f      	cmp	r3, #15
1000c0ee:	d900      	bls.n	1000c0f2 <__aeabi_dmul+0x92>
1000c0f0:	e0ac      	b.n	1000c24c <__aeabi_dmul+0x1ec>
1000c0f2:	4853      	ldr	r0, [pc, #332]	; (1000c240 <__aeabi_dmul+0x1e0>)
1000c0f4:	009b      	lsls	r3, r3, #2
1000c0f6:	58c3      	ldr	r3, [r0, r3]
1000c0f8:	469f      	mov	pc, r3
1000c0fa:	465b      	mov	r3, fp
1000c0fc:	431d      	orrs	r5, r3
1000c0fe:	d000      	beq.n	1000c102 <__aeabi_dmul+0xa2>
1000c100:	e082      	b.n	1000c208 <__aeabi_dmul+0x1a8>
1000c102:	2308      	movs	r3, #8
1000c104:	9300      	str	r3, [sp, #0]
1000c106:	2300      	movs	r3, #0
1000c108:	469b      	mov	fp, r3
1000c10a:	3302      	adds	r3, #2
1000c10c:	2600      	movs	r6, #0
1000c10e:	4698      	mov	r8, r3
1000c110:	e7cb      	b.n	1000c0aa <__aeabi_dmul+0x4a>
1000c112:	9b02      	ldr	r3, [sp, #8]
1000c114:	9301      	str	r3, [sp, #4]
1000c116:	4643      	mov	r3, r8
1000c118:	2b02      	cmp	r3, #2
1000c11a:	d159      	bne.n	1000c1d0 <__aeabi_dmul+0x170>
1000c11c:	2401      	movs	r4, #1
1000c11e:	2500      	movs	r5, #0
1000c120:	2600      	movs	r6, #0
1000c122:	9b01      	ldr	r3, [sp, #4]
1000c124:	401c      	ands	r4, r3
1000c126:	4b44      	ldr	r3, [pc, #272]	; (1000c238 <__aeabi_dmul+0x1d8>)
1000c128:	2100      	movs	r1, #0
1000c12a:	032d      	lsls	r5, r5, #12
1000c12c:	0d0a      	lsrs	r2, r1, #20
1000c12e:	0512      	lsls	r2, r2, #20
1000c130:	0b2d      	lsrs	r5, r5, #12
1000c132:	4315      	orrs	r5, r2
1000c134:	4a43      	ldr	r2, [pc, #268]	; (1000c244 <__aeabi_dmul+0x1e4>)
1000c136:	051b      	lsls	r3, r3, #20
1000c138:	4015      	ands	r5, r2
1000c13a:	431d      	orrs	r5, r3
1000c13c:	006d      	lsls	r5, r5, #1
1000c13e:	07e4      	lsls	r4, r4, #31
1000c140:	086d      	lsrs	r5, r5, #1
1000c142:	4325      	orrs	r5, r4
1000c144:	1c30      	adds	r0, r6, #0
1000c146:	1c29      	adds	r1, r5, #0
1000c148:	b007      	add	sp, #28
1000c14a:	bc3c      	pop	{r2, r3, r4, r5}
1000c14c:	4690      	mov	r8, r2
1000c14e:	4699      	mov	r9, r3
1000c150:	46a2      	mov	sl, r4
1000c152:	46ab      	mov	fp, r5
1000c154:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c156:	432b      	orrs	r3, r5
1000c158:	d04e      	beq.n	1000c1f8 <__aeabi_dmul+0x198>
1000c15a:	465b      	mov	r3, fp
1000c15c:	2b00      	cmp	r3, #0
1000c15e:	d100      	bne.n	1000c162 <__aeabi_dmul+0x102>
1000c160:	e185      	b.n	1000c46e <__aeabi_dmul+0x40e>
1000c162:	4658      	mov	r0, fp
1000c164:	f000 fe74 	bl	1000ce50 <__clzsi2>
1000c168:	1c02      	adds	r2, r0, #0
1000c16a:	2328      	movs	r3, #40	; 0x28
1000c16c:	1c29      	adds	r1, r5, #0
1000c16e:	1a9b      	subs	r3, r3, r2
1000c170:	1c16      	adds	r6, r2, #0
1000c172:	4658      	mov	r0, fp
1000c174:	40d9      	lsrs	r1, r3
1000c176:	3e08      	subs	r6, #8
1000c178:	40b0      	lsls	r0, r6
1000c17a:	1c0b      	adds	r3, r1, #0
1000c17c:	40b5      	lsls	r5, r6
1000c17e:	4303      	orrs	r3, r0
1000c180:	469b      	mov	fp, r3
1000c182:	1c2e      	adds	r6, r5, #0
1000c184:	2300      	movs	r3, #0
1000c186:	4f30      	ldr	r7, [pc, #192]	; (1000c248 <__aeabi_dmul+0x1e8>)
1000c188:	9300      	str	r3, [sp, #0]
1000c18a:	1abf      	subs	r7, r7, r2
1000c18c:	4698      	mov	r8, r3
1000c18e:	e78c      	b.n	1000c0aa <__aeabi_dmul+0x4a>
1000c190:	4651      	mov	r1, sl
1000c192:	4329      	orrs	r1, r5
1000c194:	d12e      	bne.n	1000c1f4 <__aeabi_dmul+0x194>
1000c196:	2500      	movs	r5, #0
1000c198:	2200      	movs	r2, #0
1000c19a:	2102      	movs	r1, #2
1000c19c:	e79e      	b.n	1000c0dc <__aeabi_dmul+0x7c>
1000c19e:	4651      	mov	r1, sl
1000c1a0:	4329      	orrs	r1, r5
1000c1a2:	d023      	beq.n	1000c1ec <__aeabi_dmul+0x18c>
1000c1a4:	2d00      	cmp	r5, #0
1000c1a6:	d100      	bne.n	1000c1aa <__aeabi_dmul+0x14a>
1000c1a8:	e154      	b.n	1000c454 <__aeabi_dmul+0x3f4>
1000c1aa:	1c28      	adds	r0, r5, #0
1000c1ac:	f000 fe50 	bl	1000ce50 <__clzsi2>
1000c1b0:	1c03      	adds	r3, r0, #0
1000c1b2:	2128      	movs	r1, #40	; 0x28
1000c1b4:	4650      	mov	r0, sl
1000c1b6:	1ac9      	subs	r1, r1, r3
1000c1b8:	1c1a      	adds	r2, r3, #0
1000c1ba:	40c8      	lsrs	r0, r1
1000c1bc:	4651      	mov	r1, sl
1000c1be:	3a08      	subs	r2, #8
1000c1c0:	4091      	lsls	r1, r2
1000c1c2:	4095      	lsls	r5, r2
1000c1c4:	1c0a      	adds	r2, r1, #0
1000c1c6:	4305      	orrs	r5, r0
1000c1c8:	481f      	ldr	r0, [pc, #124]	; (1000c248 <__aeabi_dmul+0x1e8>)
1000c1ca:	2100      	movs	r1, #0
1000c1cc:	1ac3      	subs	r3, r0, r3
1000c1ce:	e785      	b.n	1000c0dc <__aeabi_dmul+0x7c>
1000c1d0:	2b03      	cmp	r3, #3
1000c1d2:	d100      	bne.n	1000c1d6 <__aeabi_dmul+0x176>
1000c1d4:	e1c2      	b.n	1000c55c <__aeabi_dmul+0x4fc>
1000c1d6:	2b01      	cmp	r3, #1
1000c1d8:	d000      	beq.n	1000c1dc <__aeabi_dmul+0x17c>
1000c1da:	e16d      	b.n	1000c4b8 <__aeabi_dmul+0x458>
1000c1dc:	4644      	mov	r4, r8
1000c1de:	9b01      	ldr	r3, [sp, #4]
1000c1e0:	2500      	movs	r5, #0
1000c1e2:	401c      	ands	r4, r3
1000c1e4:	b2e4      	uxtb	r4, r4
1000c1e6:	2300      	movs	r3, #0
1000c1e8:	2600      	movs	r6, #0
1000c1ea:	e79d      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c1ec:	2500      	movs	r5, #0
1000c1ee:	2200      	movs	r2, #0
1000c1f0:	2101      	movs	r1, #1
1000c1f2:	e773      	b.n	1000c0dc <__aeabi_dmul+0x7c>
1000c1f4:	2103      	movs	r1, #3
1000c1f6:	e771      	b.n	1000c0dc <__aeabi_dmul+0x7c>
1000c1f8:	2304      	movs	r3, #4
1000c1fa:	9300      	str	r3, [sp, #0]
1000c1fc:	2300      	movs	r3, #0
1000c1fe:	469b      	mov	fp, r3
1000c200:	3301      	adds	r3, #1
1000c202:	2600      	movs	r6, #0
1000c204:	4698      	mov	r8, r3
1000c206:	e750      	b.n	1000c0aa <__aeabi_dmul+0x4a>
1000c208:	230c      	movs	r3, #12
1000c20a:	9300      	str	r3, [sp, #0]
1000c20c:	3b09      	subs	r3, #9
1000c20e:	4698      	mov	r8, r3
1000c210:	e74b      	b.n	1000c0aa <__aeabi_dmul+0x4a>
1000c212:	2580      	movs	r5, #128	; 0x80
1000c214:	2400      	movs	r4, #0
1000c216:	032d      	lsls	r5, r5, #12
1000c218:	2600      	movs	r6, #0
1000c21a:	4b07      	ldr	r3, [pc, #28]	; (1000c238 <__aeabi_dmul+0x1d8>)
1000c21c:	e784      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c21e:	464b      	mov	r3, r9
1000c220:	46ab      	mov	fp, r5
1000c222:	1c16      	adds	r6, r2, #0
1000c224:	9301      	str	r3, [sp, #4]
1000c226:	4688      	mov	r8, r1
1000c228:	e775      	b.n	1000c116 <__aeabi_dmul+0xb6>
1000c22a:	9b02      	ldr	r3, [sp, #8]
1000c22c:	46ab      	mov	fp, r5
1000c22e:	1c16      	adds	r6, r2, #0
1000c230:	9301      	str	r3, [sp, #4]
1000c232:	4688      	mov	r8, r1
1000c234:	e76f      	b.n	1000c116 <__aeabi_dmul+0xb6>
1000c236:	46c0      	nop			; (mov r8, r8)
1000c238:	000007ff 	.word	0x000007ff
1000c23c:	fffffc01 	.word	0xfffffc01
1000c240:	1000fa60 	.word	0x1000fa60
1000c244:	800fffff 	.word	0x800fffff
1000c248:	fffffc0d 	.word	0xfffffc0d
1000c24c:	0c33      	lsrs	r3, r6, #16
1000c24e:	0436      	lsls	r6, r6, #16
1000c250:	0c36      	lsrs	r6, r6, #16
1000c252:	469c      	mov	ip, r3
1000c254:	1c33      	adds	r3, r6, #0
1000c256:	0c14      	lsrs	r4, r2, #16
1000c258:	0412      	lsls	r2, r2, #16
1000c25a:	0c12      	lsrs	r2, r2, #16
1000c25c:	4353      	muls	r3, r2
1000c25e:	4698      	mov	r8, r3
1000c260:	4663      	mov	r3, ip
1000c262:	4353      	muls	r3, r2
1000c264:	4699      	mov	r9, r3
1000c266:	4663      	mov	r3, ip
1000c268:	4363      	muls	r3, r4
1000c26a:	9301      	str	r3, [sp, #4]
1000c26c:	1c33      	adds	r3, r6, #0
1000c26e:	4641      	mov	r1, r8
1000c270:	4363      	muls	r3, r4
1000c272:	0c09      	lsrs	r1, r1, #16
1000c274:	444b      	add	r3, r9
1000c276:	185b      	adds	r3, r3, r1
1000c278:	4599      	cmp	r9, r3
1000c27a:	d905      	bls.n	1000c288 <__aeabi_dmul+0x228>
1000c27c:	2080      	movs	r0, #128	; 0x80
1000c27e:	0240      	lsls	r0, r0, #9
1000c280:	4681      	mov	r9, r0
1000c282:	9901      	ldr	r1, [sp, #4]
1000c284:	4449      	add	r1, r9
1000c286:	9101      	str	r1, [sp, #4]
1000c288:	0c19      	lsrs	r1, r3, #16
1000c28a:	9103      	str	r1, [sp, #12]
1000c28c:	4641      	mov	r1, r8
1000c28e:	0409      	lsls	r1, r1, #16
1000c290:	0c09      	lsrs	r1, r1, #16
1000c292:	041b      	lsls	r3, r3, #16
1000c294:	185b      	adds	r3, r3, r1
1000c296:	9304      	str	r3, [sp, #16]
1000c298:	0c2b      	lsrs	r3, r5, #16
1000c29a:	4698      	mov	r8, r3
1000c29c:	1c33      	adds	r3, r6, #0
1000c29e:	042d      	lsls	r5, r5, #16
1000c2a0:	0c29      	lsrs	r1, r5, #16
1000c2a2:	434b      	muls	r3, r1
1000c2a4:	4660      	mov	r0, ip
1000c2a6:	9300      	str	r3, [sp, #0]
1000c2a8:	4643      	mov	r3, r8
1000c2aa:	4665      	mov	r5, ip
1000c2ac:	4358      	muls	r0, r3
1000c2ae:	435e      	muls	r6, r3
1000c2b0:	9b00      	ldr	r3, [sp, #0]
1000c2b2:	434d      	muls	r5, r1
1000c2b4:	0c1b      	lsrs	r3, r3, #16
1000c2b6:	4699      	mov	r9, r3
1000c2b8:	19ae      	adds	r6, r5, r6
1000c2ba:	444e      	add	r6, r9
1000c2bc:	4684      	mov	ip, r0
1000c2be:	42b5      	cmp	r5, r6
1000c2c0:	d903      	bls.n	1000c2ca <__aeabi_dmul+0x26a>
1000c2c2:	2380      	movs	r3, #128	; 0x80
1000c2c4:	025b      	lsls	r3, r3, #9
1000c2c6:	4699      	mov	r9, r3
1000c2c8:	44cc      	add	ip, r9
1000c2ca:	0c35      	lsrs	r5, r6, #16
1000c2cc:	1c2b      	adds	r3, r5, #0
1000c2ce:	9803      	ldr	r0, [sp, #12]
1000c2d0:	4463      	add	r3, ip
1000c2d2:	4684      	mov	ip, r0
1000c2d4:	9305      	str	r3, [sp, #20]
1000c2d6:	9b00      	ldr	r3, [sp, #0]
1000c2d8:	0436      	lsls	r6, r6, #16
1000c2da:	041b      	lsls	r3, r3, #16
1000c2dc:	0c1b      	lsrs	r3, r3, #16
1000c2de:	18f3      	adds	r3, r6, r3
1000c2e0:	449c      	add	ip, r3
1000c2e2:	4660      	mov	r0, ip
1000c2e4:	9003      	str	r0, [sp, #12]
1000c2e6:	4658      	mov	r0, fp
1000c2e8:	0405      	lsls	r5, r0, #16
1000c2ea:	0c06      	lsrs	r6, r0, #16
1000c2ec:	0c28      	lsrs	r0, r5, #16
1000c2ee:	4684      	mov	ip, r0
1000c2f0:	4350      	muls	r0, r2
1000c2f2:	1c35      	adds	r5, r6, #0
1000c2f4:	4681      	mov	r9, r0
1000c2f6:	4660      	mov	r0, ip
1000c2f8:	4365      	muls	r5, r4
1000c2fa:	4344      	muls	r4, r0
1000c2fc:	4648      	mov	r0, r9
1000c2fe:	0c00      	lsrs	r0, r0, #16
1000c300:	4683      	mov	fp, r0
1000c302:	4372      	muls	r2, r6
1000c304:	1914      	adds	r4, r2, r4
1000c306:	445c      	add	r4, fp
1000c308:	42a2      	cmp	r2, r4
1000c30a:	d903      	bls.n	1000c314 <__aeabi_dmul+0x2b4>
1000c30c:	2280      	movs	r2, #128	; 0x80
1000c30e:	0252      	lsls	r2, r2, #9
1000c310:	4693      	mov	fp, r2
1000c312:	445d      	add	r5, fp
1000c314:	0c22      	lsrs	r2, r4, #16
1000c316:	18ad      	adds	r5, r5, r2
1000c318:	464a      	mov	r2, r9
1000c31a:	0412      	lsls	r2, r2, #16
1000c31c:	0c12      	lsrs	r2, r2, #16
1000c31e:	0424      	lsls	r4, r4, #16
1000c320:	4640      	mov	r0, r8
1000c322:	18a4      	adds	r4, r4, r2
1000c324:	4662      	mov	r2, ip
1000c326:	434a      	muls	r2, r1
1000c328:	4371      	muls	r1, r6
1000c32a:	4346      	muls	r6, r0
1000c32c:	4660      	mov	r0, ip
1000c32e:	9600      	str	r6, [sp, #0]
1000c330:	4646      	mov	r6, r8
1000c332:	4370      	muls	r0, r6
1000c334:	4680      	mov	r8, r0
1000c336:	0c10      	lsrs	r0, r2, #16
1000c338:	4684      	mov	ip, r0
1000c33a:	4488      	add	r8, r1
1000c33c:	44e0      	add	r8, ip
1000c33e:	4541      	cmp	r1, r8
1000c340:	d905      	bls.n	1000c34e <__aeabi_dmul+0x2ee>
1000c342:	2180      	movs	r1, #128	; 0x80
1000c344:	0249      	lsls	r1, r1, #9
1000c346:	468c      	mov	ip, r1
1000c348:	9900      	ldr	r1, [sp, #0]
1000c34a:	4461      	add	r1, ip
1000c34c:	9100      	str	r1, [sp, #0]
1000c34e:	9801      	ldr	r0, [sp, #4]
1000c350:	9903      	ldr	r1, [sp, #12]
1000c352:	4684      	mov	ip, r0
1000c354:	4461      	add	r1, ip
1000c356:	4299      	cmp	r1, r3
1000c358:	419b      	sbcs	r3, r3
1000c35a:	425b      	negs	r3, r3
1000c35c:	4699      	mov	r9, r3
1000c35e:	9805      	ldr	r0, [sp, #20]
1000c360:	4643      	mov	r3, r8
1000c362:	4684      	mov	ip, r0
1000c364:	0412      	lsls	r2, r2, #16
1000c366:	0c12      	lsrs	r2, r2, #16
1000c368:	041b      	lsls	r3, r3, #16
1000c36a:	189b      	adds	r3, r3, r2
1000c36c:	4463      	add	r3, ip
1000c36e:	469c      	mov	ip, r3
1000c370:	46ab      	mov	fp, r5
1000c372:	4283      	cmp	r3, r0
1000c374:	419b      	sbcs	r3, r3
1000c376:	4640      	mov	r0, r8
1000c378:	190a      	adds	r2, r1, r4
1000c37a:	44cc      	add	ip, r9
1000c37c:	42a2      	cmp	r2, r4
1000c37e:	4189      	sbcs	r1, r1
1000c380:	44e3      	add	fp, ip
1000c382:	45cc      	cmp	ip, r9
1000c384:	41b6      	sbcs	r6, r6
1000c386:	465c      	mov	r4, fp
1000c388:	0c00      	lsrs	r0, r0, #16
1000c38a:	4680      	mov	r8, r0
1000c38c:	4249      	negs	r1, r1
1000c38e:	4276      	negs	r6, r6
1000c390:	425b      	negs	r3, r3
1000c392:	1864      	adds	r4, r4, r1
1000c394:	4333      	orrs	r3, r6
1000c396:	4498      	add	r8, r3
1000c398:	428c      	cmp	r4, r1
1000c39a:	4189      	sbcs	r1, r1
1000c39c:	45ab      	cmp	fp, r5
1000c39e:	419b      	sbcs	r3, r3
1000c3a0:	4249      	negs	r1, r1
1000c3a2:	425b      	negs	r3, r3
1000c3a4:	4319      	orrs	r1, r3
1000c3a6:	1c0d      	adds	r5, r1, #0
1000c3a8:	9b00      	ldr	r3, [sp, #0]
1000c3aa:	4445      	add	r5, r8
1000c3ac:	18ee      	adds	r6, r5, r3
1000c3ae:	0276      	lsls	r6, r6, #9
1000c3b0:	0de5      	lsrs	r5, r4, #23
1000c3b2:	432e      	orrs	r6, r5
1000c3b4:	46b3      	mov	fp, r6
1000c3b6:	9b04      	ldr	r3, [sp, #16]
1000c3b8:	0256      	lsls	r6, r2, #9
1000c3ba:	431e      	orrs	r6, r3
1000c3bc:	1e73      	subs	r3, r6, #1
1000c3be:	419e      	sbcs	r6, r3
1000c3c0:	465b      	mov	r3, fp
1000c3c2:	0dd2      	lsrs	r2, r2, #23
1000c3c4:	4332      	orrs	r2, r6
1000c3c6:	0266      	lsls	r6, r4, #9
1000c3c8:	4316      	orrs	r6, r2
1000c3ca:	01db      	lsls	r3, r3, #7
1000c3cc:	d50a      	bpl.n	1000c3e4 <__aeabi_dmul+0x384>
1000c3ce:	2301      	movs	r3, #1
1000c3d0:	4033      	ands	r3, r6
1000c3d2:	0876      	lsrs	r6, r6, #1
1000c3d4:	431e      	orrs	r6, r3
1000c3d6:	465b      	mov	r3, fp
1000c3d8:	07db      	lsls	r3, r3, #31
1000c3da:	431e      	orrs	r6, r3
1000c3dc:	465b      	mov	r3, fp
1000c3de:	085b      	lsrs	r3, r3, #1
1000c3e0:	469b      	mov	fp, r3
1000c3e2:	4657      	mov	r7, sl
1000c3e4:	4b63      	ldr	r3, [pc, #396]	; (1000c574 <__aeabi_dmul+0x514>)
1000c3e6:	18fb      	adds	r3, r7, r3
1000c3e8:	2b00      	cmp	r3, #0
1000c3ea:	dd5a      	ble.n	1000c4a2 <__aeabi_dmul+0x442>
1000c3ec:	0772      	lsls	r2, r6, #29
1000c3ee:	d009      	beq.n	1000c404 <__aeabi_dmul+0x3a4>
1000c3f0:	220f      	movs	r2, #15
1000c3f2:	4032      	ands	r2, r6
1000c3f4:	2a04      	cmp	r2, #4
1000c3f6:	d005      	beq.n	1000c404 <__aeabi_dmul+0x3a4>
1000c3f8:	1d32      	adds	r2, r6, #4
1000c3fa:	42b2      	cmp	r2, r6
1000c3fc:	41b6      	sbcs	r6, r6
1000c3fe:	4276      	negs	r6, r6
1000c400:	44b3      	add	fp, r6
1000c402:	1c16      	adds	r6, r2, #0
1000c404:	465a      	mov	r2, fp
1000c406:	01d2      	lsls	r2, r2, #7
1000c408:	d506      	bpl.n	1000c418 <__aeabi_dmul+0x3b8>
1000c40a:	465a      	mov	r2, fp
1000c40c:	4b5a      	ldr	r3, [pc, #360]	; (1000c578 <__aeabi_dmul+0x518>)
1000c40e:	401a      	ands	r2, r3
1000c410:	2380      	movs	r3, #128	; 0x80
1000c412:	4693      	mov	fp, r2
1000c414:	00db      	lsls	r3, r3, #3
1000c416:	18fb      	adds	r3, r7, r3
1000c418:	4a58      	ldr	r2, [pc, #352]	; (1000c57c <__aeabi_dmul+0x51c>)
1000c41a:	4293      	cmp	r3, r2
1000c41c:	dd34      	ble.n	1000c488 <__aeabi_dmul+0x428>
1000c41e:	2401      	movs	r4, #1
1000c420:	9b02      	ldr	r3, [sp, #8]
1000c422:	2500      	movs	r5, #0
1000c424:	401c      	ands	r4, r3
1000c426:	2600      	movs	r6, #0
1000c428:	4b55      	ldr	r3, [pc, #340]	; (1000c580 <__aeabi_dmul+0x520>)
1000c42a:	e67d      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c42c:	2080      	movs	r0, #128	; 0x80
1000c42e:	465b      	mov	r3, fp
1000c430:	0300      	lsls	r0, r0, #12
1000c432:	4203      	tst	r3, r0
1000c434:	d008      	beq.n	1000c448 <__aeabi_dmul+0x3e8>
1000c436:	4205      	tst	r5, r0
1000c438:	d106      	bne.n	1000c448 <__aeabi_dmul+0x3e8>
1000c43a:	4305      	orrs	r5, r0
1000c43c:	032d      	lsls	r5, r5, #12
1000c43e:	0b2d      	lsrs	r5, r5, #12
1000c440:	464c      	mov	r4, r9
1000c442:	1c16      	adds	r6, r2, #0
1000c444:	4b4e      	ldr	r3, [pc, #312]	; (1000c580 <__aeabi_dmul+0x520>)
1000c446:	e66f      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c448:	465d      	mov	r5, fp
1000c44a:	4305      	orrs	r5, r0
1000c44c:	032d      	lsls	r5, r5, #12
1000c44e:	0b2d      	lsrs	r5, r5, #12
1000c450:	4b4b      	ldr	r3, [pc, #300]	; (1000c580 <__aeabi_dmul+0x520>)
1000c452:	e669      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c454:	4650      	mov	r0, sl
1000c456:	f000 fcfb 	bl	1000ce50 <__clzsi2>
1000c45a:	1c03      	adds	r3, r0, #0
1000c45c:	3320      	adds	r3, #32
1000c45e:	2b27      	cmp	r3, #39	; 0x27
1000c460:	dc00      	bgt.n	1000c464 <__aeabi_dmul+0x404>
1000c462:	e6a6      	b.n	1000c1b2 <__aeabi_dmul+0x152>
1000c464:	4655      	mov	r5, sl
1000c466:	3808      	subs	r0, #8
1000c468:	4085      	lsls	r5, r0
1000c46a:	2200      	movs	r2, #0
1000c46c:	e6ac      	b.n	1000c1c8 <__aeabi_dmul+0x168>
1000c46e:	1c28      	adds	r0, r5, #0
1000c470:	f000 fcee 	bl	1000ce50 <__clzsi2>
1000c474:	1c02      	adds	r2, r0, #0
1000c476:	3220      	adds	r2, #32
1000c478:	2a27      	cmp	r2, #39	; 0x27
1000c47a:	dc00      	bgt.n	1000c47e <__aeabi_dmul+0x41e>
1000c47c:	e675      	b.n	1000c16a <__aeabi_dmul+0x10a>
1000c47e:	3808      	subs	r0, #8
1000c480:	4085      	lsls	r5, r0
1000c482:	2600      	movs	r6, #0
1000c484:	46ab      	mov	fp, r5
1000c486:	e67d      	b.n	1000c184 <__aeabi_dmul+0x124>
1000c488:	465a      	mov	r2, fp
1000c48a:	08f6      	lsrs	r6, r6, #3
1000c48c:	0752      	lsls	r2, r2, #29
1000c48e:	4316      	orrs	r6, r2
1000c490:	465a      	mov	r2, fp
1000c492:	2401      	movs	r4, #1
1000c494:	0255      	lsls	r5, r2, #9
1000c496:	9a02      	ldr	r2, [sp, #8]
1000c498:	055b      	lsls	r3, r3, #21
1000c49a:	0b2d      	lsrs	r5, r5, #12
1000c49c:	0d5b      	lsrs	r3, r3, #21
1000c49e:	4014      	ands	r4, r2
1000c4a0:	e642      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c4a2:	4d38      	ldr	r5, [pc, #224]	; (1000c584 <__aeabi_dmul+0x524>)
1000c4a4:	1bed      	subs	r5, r5, r7
1000c4a6:	2d38      	cmp	r5, #56	; 0x38
1000c4a8:	dd0a      	ble.n	1000c4c0 <__aeabi_dmul+0x460>
1000c4aa:	2401      	movs	r4, #1
1000c4ac:	9b02      	ldr	r3, [sp, #8]
1000c4ae:	2500      	movs	r5, #0
1000c4b0:	401c      	ands	r4, r3
1000c4b2:	2600      	movs	r6, #0
1000c4b4:	2300      	movs	r3, #0
1000c4b6:	e637      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c4b8:	9b01      	ldr	r3, [sp, #4]
1000c4ba:	4657      	mov	r7, sl
1000c4bc:	9302      	str	r3, [sp, #8]
1000c4be:	e791      	b.n	1000c3e4 <__aeabi_dmul+0x384>
1000c4c0:	2d1f      	cmp	r5, #31
1000c4c2:	dc25      	bgt.n	1000c510 <__aeabi_dmul+0x4b0>
1000c4c4:	4b30      	ldr	r3, [pc, #192]	; (1000c588 <__aeabi_dmul+0x528>)
1000c4c6:	1c32      	adds	r2, r6, #0
1000c4c8:	469c      	mov	ip, r3
1000c4ca:	4467      	add	r7, ip
1000c4cc:	40be      	lsls	r6, r7
1000c4ce:	465b      	mov	r3, fp
1000c4d0:	40bb      	lsls	r3, r7
1000c4d2:	1c37      	adds	r7, r6, #0
1000c4d4:	40ea      	lsrs	r2, r5
1000c4d6:	1e7e      	subs	r6, r7, #1
1000c4d8:	41b7      	sbcs	r7, r6
1000c4da:	4313      	orrs	r3, r2
1000c4dc:	433b      	orrs	r3, r7
1000c4de:	1c1e      	adds	r6, r3, #0
1000c4e0:	465b      	mov	r3, fp
1000c4e2:	40eb      	lsrs	r3, r5
1000c4e4:	1c1d      	adds	r5, r3, #0
1000c4e6:	0773      	lsls	r3, r6, #29
1000c4e8:	d009      	beq.n	1000c4fe <__aeabi_dmul+0x49e>
1000c4ea:	230f      	movs	r3, #15
1000c4ec:	4033      	ands	r3, r6
1000c4ee:	2b04      	cmp	r3, #4
1000c4f0:	d005      	beq.n	1000c4fe <__aeabi_dmul+0x49e>
1000c4f2:	1d33      	adds	r3, r6, #4
1000c4f4:	42b3      	cmp	r3, r6
1000c4f6:	41b6      	sbcs	r6, r6
1000c4f8:	4276      	negs	r6, r6
1000c4fa:	19ad      	adds	r5, r5, r6
1000c4fc:	1c1e      	adds	r6, r3, #0
1000c4fe:	022b      	lsls	r3, r5, #8
1000c500:	d520      	bpl.n	1000c544 <__aeabi_dmul+0x4e4>
1000c502:	2401      	movs	r4, #1
1000c504:	9b02      	ldr	r3, [sp, #8]
1000c506:	2500      	movs	r5, #0
1000c508:	401c      	ands	r4, r3
1000c50a:	2600      	movs	r6, #0
1000c50c:	2301      	movs	r3, #1
1000c50e:	e60b      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c510:	465a      	mov	r2, fp
1000c512:	4b1e      	ldr	r3, [pc, #120]	; (1000c58c <__aeabi_dmul+0x52c>)
1000c514:	1bdb      	subs	r3, r3, r7
1000c516:	40da      	lsrs	r2, r3
1000c518:	1c13      	adds	r3, r2, #0
1000c51a:	2d20      	cmp	r5, #32
1000c51c:	d01c      	beq.n	1000c558 <__aeabi_dmul+0x4f8>
1000c51e:	4a1c      	ldr	r2, [pc, #112]	; (1000c590 <__aeabi_dmul+0x530>)
1000c520:	4694      	mov	ip, r2
1000c522:	465a      	mov	r2, fp
1000c524:	4467      	add	r7, ip
1000c526:	40ba      	lsls	r2, r7
1000c528:	1c17      	adds	r7, r2, #0
1000c52a:	433e      	orrs	r6, r7
1000c52c:	1e72      	subs	r2, r6, #1
1000c52e:	4196      	sbcs	r6, r2
1000c530:	431e      	orrs	r6, r3
1000c532:	2307      	movs	r3, #7
1000c534:	2500      	movs	r5, #0
1000c536:	4033      	ands	r3, r6
1000c538:	d007      	beq.n	1000c54a <__aeabi_dmul+0x4ea>
1000c53a:	230f      	movs	r3, #15
1000c53c:	2500      	movs	r5, #0
1000c53e:	4033      	ands	r3, r6
1000c540:	2b04      	cmp	r3, #4
1000c542:	d1d6      	bne.n	1000c4f2 <__aeabi_dmul+0x492>
1000c544:	076b      	lsls	r3, r5, #29
1000c546:	026d      	lsls	r5, r5, #9
1000c548:	0b2d      	lsrs	r5, r5, #12
1000c54a:	2401      	movs	r4, #1
1000c54c:	08f6      	lsrs	r6, r6, #3
1000c54e:	431e      	orrs	r6, r3
1000c550:	9b02      	ldr	r3, [sp, #8]
1000c552:	401c      	ands	r4, r3
1000c554:	2300      	movs	r3, #0
1000c556:	e5e7      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c558:	2700      	movs	r7, #0
1000c55a:	e7e6      	b.n	1000c52a <__aeabi_dmul+0x4ca>
1000c55c:	2580      	movs	r5, #128	; 0x80
1000c55e:	465b      	mov	r3, fp
1000c560:	2401      	movs	r4, #1
1000c562:	032d      	lsls	r5, r5, #12
1000c564:	431d      	orrs	r5, r3
1000c566:	9b01      	ldr	r3, [sp, #4]
1000c568:	032d      	lsls	r5, r5, #12
1000c56a:	4023      	ands	r3, r4
1000c56c:	1c1c      	adds	r4, r3, #0
1000c56e:	0b2d      	lsrs	r5, r5, #12
1000c570:	4b03      	ldr	r3, [pc, #12]	; (1000c580 <__aeabi_dmul+0x520>)
1000c572:	e5d9      	b.n	1000c128 <__aeabi_dmul+0xc8>
1000c574:	000003ff 	.word	0x000003ff
1000c578:	feffffff 	.word	0xfeffffff
1000c57c:	000007fe 	.word	0x000007fe
1000c580:	000007ff 	.word	0x000007ff
1000c584:	fffffc02 	.word	0xfffffc02
1000c588:	0000041e 	.word	0x0000041e
1000c58c:	fffffbe2 	.word	0xfffffbe2
1000c590:	0000043e 	.word	0x0000043e

1000c594 <__aeabi_dsub>:
1000c594:	b5f0      	push	{r4, r5, r6, r7, lr}
1000c596:	464d      	mov	r5, r9
1000c598:	4644      	mov	r4, r8
1000c59a:	465f      	mov	r7, fp
1000c59c:	4656      	mov	r6, sl
1000c59e:	b4f0      	push	{r4, r5, r6, r7}
1000c5a0:	1c0e      	adds	r6, r1, #0
1000c5a2:	1c11      	adds	r1, r2, #0
1000c5a4:	0332      	lsls	r2, r6, #12
1000c5a6:	0a52      	lsrs	r2, r2, #9
1000c5a8:	0f47      	lsrs	r7, r0, #29
1000c5aa:	4317      	orrs	r7, r2
1000c5ac:	00c5      	lsls	r5, r0, #3
1000c5ae:	031a      	lsls	r2, r3, #12
1000c5b0:	0058      	lsls	r0, r3, #1
1000c5b2:	0fdb      	lsrs	r3, r3, #31
1000c5b4:	4699      	mov	r9, r3
1000c5b6:	0a52      	lsrs	r2, r2, #9
1000c5b8:	0f4b      	lsrs	r3, r1, #29
1000c5ba:	b083      	sub	sp, #12
1000c5bc:	431a      	orrs	r2, r3
1000c5be:	00cb      	lsls	r3, r1, #3
1000c5c0:	9301      	str	r3, [sp, #4]
1000c5c2:	4bcf      	ldr	r3, [pc, #828]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c5c4:	0074      	lsls	r4, r6, #1
1000c5c6:	0ff6      	lsrs	r6, r6, #31
1000c5c8:	0d64      	lsrs	r4, r4, #21
1000c5ca:	46b0      	mov	r8, r6
1000c5cc:	0d40      	lsrs	r0, r0, #21
1000c5ce:	4298      	cmp	r0, r3
1000c5d0:	d100      	bne.n	1000c5d4 <__aeabi_dsub+0x40>
1000c5d2:	e0e8      	b.n	1000c7a6 <__aeabi_dsub+0x212>
1000c5d4:	2301      	movs	r3, #1
1000c5d6:	4649      	mov	r1, r9
1000c5d8:	4059      	eors	r1, r3
1000c5da:	1c0b      	adds	r3, r1, #0
1000c5dc:	429e      	cmp	r6, r3
1000c5de:	d100      	bne.n	1000c5e2 <__aeabi_dsub+0x4e>
1000c5e0:	e0b1      	b.n	1000c746 <__aeabi_dsub+0x1b2>
1000c5e2:	1a26      	subs	r6, r4, r0
1000c5e4:	2e00      	cmp	r6, #0
1000c5e6:	dc00      	bgt.n	1000c5ea <__aeabi_dsub+0x56>
1000c5e8:	e11c      	b.n	1000c824 <__aeabi_dsub+0x290>
1000c5ea:	2800      	cmp	r0, #0
1000c5ec:	d142      	bne.n	1000c674 <__aeabi_dsub+0xe0>
1000c5ee:	1c13      	adds	r3, r2, #0
1000c5f0:	9901      	ldr	r1, [sp, #4]
1000c5f2:	430b      	orrs	r3, r1
1000c5f4:	d000      	beq.n	1000c5f8 <__aeabi_dsub+0x64>
1000c5f6:	e0e6      	b.n	1000c7c6 <__aeabi_dsub+0x232>
1000c5f8:	076b      	lsls	r3, r5, #29
1000c5fa:	d100      	bne.n	1000c5fe <__aeabi_dsub+0x6a>
1000c5fc:	e08e      	b.n	1000c71c <__aeabi_dsub+0x188>
1000c5fe:	230f      	movs	r3, #15
1000c600:	402b      	ands	r3, r5
1000c602:	2b04      	cmp	r3, #4
1000c604:	d100      	bne.n	1000c608 <__aeabi_dsub+0x74>
1000c606:	e089      	b.n	1000c71c <__aeabi_dsub+0x188>
1000c608:	1d2a      	adds	r2, r5, #4
1000c60a:	42aa      	cmp	r2, r5
1000c60c:	41ad      	sbcs	r5, r5
1000c60e:	2380      	movs	r3, #128	; 0x80
1000c610:	2601      	movs	r6, #1
1000c612:	4641      	mov	r1, r8
1000c614:	426d      	negs	r5, r5
1000c616:	197f      	adds	r7, r7, r5
1000c618:	041b      	lsls	r3, r3, #16
1000c61a:	403b      	ands	r3, r7
1000c61c:	400e      	ands	r6, r1
1000c61e:	1c15      	adds	r5, r2, #0
1000c620:	2b00      	cmp	r3, #0
1000c622:	d100      	bne.n	1000c626 <__aeabi_dsub+0x92>
1000c624:	e083      	b.n	1000c72e <__aeabi_dsub+0x19a>
1000c626:	4bb6      	ldr	r3, [pc, #728]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c628:	3401      	adds	r4, #1
1000c62a:	429c      	cmp	r4, r3
1000c62c:	d100      	bne.n	1000c630 <__aeabi_dsub+0x9c>
1000c62e:	e116      	b.n	1000c85e <__aeabi_dsub+0x2ca>
1000c630:	1c3a      	adds	r2, r7, #0
1000c632:	4bb4      	ldr	r3, [pc, #720]	; (1000c904 <__aeabi_dsub+0x370>)
1000c634:	08ed      	lsrs	r5, r5, #3
1000c636:	401a      	ands	r2, r3
1000c638:	0750      	lsls	r0, r2, #29
1000c63a:	0564      	lsls	r4, r4, #21
1000c63c:	0252      	lsls	r2, r2, #9
1000c63e:	4305      	orrs	r5, r0
1000c640:	0b12      	lsrs	r2, r2, #12
1000c642:	0d64      	lsrs	r4, r4, #21
1000c644:	2100      	movs	r1, #0
1000c646:	0312      	lsls	r2, r2, #12
1000c648:	0d0b      	lsrs	r3, r1, #20
1000c64a:	051b      	lsls	r3, r3, #20
1000c64c:	0564      	lsls	r4, r4, #21
1000c64e:	0b12      	lsrs	r2, r2, #12
1000c650:	431a      	orrs	r2, r3
1000c652:	0863      	lsrs	r3, r4, #1
1000c654:	4cac      	ldr	r4, [pc, #688]	; (1000c908 <__aeabi_dsub+0x374>)
1000c656:	07f6      	lsls	r6, r6, #31
1000c658:	4014      	ands	r4, r2
1000c65a:	431c      	orrs	r4, r3
1000c65c:	0064      	lsls	r4, r4, #1
1000c65e:	0864      	lsrs	r4, r4, #1
1000c660:	4334      	orrs	r4, r6
1000c662:	1c28      	adds	r0, r5, #0
1000c664:	1c21      	adds	r1, r4, #0
1000c666:	b003      	add	sp, #12
1000c668:	bc3c      	pop	{r2, r3, r4, r5}
1000c66a:	4690      	mov	r8, r2
1000c66c:	4699      	mov	r9, r3
1000c66e:	46a2      	mov	sl, r4
1000c670:	46ab      	mov	fp, r5
1000c672:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000c674:	4ba2      	ldr	r3, [pc, #648]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c676:	429c      	cmp	r4, r3
1000c678:	d0be      	beq.n	1000c5f8 <__aeabi_dsub+0x64>
1000c67a:	2380      	movs	r3, #128	; 0x80
1000c67c:	041b      	lsls	r3, r3, #16
1000c67e:	431a      	orrs	r2, r3
1000c680:	2e38      	cmp	r6, #56	; 0x38
1000c682:	dd00      	ble.n	1000c686 <__aeabi_dsub+0xf2>
1000c684:	e103      	b.n	1000c88e <__aeabi_dsub+0x2fa>
1000c686:	2e1f      	cmp	r6, #31
1000c688:	dd00      	ble.n	1000c68c <__aeabi_dsub+0xf8>
1000c68a:	e13f      	b.n	1000c90c <__aeabi_dsub+0x378>
1000c68c:	2020      	movs	r0, #32
1000c68e:	1b83      	subs	r3, r0, r6
1000c690:	4699      	mov	r9, r3
1000c692:	1c13      	adds	r3, r2, #0
1000c694:	4649      	mov	r1, r9
1000c696:	408b      	lsls	r3, r1
1000c698:	469c      	mov	ip, r3
1000c69a:	9b01      	ldr	r3, [sp, #4]
1000c69c:	4660      	mov	r0, ip
1000c69e:	40f3      	lsrs	r3, r6
1000c6a0:	4303      	orrs	r3, r0
1000c6a2:	9801      	ldr	r0, [sp, #4]
1000c6a4:	40f2      	lsrs	r2, r6
1000c6a6:	4088      	lsls	r0, r1
1000c6a8:	1c01      	adds	r1, r0, #0
1000c6aa:	1e48      	subs	r0, r1, #1
1000c6ac:	4181      	sbcs	r1, r0
1000c6ae:	430b      	orrs	r3, r1
1000c6b0:	1aeb      	subs	r3, r5, r3
1000c6b2:	429d      	cmp	r5, r3
1000c6b4:	4180      	sbcs	r0, r0
1000c6b6:	1c1d      	adds	r5, r3, #0
1000c6b8:	1aba      	subs	r2, r7, r2
1000c6ba:	4240      	negs	r0, r0
1000c6bc:	1a17      	subs	r7, r2, r0
1000c6be:	023b      	lsls	r3, r7, #8
1000c6c0:	d400      	bmi.n	1000c6c4 <__aeabi_dsub+0x130>
1000c6c2:	e0a8      	b.n	1000c816 <__aeabi_dsub+0x282>
1000c6c4:	027a      	lsls	r2, r7, #9
1000c6c6:	0a56      	lsrs	r6, r2, #9
1000c6c8:	2e00      	cmp	r6, #0
1000c6ca:	d100      	bne.n	1000c6ce <__aeabi_dsub+0x13a>
1000c6cc:	e0ca      	b.n	1000c864 <__aeabi_dsub+0x2d0>
1000c6ce:	1c30      	adds	r0, r6, #0
1000c6d0:	f000 fbbe 	bl	1000ce50 <__clzsi2>
1000c6d4:	1c03      	adds	r3, r0, #0
1000c6d6:	3b08      	subs	r3, #8
1000c6d8:	2b1f      	cmp	r3, #31
1000c6da:	dd00      	ble.n	1000c6de <__aeabi_dsub+0x14a>
1000c6dc:	e0cb      	b.n	1000c876 <__aeabi_dsub+0x2e2>
1000c6de:	2228      	movs	r2, #40	; 0x28
1000c6e0:	1c29      	adds	r1, r5, #0
1000c6e2:	1a12      	subs	r2, r2, r0
1000c6e4:	40d1      	lsrs	r1, r2
1000c6e6:	409e      	lsls	r6, r3
1000c6e8:	1c0a      	adds	r2, r1, #0
1000c6ea:	409d      	lsls	r5, r3
1000c6ec:	4332      	orrs	r2, r6
1000c6ee:	429c      	cmp	r4, r3
1000c6f0:	dd00      	ble.n	1000c6f4 <__aeabi_dsub+0x160>
1000c6f2:	e0c8      	b.n	1000c886 <__aeabi_dsub+0x2f2>
1000c6f4:	1b1c      	subs	r4, r3, r4
1000c6f6:	1c67      	adds	r7, r4, #1
1000c6f8:	2f1f      	cmp	r7, #31
1000c6fa:	dd00      	ble.n	1000c6fe <__aeabi_dsub+0x16a>
1000c6fc:	e0ed      	b.n	1000c8da <__aeabi_dsub+0x346>
1000c6fe:	231f      	movs	r3, #31
1000c700:	1c29      	adds	r1, r5, #0
1000c702:	1b1c      	subs	r4, r3, r4
1000c704:	1c13      	adds	r3, r2, #0
1000c706:	40a5      	lsls	r5, r4
1000c708:	40a3      	lsls	r3, r4
1000c70a:	40f9      	lsrs	r1, r7
1000c70c:	1e6c      	subs	r4, r5, #1
1000c70e:	41a5      	sbcs	r5, r4
1000c710:	40fa      	lsrs	r2, r7
1000c712:	4319      	orrs	r1, r3
1000c714:	430d      	orrs	r5, r1
1000c716:	1c17      	adds	r7, r2, #0
1000c718:	2400      	movs	r4, #0
1000c71a:	e76d      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c71c:	2380      	movs	r3, #128	; 0x80
1000c71e:	2601      	movs	r6, #1
1000c720:	4642      	mov	r2, r8
1000c722:	041b      	lsls	r3, r3, #16
1000c724:	403b      	ands	r3, r7
1000c726:	4016      	ands	r6, r2
1000c728:	2b00      	cmp	r3, #0
1000c72a:	d000      	beq.n	1000c72e <__aeabi_dsub+0x19a>
1000c72c:	e77b      	b.n	1000c626 <__aeabi_dsub+0x92>
1000c72e:	4b74      	ldr	r3, [pc, #464]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c730:	08ed      	lsrs	r5, r5, #3
1000c732:	0778      	lsls	r0, r7, #29
1000c734:	4305      	orrs	r5, r0
1000c736:	08fa      	lsrs	r2, r7, #3
1000c738:	429c      	cmp	r4, r3
1000c73a:	d03b      	beq.n	1000c7b4 <__aeabi_dsub+0x220>
1000c73c:	0312      	lsls	r2, r2, #12
1000c73e:	0564      	lsls	r4, r4, #21
1000c740:	0b12      	lsrs	r2, r2, #12
1000c742:	0d64      	lsrs	r4, r4, #21
1000c744:	e77e      	b.n	1000c644 <__aeabi_dsub+0xb0>
1000c746:	1a23      	subs	r3, r4, r0
1000c748:	469a      	mov	sl, r3
1000c74a:	2b00      	cmp	r3, #0
1000c74c:	dc00      	bgt.n	1000c750 <__aeabi_dsub+0x1bc>
1000c74e:	e0a5      	b.n	1000c89c <__aeabi_dsub+0x308>
1000c750:	2800      	cmp	r0, #0
1000c752:	d044      	beq.n	1000c7de <__aeabi_dsub+0x24a>
1000c754:	486a      	ldr	r0, [pc, #424]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c756:	4284      	cmp	r4, r0
1000c758:	d100      	bne.n	1000c75c <__aeabi_dsub+0x1c8>
1000c75a:	e74d      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c75c:	2080      	movs	r0, #128	; 0x80
1000c75e:	0400      	lsls	r0, r0, #16
1000c760:	4302      	orrs	r2, r0
1000c762:	4653      	mov	r3, sl
1000c764:	2b38      	cmp	r3, #56	; 0x38
1000c766:	dc00      	bgt.n	1000c76a <__aeabi_dsub+0x1d6>
1000c768:	e11c      	b.n	1000c9a4 <__aeabi_dsub+0x410>
1000c76a:	9b01      	ldr	r3, [sp, #4]
1000c76c:	431a      	orrs	r2, r3
1000c76e:	1e51      	subs	r1, r2, #1
1000c770:	418a      	sbcs	r2, r1
1000c772:	b2d1      	uxtb	r1, r2
1000c774:	2200      	movs	r2, #0
1000c776:	1949      	adds	r1, r1, r5
1000c778:	42a9      	cmp	r1, r5
1000c77a:	4180      	sbcs	r0, r0
1000c77c:	1c0d      	adds	r5, r1, #0
1000c77e:	19d2      	adds	r2, r2, r7
1000c780:	4240      	negs	r0, r0
1000c782:	1817      	adds	r7, r2, r0
1000c784:	023b      	lsls	r3, r7, #8
1000c786:	d546      	bpl.n	1000c816 <__aeabi_dsub+0x282>
1000c788:	4b5d      	ldr	r3, [pc, #372]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c78a:	3401      	adds	r4, #1
1000c78c:	429c      	cmp	r4, r3
1000c78e:	d100      	bne.n	1000c792 <__aeabi_dsub+0x1fe>
1000c790:	e169      	b.n	1000ca66 <__aeabi_dsub+0x4d2>
1000c792:	2001      	movs	r0, #1
1000c794:	4a5b      	ldr	r2, [pc, #364]	; (1000c904 <__aeabi_dsub+0x370>)
1000c796:	086b      	lsrs	r3, r5, #1
1000c798:	403a      	ands	r2, r7
1000c79a:	4028      	ands	r0, r5
1000c79c:	4318      	orrs	r0, r3
1000c79e:	07d5      	lsls	r5, r2, #31
1000c7a0:	4305      	orrs	r5, r0
1000c7a2:	0857      	lsrs	r7, r2, #1
1000c7a4:	e728      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c7a6:	1c13      	adds	r3, r2, #0
1000c7a8:	9901      	ldr	r1, [sp, #4]
1000c7aa:	430b      	orrs	r3, r1
1000c7ac:	d100      	bne.n	1000c7b0 <__aeabi_dsub+0x21c>
1000c7ae:	e711      	b.n	1000c5d4 <__aeabi_dsub+0x40>
1000c7b0:	464b      	mov	r3, r9
1000c7b2:	e713      	b.n	1000c5dc <__aeabi_dsub+0x48>
1000c7b4:	1c2b      	adds	r3, r5, #0
1000c7b6:	4313      	orrs	r3, r2
1000c7b8:	d051      	beq.n	1000c85e <__aeabi_dsub+0x2ca>
1000c7ba:	2380      	movs	r3, #128	; 0x80
1000c7bc:	031b      	lsls	r3, r3, #12
1000c7be:	431a      	orrs	r2, r3
1000c7c0:	0312      	lsls	r2, r2, #12
1000c7c2:	0b12      	lsrs	r2, r2, #12
1000c7c4:	e73e      	b.n	1000c644 <__aeabi_dsub+0xb0>
1000c7c6:	3e01      	subs	r6, #1
1000c7c8:	2e00      	cmp	r6, #0
1000c7ca:	d000      	beq.n	1000c7ce <__aeabi_dsub+0x23a>
1000c7cc:	e080      	b.n	1000c8d0 <__aeabi_dsub+0x33c>
1000c7ce:	1a69      	subs	r1, r5, r1
1000c7d0:	428d      	cmp	r5, r1
1000c7d2:	419b      	sbcs	r3, r3
1000c7d4:	1aba      	subs	r2, r7, r2
1000c7d6:	425b      	negs	r3, r3
1000c7d8:	1ad7      	subs	r7, r2, r3
1000c7da:	1c0d      	adds	r5, r1, #0
1000c7dc:	e76f      	b.n	1000c6be <__aeabi_dsub+0x12a>
1000c7de:	1c10      	adds	r0, r2, #0
1000c7e0:	9b01      	ldr	r3, [sp, #4]
1000c7e2:	4318      	orrs	r0, r3
1000c7e4:	d100      	bne.n	1000c7e8 <__aeabi_dsub+0x254>
1000c7e6:	e707      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c7e8:	2301      	movs	r3, #1
1000c7ea:	425b      	negs	r3, r3
1000c7ec:	469c      	mov	ip, r3
1000c7ee:	44e2      	add	sl, ip
1000c7f0:	4653      	mov	r3, sl
1000c7f2:	2b00      	cmp	r3, #0
1000c7f4:	d000      	beq.n	1000c7f8 <__aeabi_dsub+0x264>
1000c7f6:	e102      	b.n	1000c9fe <__aeabi_dsub+0x46a>
1000c7f8:	9b01      	ldr	r3, [sp, #4]
1000c7fa:	19d2      	adds	r2, r2, r7
1000c7fc:	1959      	adds	r1, r3, r5
1000c7fe:	42a9      	cmp	r1, r5
1000c800:	419b      	sbcs	r3, r3
1000c802:	425b      	negs	r3, r3
1000c804:	18d7      	adds	r7, r2, r3
1000c806:	1c0d      	adds	r5, r1, #0
1000c808:	e7bc      	b.n	1000c784 <__aeabi_dsub+0x1f0>
1000c80a:	4663      	mov	r3, ip
1000c80c:	4303      	orrs	r3, r0
1000c80e:	d100      	bne.n	1000c812 <__aeabi_dsub+0x27e>
1000c810:	e128      	b.n	1000ca64 <__aeabi_dsub+0x4d0>
1000c812:	1c07      	adds	r7, r0, #0
1000c814:	4665      	mov	r5, ip
1000c816:	076b      	lsls	r3, r5, #29
1000c818:	d000      	beq.n	1000c81c <__aeabi_dsub+0x288>
1000c81a:	e6f0      	b.n	1000c5fe <__aeabi_dsub+0x6a>
1000c81c:	2601      	movs	r6, #1
1000c81e:	4643      	mov	r3, r8
1000c820:	401e      	ands	r6, r3
1000c822:	e784      	b.n	1000c72e <__aeabi_dsub+0x19a>
1000c824:	2e00      	cmp	r6, #0
1000c826:	d000      	beq.n	1000c82a <__aeabi_dsub+0x296>
1000c828:	e081      	b.n	1000c92e <__aeabi_dsub+0x39a>
1000c82a:	1c60      	adds	r0, r4, #1
1000c82c:	0540      	lsls	r0, r0, #21
1000c82e:	0d40      	lsrs	r0, r0, #21
1000c830:	2801      	cmp	r0, #1
1000c832:	dc00      	bgt.n	1000c836 <__aeabi_dsub+0x2a2>
1000c834:	e107      	b.n	1000ca46 <__aeabi_dsub+0x4b2>
1000c836:	9901      	ldr	r1, [sp, #4]
1000c838:	1a68      	subs	r0, r5, r1
1000c83a:	4684      	mov	ip, r0
1000c83c:	4565      	cmp	r5, ip
1000c83e:	41b6      	sbcs	r6, r6
1000c840:	1ab8      	subs	r0, r7, r2
1000c842:	4276      	negs	r6, r6
1000c844:	1b86      	subs	r6, r0, r6
1000c846:	0230      	lsls	r0, r6, #8
1000c848:	d400      	bmi.n	1000c84c <__aeabi_dsub+0x2b8>
1000c84a:	e0a1      	b.n	1000c990 <__aeabi_dsub+0x3fc>
1000c84c:	468c      	mov	ip, r1
1000c84e:	1b4d      	subs	r5, r1, r5
1000c850:	45ac      	cmp	ip, r5
1000c852:	4189      	sbcs	r1, r1
1000c854:	1bd2      	subs	r2, r2, r7
1000c856:	4249      	negs	r1, r1
1000c858:	1a56      	subs	r6, r2, r1
1000c85a:	4698      	mov	r8, r3
1000c85c:	e734      	b.n	1000c6c8 <__aeabi_dsub+0x134>
1000c85e:	2200      	movs	r2, #0
1000c860:	2500      	movs	r5, #0
1000c862:	e6ef      	b.n	1000c644 <__aeabi_dsub+0xb0>
1000c864:	1c28      	adds	r0, r5, #0
1000c866:	f000 faf3 	bl	1000ce50 <__clzsi2>
1000c86a:	3020      	adds	r0, #32
1000c86c:	1c03      	adds	r3, r0, #0
1000c86e:	3b08      	subs	r3, #8
1000c870:	2b1f      	cmp	r3, #31
1000c872:	dc00      	bgt.n	1000c876 <__aeabi_dsub+0x2e2>
1000c874:	e733      	b.n	1000c6de <__aeabi_dsub+0x14a>
1000c876:	1c02      	adds	r2, r0, #0
1000c878:	3a28      	subs	r2, #40	; 0x28
1000c87a:	4095      	lsls	r5, r2
1000c87c:	1c2a      	adds	r2, r5, #0
1000c87e:	2500      	movs	r5, #0
1000c880:	429c      	cmp	r4, r3
1000c882:	dc00      	bgt.n	1000c886 <__aeabi_dsub+0x2f2>
1000c884:	e736      	b.n	1000c6f4 <__aeabi_dsub+0x160>
1000c886:	4f1f      	ldr	r7, [pc, #124]	; (1000c904 <__aeabi_dsub+0x370>)
1000c888:	1ae4      	subs	r4, r4, r3
1000c88a:	4017      	ands	r7, r2
1000c88c:	e6b4      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c88e:	9b01      	ldr	r3, [sp, #4]
1000c890:	431a      	orrs	r2, r3
1000c892:	1e51      	subs	r1, r2, #1
1000c894:	418a      	sbcs	r2, r1
1000c896:	b2d3      	uxtb	r3, r2
1000c898:	2200      	movs	r2, #0
1000c89a:	e709      	b.n	1000c6b0 <__aeabi_dsub+0x11c>
1000c89c:	2b00      	cmp	r3, #0
1000c89e:	d000      	beq.n	1000c8a2 <__aeabi_dsub+0x30e>
1000c8a0:	e101      	b.n	1000caa6 <__aeabi_dsub+0x512>
1000c8a2:	1c60      	adds	r0, r4, #1
1000c8a4:	0543      	lsls	r3, r0, #21
1000c8a6:	0d5b      	lsrs	r3, r3, #21
1000c8a8:	2b01      	cmp	r3, #1
1000c8aa:	dc00      	bgt.n	1000c8ae <__aeabi_dsub+0x31a>
1000c8ac:	e0b0      	b.n	1000ca10 <__aeabi_dsub+0x47c>
1000c8ae:	4b14      	ldr	r3, [pc, #80]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c8b0:	4298      	cmp	r0, r3
1000c8b2:	d100      	bne.n	1000c8b6 <__aeabi_dsub+0x322>
1000c8b4:	e11e      	b.n	1000caf4 <__aeabi_dsub+0x560>
1000c8b6:	9b01      	ldr	r3, [sp, #4]
1000c8b8:	19d2      	adds	r2, r2, r7
1000c8ba:	1959      	adds	r1, r3, r5
1000c8bc:	42a9      	cmp	r1, r5
1000c8be:	419b      	sbcs	r3, r3
1000c8c0:	425b      	negs	r3, r3
1000c8c2:	18d2      	adds	r2, r2, r3
1000c8c4:	0849      	lsrs	r1, r1, #1
1000c8c6:	07d5      	lsls	r5, r2, #31
1000c8c8:	430d      	orrs	r5, r1
1000c8ca:	0857      	lsrs	r7, r2, #1
1000c8cc:	1c04      	adds	r4, r0, #0
1000c8ce:	e693      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c8d0:	4b0b      	ldr	r3, [pc, #44]	; (1000c900 <__aeabi_dsub+0x36c>)
1000c8d2:	429c      	cmp	r4, r3
1000c8d4:	d000      	beq.n	1000c8d8 <__aeabi_dsub+0x344>
1000c8d6:	e6d3      	b.n	1000c680 <__aeabi_dsub+0xec>
1000c8d8:	e68e      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000c8da:	1c21      	adds	r1, r4, #0
1000c8dc:	1c13      	adds	r3, r2, #0
1000c8de:	391f      	subs	r1, #31
1000c8e0:	40cb      	lsrs	r3, r1
1000c8e2:	1c19      	adds	r1, r3, #0
1000c8e4:	2f20      	cmp	r7, #32
1000c8e6:	d100      	bne.n	1000c8ea <__aeabi_dsub+0x356>
1000c8e8:	e08e      	b.n	1000ca08 <__aeabi_dsub+0x474>
1000c8ea:	233f      	movs	r3, #63	; 0x3f
1000c8ec:	1b1c      	subs	r4, r3, r4
1000c8ee:	40a2      	lsls	r2, r4
1000c8f0:	4315      	orrs	r5, r2
1000c8f2:	1e6a      	subs	r2, r5, #1
1000c8f4:	4195      	sbcs	r5, r2
1000c8f6:	2700      	movs	r7, #0
1000c8f8:	430d      	orrs	r5, r1
1000c8fa:	2400      	movs	r4, #0
1000c8fc:	e78b      	b.n	1000c816 <__aeabi_dsub+0x282>
1000c8fe:	46c0      	nop			; (mov r8, r8)
1000c900:	000007ff 	.word	0x000007ff
1000c904:	ff7fffff 	.word	0xff7fffff
1000c908:	800fffff 	.word	0x800fffff
1000c90c:	1c33      	adds	r3, r6, #0
1000c90e:	1c10      	adds	r0, r2, #0
1000c910:	3b20      	subs	r3, #32
1000c912:	40d8      	lsrs	r0, r3
1000c914:	2e20      	cmp	r6, #32
1000c916:	d079      	beq.n	1000ca0c <__aeabi_dsub+0x478>
1000c918:	2340      	movs	r3, #64	; 0x40
1000c91a:	1b9b      	subs	r3, r3, r6
1000c91c:	409a      	lsls	r2, r3
1000c91e:	1c13      	adds	r3, r2, #0
1000c920:	9a01      	ldr	r2, [sp, #4]
1000c922:	4313      	orrs	r3, r2
1000c924:	1e59      	subs	r1, r3, #1
1000c926:	418b      	sbcs	r3, r1
1000c928:	2200      	movs	r2, #0
1000c92a:	4303      	orrs	r3, r0
1000c92c:	e6c0      	b.n	1000c6b0 <__aeabi_dsub+0x11c>
1000c92e:	2c00      	cmp	r4, #0
1000c930:	d053      	beq.n	1000c9da <__aeabi_dsub+0x446>
1000c932:	4cc7      	ldr	r4, [pc, #796]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000c934:	42a0      	cmp	r0, r4
1000c936:	d100      	bne.n	1000c93a <__aeabi_dsub+0x3a6>
1000c938:	e0b0      	b.n	1000ca9c <__aeabi_dsub+0x508>
1000c93a:	2480      	movs	r4, #128	; 0x80
1000c93c:	4271      	negs	r1, r6
1000c93e:	4689      	mov	r9, r1
1000c940:	0424      	lsls	r4, r4, #16
1000c942:	4327      	orrs	r7, r4
1000c944:	4649      	mov	r1, r9
1000c946:	2938      	cmp	r1, #56	; 0x38
1000c948:	dd00      	ble.n	1000c94c <__aeabi_dsub+0x3b8>
1000c94a:	e0cd      	b.n	1000cae8 <__aeabi_dsub+0x554>
1000c94c:	291f      	cmp	r1, #31
1000c94e:	dd00      	ble.n	1000c952 <__aeabi_dsub+0x3be>
1000c950:	e159      	b.n	1000cc06 <__aeabi_dsub+0x672>
1000c952:	2420      	movs	r4, #32
1000c954:	1c3e      	adds	r6, r7, #0
1000c956:	1a61      	subs	r1, r4, r1
1000c958:	408e      	lsls	r6, r1
1000c95a:	468a      	mov	sl, r1
1000c95c:	46b0      	mov	r8, r6
1000c95e:	4649      	mov	r1, r9
1000c960:	1c2e      	adds	r6, r5, #0
1000c962:	40ce      	lsrs	r6, r1
1000c964:	4651      	mov	r1, sl
1000c966:	46b4      	mov	ip, r6
1000c968:	408d      	lsls	r5, r1
1000c96a:	4664      	mov	r4, ip
1000c96c:	4646      	mov	r6, r8
1000c96e:	4649      	mov	r1, r9
1000c970:	4326      	orrs	r6, r4
1000c972:	1e6c      	subs	r4, r5, #1
1000c974:	41a5      	sbcs	r5, r4
1000c976:	40cf      	lsrs	r7, r1
1000c978:	4335      	orrs	r5, r6
1000c97a:	9901      	ldr	r1, [sp, #4]
1000c97c:	1bd7      	subs	r7, r2, r7
1000c97e:	468c      	mov	ip, r1
1000c980:	1b4d      	subs	r5, r1, r5
1000c982:	45ac      	cmp	ip, r5
1000c984:	4192      	sbcs	r2, r2
1000c986:	4252      	negs	r2, r2
1000c988:	1abf      	subs	r7, r7, r2
1000c98a:	1c04      	adds	r4, r0, #0
1000c98c:	4698      	mov	r8, r3
1000c98e:	e696      	b.n	1000c6be <__aeabi_dsub+0x12a>
1000c990:	4663      	mov	r3, ip
1000c992:	4665      	mov	r5, ip
1000c994:	4333      	orrs	r3, r6
1000c996:	d000      	beq.n	1000c99a <__aeabi_dsub+0x406>
1000c998:	e696      	b.n	1000c6c8 <__aeabi_dsub+0x134>
1000c99a:	2600      	movs	r6, #0
1000c99c:	2700      	movs	r7, #0
1000c99e:	2400      	movs	r4, #0
1000c9a0:	2500      	movs	r5, #0
1000c9a2:	e6c4      	b.n	1000c72e <__aeabi_dsub+0x19a>
1000c9a4:	2b1f      	cmp	r3, #31
1000c9a6:	dc61      	bgt.n	1000ca6c <__aeabi_dsub+0x4d8>
1000c9a8:	2020      	movs	r0, #32
1000c9aa:	1ac3      	subs	r3, r0, r3
1000c9ac:	469b      	mov	fp, r3
1000c9ae:	1c13      	adds	r3, r2, #0
1000c9b0:	4659      	mov	r1, fp
1000c9b2:	408b      	lsls	r3, r1
1000c9b4:	4651      	mov	r1, sl
1000c9b6:	4699      	mov	r9, r3
1000c9b8:	9b01      	ldr	r3, [sp, #4]
1000c9ba:	40cb      	lsrs	r3, r1
1000c9bc:	469c      	mov	ip, r3
1000c9be:	464b      	mov	r3, r9
1000c9c0:	4660      	mov	r0, ip
1000c9c2:	4303      	orrs	r3, r0
1000c9c4:	469c      	mov	ip, r3
1000c9c6:	465b      	mov	r3, fp
1000c9c8:	9901      	ldr	r1, [sp, #4]
1000c9ca:	4099      	lsls	r1, r3
1000c9cc:	4663      	mov	r3, ip
1000c9ce:	1e48      	subs	r0, r1, #1
1000c9d0:	4181      	sbcs	r1, r0
1000c9d2:	4319      	orrs	r1, r3
1000c9d4:	4653      	mov	r3, sl
1000c9d6:	40da      	lsrs	r2, r3
1000c9d8:	e6cd      	b.n	1000c776 <__aeabi_dsub+0x1e2>
1000c9da:	1c3c      	adds	r4, r7, #0
1000c9dc:	432c      	orrs	r4, r5
1000c9de:	d05d      	beq.n	1000ca9c <__aeabi_dsub+0x508>
1000c9e0:	43f1      	mvns	r1, r6
1000c9e2:	4689      	mov	r9, r1
1000c9e4:	2900      	cmp	r1, #0
1000c9e6:	d155      	bne.n	1000ca94 <__aeabi_dsub+0x500>
1000c9e8:	9901      	ldr	r1, [sp, #4]
1000c9ea:	1bd2      	subs	r2, r2, r7
1000c9ec:	468c      	mov	ip, r1
1000c9ee:	1b4d      	subs	r5, r1, r5
1000c9f0:	45ac      	cmp	ip, r5
1000c9f2:	4189      	sbcs	r1, r1
1000c9f4:	4249      	negs	r1, r1
1000c9f6:	1a57      	subs	r7, r2, r1
1000c9f8:	1c04      	adds	r4, r0, #0
1000c9fa:	4698      	mov	r8, r3
1000c9fc:	e65f      	b.n	1000c6be <__aeabi_dsub+0x12a>
1000c9fe:	4894      	ldr	r0, [pc, #592]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000ca00:	4284      	cmp	r4, r0
1000ca02:	d000      	beq.n	1000ca06 <__aeabi_dsub+0x472>
1000ca04:	e6ad      	b.n	1000c762 <__aeabi_dsub+0x1ce>
1000ca06:	e5f7      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000ca08:	2200      	movs	r2, #0
1000ca0a:	e771      	b.n	1000c8f0 <__aeabi_dsub+0x35c>
1000ca0c:	2300      	movs	r3, #0
1000ca0e:	e787      	b.n	1000c920 <__aeabi_dsub+0x38c>
1000ca10:	1c3b      	adds	r3, r7, #0
1000ca12:	432b      	orrs	r3, r5
1000ca14:	2c00      	cmp	r4, #0
1000ca16:	d000      	beq.n	1000ca1a <__aeabi_dsub+0x486>
1000ca18:	e0da      	b.n	1000cbd0 <__aeabi_dsub+0x63c>
1000ca1a:	2b00      	cmp	r3, #0
1000ca1c:	d100      	bne.n	1000ca20 <__aeabi_dsub+0x48c>
1000ca1e:	e113      	b.n	1000cc48 <__aeabi_dsub+0x6b4>
1000ca20:	1c13      	adds	r3, r2, #0
1000ca22:	9901      	ldr	r1, [sp, #4]
1000ca24:	430b      	orrs	r3, r1
1000ca26:	d100      	bne.n	1000ca2a <__aeabi_dsub+0x496>
1000ca28:	e5e6      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000ca2a:	1949      	adds	r1, r1, r5
1000ca2c:	42a9      	cmp	r1, r5
1000ca2e:	419b      	sbcs	r3, r3
1000ca30:	19d2      	adds	r2, r2, r7
1000ca32:	425b      	negs	r3, r3
1000ca34:	18d7      	adds	r7, r2, r3
1000ca36:	023b      	lsls	r3, r7, #8
1000ca38:	d400      	bmi.n	1000ca3c <__aeabi_dsub+0x4a8>
1000ca3a:	e121      	b.n	1000cc80 <__aeabi_dsub+0x6ec>
1000ca3c:	4b85      	ldr	r3, [pc, #532]	; (1000cc54 <__aeabi_dsub+0x6c0>)
1000ca3e:	1c0d      	adds	r5, r1, #0
1000ca40:	401f      	ands	r7, r3
1000ca42:	1c04      	adds	r4, r0, #0
1000ca44:	e5d8      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000ca46:	1c38      	adds	r0, r7, #0
1000ca48:	4328      	orrs	r0, r5
1000ca4a:	2c00      	cmp	r4, #0
1000ca4c:	d140      	bne.n	1000cad0 <__aeabi_dsub+0x53c>
1000ca4e:	2800      	cmp	r0, #0
1000ca50:	d000      	beq.n	1000ca54 <__aeabi_dsub+0x4c0>
1000ca52:	e083      	b.n	1000cb5c <__aeabi_dsub+0x5c8>
1000ca54:	1c10      	adds	r0, r2, #0
1000ca56:	9901      	ldr	r1, [sp, #4]
1000ca58:	4308      	orrs	r0, r1
1000ca5a:	d003      	beq.n	1000ca64 <__aeabi_dsub+0x4d0>
1000ca5c:	1c17      	adds	r7, r2, #0
1000ca5e:	1c0d      	adds	r5, r1, #0
1000ca60:	4698      	mov	r8, r3
1000ca62:	e5c9      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000ca64:	2600      	movs	r6, #0
1000ca66:	2700      	movs	r7, #0
1000ca68:	2500      	movs	r5, #0
1000ca6a:	e660      	b.n	1000c72e <__aeabi_dsub+0x19a>
1000ca6c:	4650      	mov	r0, sl
1000ca6e:	1c13      	adds	r3, r2, #0
1000ca70:	3820      	subs	r0, #32
1000ca72:	40c3      	lsrs	r3, r0
1000ca74:	1c18      	adds	r0, r3, #0
1000ca76:	4653      	mov	r3, sl
1000ca78:	2b20      	cmp	r3, #32
1000ca7a:	d100      	bne.n	1000ca7e <__aeabi_dsub+0x4ea>
1000ca7c:	e0c1      	b.n	1000cc02 <__aeabi_dsub+0x66e>
1000ca7e:	2340      	movs	r3, #64	; 0x40
1000ca80:	4651      	mov	r1, sl
1000ca82:	1a5b      	subs	r3, r3, r1
1000ca84:	409a      	lsls	r2, r3
1000ca86:	9901      	ldr	r1, [sp, #4]
1000ca88:	4311      	orrs	r1, r2
1000ca8a:	1e4a      	subs	r2, r1, #1
1000ca8c:	4191      	sbcs	r1, r2
1000ca8e:	2200      	movs	r2, #0
1000ca90:	4301      	orrs	r1, r0
1000ca92:	e670      	b.n	1000c776 <__aeabi_dsub+0x1e2>
1000ca94:	4c6e      	ldr	r4, [pc, #440]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000ca96:	42a0      	cmp	r0, r4
1000ca98:	d000      	beq.n	1000ca9c <__aeabi_dsub+0x508>
1000ca9a:	e753      	b.n	1000c944 <__aeabi_dsub+0x3b0>
1000ca9c:	1c17      	adds	r7, r2, #0
1000ca9e:	9d01      	ldr	r5, [sp, #4]
1000caa0:	1c04      	adds	r4, r0, #0
1000caa2:	4698      	mov	r8, r3
1000caa4:	e5a8      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000caa6:	2c00      	cmp	r4, #0
1000caa8:	d128      	bne.n	1000cafc <__aeabi_dsub+0x568>
1000caaa:	1c3c      	adds	r4, r7, #0
1000caac:	432c      	orrs	r4, r5
1000caae:	d100      	bne.n	1000cab2 <__aeabi_dsub+0x51e>
1000cab0:	e08a      	b.n	1000cbc8 <__aeabi_dsub+0x634>
1000cab2:	43db      	mvns	r3, r3
1000cab4:	469a      	mov	sl, r3
1000cab6:	2b00      	cmp	r3, #0
1000cab8:	d000      	beq.n	1000cabc <__aeabi_dsub+0x528>
1000caba:	e082      	b.n	1000cbc2 <__aeabi_dsub+0x62e>
1000cabc:	9b01      	ldr	r3, [sp, #4]
1000cabe:	19d2      	adds	r2, r2, r7
1000cac0:	469c      	mov	ip, r3
1000cac2:	4465      	add	r5, ip
1000cac4:	429d      	cmp	r5, r3
1000cac6:	4189      	sbcs	r1, r1
1000cac8:	4249      	negs	r1, r1
1000caca:	1857      	adds	r7, r2, r1
1000cacc:	1c04      	adds	r4, r0, #0
1000cace:	e659      	b.n	1000c784 <__aeabi_dsub+0x1f0>
1000cad0:	2800      	cmp	r0, #0
1000cad2:	d15b      	bne.n	1000cb8c <__aeabi_dsub+0x5f8>
1000cad4:	1c10      	adds	r0, r2, #0
1000cad6:	9901      	ldr	r1, [sp, #4]
1000cad8:	4308      	orrs	r0, r1
1000cada:	d100      	bne.n	1000cade <__aeabi_dsub+0x54a>
1000cadc:	e0a4      	b.n	1000cc28 <__aeabi_dsub+0x694>
1000cade:	1c17      	adds	r7, r2, #0
1000cae0:	1c0d      	adds	r5, r1, #0
1000cae2:	4698      	mov	r8, r3
1000cae4:	4c5a      	ldr	r4, [pc, #360]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cae6:	e587      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cae8:	433d      	orrs	r5, r7
1000caea:	1e6f      	subs	r7, r5, #1
1000caec:	41bd      	sbcs	r5, r7
1000caee:	2700      	movs	r7, #0
1000caf0:	b2ed      	uxtb	r5, r5
1000caf2:	e742      	b.n	1000c97a <__aeabi_dsub+0x3e6>
1000caf4:	1c04      	adds	r4, r0, #0
1000caf6:	2700      	movs	r7, #0
1000caf8:	2500      	movs	r5, #0
1000cafa:	e618      	b.n	1000c72e <__aeabi_dsub+0x19a>
1000cafc:	4c54      	ldr	r4, [pc, #336]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cafe:	42a0      	cmp	r0, r4
1000cb00:	d062      	beq.n	1000cbc8 <__aeabi_dsub+0x634>
1000cb02:	4653      	mov	r3, sl
1000cb04:	2480      	movs	r4, #128	; 0x80
1000cb06:	425b      	negs	r3, r3
1000cb08:	469a      	mov	sl, r3
1000cb0a:	0424      	lsls	r4, r4, #16
1000cb0c:	4327      	orrs	r7, r4
1000cb0e:	4653      	mov	r3, sl
1000cb10:	2b38      	cmp	r3, #56	; 0x38
1000cb12:	dd00      	ble.n	1000cb16 <__aeabi_dsub+0x582>
1000cb14:	e08e      	b.n	1000cc34 <__aeabi_dsub+0x6a0>
1000cb16:	2b1f      	cmp	r3, #31
1000cb18:	dd00      	ble.n	1000cb1c <__aeabi_dsub+0x588>
1000cb1a:	e09d      	b.n	1000cc58 <__aeabi_dsub+0x6c4>
1000cb1c:	2420      	movs	r4, #32
1000cb1e:	1ae3      	subs	r3, r4, r3
1000cb20:	469b      	mov	fp, r3
1000cb22:	1c3b      	adds	r3, r7, #0
1000cb24:	4659      	mov	r1, fp
1000cb26:	408b      	lsls	r3, r1
1000cb28:	4651      	mov	r1, sl
1000cb2a:	4699      	mov	r9, r3
1000cb2c:	1c2b      	adds	r3, r5, #0
1000cb2e:	40cb      	lsrs	r3, r1
1000cb30:	469c      	mov	ip, r3
1000cb32:	464b      	mov	r3, r9
1000cb34:	4664      	mov	r4, ip
1000cb36:	4323      	orrs	r3, r4
1000cb38:	469c      	mov	ip, r3
1000cb3a:	465b      	mov	r3, fp
1000cb3c:	409d      	lsls	r5, r3
1000cb3e:	4663      	mov	r3, ip
1000cb40:	1e6c      	subs	r4, r5, #1
1000cb42:	41a5      	sbcs	r5, r4
1000cb44:	40cf      	lsrs	r7, r1
1000cb46:	431d      	orrs	r5, r3
1000cb48:	9b01      	ldr	r3, [sp, #4]
1000cb4a:	18bf      	adds	r7, r7, r2
1000cb4c:	469c      	mov	ip, r3
1000cb4e:	4465      	add	r5, ip
1000cb50:	429d      	cmp	r5, r3
1000cb52:	4192      	sbcs	r2, r2
1000cb54:	4252      	negs	r2, r2
1000cb56:	18bf      	adds	r7, r7, r2
1000cb58:	1c04      	adds	r4, r0, #0
1000cb5a:	e613      	b.n	1000c784 <__aeabi_dsub+0x1f0>
1000cb5c:	1c10      	adds	r0, r2, #0
1000cb5e:	9901      	ldr	r1, [sp, #4]
1000cb60:	4308      	orrs	r0, r1
1000cb62:	d100      	bne.n	1000cb66 <__aeabi_dsub+0x5d2>
1000cb64:	e548      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cb66:	1a68      	subs	r0, r5, r1
1000cb68:	4684      	mov	ip, r0
1000cb6a:	4285      	cmp	r5, r0
1000cb6c:	4180      	sbcs	r0, r0
1000cb6e:	1abe      	subs	r6, r7, r2
1000cb70:	4240      	negs	r0, r0
1000cb72:	1a30      	subs	r0, r6, r0
1000cb74:	0206      	lsls	r6, r0, #8
1000cb76:	d400      	bmi.n	1000cb7a <__aeabi_dsub+0x5e6>
1000cb78:	e647      	b.n	1000c80a <__aeabi_dsub+0x276>
1000cb7a:	468c      	mov	ip, r1
1000cb7c:	1b4d      	subs	r5, r1, r5
1000cb7e:	45ac      	cmp	ip, r5
1000cb80:	4189      	sbcs	r1, r1
1000cb82:	1bd2      	subs	r2, r2, r7
1000cb84:	4249      	negs	r1, r1
1000cb86:	1a57      	subs	r7, r2, r1
1000cb88:	4698      	mov	r8, r3
1000cb8a:	e535      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cb8c:	1c10      	adds	r0, r2, #0
1000cb8e:	9901      	ldr	r1, [sp, #4]
1000cb90:	4308      	orrs	r0, r1
1000cb92:	d034      	beq.n	1000cbfe <__aeabi_dsub+0x66a>
1000cb94:	2480      	movs	r4, #128	; 0x80
1000cb96:	0778      	lsls	r0, r7, #29
1000cb98:	08ed      	lsrs	r5, r5, #3
1000cb9a:	08ff      	lsrs	r7, r7, #3
1000cb9c:	0324      	lsls	r4, r4, #12
1000cb9e:	4328      	orrs	r0, r5
1000cba0:	4227      	tst	r7, r4
1000cba2:	d008      	beq.n	1000cbb6 <__aeabi_dsub+0x622>
1000cba4:	08d6      	lsrs	r6, r2, #3
1000cba6:	4226      	tst	r6, r4
1000cba8:	d105      	bne.n	1000cbb6 <__aeabi_dsub+0x622>
1000cbaa:	08c9      	lsrs	r1, r1, #3
1000cbac:	0752      	lsls	r2, r2, #29
1000cbae:	430a      	orrs	r2, r1
1000cbb0:	1c10      	adds	r0, r2, #0
1000cbb2:	1c37      	adds	r7, r6, #0
1000cbb4:	4698      	mov	r8, r3
1000cbb6:	00ff      	lsls	r7, r7, #3
1000cbb8:	0f42      	lsrs	r2, r0, #29
1000cbba:	4317      	orrs	r7, r2
1000cbbc:	00c5      	lsls	r5, r0, #3
1000cbbe:	4c24      	ldr	r4, [pc, #144]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cbc0:	e51a      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cbc2:	4c23      	ldr	r4, [pc, #140]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cbc4:	42a0      	cmp	r0, r4
1000cbc6:	d1a2      	bne.n	1000cb0e <__aeabi_dsub+0x57a>
1000cbc8:	1c17      	adds	r7, r2, #0
1000cbca:	9d01      	ldr	r5, [sp, #4]
1000cbcc:	1c04      	adds	r4, r0, #0
1000cbce:	e513      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cbd0:	2b00      	cmp	r3, #0
1000cbd2:	d035      	beq.n	1000cc40 <__aeabi_dsub+0x6ac>
1000cbd4:	1c13      	adds	r3, r2, #0
1000cbd6:	9901      	ldr	r1, [sp, #4]
1000cbd8:	430b      	orrs	r3, r1
1000cbda:	d010      	beq.n	1000cbfe <__aeabi_dsub+0x66a>
1000cbdc:	2480      	movs	r4, #128	; 0x80
1000cbde:	0778      	lsls	r0, r7, #29
1000cbe0:	08ed      	lsrs	r5, r5, #3
1000cbe2:	08ff      	lsrs	r7, r7, #3
1000cbe4:	0324      	lsls	r4, r4, #12
1000cbe6:	4328      	orrs	r0, r5
1000cbe8:	4227      	tst	r7, r4
1000cbea:	d0e4      	beq.n	1000cbb6 <__aeabi_dsub+0x622>
1000cbec:	08d3      	lsrs	r3, r2, #3
1000cbee:	4223      	tst	r3, r4
1000cbf0:	d1e1      	bne.n	1000cbb6 <__aeabi_dsub+0x622>
1000cbf2:	08c9      	lsrs	r1, r1, #3
1000cbf4:	0752      	lsls	r2, r2, #29
1000cbf6:	430a      	orrs	r2, r1
1000cbf8:	1c10      	adds	r0, r2, #0
1000cbfa:	1c1f      	adds	r7, r3, #0
1000cbfc:	e7db      	b.n	1000cbb6 <__aeabi_dsub+0x622>
1000cbfe:	4c14      	ldr	r4, [pc, #80]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cc00:	e4fa      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cc02:	2200      	movs	r2, #0
1000cc04:	e73f      	b.n	1000ca86 <__aeabi_dsub+0x4f2>
1000cc06:	464c      	mov	r4, r9
1000cc08:	1c3e      	adds	r6, r7, #0
1000cc0a:	3c20      	subs	r4, #32
1000cc0c:	40e6      	lsrs	r6, r4
1000cc0e:	4649      	mov	r1, r9
1000cc10:	1c34      	adds	r4, r6, #0
1000cc12:	2920      	cmp	r1, #32
1000cc14:	d032      	beq.n	1000cc7c <__aeabi_dsub+0x6e8>
1000cc16:	2640      	movs	r6, #64	; 0x40
1000cc18:	1a76      	subs	r6, r6, r1
1000cc1a:	40b7      	lsls	r7, r6
1000cc1c:	433d      	orrs	r5, r7
1000cc1e:	1e6f      	subs	r7, r5, #1
1000cc20:	41bd      	sbcs	r5, r7
1000cc22:	2700      	movs	r7, #0
1000cc24:	4325      	orrs	r5, r4
1000cc26:	e6a8      	b.n	1000c97a <__aeabi_dsub+0x3e6>
1000cc28:	2780      	movs	r7, #128	; 0x80
1000cc2a:	2600      	movs	r6, #0
1000cc2c:	03ff      	lsls	r7, r7, #15
1000cc2e:	4c08      	ldr	r4, [pc, #32]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cc30:	2500      	movs	r5, #0
1000cc32:	e57c      	b.n	1000c72e <__aeabi_dsub+0x19a>
1000cc34:	433d      	orrs	r5, r7
1000cc36:	1e6f      	subs	r7, r5, #1
1000cc38:	41bd      	sbcs	r5, r7
1000cc3a:	2700      	movs	r7, #0
1000cc3c:	b2ed      	uxtb	r5, r5
1000cc3e:	e783      	b.n	1000cb48 <__aeabi_dsub+0x5b4>
1000cc40:	1c17      	adds	r7, r2, #0
1000cc42:	9d01      	ldr	r5, [sp, #4]
1000cc44:	4c02      	ldr	r4, [pc, #8]	; (1000cc50 <__aeabi_dsub+0x6bc>)
1000cc46:	e4d7      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cc48:	1c17      	adds	r7, r2, #0
1000cc4a:	9d01      	ldr	r5, [sp, #4]
1000cc4c:	e4d4      	b.n	1000c5f8 <__aeabi_dsub+0x64>
1000cc4e:	46c0      	nop			; (mov r8, r8)
1000cc50:	000007ff 	.word	0x000007ff
1000cc54:	ff7fffff 	.word	0xff7fffff
1000cc58:	4654      	mov	r4, sl
1000cc5a:	1c3b      	adds	r3, r7, #0
1000cc5c:	3c20      	subs	r4, #32
1000cc5e:	40e3      	lsrs	r3, r4
1000cc60:	1c1c      	adds	r4, r3, #0
1000cc62:	4653      	mov	r3, sl
1000cc64:	2b20      	cmp	r3, #32
1000cc66:	d00d      	beq.n	1000cc84 <__aeabi_dsub+0x6f0>
1000cc68:	2340      	movs	r3, #64	; 0x40
1000cc6a:	4651      	mov	r1, sl
1000cc6c:	1a5b      	subs	r3, r3, r1
1000cc6e:	409f      	lsls	r7, r3
1000cc70:	433d      	orrs	r5, r7
1000cc72:	1e6f      	subs	r7, r5, #1
1000cc74:	41bd      	sbcs	r5, r7
1000cc76:	2700      	movs	r7, #0
1000cc78:	4325      	orrs	r5, r4
1000cc7a:	e765      	b.n	1000cb48 <__aeabi_dsub+0x5b4>
1000cc7c:	2700      	movs	r7, #0
1000cc7e:	e7cd      	b.n	1000cc1c <__aeabi_dsub+0x688>
1000cc80:	1c0d      	adds	r5, r1, #0
1000cc82:	e5c8      	b.n	1000c816 <__aeabi_dsub+0x282>
1000cc84:	2700      	movs	r7, #0
1000cc86:	e7f3      	b.n	1000cc70 <__aeabi_dsub+0x6dc>

1000cc88 <__aeabi_f2d>:
1000cc88:	0042      	lsls	r2, r0, #1
1000cc8a:	0e12      	lsrs	r2, r2, #24
1000cc8c:	1c51      	adds	r1, r2, #1
1000cc8e:	b538      	push	{r3, r4, r5, lr}
1000cc90:	b2c9      	uxtb	r1, r1
1000cc92:	0243      	lsls	r3, r0, #9
1000cc94:	0a5d      	lsrs	r5, r3, #9
1000cc96:	0fc4      	lsrs	r4, r0, #31
1000cc98:	2901      	cmp	r1, #1
1000cc9a:	dd15      	ble.n	1000ccc8 <__aeabi_f2d+0x40>
1000cc9c:	21e0      	movs	r1, #224	; 0xe0
1000cc9e:	0089      	lsls	r1, r1, #2
1000cca0:	468c      	mov	ip, r1
1000cca2:	076d      	lsls	r5, r5, #29
1000cca4:	0b1b      	lsrs	r3, r3, #12
1000cca6:	4462      	add	r2, ip
1000cca8:	2100      	movs	r1, #0
1000ccaa:	1c28      	adds	r0, r5, #0
1000ccac:	0d0d      	lsrs	r5, r1, #20
1000ccae:	052d      	lsls	r5, r5, #20
1000ccb0:	432b      	orrs	r3, r5
1000ccb2:	4d1c      	ldr	r5, [pc, #112]	; (1000cd24 <__aeabi_f2d+0x9c>)
1000ccb4:	0552      	lsls	r2, r2, #21
1000ccb6:	402b      	ands	r3, r5
1000ccb8:	0852      	lsrs	r2, r2, #1
1000ccba:	4313      	orrs	r3, r2
1000ccbc:	005b      	lsls	r3, r3, #1
1000ccbe:	07e4      	lsls	r4, r4, #31
1000ccc0:	085b      	lsrs	r3, r3, #1
1000ccc2:	4323      	orrs	r3, r4
1000ccc4:	1c19      	adds	r1, r3, #0
1000ccc6:	bd38      	pop	{r3, r4, r5, pc}
1000ccc8:	2a00      	cmp	r2, #0
1000ccca:	d115      	bne.n	1000ccf8 <__aeabi_f2d+0x70>
1000cccc:	2d00      	cmp	r5, #0
1000ccce:	d01f      	beq.n	1000cd10 <__aeabi_f2d+0x88>
1000ccd0:	1c28      	adds	r0, r5, #0
1000ccd2:	f000 f8bd 	bl	1000ce50 <__clzsi2>
1000ccd6:	280a      	cmp	r0, #10
1000ccd8:	dc1d      	bgt.n	1000cd16 <__aeabi_f2d+0x8e>
1000ccda:	230b      	movs	r3, #11
1000ccdc:	1c2a      	adds	r2, r5, #0
1000ccde:	1a1b      	subs	r3, r3, r0
1000cce0:	40da      	lsrs	r2, r3
1000cce2:	1c13      	adds	r3, r2, #0
1000cce4:	1c02      	adds	r2, r0, #0
1000cce6:	3215      	adds	r2, #21
1000cce8:	4095      	lsls	r5, r2
1000ccea:	4a0f      	ldr	r2, [pc, #60]	; (1000cd28 <__aeabi_f2d+0xa0>)
1000ccec:	031b      	lsls	r3, r3, #12
1000ccee:	1a12      	subs	r2, r2, r0
1000ccf0:	0552      	lsls	r2, r2, #21
1000ccf2:	0b1b      	lsrs	r3, r3, #12
1000ccf4:	0d52      	lsrs	r2, r2, #21
1000ccf6:	e7d7      	b.n	1000cca8 <__aeabi_f2d+0x20>
1000ccf8:	2d00      	cmp	r5, #0
1000ccfa:	d006      	beq.n	1000cd0a <__aeabi_f2d+0x82>
1000ccfc:	2280      	movs	r2, #128	; 0x80
1000ccfe:	0b1b      	lsrs	r3, r3, #12
1000cd00:	0312      	lsls	r2, r2, #12
1000cd02:	4313      	orrs	r3, r2
1000cd04:	076d      	lsls	r5, r5, #29
1000cd06:	4a09      	ldr	r2, [pc, #36]	; (1000cd2c <__aeabi_f2d+0xa4>)
1000cd08:	e7ce      	b.n	1000cca8 <__aeabi_f2d+0x20>
1000cd0a:	4a08      	ldr	r2, [pc, #32]	; (1000cd2c <__aeabi_f2d+0xa4>)
1000cd0c:	2300      	movs	r3, #0
1000cd0e:	e7cb      	b.n	1000cca8 <__aeabi_f2d+0x20>
1000cd10:	2200      	movs	r2, #0
1000cd12:	2300      	movs	r3, #0
1000cd14:	e7c8      	b.n	1000cca8 <__aeabi_f2d+0x20>
1000cd16:	1c03      	adds	r3, r0, #0
1000cd18:	3b0b      	subs	r3, #11
1000cd1a:	409d      	lsls	r5, r3
1000cd1c:	1c2b      	adds	r3, r5, #0
1000cd1e:	2500      	movs	r5, #0
1000cd20:	e7e3      	b.n	1000ccea <__aeabi_f2d+0x62>
1000cd22:	46c0      	nop			; (mov r8, r8)
1000cd24:	800fffff 	.word	0x800fffff
1000cd28:	00000389 	.word	0x00000389
1000cd2c:	000007ff 	.word	0x000007ff

1000cd30 <__aeabi_d2f>:
1000cd30:	b570      	push	{r4, r5, r6, lr}
1000cd32:	030b      	lsls	r3, r1, #12
1000cd34:	004d      	lsls	r5, r1, #1
1000cd36:	0f44      	lsrs	r4, r0, #29
1000cd38:	0d6d      	lsrs	r5, r5, #21
1000cd3a:	0a5b      	lsrs	r3, r3, #9
1000cd3c:	4323      	orrs	r3, r4
1000cd3e:	1c6c      	adds	r4, r5, #1
1000cd40:	0564      	lsls	r4, r4, #21
1000cd42:	0fc9      	lsrs	r1, r1, #31
1000cd44:	00c2      	lsls	r2, r0, #3
1000cd46:	0d64      	lsrs	r4, r4, #21
1000cd48:	2c01      	cmp	r4, #1
1000cd4a:	dd2a      	ble.n	1000cda2 <__aeabi_d2f+0x72>
1000cd4c:	4c3b      	ldr	r4, [pc, #236]	; (1000ce3c <__aeabi_d2f+0x10c>)
1000cd4e:	192c      	adds	r4, r5, r4
1000cd50:	2cfe      	cmp	r4, #254	; 0xfe
1000cd52:	dc1a      	bgt.n	1000cd8a <__aeabi_d2f+0x5a>
1000cd54:	2c00      	cmp	r4, #0
1000cd56:	dd35      	ble.n	1000cdc4 <__aeabi_d2f+0x94>
1000cd58:	0180      	lsls	r0, r0, #6
1000cd5a:	1e45      	subs	r5, r0, #1
1000cd5c:	41a8      	sbcs	r0, r5
1000cd5e:	00db      	lsls	r3, r3, #3
1000cd60:	4303      	orrs	r3, r0
1000cd62:	0f52      	lsrs	r2, r2, #29
1000cd64:	4313      	orrs	r3, r2
1000cd66:	075a      	lsls	r2, r3, #29
1000cd68:	d004      	beq.n	1000cd74 <__aeabi_d2f+0x44>
1000cd6a:	220f      	movs	r2, #15
1000cd6c:	401a      	ands	r2, r3
1000cd6e:	2a04      	cmp	r2, #4
1000cd70:	d000      	beq.n	1000cd74 <__aeabi_d2f+0x44>
1000cd72:	3304      	adds	r3, #4
1000cd74:	2280      	movs	r2, #128	; 0x80
1000cd76:	04d2      	lsls	r2, r2, #19
1000cd78:	401a      	ands	r2, r3
1000cd7a:	d027      	beq.n	1000cdcc <__aeabi_d2f+0x9c>
1000cd7c:	3401      	adds	r4, #1
1000cd7e:	2cff      	cmp	r4, #255	; 0xff
1000cd80:	d003      	beq.n	1000cd8a <__aeabi_d2f+0x5a>
1000cd82:	019b      	lsls	r3, r3, #6
1000cd84:	0a5b      	lsrs	r3, r3, #9
1000cd86:	b2e4      	uxtb	r4, r4
1000cd88:	e001      	b.n	1000cd8e <__aeabi_d2f+0x5e>
1000cd8a:	24ff      	movs	r4, #255	; 0xff
1000cd8c:	2300      	movs	r3, #0
1000cd8e:	025b      	lsls	r3, r3, #9
1000cd90:	05e4      	lsls	r4, r4, #23
1000cd92:	0a5b      	lsrs	r3, r3, #9
1000cd94:	4323      	orrs	r3, r4
1000cd96:	005b      	lsls	r3, r3, #1
1000cd98:	07c9      	lsls	r1, r1, #31
1000cd9a:	085b      	lsrs	r3, r3, #1
1000cd9c:	430b      	orrs	r3, r1
1000cd9e:	1c18      	adds	r0, r3, #0
1000cda0:	bd70      	pop	{r4, r5, r6, pc}
1000cda2:	2d00      	cmp	r5, #0
1000cda4:	d106      	bne.n	1000cdb4 <__aeabi_d2f+0x84>
1000cda6:	4313      	orrs	r3, r2
1000cda8:	d10e      	bne.n	1000cdc8 <__aeabi_d2f+0x98>
1000cdaa:	2400      	movs	r4, #0
1000cdac:	025b      	lsls	r3, r3, #9
1000cdae:	0a5b      	lsrs	r3, r3, #9
1000cdb0:	b2e4      	uxtb	r4, r4
1000cdb2:	e7ec      	b.n	1000cd8e <__aeabi_d2f+0x5e>
1000cdb4:	431a      	orrs	r2, r3
1000cdb6:	d0e8      	beq.n	1000cd8a <__aeabi_d2f+0x5a>
1000cdb8:	2080      	movs	r0, #128	; 0x80
1000cdba:	00db      	lsls	r3, r3, #3
1000cdbc:	0480      	lsls	r0, r0, #18
1000cdbe:	4303      	orrs	r3, r0
1000cdc0:	24ff      	movs	r4, #255	; 0xff
1000cdc2:	e7d0      	b.n	1000cd66 <__aeabi_d2f+0x36>
1000cdc4:	3417      	adds	r4, #23
1000cdc6:	da0c      	bge.n	1000cde2 <__aeabi_d2f+0xb2>
1000cdc8:	2305      	movs	r3, #5
1000cdca:	2400      	movs	r4, #0
1000cdcc:	08db      	lsrs	r3, r3, #3
1000cdce:	2cff      	cmp	r4, #255	; 0xff
1000cdd0:	d1ec      	bne.n	1000cdac <__aeabi_d2f+0x7c>
1000cdd2:	2b00      	cmp	r3, #0
1000cdd4:	d02d      	beq.n	1000ce32 <__aeabi_d2f+0x102>
1000cdd6:	2280      	movs	r2, #128	; 0x80
1000cdd8:	03d2      	lsls	r2, r2, #15
1000cdda:	4313      	orrs	r3, r2
1000cddc:	025b      	lsls	r3, r3, #9
1000cdde:	0a5b      	lsrs	r3, r3, #9
1000cde0:	e7d5      	b.n	1000cd8e <__aeabi_d2f+0x5e>
1000cde2:	2480      	movs	r4, #128	; 0x80
1000cde4:	4816      	ldr	r0, [pc, #88]	; (1000ce40 <__aeabi_d2f+0x110>)
1000cde6:	0424      	lsls	r4, r4, #16
1000cde8:	4323      	orrs	r3, r4
1000cdea:	1b40      	subs	r0, r0, r5
1000cdec:	281f      	cmp	r0, #31
1000cdee:	dc0d      	bgt.n	1000ce0c <__aeabi_d2f+0xdc>
1000cdf0:	4c14      	ldr	r4, [pc, #80]	; (1000ce44 <__aeabi_d2f+0x114>)
1000cdf2:	46a4      	mov	ip, r4
1000cdf4:	4465      	add	r5, ip
1000cdf6:	40ab      	lsls	r3, r5
1000cdf8:	1c1c      	adds	r4, r3, #0
1000cdfa:	1c13      	adds	r3, r2, #0
1000cdfc:	40ab      	lsls	r3, r5
1000cdfe:	1e5d      	subs	r5, r3, #1
1000ce00:	41ab      	sbcs	r3, r5
1000ce02:	40c2      	lsrs	r2, r0
1000ce04:	4323      	orrs	r3, r4
1000ce06:	4313      	orrs	r3, r2
1000ce08:	2400      	movs	r4, #0
1000ce0a:	e7ac      	b.n	1000cd66 <__aeabi_d2f+0x36>
1000ce0c:	1c1e      	adds	r6, r3, #0
1000ce0e:	4c0e      	ldr	r4, [pc, #56]	; (1000ce48 <__aeabi_d2f+0x118>)
1000ce10:	1b64      	subs	r4, r4, r5
1000ce12:	40e6      	lsrs	r6, r4
1000ce14:	1c34      	adds	r4, r6, #0
1000ce16:	2820      	cmp	r0, #32
1000ce18:	d00d      	beq.n	1000ce36 <__aeabi_d2f+0x106>
1000ce1a:	480c      	ldr	r0, [pc, #48]	; (1000ce4c <__aeabi_d2f+0x11c>)
1000ce1c:	4684      	mov	ip, r0
1000ce1e:	4465      	add	r5, ip
1000ce20:	40ab      	lsls	r3, r5
1000ce22:	1c1d      	adds	r5, r3, #0
1000ce24:	432a      	orrs	r2, r5
1000ce26:	1e53      	subs	r3, r2, #1
1000ce28:	419a      	sbcs	r2, r3
1000ce2a:	1c13      	adds	r3, r2, #0
1000ce2c:	4323      	orrs	r3, r4
1000ce2e:	2400      	movs	r4, #0
1000ce30:	e799      	b.n	1000cd66 <__aeabi_d2f+0x36>
1000ce32:	2300      	movs	r3, #0
1000ce34:	e7ab      	b.n	1000cd8e <__aeabi_d2f+0x5e>
1000ce36:	2500      	movs	r5, #0
1000ce38:	e7f4      	b.n	1000ce24 <__aeabi_d2f+0xf4>
1000ce3a:	46c0      	nop			; (mov r8, r8)
1000ce3c:	fffffc80 	.word	0xfffffc80
1000ce40:	0000039e 	.word	0x0000039e
1000ce44:	fffffc82 	.word	0xfffffc82
1000ce48:	0000037e 	.word	0x0000037e
1000ce4c:	fffffca2 	.word	0xfffffca2

1000ce50 <__clzsi2>:
1000ce50:	211c      	movs	r1, #28
1000ce52:	2301      	movs	r3, #1
1000ce54:	041b      	lsls	r3, r3, #16
1000ce56:	4298      	cmp	r0, r3
1000ce58:	d301      	bcc.n	1000ce5e <__clzsi2+0xe>
1000ce5a:	0c00      	lsrs	r0, r0, #16
1000ce5c:	3910      	subs	r1, #16
1000ce5e:	0a1b      	lsrs	r3, r3, #8
1000ce60:	4298      	cmp	r0, r3
1000ce62:	d301      	bcc.n	1000ce68 <__clzsi2+0x18>
1000ce64:	0a00      	lsrs	r0, r0, #8
1000ce66:	3908      	subs	r1, #8
1000ce68:	091b      	lsrs	r3, r3, #4
1000ce6a:	4298      	cmp	r0, r3
1000ce6c:	d301      	bcc.n	1000ce72 <__clzsi2+0x22>
1000ce6e:	0900      	lsrs	r0, r0, #4
1000ce70:	3904      	subs	r1, #4
1000ce72:	a202      	add	r2, pc, #8	; (adr r2, 1000ce7c <__clzsi2+0x2c>)
1000ce74:	5c10      	ldrb	r0, [r2, r0]
1000ce76:	1840      	adds	r0, r0, r1
1000ce78:	4770      	bx	lr
1000ce7a:	46c0      	nop			; (mov r8, r8)
1000ce7c:	02020304 	.word	0x02020304
1000ce80:	01010101 	.word	0x01010101
	...

1000ce8c <gcvt>:
1000ce8c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000ce8e:	1c1c      	adds	r4, r3, #0
1000ce90:	b085      	sub	sp, #20
1000ce92:	2300      	movs	r3, #0
1000ce94:	1c15      	adds	r5, r2, #0
1000ce96:	2200      	movs	r2, #0
1000ce98:	1c06      	adds	r6, r0, #0
1000ce9a:	1c0f      	adds	r7, r1, #0
1000ce9c:	f7fd fd26 	bl	1000a8ec <__aeabi_dcmplt>
1000cea0:	1c23      	adds	r3, r4, #0
1000cea2:	2800      	cmp	r0, #0
1000cea4:	d003      	beq.n	1000ceae <gcvt+0x22>
1000cea6:	232d      	movs	r3, #45	; 0x2d
1000cea8:	3d01      	subs	r5, #1
1000ceaa:	7023      	strb	r3, [r4, #0]
1000ceac:	1c63      	adds	r3, r4, #1
1000ceae:	9301      	str	r3, [sp, #4]
1000ceb0:	2367      	movs	r3, #103	; 0x67
1000ceb2:	9302      	str	r3, [sp, #8]
1000ceb4:	2300      	movs	r3, #0
1000ceb6:	9303      	str	r3, [sp, #12]
1000ceb8:	4b05      	ldr	r3, [pc, #20]	; (1000ced0 <gcvt+0x44>)
1000ceba:	9500      	str	r5, [sp, #0]
1000cebc:	6818      	ldr	r0, [r3, #0]
1000cebe:	1c32      	adds	r2, r6, #0
1000cec0:	1c3b      	adds	r3, r7, #0
1000cec2:	f000 f969 	bl	1000d198 <_gcvt>
1000cec6:	2800      	cmp	r0, #0
1000cec8:	d000      	beq.n	1000cecc <gcvt+0x40>
1000ceca:	1c20      	adds	r0, r4, #0
1000cecc:	b005      	add	sp, #20
1000cece:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000ced0:	1000fccc 	.word	0x1000fccc

1000ced4 <__errno>:
1000ced4:	4b01      	ldr	r3, [pc, #4]	; (1000cedc <__errno+0x8>)
1000ced6:	6818      	ldr	r0, [r3, #0]
1000ced8:	4770      	bx	lr
1000ceda:	46c0      	nop			; (mov r8, r8)
1000cedc:	1000fccc 	.word	0x1000fccc

1000cee0 <__libc_init_array>:
1000cee0:	4b0e      	ldr	r3, [pc, #56]	; (1000cf1c <__libc_init_array+0x3c>)
1000cee2:	b570      	push	{r4, r5, r6, lr}
1000cee4:	2500      	movs	r5, #0
1000cee6:	1c1e      	adds	r6, r3, #0
1000cee8:	4c0d      	ldr	r4, [pc, #52]	; (1000cf20 <__libc_init_array+0x40>)
1000ceea:	1ae4      	subs	r4, r4, r3
1000ceec:	10a4      	asrs	r4, r4, #2
1000ceee:	42a5      	cmp	r5, r4
1000cef0:	d004      	beq.n	1000cefc <__libc_init_array+0x1c>
1000cef2:	00ab      	lsls	r3, r5, #2
1000cef4:	58f3      	ldr	r3, [r6, r3]
1000cef6:	4798      	blx	r3
1000cef8:	3501      	adds	r5, #1
1000cefa:	e7f8      	b.n	1000ceee <__libc_init_array+0xe>
1000cefc:	f002 fea4 	bl	1000fc48 <_init>
1000cf00:	4b08      	ldr	r3, [pc, #32]	; (1000cf24 <__libc_init_array+0x44>)
1000cf02:	2500      	movs	r5, #0
1000cf04:	1c1e      	adds	r6, r3, #0
1000cf06:	4c08      	ldr	r4, [pc, #32]	; (1000cf28 <__libc_init_array+0x48>)
1000cf08:	1ae4      	subs	r4, r4, r3
1000cf0a:	10a4      	asrs	r4, r4, #2
1000cf0c:	42a5      	cmp	r5, r4
1000cf0e:	d004      	beq.n	1000cf1a <__libc_init_array+0x3a>
1000cf10:	00ab      	lsls	r3, r5, #2
1000cf12:	58f3      	ldr	r3, [r6, r3]
1000cf14:	4798      	blx	r3
1000cf16:	3501      	adds	r5, #1
1000cf18:	e7f8      	b.n	1000cf0c <__libc_init_array+0x2c>
1000cf1a:	bd70      	pop	{r4, r5, r6, pc}
1000cf1c:	1000fc54 	.word	0x1000fc54
1000cf20:	1000fc54 	.word	0x1000fc54
1000cf24:	1000fc54 	.word	0x1000fc54
1000cf28:	1000fc58 	.word	0x1000fc58

1000cf2c <memcpy>:
1000cf2c:	2300      	movs	r3, #0
1000cf2e:	b510      	push	{r4, lr}
1000cf30:	4293      	cmp	r3, r2
1000cf32:	d003      	beq.n	1000cf3c <memcpy+0x10>
1000cf34:	5ccc      	ldrb	r4, [r1, r3]
1000cf36:	54c4      	strb	r4, [r0, r3]
1000cf38:	3301      	adds	r3, #1
1000cf3a:	e7f9      	b.n	1000cf30 <memcpy+0x4>
1000cf3c:	bd10      	pop	{r4, pc}

1000cf3e <memset>:
1000cf3e:	1c03      	adds	r3, r0, #0
1000cf40:	1882      	adds	r2, r0, r2
1000cf42:	4293      	cmp	r3, r2
1000cf44:	d002      	beq.n	1000cf4c <memset+0xe>
1000cf46:	7019      	strb	r1, [r3, #0]
1000cf48:	3301      	adds	r3, #1
1000cf4a:	e7fa      	b.n	1000cf42 <memset+0x4>
1000cf4c:	4770      	bx	lr
	...

1000cf50 <iprintf>:
1000cf50:	b40f      	push	{r0, r1, r2, r3}
1000cf52:	4b0b      	ldr	r3, [pc, #44]	; (1000cf80 <iprintf+0x30>)
1000cf54:	b513      	push	{r0, r1, r4, lr}
1000cf56:	681c      	ldr	r4, [r3, #0]
1000cf58:	2c00      	cmp	r4, #0
1000cf5a:	d005      	beq.n	1000cf68 <iprintf+0x18>
1000cf5c:	69a3      	ldr	r3, [r4, #24]
1000cf5e:	2b00      	cmp	r3, #0
1000cf60:	d102      	bne.n	1000cf68 <iprintf+0x18>
1000cf62:	1c20      	adds	r0, r4, #0
1000cf64:	f000 fad6 	bl	1000d514 <__sinit>
1000cf68:	ab05      	add	r3, sp, #20
1000cf6a:	1c20      	adds	r0, r4, #0
1000cf6c:	68a1      	ldr	r1, [r4, #8]
1000cf6e:	9a04      	ldr	r2, [sp, #16]
1000cf70:	9301      	str	r3, [sp, #4]
1000cf72:	f000 ff45 	bl	1000de00 <_vfiprintf_r>
1000cf76:	bc16      	pop	{r1, r2, r4}
1000cf78:	bc08      	pop	{r3}
1000cf7a:	b004      	add	sp, #16
1000cf7c:	4718      	bx	r3
1000cf7e:	46c0      	nop			; (mov r8, r8)
1000cf80:	1000fccc 	.word	0x1000fccc

1000cf84 <setbuf>:
1000cf84:	b508      	push	{r3, lr}
1000cf86:	424a      	negs	r2, r1
1000cf88:	414a      	adcs	r2, r1
1000cf8a:	2380      	movs	r3, #128	; 0x80
1000cf8c:	0052      	lsls	r2, r2, #1
1000cf8e:	00db      	lsls	r3, r3, #3
1000cf90:	f000 f802 	bl	1000cf98 <setvbuf>
1000cf94:	bd08      	pop	{r3, pc}
	...

1000cf98 <setvbuf>:
1000cf98:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000cf9a:	1c1e      	adds	r6, r3, #0
1000cf9c:	4b3c      	ldr	r3, [pc, #240]	; (1000d090 <setvbuf+0xf8>)
1000cf9e:	1c04      	adds	r4, r0, #0
1000cfa0:	681d      	ldr	r5, [r3, #0]
1000cfa2:	1c0f      	adds	r7, r1, #0
1000cfa4:	9201      	str	r2, [sp, #4]
1000cfa6:	2d00      	cmp	r5, #0
1000cfa8:	d005      	beq.n	1000cfb6 <setvbuf+0x1e>
1000cfaa:	69ab      	ldr	r3, [r5, #24]
1000cfac:	2b00      	cmp	r3, #0
1000cfae:	d102      	bne.n	1000cfb6 <setvbuf+0x1e>
1000cfb0:	1c28      	adds	r0, r5, #0
1000cfb2:	f000 faaf 	bl	1000d514 <__sinit>
1000cfb6:	4b37      	ldr	r3, [pc, #220]	; (1000d094 <setvbuf+0xfc>)
1000cfb8:	429c      	cmp	r4, r3
1000cfba:	d101      	bne.n	1000cfc0 <setvbuf+0x28>
1000cfbc:	686c      	ldr	r4, [r5, #4]
1000cfbe:	e008      	b.n	1000cfd2 <setvbuf+0x3a>
1000cfc0:	4b35      	ldr	r3, [pc, #212]	; (1000d098 <setvbuf+0x100>)
1000cfc2:	429c      	cmp	r4, r3
1000cfc4:	d101      	bne.n	1000cfca <setvbuf+0x32>
1000cfc6:	68ac      	ldr	r4, [r5, #8]
1000cfc8:	e003      	b.n	1000cfd2 <setvbuf+0x3a>
1000cfca:	4b34      	ldr	r3, [pc, #208]	; (1000d09c <setvbuf+0x104>)
1000cfcc:	429c      	cmp	r4, r3
1000cfce:	d100      	bne.n	1000cfd2 <setvbuf+0x3a>
1000cfd0:	68ec      	ldr	r4, [r5, #12]
1000cfd2:	9b01      	ldr	r3, [sp, #4]
1000cfd4:	2b02      	cmp	r3, #2
1000cfd6:	d858      	bhi.n	1000d08a <setvbuf+0xf2>
1000cfd8:	2e00      	cmp	r6, #0
1000cfda:	db56      	blt.n	1000d08a <setvbuf+0xf2>
1000cfdc:	1c28      	adds	r0, r5, #0
1000cfde:	1c21      	adds	r1, r4, #0
1000cfe0:	f000 fa2a 	bl	1000d438 <_fflush_r>
1000cfe4:	2300      	movs	r3, #0
1000cfe6:	6063      	str	r3, [r4, #4]
1000cfe8:	61a3      	str	r3, [r4, #24]
1000cfea:	89a3      	ldrh	r3, [r4, #12]
1000cfec:	061b      	lsls	r3, r3, #24
1000cfee:	d503      	bpl.n	1000cff8 <setvbuf+0x60>
1000cff0:	1c28      	adds	r0, r5, #0
1000cff2:	6921      	ldr	r1, [r4, #16]
1000cff4:	f000 fe3e 	bl	1000dc74 <_free_r>
1000cff8:	2283      	movs	r2, #131	; 0x83
1000cffa:	89a3      	ldrh	r3, [r4, #12]
1000cffc:	4393      	bics	r3, r2
1000cffe:	81a3      	strh	r3, [r4, #12]
1000d000:	9b01      	ldr	r3, [sp, #4]
1000d002:	2b02      	cmp	r3, #2
1000d004:	d013      	beq.n	1000d02e <setvbuf+0x96>
1000d006:	2f00      	cmp	r7, #0
1000d008:	d125      	bne.n	1000d056 <setvbuf+0xbe>
1000d00a:	2e00      	cmp	r6, #0
1000d00c:	d101      	bne.n	1000d012 <setvbuf+0x7a>
1000d00e:	2680      	movs	r6, #128	; 0x80
1000d010:	00f6      	lsls	r6, r6, #3
1000d012:	1c30      	adds	r0, r6, #0
1000d014:	f000 fb10 	bl	1000d638 <malloc>
1000d018:	1e07      	subs	r7, r0, #0
1000d01a:	d118      	bne.n	1000d04e <setvbuf+0xb6>
1000d01c:	2080      	movs	r0, #128	; 0x80
1000d01e:	00c0      	lsls	r0, r0, #3
1000d020:	f000 fb0a 	bl	1000d638 <malloc>
1000d024:	1e07      	subs	r7, r0, #0
1000d026:	d110      	bne.n	1000d04a <setvbuf+0xb2>
1000d028:	2001      	movs	r0, #1
1000d02a:	4240      	negs	r0, r0
1000d02c:	e000      	b.n	1000d030 <setvbuf+0x98>
1000d02e:	2000      	movs	r0, #0
1000d030:	2202      	movs	r2, #2
1000d032:	89a3      	ldrh	r3, [r4, #12]
1000d034:	4313      	orrs	r3, r2
1000d036:	81a3      	strh	r3, [r4, #12]
1000d038:	2300      	movs	r3, #0
1000d03a:	60a3      	str	r3, [r4, #8]
1000d03c:	1c23      	adds	r3, r4, #0
1000d03e:	3347      	adds	r3, #71	; 0x47
1000d040:	6023      	str	r3, [r4, #0]
1000d042:	6123      	str	r3, [r4, #16]
1000d044:	2301      	movs	r3, #1
1000d046:	6163      	str	r3, [r4, #20]
1000d048:	e021      	b.n	1000d08e <setvbuf+0xf6>
1000d04a:	2680      	movs	r6, #128	; 0x80
1000d04c:	00f6      	lsls	r6, r6, #3
1000d04e:	2280      	movs	r2, #128	; 0x80
1000d050:	89a3      	ldrh	r3, [r4, #12]
1000d052:	4313      	orrs	r3, r2
1000d054:	81a3      	strh	r3, [r4, #12]
1000d056:	9b01      	ldr	r3, [sp, #4]
1000d058:	2b01      	cmp	r3, #1
1000d05a:	d105      	bne.n	1000d068 <setvbuf+0xd0>
1000d05c:	89a3      	ldrh	r3, [r4, #12]
1000d05e:	9a01      	ldr	r2, [sp, #4]
1000d060:	431a      	orrs	r2, r3
1000d062:	4273      	negs	r3, r6
1000d064:	81a2      	strh	r2, [r4, #12]
1000d066:	61a3      	str	r3, [r4, #24]
1000d068:	4b0d      	ldr	r3, [pc, #52]	; (1000d0a0 <setvbuf+0x108>)
1000d06a:	2000      	movs	r0, #0
1000d06c:	62ab      	str	r3, [r5, #40]	; 0x28
1000d06e:	89a2      	ldrh	r2, [r4, #12]
1000d070:	6027      	str	r7, [r4, #0]
1000d072:	6127      	str	r7, [r4, #16]
1000d074:	6166      	str	r6, [r4, #20]
1000d076:	0713      	lsls	r3, r2, #28
1000d078:	d509      	bpl.n	1000d08e <setvbuf+0xf6>
1000d07a:	2303      	movs	r3, #3
1000d07c:	401a      	ands	r2, r3
1000d07e:	4253      	negs	r3, r2
1000d080:	4153      	adcs	r3, r2
1000d082:	425b      	negs	r3, r3
1000d084:	401e      	ands	r6, r3
1000d086:	60a6      	str	r6, [r4, #8]
1000d088:	e001      	b.n	1000d08e <setvbuf+0xf6>
1000d08a:	2001      	movs	r0, #1
1000d08c:	4240      	negs	r0, r0
1000d08e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1000d090:	1000fccc 	.word	0x1000fccc
1000d094:	1000faa8 	.word	0x1000faa8
1000d098:	1000fac8 	.word	0x1000fac8
1000d09c:	1000fae8 	.word	0x1000fae8
1000d0a0:	1000d491 	.word	0x1000d491

1000d0a4 <print_e>:
1000d0a4:	b570      	push	{r4, r5, r6, lr}
1000d0a6:	b08a      	sub	sp, #40	; 0x28
1000d0a8:	1c0e      	adds	r6, r1, #0
1000d0aa:	a90e      	add	r1, sp, #56	; 0x38
1000d0ac:	c920      	ldmia	r1!, {r5}
1000d0ae:	780c      	ldrb	r4, [r1, #0]
1000d0b0:	2102      	movs	r1, #2
1000d0b2:	9100      	str	r1, [sp, #0]
1000d0b4:	1c69      	adds	r1, r5, #1
1000d0b6:	9101      	str	r1, [sp, #4]
1000d0b8:	a909      	add	r1, sp, #36	; 0x24
1000d0ba:	9102      	str	r1, [sp, #8]
1000d0bc:	a907      	add	r1, sp, #28
1000d0be:	9103      	str	r1, [sp, #12]
1000d0c0:	a908      	add	r1, sp, #32
1000d0c2:	9104      	str	r1, [sp, #16]
1000d0c4:	f001 fb12 	bl	1000e6ec <_dtoa_r>
1000d0c8:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000d0ca:	4b32      	ldr	r3, [pc, #200]	; (1000d194 <print_e+0xf0>)
1000d0cc:	1c01      	adds	r1, r0, #0
1000d0ce:	429a      	cmp	r2, r3
1000d0d0:	d103      	bne.n	1000d0da <print_e+0x36>
1000d0d2:	1c30      	adds	r0, r6, #0
1000d0d4:	f001 f988 	bl	1000e3e8 <strcpy>
1000d0d8:	e059      	b.n	1000d18e <print_e+0xea>
1000d0da:	780b      	ldrb	r3, [r1, #0]
1000d0dc:	3001      	adds	r0, #1
1000d0de:	7033      	strb	r3, [r6, #0]
1000d0e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000d0e2:	432b      	orrs	r3, r5
1000d0e4:	d102      	bne.n	1000d0ec <print_e+0x48>
1000d0e6:	1c71      	adds	r1, r6, #1
1000d0e8:	1c1d      	adds	r5, r3, #0
1000d0ea:	e009      	b.n	1000d100 <print_e+0x5c>
1000d0ec:	232e      	movs	r3, #46	; 0x2e
1000d0ee:	1cb1      	adds	r1, r6, #2
1000d0f0:	7073      	strb	r3, [r6, #1]
1000d0f2:	e005      	b.n	1000d100 <print_e+0x5c>
1000d0f4:	2d00      	cmp	r5, #0
1000d0f6:	dd06      	ble.n	1000d106 <print_e+0x62>
1000d0f8:	700b      	strb	r3, [r1, #0]
1000d0fa:	3001      	adds	r0, #1
1000d0fc:	3d01      	subs	r5, #1
1000d0fe:	3101      	adds	r1, #1
1000d100:	7803      	ldrb	r3, [r0, #0]
1000d102:	2b00      	cmp	r3, #0
1000d104:	d1f6      	bne.n	1000d0f4 <print_e+0x50>
1000d106:	1c28      	adds	r0, r5, #0
1000d108:	1c0b      	adds	r3, r1, #0
1000d10a:	2c67      	cmp	r4, #103	; 0x67
1000d10c:	d00e      	beq.n	1000d12c <print_e+0x88>
1000d10e:	2c47      	cmp	r4, #71	; 0x47
1000d110:	d00e      	beq.n	1000d130 <print_e+0x8c>
1000d112:	1c0b      	adds	r3, r1, #0
1000d114:	2800      	cmp	r0, #0
1000d116:	dd04      	ble.n	1000d122 <print_e+0x7e>
1000d118:	2630      	movs	r6, #48	; 0x30
1000d11a:	3801      	subs	r0, #1
1000d11c:	701e      	strb	r6, [r3, #0]
1000d11e:	3301      	adds	r3, #1
1000d120:	e7f8      	b.n	1000d114 <print_e+0x70>
1000d122:	43eb      	mvns	r3, r5
1000d124:	17db      	asrs	r3, r3, #31
1000d126:	402b      	ands	r3, r5
1000d128:	18cb      	adds	r3, r1, r3
1000d12a:	e002      	b.n	1000d132 <print_e+0x8e>
1000d12c:	2465      	movs	r4, #101	; 0x65
1000d12e:	e000      	b.n	1000d132 <print_e+0x8e>
1000d130:	2445      	movs	r4, #69	; 0x45
1000d132:	3a01      	subs	r2, #1
1000d134:	1c9d      	adds	r5, r3, #2
1000d136:	701c      	strb	r4, [r3, #0]
1000d138:	9209      	str	r2, [sp, #36]	; 0x24
1000d13a:	1c2c      	adds	r4, r5, #0
1000d13c:	2a00      	cmp	r2, #0
1000d13e:	da04      	bge.n	1000d14a <print_e+0xa6>
1000d140:	212d      	movs	r1, #45	; 0x2d
1000d142:	4252      	negs	r2, r2
1000d144:	7059      	strb	r1, [r3, #1]
1000d146:	9209      	str	r2, [sp, #36]	; 0x24
1000d148:	e001      	b.n	1000d14e <print_e+0xaa>
1000d14a:	222b      	movs	r2, #43	; 0x2b
1000d14c:	705a      	strb	r2, [r3, #1]
1000d14e:	9e09      	ldr	r6, [sp, #36]	; 0x24
1000d150:	2e63      	cmp	r6, #99	; 0x63
1000d152:	dd0c      	ble.n	1000d16e <print_e+0xca>
1000d154:	1c30      	adds	r0, r6, #0
1000d156:	2164      	movs	r1, #100	; 0x64
1000d158:	f002 f982 	bl	1000f460 <__aeabi_idiv>
1000d15c:	1c03      	adds	r3, r0, #0
1000d15e:	3330      	adds	r3, #48	; 0x30
1000d160:	702b      	strb	r3, [r5, #0]
1000d162:	2364      	movs	r3, #100	; 0x64
1000d164:	425b      	negs	r3, r3
1000d166:	4358      	muls	r0, r3
1000d168:	1830      	adds	r0, r6, r0
1000d16a:	9009      	str	r0, [sp, #36]	; 0x24
1000d16c:	1c6c      	adds	r4, r5, #1
1000d16e:	9d09      	ldr	r5, [sp, #36]	; 0x24
1000d170:	210a      	movs	r1, #10
1000d172:	1c28      	adds	r0, r5, #0
1000d174:	f002 f974 	bl	1000f460 <__aeabi_idiv>
1000d178:	1c03      	adds	r3, r0, #0
1000d17a:	3330      	adds	r3, #48	; 0x30
1000d17c:	7023      	strb	r3, [r4, #0]
1000d17e:	230a      	movs	r3, #10
1000d180:	425b      	negs	r3, r3
1000d182:	4358      	muls	r0, r3
1000d184:	2300      	movs	r3, #0
1000d186:	1828      	adds	r0, r5, r0
1000d188:	3030      	adds	r0, #48	; 0x30
1000d18a:	7060      	strb	r0, [r4, #1]
1000d18c:	70a3      	strb	r3, [r4, #2]
1000d18e:	b00a      	add	sp, #40	; 0x28
1000d190:	bd70      	pop	{r4, r5, r6, pc}
1000d192:	46c0      	nop			; (mov r8, r8)
1000d194:	0000270f 	.word	0x0000270f

1000d198 <_gcvt>:
1000d198:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d19a:	1c1d      	adds	r5, r3, #0
1000d19c:	b08d      	sub	sp, #52	; 0x34
1000d19e:	ab14      	add	r3, sp, #80	; 0x50
1000d1a0:	781b      	ldrb	r3, [r3, #0]
1000d1a2:	1c07      	adds	r7, r0, #0
1000d1a4:	1c16      	adds	r6, r2, #0
1000d1a6:	9307      	str	r3, [sp, #28]
1000d1a8:	1c10      	adds	r0, r2, #0
1000d1aa:	1c29      	adds	r1, r5, #0
1000d1ac:	2200      	movs	r2, #0
1000d1ae:	2300      	movs	r3, #0
1000d1b0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
1000d1b2:	f7fd fb9b 	bl	1000a8ec <__aeabi_dcmplt>
1000d1b6:	2800      	cmp	r0, #0
1000d1b8:	d002      	beq.n	1000d1c0 <_gcvt+0x28>
1000d1ba:	2380      	movs	r3, #128	; 0x80
1000d1bc:	061b      	lsls	r3, r3, #24
1000d1be:	18ed      	adds	r5, r5, r3
1000d1c0:	1c30      	adds	r0, r6, #0
1000d1c2:	1c29      	adds	r1, r5, #0
1000d1c4:	2200      	movs	r2, #0
1000d1c6:	2300      	movs	r3, #0
1000d1c8:	f7fd fb8a 	bl	1000a8e0 <__aeabi_dcmpeq>
1000d1cc:	2800      	cmp	r0, #0
1000d1ce:	d004      	beq.n	1000d1da <_gcvt+0x42>
1000d1d0:	2330      	movs	r3, #48	; 0x30
1000d1d2:	7023      	strb	r3, [r4, #0]
1000d1d4:	2300      	movs	r3, #0
1000d1d6:	7063      	strb	r3, [r4, #1]
1000d1d8:	e098      	b.n	1000d30c <_gcvt+0x174>
1000d1da:	1c30      	adds	r0, r6, #0
1000d1dc:	1c29      	adds	r1, r5, #0
1000d1de:	4a4d      	ldr	r2, [pc, #308]	; (1000d314 <_gcvt+0x17c>)
1000d1e0:	4b4d      	ldr	r3, [pc, #308]	; (1000d318 <_gcvt+0x180>)
1000d1e2:	f7fd fb8d 	bl	1000a900 <__aeabi_dcmple>
1000d1e6:	2800      	cmp	r0, #0
1000d1e8:	d00d      	beq.n	1000d206 <_gcvt+0x6e>
1000d1ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000d1ec:	1c38      	adds	r0, r7, #0
1000d1ee:	3b01      	subs	r3, #1
1000d1f0:	9300      	str	r3, [sp, #0]
1000d1f2:	9b07      	ldr	r3, [sp, #28]
1000d1f4:	1c21      	adds	r1, r4, #0
1000d1f6:	9301      	str	r3, [sp, #4]
1000d1f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
1000d1fa:	1c32      	adds	r2, r6, #0
1000d1fc:	9302      	str	r3, [sp, #8]
1000d1fe:	1c2b      	adds	r3, r5, #0
1000d200:	f7ff ff50 	bl	1000d0a4 <print_e>
1000d204:	e082      	b.n	1000d30c <_gcvt+0x174>
1000d206:	9812      	ldr	r0, [sp, #72]	; 0x48
1000d208:	f000 fd0c 	bl	1000dc24 <_mprec_log10>
1000d20c:	1c02      	adds	r2, r0, #0
1000d20e:	1c0b      	adds	r3, r1, #0
1000d210:	1c30      	adds	r0, r6, #0
1000d212:	1c29      	adds	r1, r5, #0
1000d214:	f7fd fb88 	bl	1000a928 <__aeabi_dcmpge>
1000d218:	2800      	cmp	r0, #0
1000d21a:	d1e6      	bne.n	1000d1ea <_gcvt+0x52>
1000d21c:	2200      	movs	r2, #0
1000d21e:	4b3f      	ldr	r3, [pc, #252]	; (1000d31c <_gcvt+0x184>)
1000d220:	1c30      	adds	r0, r6, #0
1000d222:	1c29      	adds	r1, r5, #0
1000d224:	f7fd fb62 	bl	1000a8ec <__aeabi_dcmplt>
1000d228:	ab09      	add	r3, sp, #36	; 0x24
1000d22a:	2203      	movs	r2, #3
1000d22c:	2800      	cmp	r0, #0
1000d22e:	d100      	bne.n	1000d232 <_gcvt+0x9a>
1000d230:	2202      	movs	r2, #2
1000d232:	9200      	str	r2, [sp, #0]
1000d234:	9302      	str	r3, [sp, #8]
1000d236:	9a12      	ldr	r2, [sp, #72]	; 0x48
1000d238:	ab0a      	add	r3, sp, #40	; 0x28
1000d23a:	9303      	str	r3, [sp, #12]
1000d23c:	ab0b      	add	r3, sp, #44	; 0x2c
1000d23e:	9201      	str	r2, [sp, #4]
1000d240:	9304      	str	r3, [sp, #16]
1000d242:	1c32      	adds	r2, r6, #0
1000d244:	1c2b      	adds	r3, r5, #0
1000d246:	1c38      	adds	r0, r7, #0
1000d248:	f001 fa50 	bl	1000e6ec <_dtoa_r>
1000d24c:	4b34      	ldr	r3, [pc, #208]	; (1000d320 <_gcvt+0x188>)
1000d24e:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000d250:	1c01      	adds	r1, r0, #0
1000d252:	429a      	cmp	r2, r3
1000d254:	d001      	beq.n	1000d25a <_gcvt+0xc2>
1000d256:	1c22      	adds	r2, r4, #0
1000d258:	e00a      	b.n	1000d270 <_gcvt+0xd8>
1000d25a:	1c20      	adds	r0, r4, #0
1000d25c:	f001 f8c4 	bl	1000e3e8 <strcpy>
1000d260:	e054      	b.n	1000d30c <_gcvt+0x174>
1000d262:	2e00      	cmp	r6, #0
1000d264:	dd0b      	ble.n	1000d27e <_gcvt+0xe6>
1000d266:	3e01      	subs	r6, #1
1000d268:	7010      	strb	r0, [r2, #0]
1000d26a:	3101      	adds	r1, #1
1000d26c:	9609      	str	r6, [sp, #36]	; 0x24
1000d26e:	3201      	adds	r2, #1
1000d270:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000d272:	7808      	ldrb	r0, [r1, #0]
1000d274:	1a9b      	subs	r3, r3, r2
1000d276:	18e3      	adds	r3, r4, r3
1000d278:	9e09      	ldr	r6, [sp, #36]	; 0x24
1000d27a:	2800      	cmp	r0, #0
1000d27c:	d1f1      	bne.n	1000d262 <_gcvt+0xca>
1000d27e:	1c18      	adds	r0, r3, #0
1000d280:	1c0d      	adds	r5, r1, #0
1000d282:	1af7      	subs	r7, r6, r3
1000d284:	183f      	adds	r7, r7, r0
1000d286:	2f00      	cmp	r7, #0
1000d288:	dc05      	bgt.n	1000d296 <_gcvt+0xfe>
1000d28a:	9e15      	ldr	r6, [sp, #84]	; 0x54
1000d28c:	9709      	str	r7, [sp, #36]	; 0x24
1000d28e:	1c13      	adds	r3, r2, #0
1000d290:	2e00      	cmp	r6, #0
1000d292:	d10a      	bne.n	1000d2aa <_gcvt+0x112>
1000d294:	e006      	b.n	1000d2a4 <_gcvt+0x10c>
1000d296:	2800      	cmp	r0, #0
1000d298:	ddf7      	ble.n	1000d28a <_gcvt+0xf2>
1000d29a:	2730      	movs	r7, #48	; 0x30
1000d29c:	3801      	subs	r0, #1
1000d29e:	7017      	strb	r7, [r2, #0]
1000d2a0:	3201      	adds	r2, #1
1000d2a2:	e7ee      	b.n	1000d282 <_gcvt+0xea>
1000d2a4:	7809      	ldrb	r1, [r1, #0]
1000d2a6:	2900      	cmp	r1, #0
1000d2a8:	d02e      	beq.n	1000d308 <_gcvt+0x170>
1000d2aa:	4294      	cmp	r4, r2
1000d2ac:	d102      	bne.n	1000d2b4 <_gcvt+0x11c>
1000d2ae:	2230      	movs	r2, #48	; 0x30
1000d2b0:	1c63      	adds	r3, r4, #1
1000d2b2:	7022      	strb	r2, [r4, #0]
1000d2b4:	222e      	movs	r2, #46	; 0x2e
1000d2b6:	701a      	strb	r2, [r3, #0]
1000d2b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000d2ba:	3301      	adds	r3, #1
1000d2bc:	2a00      	cmp	r2, #0
1000d2be:	db02      	blt.n	1000d2c6 <_gcvt+0x12e>
1000d2c0:	9209      	str	r2, [sp, #36]	; 0x24
1000d2c2:	1c19      	adds	r1, r3, #0
1000d2c4:	e00c      	b.n	1000d2e0 <_gcvt+0x148>
1000d2c6:	2800      	cmp	r0, #0
1000d2c8:	ddfa      	ble.n	1000d2c0 <_gcvt+0x128>
1000d2ca:	2130      	movs	r1, #48	; 0x30
1000d2cc:	3201      	adds	r2, #1
1000d2ce:	7019      	strb	r1, [r3, #0]
1000d2d0:	3801      	subs	r0, #1
1000d2d2:	e7f2      	b.n	1000d2ba <_gcvt+0x122>
1000d2d4:	2800      	cmp	r0, #0
1000d2d6:	dd07      	ble.n	1000d2e8 <_gcvt+0x150>
1000d2d8:	700a      	strb	r2, [r1, #0]
1000d2da:	3501      	adds	r5, #1
1000d2dc:	3801      	subs	r0, #1
1000d2de:	3101      	adds	r1, #1
1000d2e0:	782a      	ldrb	r2, [r5, #0]
1000d2e2:	1c0b      	adds	r3, r1, #0
1000d2e4:	2a00      	cmp	r2, #0
1000d2e6:	d1f5      	bne.n	1000d2d4 <_gcvt+0x13c>
1000d2e8:	9d15      	ldr	r5, [sp, #84]	; 0x54
1000d2ea:	1c02      	adds	r2, r0, #0
1000d2ec:	2d00      	cmp	r5, #0
1000d2ee:	d00b      	beq.n	1000d308 <_gcvt+0x170>
1000d2f0:	1c0b      	adds	r3, r1, #0
1000d2f2:	2a00      	cmp	r2, #0
1000d2f4:	dd04      	ble.n	1000d300 <_gcvt+0x168>
1000d2f6:	2530      	movs	r5, #48	; 0x30
1000d2f8:	3a01      	subs	r2, #1
1000d2fa:	701d      	strb	r5, [r3, #0]
1000d2fc:	3301      	adds	r3, #1
1000d2fe:	e7f8      	b.n	1000d2f2 <_gcvt+0x15a>
1000d300:	43c2      	mvns	r2, r0
1000d302:	17d2      	asrs	r2, r2, #31
1000d304:	4002      	ands	r2, r0
1000d306:	188b      	adds	r3, r1, r2
1000d308:	2200      	movs	r2, #0
1000d30a:	701a      	strb	r2, [r3, #0]
1000d30c:	1c20      	adds	r0, r4, #0
1000d30e:	b00d      	add	sp, #52	; 0x34
1000d310:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000d312:	46c0      	nop			; (mov r8, r8)
1000d314:	eb1c432d 	.word	0xeb1c432d
1000d318:	3f1a36e2 	.word	0x3f1a36e2
1000d31c:	3ff00000 	.word	0x3ff00000
1000d320:	0000270f 	.word	0x0000270f

1000d324 <__sflush_r>:
1000d324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000d326:	898a      	ldrh	r2, [r1, #12]
1000d328:	1c05      	adds	r5, r0, #0
1000d32a:	1c0c      	adds	r4, r1, #0
1000d32c:	0713      	lsls	r3, r2, #28
1000d32e:	d45e      	bmi.n	1000d3ee <__sflush_r+0xca>
1000d330:	684b      	ldr	r3, [r1, #4]
1000d332:	2b00      	cmp	r3, #0
1000d334:	dc02      	bgt.n	1000d33c <__sflush_r+0x18>
1000d336:	6c0b      	ldr	r3, [r1, #64]	; 0x40
1000d338:	2b00      	cmp	r3, #0
1000d33a:	dd1a      	ble.n	1000d372 <__sflush_r+0x4e>
1000d33c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1000d33e:	2f00      	cmp	r7, #0
1000d340:	d017      	beq.n	1000d372 <__sflush_r+0x4e>
1000d342:	2300      	movs	r3, #0
1000d344:	682e      	ldr	r6, [r5, #0]
1000d346:	602b      	str	r3, [r5, #0]
1000d348:	2380      	movs	r3, #128	; 0x80
1000d34a:	015b      	lsls	r3, r3, #5
1000d34c:	401a      	ands	r2, r3
1000d34e:	d001      	beq.n	1000d354 <__sflush_r+0x30>
1000d350:	6d62      	ldr	r2, [r4, #84]	; 0x54
1000d352:	e015      	b.n	1000d380 <__sflush_r+0x5c>
1000d354:	1c28      	adds	r0, r5, #0
1000d356:	6a21      	ldr	r1, [r4, #32]
1000d358:	2301      	movs	r3, #1
1000d35a:	47b8      	blx	r7
1000d35c:	1c02      	adds	r2, r0, #0
1000d35e:	1c43      	adds	r3, r0, #1
1000d360:	d10e      	bne.n	1000d380 <__sflush_r+0x5c>
1000d362:	682b      	ldr	r3, [r5, #0]
1000d364:	2b00      	cmp	r3, #0
1000d366:	d00b      	beq.n	1000d380 <__sflush_r+0x5c>
1000d368:	2b1d      	cmp	r3, #29
1000d36a:	d001      	beq.n	1000d370 <__sflush_r+0x4c>
1000d36c:	2b16      	cmp	r3, #22
1000d36e:	d102      	bne.n	1000d376 <__sflush_r+0x52>
1000d370:	602e      	str	r6, [r5, #0]
1000d372:	2000      	movs	r0, #0
1000d374:	e05e      	b.n	1000d434 <__sflush_r+0x110>
1000d376:	2140      	movs	r1, #64	; 0x40
1000d378:	89a3      	ldrh	r3, [r4, #12]
1000d37a:	430b      	orrs	r3, r1
1000d37c:	81a3      	strh	r3, [r4, #12]
1000d37e:	e059      	b.n	1000d434 <__sflush_r+0x110>
1000d380:	89a3      	ldrh	r3, [r4, #12]
1000d382:	075b      	lsls	r3, r3, #29
1000d384:	d506      	bpl.n	1000d394 <__sflush_r+0x70>
1000d386:	6863      	ldr	r3, [r4, #4]
1000d388:	1ad2      	subs	r2, r2, r3
1000d38a:	6b63      	ldr	r3, [r4, #52]	; 0x34
1000d38c:	2b00      	cmp	r3, #0
1000d38e:	d001      	beq.n	1000d394 <__sflush_r+0x70>
1000d390:	6c23      	ldr	r3, [r4, #64]	; 0x40
1000d392:	1ad2      	subs	r2, r2, r3
1000d394:	2300      	movs	r3, #0
1000d396:	1c28      	adds	r0, r5, #0
1000d398:	6a21      	ldr	r1, [r4, #32]
1000d39a:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
1000d39c:	47b8      	blx	r7
1000d39e:	89a3      	ldrh	r3, [r4, #12]
1000d3a0:	1c42      	adds	r2, r0, #1
1000d3a2:	d106      	bne.n	1000d3b2 <__sflush_r+0x8e>
1000d3a4:	682a      	ldr	r2, [r5, #0]
1000d3a6:	2a00      	cmp	r2, #0
1000d3a8:	d003      	beq.n	1000d3b2 <__sflush_r+0x8e>
1000d3aa:	2a1d      	cmp	r2, #29
1000d3ac:	d001      	beq.n	1000d3b2 <__sflush_r+0x8e>
1000d3ae:	2a16      	cmp	r2, #22
1000d3b0:	d119      	bne.n	1000d3e6 <__sflush_r+0xc2>
1000d3b2:	2200      	movs	r2, #0
1000d3b4:	6062      	str	r2, [r4, #4]
1000d3b6:	6922      	ldr	r2, [r4, #16]
1000d3b8:	6022      	str	r2, [r4, #0]
1000d3ba:	04db      	lsls	r3, r3, #19
1000d3bc:	d505      	bpl.n	1000d3ca <__sflush_r+0xa6>
1000d3be:	1c43      	adds	r3, r0, #1
1000d3c0:	d102      	bne.n	1000d3c8 <__sflush_r+0xa4>
1000d3c2:	682b      	ldr	r3, [r5, #0]
1000d3c4:	2b00      	cmp	r3, #0
1000d3c6:	d100      	bne.n	1000d3ca <__sflush_r+0xa6>
1000d3c8:	6560      	str	r0, [r4, #84]	; 0x54
1000d3ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
1000d3cc:	602e      	str	r6, [r5, #0]
1000d3ce:	2900      	cmp	r1, #0
1000d3d0:	d0cf      	beq.n	1000d372 <__sflush_r+0x4e>
1000d3d2:	1c23      	adds	r3, r4, #0
1000d3d4:	3344      	adds	r3, #68	; 0x44
1000d3d6:	4299      	cmp	r1, r3
1000d3d8:	d002      	beq.n	1000d3e0 <__sflush_r+0xbc>
1000d3da:	1c28      	adds	r0, r5, #0
1000d3dc:	f000 fc4a 	bl	1000dc74 <_free_r>
1000d3e0:	2000      	movs	r0, #0
1000d3e2:	6360      	str	r0, [r4, #52]	; 0x34
1000d3e4:	e026      	b.n	1000d434 <__sflush_r+0x110>
1000d3e6:	2240      	movs	r2, #64	; 0x40
1000d3e8:	4313      	orrs	r3, r2
1000d3ea:	81a3      	strh	r3, [r4, #12]
1000d3ec:	e022      	b.n	1000d434 <__sflush_r+0x110>
1000d3ee:	690f      	ldr	r7, [r1, #16]
1000d3f0:	2f00      	cmp	r7, #0
1000d3f2:	d0be      	beq.n	1000d372 <__sflush_r+0x4e>
1000d3f4:	680b      	ldr	r3, [r1, #0]
1000d3f6:	600f      	str	r7, [r1, #0]
1000d3f8:	1bdb      	subs	r3, r3, r7
1000d3fa:	9301      	str	r3, [sp, #4]
1000d3fc:	2300      	movs	r3, #0
1000d3fe:	0792      	lsls	r2, r2, #30
1000d400:	d100      	bne.n	1000d404 <__sflush_r+0xe0>
1000d402:	694b      	ldr	r3, [r1, #20]
1000d404:	60a3      	str	r3, [r4, #8]
1000d406:	9b01      	ldr	r3, [sp, #4]
1000d408:	2b00      	cmp	r3, #0
1000d40a:	ddb2      	ble.n	1000d372 <__sflush_r+0x4e>
1000d40c:	1c28      	adds	r0, r5, #0
1000d40e:	6a21      	ldr	r1, [r4, #32]
1000d410:	1c3a      	adds	r2, r7, #0
1000d412:	9b01      	ldr	r3, [sp, #4]
1000d414:	6aa6      	ldr	r6, [r4, #40]	; 0x28
1000d416:	47b0      	blx	r6
1000d418:	2800      	cmp	r0, #0
1000d41a:	dc06      	bgt.n	1000d42a <__sflush_r+0x106>
1000d41c:	2240      	movs	r2, #64	; 0x40
1000d41e:	2001      	movs	r0, #1
1000d420:	89a3      	ldrh	r3, [r4, #12]
1000d422:	4240      	negs	r0, r0
1000d424:	4313      	orrs	r3, r2
1000d426:	81a3      	strh	r3, [r4, #12]
1000d428:	e004      	b.n	1000d434 <__sflush_r+0x110>
1000d42a:	9b01      	ldr	r3, [sp, #4]
1000d42c:	183f      	adds	r7, r7, r0
1000d42e:	1a1b      	subs	r3, r3, r0
1000d430:	9301      	str	r3, [sp, #4]
1000d432:	e7e8      	b.n	1000d406 <__sflush_r+0xe2>
1000d434:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

1000d438 <_fflush_r>:
1000d438:	b538      	push	{r3, r4, r5, lr}
1000d43a:	690b      	ldr	r3, [r1, #16]
1000d43c:	1c05      	adds	r5, r0, #0
1000d43e:	1c0c      	adds	r4, r1, #0
1000d440:	2b00      	cmp	r3, #0
1000d442:	d101      	bne.n	1000d448 <_fflush_r+0x10>
1000d444:	2000      	movs	r0, #0
1000d446:	e01c      	b.n	1000d482 <_fflush_r+0x4a>
1000d448:	2800      	cmp	r0, #0
1000d44a:	d004      	beq.n	1000d456 <_fflush_r+0x1e>
1000d44c:	6983      	ldr	r3, [r0, #24]
1000d44e:	2b00      	cmp	r3, #0
1000d450:	d101      	bne.n	1000d456 <_fflush_r+0x1e>
1000d452:	f000 f85f 	bl	1000d514 <__sinit>
1000d456:	4b0b      	ldr	r3, [pc, #44]	; (1000d484 <_fflush_r+0x4c>)
1000d458:	429c      	cmp	r4, r3
1000d45a:	d101      	bne.n	1000d460 <_fflush_r+0x28>
1000d45c:	686c      	ldr	r4, [r5, #4]
1000d45e:	e008      	b.n	1000d472 <_fflush_r+0x3a>
1000d460:	4b09      	ldr	r3, [pc, #36]	; (1000d488 <_fflush_r+0x50>)
1000d462:	429c      	cmp	r4, r3
1000d464:	d101      	bne.n	1000d46a <_fflush_r+0x32>
1000d466:	68ac      	ldr	r4, [r5, #8]
1000d468:	e003      	b.n	1000d472 <_fflush_r+0x3a>
1000d46a:	4b08      	ldr	r3, [pc, #32]	; (1000d48c <_fflush_r+0x54>)
1000d46c:	429c      	cmp	r4, r3
1000d46e:	d100      	bne.n	1000d472 <_fflush_r+0x3a>
1000d470:	68ec      	ldr	r4, [r5, #12]
1000d472:	220c      	movs	r2, #12
1000d474:	5ea3      	ldrsh	r3, [r4, r2]
1000d476:	2b00      	cmp	r3, #0
1000d478:	d0e4      	beq.n	1000d444 <_fflush_r+0xc>
1000d47a:	1c28      	adds	r0, r5, #0
1000d47c:	1c21      	adds	r1, r4, #0
1000d47e:	f7ff ff51 	bl	1000d324 <__sflush_r>
1000d482:	bd38      	pop	{r3, r4, r5, pc}
1000d484:	1000faa8 	.word	0x1000faa8
1000d488:	1000fac8 	.word	0x1000fac8
1000d48c:	1000fae8 	.word	0x1000fae8

1000d490 <_cleanup_r>:
1000d490:	b508      	push	{r3, lr}
1000d492:	4902      	ldr	r1, [pc, #8]	; (1000d49c <_cleanup_r+0xc>)
1000d494:	f000 f8ae 	bl	1000d5f4 <_fwalk_reent>
1000d498:	bd08      	pop	{r3, pc}
1000d49a:	46c0      	nop			; (mov r8, r8)
1000d49c:	1000d439 	.word	0x1000d439

1000d4a0 <std.isra.0>:
1000d4a0:	2300      	movs	r3, #0
1000d4a2:	b510      	push	{r4, lr}
1000d4a4:	1c04      	adds	r4, r0, #0
1000d4a6:	6003      	str	r3, [r0, #0]
1000d4a8:	6043      	str	r3, [r0, #4]
1000d4aa:	6083      	str	r3, [r0, #8]
1000d4ac:	8181      	strh	r1, [r0, #12]
1000d4ae:	6643      	str	r3, [r0, #100]	; 0x64
1000d4b0:	81c2      	strh	r2, [r0, #14]
1000d4b2:	6103      	str	r3, [r0, #16]
1000d4b4:	6143      	str	r3, [r0, #20]
1000d4b6:	6183      	str	r3, [r0, #24]
1000d4b8:	1c19      	adds	r1, r3, #0
1000d4ba:	2208      	movs	r2, #8
1000d4bc:	305c      	adds	r0, #92	; 0x5c
1000d4be:	f7ff fd3e 	bl	1000cf3e <memset>
1000d4c2:	4b05      	ldr	r3, [pc, #20]	; (1000d4d8 <std.isra.0+0x38>)
1000d4c4:	6224      	str	r4, [r4, #32]
1000d4c6:	6263      	str	r3, [r4, #36]	; 0x24
1000d4c8:	4b04      	ldr	r3, [pc, #16]	; (1000d4dc <std.isra.0+0x3c>)
1000d4ca:	62a3      	str	r3, [r4, #40]	; 0x28
1000d4cc:	4b04      	ldr	r3, [pc, #16]	; (1000d4e0 <std.isra.0+0x40>)
1000d4ce:	62e3      	str	r3, [r4, #44]	; 0x2c
1000d4d0:	4b04      	ldr	r3, [pc, #16]	; (1000d4e4 <std.isra.0+0x44>)
1000d4d2:	6323      	str	r3, [r4, #48]	; 0x30
1000d4d4:	bd10      	pop	{r4, pc}
1000d4d6:	46c0      	nop			; (mov r8, r8)
1000d4d8:	1000e351 	.word	0x1000e351
1000d4dc:	1000e379 	.word	0x1000e379
1000d4e0:	1000e3b1 	.word	0x1000e3b1
1000d4e4:	1000e3dd 	.word	0x1000e3dd

1000d4e8 <__sfmoreglue>:
1000d4e8:	b570      	push	{r4, r5, r6, lr}
1000d4ea:	2568      	movs	r5, #104	; 0x68
1000d4ec:	1e4b      	subs	r3, r1, #1
1000d4ee:	435d      	muls	r5, r3
1000d4f0:	1c0e      	adds	r6, r1, #0
1000d4f2:	1c29      	adds	r1, r5, #0
1000d4f4:	3174      	adds	r1, #116	; 0x74
1000d4f6:	f000 fc03 	bl	1000dd00 <_malloc_r>
1000d4fa:	1e04      	subs	r4, r0, #0
1000d4fc:	d008      	beq.n	1000d510 <__sfmoreglue+0x28>
1000d4fe:	2100      	movs	r1, #0
1000d500:	1c2a      	adds	r2, r5, #0
1000d502:	6001      	str	r1, [r0, #0]
1000d504:	6046      	str	r6, [r0, #4]
1000d506:	300c      	adds	r0, #12
1000d508:	60a0      	str	r0, [r4, #8]
1000d50a:	3268      	adds	r2, #104	; 0x68
1000d50c:	f7ff fd17 	bl	1000cf3e <memset>
1000d510:	1c20      	adds	r0, r4, #0
1000d512:	bd70      	pop	{r4, r5, r6, pc}

1000d514 <__sinit>:
1000d514:	6983      	ldr	r3, [r0, #24]
1000d516:	b513      	push	{r0, r1, r4, lr}
1000d518:	2b00      	cmp	r3, #0
1000d51a:	d128      	bne.n	1000d56e <__sinit+0x5a>
1000d51c:	6483      	str	r3, [r0, #72]	; 0x48
1000d51e:	64c3      	str	r3, [r0, #76]	; 0x4c
1000d520:	6503      	str	r3, [r0, #80]	; 0x50
1000d522:	4b13      	ldr	r3, [pc, #76]	; (1000d570 <__sinit+0x5c>)
1000d524:	4a13      	ldr	r2, [pc, #76]	; (1000d574 <__sinit+0x60>)
1000d526:	681b      	ldr	r3, [r3, #0]
1000d528:	6282      	str	r2, [r0, #40]	; 0x28
1000d52a:	9301      	str	r3, [sp, #4]
1000d52c:	4298      	cmp	r0, r3
1000d52e:	d101      	bne.n	1000d534 <__sinit+0x20>
1000d530:	2301      	movs	r3, #1
1000d532:	6183      	str	r3, [r0, #24]
1000d534:	1c04      	adds	r4, r0, #0
1000d536:	f000 f81f 	bl	1000d578 <__sfp>
1000d53a:	6060      	str	r0, [r4, #4]
1000d53c:	1c20      	adds	r0, r4, #0
1000d53e:	f000 f81b 	bl	1000d578 <__sfp>
1000d542:	60a0      	str	r0, [r4, #8]
1000d544:	1c20      	adds	r0, r4, #0
1000d546:	f000 f817 	bl	1000d578 <__sfp>
1000d54a:	2104      	movs	r1, #4
1000d54c:	60e0      	str	r0, [r4, #12]
1000d54e:	2200      	movs	r2, #0
1000d550:	6860      	ldr	r0, [r4, #4]
1000d552:	f7ff ffa5 	bl	1000d4a0 <std.isra.0>
1000d556:	68a0      	ldr	r0, [r4, #8]
1000d558:	2109      	movs	r1, #9
1000d55a:	2201      	movs	r2, #1
1000d55c:	f7ff ffa0 	bl	1000d4a0 <std.isra.0>
1000d560:	68e0      	ldr	r0, [r4, #12]
1000d562:	2112      	movs	r1, #18
1000d564:	2202      	movs	r2, #2
1000d566:	f7ff ff9b 	bl	1000d4a0 <std.isra.0>
1000d56a:	2301      	movs	r3, #1
1000d56c:	61a3      	str	r3, [r4, #24]
1000d56e:	bd13      	pop	{r0, r1, r4, pc}
1000d570:	1000faa4 	.word	0x1000faa4
1000d574:	1000d491 	.word	0x1000d491

1000d578 <__sfp>:
1000d578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000d57a:	4b1d      	ldr	r3, [pc, #116]	; (1000d5f0 <__sfp+0x78>)
1000d57c:	1c06      	adds	r6, r0, #0
1000d57e:	681d      	ldr	r5, [r3, #0]
1000d580:	69ab      	ldr	r3, [r5, #24]
1000d582:	2b00      	cmp	r3, #0
1000d584:	d102      	bne.n	1000d58c <__sfp+0x14>
1000d586:	1c28      	adds	r0, r5, #0
1000d588:	f7ff ffc4 	bl	1000d514 <__sinit>
1000d58c:	3548      	adds	r5, #72	; 0x48
1000d58e:	68ac      	ldr	r4, [r5, #8]
1000d590:	686b      	ldr	r3, [r5, #4]
1000d592:	3b01      	subs	r3, #1
1000d594:	d405      	bmi.n	1000d5a2 <__sfp+0x2a>
1000d596:	220c      	movs	r2, #12
1000d598:	5ea7      	ldrsh	r7, [r4, r2]
1000d59a:	2f00      	cmp	r7, #0
1000d59c:	d010      	beq.n	1000d5c0 <__sfp+0x48>
1000d59e:	3468      	adds	r4, #104	; 0x68
1000d5a0:	e7f7      	b.n	1000d592 <__sfp+0x1a>
1000d5a2:	682b      	ldr	r3, [r5, #0]
1000d5a4:	2b00      	cmp	r3, #0
1000d5a6:	d106      	bne.n	1000d5b6 <__sfp+0x3e>
1000d5a8:	1c30      	adds	r0, r6, #0
1000d5aa:	2104      	movs	r1, #4
1000d5ac:	f7ff ff9c 	bl	1000d4e8 <__sfmoreglue>
1000d5b0:	6028      	str	r0, [r5, #0]
1000d5b2:	2800      	cmp	r0, #0
1000d5b4:	d001      	beq.n	1000d5ba <__sfp+0x42>
1000d5b6:	682d      	ldr	r5, [r5, #0]
1000d5b8:	e7e9      	b.n	1000d58e <__sfp+0x16>
1000d5ba:	230c      	movs	r3, #12
1000d5bc:	6033      	str	r3, [r6, #0]
1000d5be:	e016      	b.n	1000d5ee <__sfp+0x76>
1000d5c0:	2301      	movs	r3, #1
1000d5c2:	1c20      	adds	r0, r4, #0
1000d5c4:	425b      	negs	r3, r3
1000d5c6:	81e3      	strh	r3, [r4, #14]
1000d5c8:	3302      	adds	r3, #2
1000d5ca:	81a3      	strh	r3, [r4, #12]
1000d5cc:	6667      	str	r7, [r4, #100]	; 0x64
1000d5ce:	6027      	str	r7, [r4, #0]
1000d5d0:	60a7      	str	r7, [r4, #8]
1000d5d2:	6067      	str	r7, [r4, #4]
1000d5d4:	6127      	str	r7, [r4, #16]
1000d5d6:	6167      	str	r7, [r4, #20]
1000d5d8:	61a7      	str	r7, [r4, #24]
1000d5da:	305c      	adds	r0, #92	; 0x5c
1000d5dc:	1c39      	adds	r1, r7, #0
1000d5de:	2208      	movs	r2, #8
1000d5e0:	f7ff fcad 	bl	1000cf3e <memset>
1000d5e4:	1c20      	adds	r0, r4, #0
1000d5e6:	6367      	str	r7, [r4, #52]	; 0x34
1000d5e8:	63a7      	str	r7, [r4, #56]	; 0x38
1000d5ea:	64a7      	str	r7, [r4, #72]	; 0x48
1000d5ec:	64e7      	str	r7, [r4, #76]	; 0x4c
1000d5ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000d5f0:	1000faa4 	.word	0x1000faa4

1000d5f4 <_fwalk_reent>:
1000d5f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000d5f6:	1c04      	adds	r4, r0, #0
1000d5f8:	1c07      	adds	r7, r0, #0
1000d5fa:	2600      	movs	r6, #0
1000d5fc:	9101      	str	r1, [sp, #4]
1000d5fe:	3448      	adds	r4, #72	; 0x48
1000d600:	2c00      	cmp	r4, #0
1000d602:	d016      	beq.n	1000d632 <_fwalk_reent+0x3e>
1000d604:	6863      	ldr	r3, [r4, #4]
1000d606:	68a5      	ldr	r5, [r4, #8]
1000d608:	9300      	str	r3, [sp, #0]
1000d60a:	9b00      	ldr	r3, [sp, #0]
1000d60c:	3b01      	subs	r3, #1
1000d60e:	9300      	str	r3, [sp, #0]
1000d610:	d40d      	bmi.n	1000d62e <_fwalk_reent+0x3a>
1000d612:	89ab      	ldrh	r3, [r5, #12]
1000d614:	2b01      	cmp	r3, #1
1000d616:	d908      	bls.n	1000d62a <_fwalk_reent+0x36>
1000d618:	220e      	movs	r2, #14
1000d61a:	5eab      	ldrsh	r3, [r5, r2]
1000d61c:	3301      	adds	r3, #1
1000d61e:	d004      	beq.n	1000d62a <_fwalk_reent+0x36>
1000d620:	1c38      	adds	r0, r7, #0
1000d622:	1c29      	adds	r1, r5, #0
1000d624:	9b01      	ldr	r3, [sp, #4]
1000d626:	4798      	blx	r3
1000d628:	4306      	orrs	r6, r0
1000d62a:	3568      	adds	r5, #104	; 0x68
1000d62c:	e7ed      	b.n	1000d60a <_fwalk_reent+0x16>
1000d62e:	6824      	ldr	r4, [r4, #0]
1000d630:	e7e6      	b.n	1000d600 <_fwalk_reent+0xc>
1000d632:	1c30      	adds	r0, r6, #0
1000d634:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

1000d638 <malloc>:
1000d638:	b508      	push	{r3, lr}
1000d63a:	4b03      	ldr	r3, [pc, #12]	; (1000d648 <malloc+0x10>)
1000d63c:	1c01      	adds	r1, r0, #0
1000d63e:	6818      	ldr	r0, [r3, #0]
1000d640:	f000 fb5e 	bl	1000dd00 <_malloc_r>
1000d644:	bd08      	pop	{r3, pc}
1000d646:	46c0      	nop			; (mov r8, r8)
1000d648:	1000fccc 	.word	0x1000fccc

1000d64c <_Balloc>:
1000d64c:	b570      	push	{r4, r5, r6, lr}
1000d64e:	6a46      	ldr	r6, [r0, #36]	; 0x24
1000d650:	1c04      	adds	r4, r0, #0
1000d652:	1c0d      	adds	r5, r1, #0
1000d654:	2e00      	cmp	r6, #0
1000d656:	d107      	bne.n	1000d668 <_Balloc+0x1c>
1000d658:	2010      	movs	r0, #16
1000d65a:	f7ff ffed 	bl	1000d638 <malloc>
1000d65e:	6260      	str	r0, [r4, #36]	; 0x24
1000d660:	6046      	str	r6, [r0, #4]
1000d662:	6086      	str	r6, [r0, #8]
1000d664:	6006      	str	r6, [r0, #0]
1000d666:	60c6      	str	r6, [r0, #12]
1000d668:	6a66      	ldr	r6, [r4, #36]	; 0x24
1000d66a:	68f3      	ldr	r3, [r6, #12]
1000d66c:	2b00      	cmp	r3, #0
1000d66e:	d009      	beq.n	1000d684 <_Balloc+0x38>
1000d670:	6a62      	ldr	r2, [r4, #36]	; 0x24
1000d672:	00ab      	lsls	r3, r5, #2
1000d674:	68d2      	ldr	r2, [r2, #12]
1000d676:	18d3      	adds	r3, r2, r3
1000d678:	6818      	ldr	r0, [r3, #0]
1000d67a:	2800      	cmp	r0, #0
1000d67c:	d00e      	beq.n	1000d69c <_Balloc+0x50>
1000d67e:	6802      	ldr	r2, [r0, #0]
1000d680:	601a      	str	r2, [r3, #0]
1000d682:	e017      	b.n	1000d6b4 <_Balloc+0x68>
1000d684:	1c20      	adds	r0, r4, #0
1000d686:	2104      	movs	r1, #4
1000d688:	2221      	movs	r2, #33	; 0x21
1000d68a:	f000 fae5 	bl	1000dc58 <_calloc_r>
1000d68e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1000d690:	60f0      	str	r0, [r6, #12]
1000d692:	68db      	ldr	r3, [r3, #12]
1000d694:	2b00      	cmp	r3, #0
1000d696:	d1eb      	bne.n	1000d670 <_Balloc+0x24>
1000d698:	2000      	movs	r0, #0
1000d69a:	e00e      	b.n	1000d6ba <_Balloc+0x6e>
1000d69c:	2101      	movs	r1, #1
1000d69e:	1c0e      	adds	r6, r1, #0
1000d6a0:	40ae      	lsls	r6, r5
1000d6a2:	1d72      	adds	r2, r6, #5
1000d6a4:	0092      	lsls	r2, r2, #2
1000d6a6:	1c20      	adds	r0, r4, #0
1000d6a8:	f000 fad6 	bl	1000dc58 <_calloc_r>
1000d6ac:	2800      	cmp	r0, #0
1000d6ae:	d0f3      	beq.n	1000d698 <_Balloc+0x4c>
1000d6b0:	6045      	str	r5, [r0, #4]
1000d6b2:	6086      	str	r6, [r0, #8]
1000d6b4:	2300      	movs	r3, #0
1000d6b6:	6103      	str	r3, [r0, #16]
1000d6b8:	60c3      	str	r3, [r0, #12]
1000d6ba:	bd70      	pop	{r4, r5, r6, pc}

1000d6bc <_Bfree>:
1000d6bc:	b570      	push	{r4, r5, r6, lr}
1000d6be:	6a45      	ldr	r5, [r0, #36]	; 0x24
1000d6c0:	1c06      	adds	r6, r0, #0
1000d6c2:	1c0c      	adds	r4, r1, #0
1000d6c4:	2d00      	cmp	r5, #0
1000d6c6:	d107      	bne.n	1000d6d8 <_Bfree+0x1c>
1000d6c8:	2010      	movs	r0, #16
1000d6ca:	f7ff ffb5 	bl	1000d638 <malloc>
1000d6ce:	6270      	str	r0, [r6, #36]	; 0x24
1000d6d0:	6045      	str	r5, [r0, #4]
1000d6d2:	6085      	str	r5, [r0, #8]
1000d6d4:	6005      	str	r5, [r0, #0]
1000d6d6:	60c5      	str	r5, [r0, #12]
1000d6d8:	2c00      	cmp	r4, #0
1000d6da:	d007      	beq.n	1000d6ec <_Bfree+0x30>
1000d6dc:	6a72      	ldr	r2, [r6, #36]	; 0x24
1000d6de:	6863      	ldr	r3, [r4, #4]
1000d6e0:	68d2      	ldr	r2, [r2, #12]
1000d6e2:	009b      	lsls	r3, r3, #2
1000d6e4:	18d3      	adds	r3, r2, r3
1000d6e6:	681a      	ldr	r2, [r3, #0]
1000d6e8:	6022      	str	r2, [r4, #0]
1000d6ea:	601c      	str	r4, [r3, #0]
1000d6ec:	bd70      	pop	{r4, r5, r6, pc}

1000d6ee <__multadd>:
1000d6ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000d6f0:	1c1e      	adds	r6, r3, #0
1000d6f2:	2314      	movs	r3, #20
1000d6f4:	469c      	mov	ip, r3
1000d6f6:	1c07      	adds	r7, r0, #0
1000d6f8:	1c0c      	adds	r4, r1, #0
1000d6fa:	2000      	movs	r0, #0
1000d6fc:	690d      	ldr	r5, [r1, #16]
1000d6fe:	448c      	add	ip, r1
1000d700:	4663      	mov	r3, ip
1000d702:	8819      	ldrh	r1, [r3, #0]
1000d704:	681b      	ldr	r3, [r3, #0]
1000d706:	4351      	muls	r1, r2
1000d708:	0c1b      	lsrs	r3, r3, #16
1000d70a:	4353      	muls	r3, r2
1000d70c:	1989      	adds	r1, r1, r6
1000d70e:	0c0e      	lsrs	r6, r1, #16
1000d710:	18f3      	adds	r3, r6, r3
1000d712:	b289      	uxth	r1, r1
1000d714:	0c1e      	lsrs	r6, r3, #16
1000d716:	041b      	lsls	r3, r3, #16
1000d718:	185b      	adds	r3, r3, r1
1000d71a:	4661      	mov	r1, ip
1000d71c:	3001      	adds	r0, #1
1000d71e:	c108      	stmia	r1!, {r3}
1000d720:	468c      	mov	ip, r1
1000d722:	42a8      	cmp	r0, r5
1000d724:	dbec      	blt.n	1000d700 <__multadd+0x12>
1000d726:	2e00      	cmp	r6, #0
1000d728:	d01b      	beq.n	1000d762 <__multadd+0x74>
1000d72a:	68a3      	ldr	r3, [r4, #8]
1000d72c:	429d      	cmp	r5, r3
1000d72e:	db12      	blt.n	1000d756 <__multadd+0x68>
1000d730:	6863      	ldr	r3, [r4, #4]
1000d732:	1c38      	adds	r0, r7, #0
1000d734:	1c59      	adds	r1, r3, #1
1000d736:	f7ff ff89 	bl	1000d64c <_Balloc>
1000d73a:	1c21      	adds	r1, r4, #0
1000d73c:	6923      	ldr	r3, [r4, #16]
1000d73e:	9001      	str	r0, [sp, #4]
1000d740:	1c9a      	adds	r2, r3, #2
1000d742:	310c      	adds	r1, #12
1000d744:	0092      	lsls	r2, r2, #2
1000d746:	300c      	adds	r0, #12
1000d748:	f7ff fbf0 	bl	1000cf2c <memcpy>
1000d74c:	1c21      	adds	r1, r4, #0
1000d74e:	1c38      	adds	r0, r7, #0
1000d750:	f7ff ffb4 	bl	1000d6bc <_Bfree>
1000d754:	9c01      	ldr	r4, [sp, #4]
1000d756:	1d2b      	adds	r3, r5, #4
1000d758:	009b      	lsls	r3, r3, #2
1000d75a:	18e3      	adds	r3, r4, r3
1000d75c:	3501      	adds	r5, #1
1000d75e:	605e      	str	r6, [r3, #4]
1000d760:	6125      	str	r5, [r4, #16]
1000d762:	1c20      	adds	r0, r4, #0
1000d764:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1000d766 <__hi0bits>:
1000d766:	2200      	movs	r2, #0
1000d768:	1c03      	adds	r3, r0, #0
1000d76a:	0c01      	lsrs	r1, r0, #16
1000d76c:	4291      	cmp	r1, r2
1000d76e:	d101      	bne.n	1000d774 <__hi0bits+0xe>
1000d770:	0403      	lsls	r3, r0, #16
1000d772:	3210      	adds	r2, #16
1000d774:	0e19      	lsrs	r1, r3, #24
1000d776:	d101      	bne.n	1000d77c <__hi0bits+0x16>
1000d778:	3208      	adds	r2, #8
1000d77a:	021b      	lsls	r3, r3, #8
1000d77c:	0f19      	lsrs	r1, r3, #28
1000d77e:	d101      	bne.n	1000d784 <__hi0bits+0x1e>
1000d780:	3204      	adds	r2, #4
1000d782:	011b      	lsls	r3, r3, #4
1000d784:	0f99      	lsrs	r1, r3, #30
1000d786:	d101      	bne.n	1000d78c <__hi0bits+0x26>
1000d788:	3202      	adds	r2, #2
1000d78a:	009b      	lsls	r3, r3, #2
1000d78c:	1c10      	adds	r0, r2, #0
1000d78e:	2b00      	cmp	r3, #0
1000d790:	db03      	blt.n	1000d79a <__hi0bits+0x34>
1000d792:	2020      	movs	r0, #32
1000d794:	005b      	lsls	r3, r3, #1
1000d796:	d500      	bpl.n	1000d79a <__hi0bits+0x34>
1000d798:	1c50      	adds	r0, r2, #1
1000d79a:	4770      	bx	lr

1000d79c <__lo0bits>:
1000d79c:	2207      	movs	r2, #7
1000d79e:	6803      	ldr	r3, [r0, #0]
1000d7a0:	b510      	push	{r4, lr}
1000d7a2:	1c01      	adds	r1, r0, #0
1000d7a4:	401a      	ands	r2, r3
1000d7a6:	d00c      	beq.n	1000d7c2 <__lo0bits+0x26>
1000d7a8:	2401      	movs	r4, #1
1000d7aa:	2000      	movs	r0, #0
1000d7ac:	4223      	tst	r3, r4
1000d7ae:	d123      	bne.n	1000d7f8 <__lo0bits+0x5c>
1000d7b0:	2202      	movs	r2, #2
1000d7b2:	4213      	tst	r3, r2
1000d7b4:	d003      	beq.n	1000d7be <__lo0bits+0x22>
1000d7b6:	40e3      	lsrs	r3, r4
1000d7b8:	1c20      	adds	r0, r4, #0
1000d7ba:	600b      	str	r3, [r1, #0]
1000d7bc:	e01c      	b.n	1000d7f8 <__lo0bits+0x5c>
1000d7be:	089b      	lsrs	r3, r3, #2
1000d7c0:	e018      	b.n	1000d7f4 <__lo0bits+0x58>
1000d7c2:	b298      	uxth	r0, r3
1000d7c4:	2800      	cmp	r0, #0
1000d7c6:	d101      	bne.n	1000d7cc <__lo0bits+0x30>
1000d7c8:	2210      	movs	r2, #16
1000d7ca:	0c1b      	lsrs	r3, r3, #16
1000d7cc:	b2d8      	uxtb	r0, r3
1000d7ce:	2800      	cmp	r0, #0
1000d7d0:	d101      	bne.n	1000d7d6 <__lo0bits+0x3a>
1000d7d2:	3208      	adds	r2, #8
1000d7d4:	0a1b      	lsrs	r3, r3, #8
1000d7d6:	0718      	lsls	r0, r3, #28
1000d7d8:	d101      	bne.n	1000d7de <__lo0bits+0x42>
1000d7da:	3204      	adds	r2, #4
1000d7dc:	091b      	lsrs	r3, r3, #4
1000d7de:	0798      	lsls	r0, r3, #30
1000d7e0:	d101      	bne.n	1000d7e6 <__lo0bits+0x4a>
1000d7e2:	3202      	adds	r2, #2
1000d7e4:	089b      	lsrs	r3, r3, #2
1000d7e6:	07d8      	lsls	r0, r3, #31
1000d7e8:	d404      	bmi.n	1000d7f4 <__lo0bits+0x58>
1000d7ea:	085b      	lsrs	r3, r3, #1
1000d7ec:	2020      	movs	r0, #32
1000d7ee:	2b00      	cmp	r3, #0
1000d7f0:	d002      	beq.n	1000d7f8 <__lo0bits+0x5c>
1000d7f2:	3201      	adds	r2, #1
1000d7f4:	1c10      	adds	r0, r2, #0
1000d7f6:	600b      	str	r3, [r1, #0]
1000d7f8:	bd10      	pop	{r4, pc}

1000d7fa <__i2b>:
1000d7fa:	b510      	push	{r4, lr}
1000d7fc:	1c0c      	adds	r4, r1, #0
1000d7fe:	2101      	movs	r1, #1
1000d800:	f7ff ff24 	bl	1000d64c <_Balloc>
1000d804:	2301      	movs	r3, #1
1000d806:	6144      	str	r4, [r0, #20]
1000d808:	6103      	str	r3, [r0, #16]
1000d80a:	bd10      	pop	{r4, pc}

1000d80c <__multiply>:
1000d80c:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d80e:	690b      	ldr	r3, [r1, #16]
1000d810:	1c14      	adds	r4, r2, #0
1000d812:	6912      	ldr	r2, [r2, #16]
1000d814:	b089      	sub	sp, #36	; 0x24
1000d816:	1c0d      	adds	r5, r1, #0
1000d818:	4293      	cmp	r3, r2
1000d81a:	da01      	bge.n	1000d820 <__multiply+0x14>
1000d81c:	1c25      	adds	r5, r4, #0
1000d81e:	1c0c      	adds	r4, r1, #0
1000d820:	692f      	ldr	r7, [r5, #16]
1000d822:	6926      	ldr	r6, [r4, #16]
1000d824:	68aa      	ldr	r2, [r5, #8]
1000d826:	19bb      	adds	r3, r7, r6
1000d828:	6869      	ldr	r1, [r5, #4]
1000d82a:	9300      	str	r3, [sp, #0]
1000d82c:	4293      	cmp	r3, r2
1000d82e:	dd00      	ble.n	1000d832 <__multiply+0x26>
1000d830:	3101      	adds	r1, #1
1000d832:	f7ff ff0b 	bl	1000d64c <_Balloc>
1000d836:	1c01      	adds	r1, r0, #0
1000d838:	9b00      	ldr	r3, [sp, #0]
1000d83a:	3114      	adds	r1, #20
1000d83c:	4684      	mov	ip, r0
1000d83e:	0098      	lsls	r0, r3, #2
1000d840:	1c0b      	adds	r3, r1, #0
1000d842:	1808      	adds	r0, r1, r0
1000d844:	4283      	cmp	r3, r0
1000d846:	d202      	bcs.n	1000d84e <__multiply+0x42>
1000d848:	2200      	movs	r2, #0
1000d84a:	c304      	stmia	r3!, {r2}
1000d84c:	e7fa      	b.n	1000d844 <__multiply+0x38>
1000d84e:	3514      	adds	r5, #20
1000d850:	00bf      	lsls	r7, r7, #2
1000d852:	19eb      	adds	r3, r5, r7
1000d854:	3414      	adds	r4, #20
1000d856:	00b6      	lsls	r6, r6, #2
1000d858:	9304      	str	r3, [sp, #16]
1000d85a:	19a3      	adds	r3, r4, r6
1000d85c:	9502      	str	r5, [sp, #8]
1000d85e:	9306      	str	r3, [sp, #24]
1000d860:	9b06      	ldr	r3, [sp, #24]
1000d862:	429c      	cmp	r4, r3
1000d864:	d256      	bcs.n	1000d914 <__multiply+0x108>
1000d866:	8823      	ldrh	r3, [r4, #0]
1000d868:	9303      	str	r3, [sp, #12]
1000d86a:	2b00      	cmp	r3, #0
1000d86c:	d022      	beq.n	1000d8b4 <__multiply+0xa8>
1000d86e:	1c0e      	adds	r6, r1, #0
1000d870:	2700      	movs	r7, #0
1000d872:	9b02      	ldr	r3, [sp, #8]
1000d874:	9301      	str	r3, [sp, #4]
1000d876:	9b01      	ldr	r3, [sp, #4]
1000d878:	9d03      	ldr	r5, [sp, #12]
1000d87a:	cb04      	ldmia	r3!, {r2}
1000d87c:	9605      	str	r6, [sp, #20]
1000d87e:	9301      	str	r3, [sp, #4]
1000d880:	8833      	ldrh	r3, [r6, #0]
1000d882:	9307      	str	r3, [sp, #28]
1000d884:	b293      	uxth	r3, r2
1000d886:	436b      	muls	r3, r5
1000d888:	9d07      	ldr	r5, [sp, #28]
1000d88a:	0c12      	lsrs	r2, r2, #16
1000d88c:	18eb      	adds	r3, r5, r3
1000d88e:	6835      	ldr	r5, [r6, #0]
1000d890:	19db      	adds	r3, r3, r7
1000d892:	0c2f      	lsrs	r7, r5, #16
1000d894:	9d03      	ldr	r5, [sp, #12]
1000d896:	436a      	muls	r2, r5
1000d898:	18ba      	adds	r2, r7, r2
1000d89a:	0c1f      	lsrs	r7, r3, #16
1000d89c:	19d2      	adds	r2, r2, r7
1000d89e:	0c17      	lsrs	r7, r2, #16
1000d8a0:	b29b      	uxth	r3, r3
1000d8a2:	0412      	lsls	r2, r2, #16
1000d8a4:	4313      	orrs	r3, r2
1000d8a6:	c608      	stmia	r6!, {r3}
1000d8a8:	9a01      	ldr	r2, [sp, #4]
1000d8aa:	9b04      	ldr	r3, [sp, #16]
1000d8ac:	429a      	cmp	r2, r3
1000d8ae:	d3e2      	bcc.n	1000d876 <__multiply+0x6a>
1000d8b0:	9b05      	ldr	r3, [sp, #20]
1000d8b2:	605f      	str	r7, [r3, #4]
1000d8b4:	6823      	ldr	r3, [r4, #0]
1000d8b6:	0c1b      	lsrs	r3, r3, #16
1000d8b8:	9301      	str	r3, [sp, #4]
1000d8ba:	d021      	beq.n	1000d900 <__multiply+0xf4>
1000d8bc:	2200      	movs	r2, #0
1000d8be:	1c0d      	adds	r5, r1, #0
1000d8c0:	680b      	ldr	r3, [r1, #0]
1000d8c2:	9f02      	ldr	r7, [sp, #8]
1000d8c4:	9203      	str	r2, [sp, #12]
1000d8c6:	883e      	ldrh	r6, [r7, #0]
1000d8c8:	9a01      	ldr	r2, [sp, #4]
1000d8ca:	b29b      	uxth	r3, r3
1000d8cc:	4356      	muls	r6, r2
1000d8ce:	682a      	ldr	r2, [r5, #0]
1000d8d0:	9505      	str	r5, [sp, #20]
1000d8d2:	0c12      	lsrs	r2, r2, #16
1000d8d4:	18b2      	adds	r2, r6, r2
1000d8d6:	9e03      	ldr	r6, [sp, #12]
1000d8d8:	1992      	adds	r2, r2, r6
1000d8da:	0416      	lsls	r6, r2, #16
1000d8dc:	4333      	orrs	r3, r6
1000d8de:	602b      	str	r3, [r5, #0]
1000d8e0:	cf08      	ldmia	r7!, {r3}
1000d8e2:	9e01      	ldr	r6, [sp, #4]
1000d8e4:	0c1b      	lsrs	r3, r3, #16
1000d8e6:	4373      	muls	r3, r6
1000d8e8:	88ae      	ldrh	r6, [r5, #4]
1000d8ea:	0c12      	lsrs	r2, r2, #16
1000d8ec:	199b      	adds	r3, r3, r6
1000d8ee:	189b      	adds	r3, r3, r2
1000d8f0:	0c1a      	lsrs	r2, r3, #16
1000d8f2:	9203      	str	r2, [sp, #12]
1000d8f4:	9a04      	ldr	r2, [sp, #16]
1000d8f6:	3504      	adds	r5, #4
1000d8f8:	42ba      	cmp	r2, r7
1000d8fa:	d8e4      	bhi.n	1000d8c6 <__multiply+0xba>
1000d8fc:	9a05      	ldr	r2, [sp, #20]
1000d8fe:	6053      	str	r3, [r2, #4]
1000d900:	3404      	adds	r4, #4
1000d902:	3104      	adds	r1, #4
1000d904:	e7ac      	b.n	1000d860 <__multiply+0x54>
1000d906:	3804      	subs	r0, #4
1000d908:	6803      	ldr	r3, [r0, #0]
1000d90a:	2b00      	cmp	r3, #0
1000d90c:	d105      	bne.n	1000d91a <__multiply+0x10e>
1000d90e:	9b00      	ldr	r3, [sp, #0]
1000d910:	3b01      	subs	r3, #1
1000d912:	9300      	str	r3, [sp, #0]
1000d914:	9b00      	ldr	r3, [sp, #0]
1000d916:	2b00      	cmp	r3, #0
1000d918:	dcf5      	bgt.n	1000d906 <__multiply+0xfa>
1000d91a:	4663      	mov	r3, ip
1000d91c:	4660      	mov	r0, ip
1000d91e:	9a00      	ldr	r2, [sp, #0]
1000d920:	611a      	str	r2, [r3, #16]
1000d922:	b009      	add	sp, #36	; 0x24
1000d924:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

1000d928 <__pow5mult>:
1000d928:	2303      	movs	r3, #3
1000d92a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000d92c:	4013      	ands	r3, r2
1000d92e:	1c05      	adds	r5, r0, #0
1000d930:	1c0e      	adds	r6, r1, #0
1000d932:	1c14      	adds	r4, r2, #0
1000d934:	2b00      	cmp	r3, #0
1000d936:	d007      	beq.n	1000d948 <__pow5mult+0x20>
1000d938:	4a22      	ldr	r2, [pc, #136]	; (1000d9c4 <__pow5mult+0x9c>)
1000d93a:	3b01      	subs	r3, #1
1000d93c:	009b      	lsls	r3, r3, #2
1000d93e:	589a      	ldr	r2, [r3, r2]
1000d940:	2300      	movs	r3, #0
1000d942:	f7ff fed4 	bl	1000d6ee <__multadd>
1000d946:	1c06      	adds	r6, r0, #0
1000d948:	10a3      	asrs	r3, r4, #2
1000d94a:	9301      	str	r3, [sp, #4]
1000d94c:	d037      	beq.n	1000d9be <__pow5mult+0x96>
1000d94e:	6a6c      	ldr	r4, [r5, #36]	; 0x24
1000d950:	2c00      	cmp	r4, #0
1000d952:	d107      	bne.n	1000d964 <__pow5mult+0x3c>
1000d954:	2010      	movs	r0, #16
1000d956:	f7ff fe6f 	bl	1000d638 <malloc>
1000d95a:	6268      	str	r0, [r5, #36]	; 0x24
1000d95c:	6044      	str	r4, [r0, #4]
1000d95e:	6084      	str	r4, [r0, #8]
1000d960:	6004      	str	r4, [r0, #0]
1000d962:	60c4      	str	r4, [r0, #12]
1000d964:	6a6f      	ldr	r7, [r5, #36]	; 0x24
1000d966:	68bc      	ldr	r4, [r7, #8]
1000d968:	2c00      	cmp	r4, #0
1000d96a:	d110      	bne.n	1000d98e <__pow5mult+0x66>
1000d96c:	1c28      	adds	r0, r5, #0
1000d96e:	4916      	ldr	r1, [pc, #88]	; (1000d9c8 <__pow5mult+0xa0>)
1000d970:	f7ff ff43 	bl	1000d7fa <__i2b>
1000d974:	2300      	movs	r3, #0
1000d976:	60b8      	str	r0, [r7, #8]
1000d978:	1c04      	adds	r4, r0, #0
1000d97a:	6003      	str	r3, [r0, #0]
1000d97c:	e007      	b.n	1000d98e <__pow5mult+0x66>
1000d97e:	9b01      	ldr	r3, [sp, #4]
1000d980:	105b      	asrs	r3, r3, #1
1000d982:	9301      	str	r3, [sp, #4]
1000d984:	d01b      	beq.n	1000d9be <__pow5mult+0x96>
1000d986:	6820      	ldr	r0, [r4, #0]
1000d988:	2800      	cmp	r0, #0
1000d98a:	d00f      	beq.n	1000d9ac <__pow5mult+0x84>
1000d98c:	1c04      	adds	r4, r0, #0
1000d98e:	9b01      	ldr	r3, [sp, #4]
1000d990:	07db      	lsls	r3, r3, #31
1000d992:	d5f4      	bpl.n	1000d97e <__pow5mult+0x56>
1000d994:	1c31      	adds	r1, r6, #0
1000d996:	1c22      	adds	r2, r4, #0
1000d998:	1c28      	adds	r0, r5, #0
1000d99a:	f7ff ff37 	bl	1000d80c <__multiply>
1000d99e:	1c07      	adds	r7, r0, #0
1000d9a0:	1c31      	adds	r1, r6, #0
1000d9a2:	1c28      	adds	r0, r5, #0
1000d9a4:	f7ff fe8a 	bl	1000d6bc <_Bfree>
1000d9a8:	1c3e      	adds	r6, r7, #0
1000d9aa:	e7e8      	b.n	1000d97e <__pow5mult+0x56>
1000d9ac:	1c28      	adds	r0, r5, #0
1000d9ae:	1c21      	adds	r1, r4, #0
1000d9b0:	1c22      	adds	r2, r4, #0
1000d9b2:	f7ff ff2b 	bl	1000d80c <__multiply>
1000d9b6:	2300      	movs	r3, #0
1000d9b8:	6020      	str	r0, [r4, #0]
1000d9ba:	6003      	str	r3, [r0, #0]
1000d9bc:	e7e6      	b.n	1000d98c <__pow5mult+0x64>
1000d9be:	1c30      	adds	r0, r6, #0
1000d9c0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1000d9c2:	46c0      	nop			; (mov r8, r8)
1000d9c4:	1000fbf8 	.word	0x1000fbf8
1000d9c8:	00000271 	.word	0x00000271

1000d9cc <__lshift>:
1000d9cc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000d9ce:	1c0c      	adds	r4, r1, #0
1000d9d0:	1c17      	adds	r7, r2, #0
1000d9d2:	6923      	ldr	r3, [r4, #16]
1000d9d4:	1155      	asrs	r5, r2, #5
1000d9d6:	b085      	sub	sp, #20
1000d9d8:	18eb      	adds	r3, r5, r3
1000d9da:	9301      	str	r3, [sp, #4]
1000d9dc:	3301      	adds	r3, #1
1000d9de:	9300      	str	r3, [sp, #0]
1000d9e0:	6849      	ldr	r1, [r1, #4]
1000d9e2:	68a3      	ldr	r3, [r4, #8]
1000d9e4:	9002      	str	r0, [sp, #8]
1000d9e6:	9a00      	ldr	r2, [sp, #0]
1000d9e8:	429a      	cmp	r2, r3
1000d9ea:	dd02      	ble.n	1000d9f2 <__lshift+0x26>
1000d9ec:	3101      	adds	r1, #1
1000d9ee:	005b      	lsls	r3, r3, #1
1000d9f0:	e7f9      	b.n	1000d9e6 <__lshift+0x1a>
1000d9f2:	9802      	ldr	r0, [sp, #8]
1000d9f4:	f7ff fe2a 	bl	1000d64c <_Balloc>
1000d9f8:	1c02      	adds	r2, r0, #0
1000d9fa:	1c06      	adds	r6, r0, #0
1000d9fc:	2300      	movs	r3, #0
1000d9fe:	3214      	adds	r2, #20
1000da00:	42ab      	cmp	r3, r5
1000da02:	da04      	bge.n	1000da0e <__lshift+0x42>
1000da04:	2000      	movs	r0, #0
1000da06:	0099      	lsls	r1, r3, #2
1000da08:	5050      	str	r0, [r2, r1]
1000da0a:	3301      	adds	r3, #1
1000da0c:	e7f8      	b.n	1000da00 <__lshift+0x34>
1000da0e:	43eb      	mvns	r3, r5
1000da10:	17db      	asrs	r3, r3, #31
1000da12:	401d      	ands	r5, r3
1000da14:	1c23      	adds	r3, r4, #0
1000da16:	00ad      	lsls	r5, r5, #2
1000da18:	1955      	adds	r5, r2, r5
1000da1a:	6922      	ldr	r2, [r4, #16]
1000da1c:	3314      	adds	r3, #20
1000da1e:	0092      	lsls	r2, r2, #2
1000da20:	189a      	adds	r2, r3, r2
1000da22:	4694      	mov	ip, r2
1000da24:	221f      	movs	r2, #31
1000da26:	4017      	ands	r7, r2
1000da28:	d014      	beq.n	1000da54 <__lshift+0x88>
1000da2a:	3201      	adds	r2, #1
1000da2c:	1bd2      	subs	r2, r2, r7
1000da2e:	9203      	str	r2, [sp, #12]
1000da30:	2200      	movs	r2, #0
1000da32:	6819      	ldr	r1, [r3, #0]
1000da34:	1c28      	adds	r0, r5, #0
1000da36:	40b9      	lsls	r1, r7
1000da38:	430a      	orrs	r2, r1
1000da3a:	c504      	stmia	r5!, {r2}
1000da3c:	cb04      	ldmia	r3!, {r2}
1000da3e:	9903      	ldr	r1, [sp, #12]
1000da40:	40ca      	lsrs	r2, r1
1000da42:	459c      	cmp	ip, r3
1000da44:	d8f5      	bhi.n	1000da32 <__lshift+0x66>
1000da46:	6042      	str	r2, [r0, #4]
1000da48:	2a00      	cmp	r2, #0
1000da4a:	d007      	beq.n	1000da5c <__lshift+0x90>
1000da4c:	9b01      	ldr	r3, [sp, #4]
1000da4e:	3302      	adds	r3, #2
1000da50:	9300      	str	r3, [sp, #0]
1000da52:	e003      	b.n	1000da5c <__lshift+0x90>
1000da54:	cb04      	ldmia	r3!, {r2}
1000da56:	c504      	stmia	r5!, {r2}
1000da58:	459c      	cmp	ip, r3
1000da5a:	d8fb      	bhi.n	1000da54 <__lshift+0x88>
1000da5c:	9b00      	ldr	r3, [sp, #0]
1000da5e:	9802      	ldr	r0, [sp, #8]
1000da60:	3b01      	subs	r3, #1
1000da62:	6133      	str	r3, [r6, #16]
1000da64:	1c21      	adds	r1, r4, #0
1000da66:	f7ff fe29 	bl	1000d6bc <_Bfree>
1000da6a:	1c30      	adds	r0, r6, #0
1000da6c:	b005      	add	sp, #20
1000da6e:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000da70 <__mcmp>:
1000da70:	6903      	ldr	r3, [r0, #16]
1000da72:	690a      	ldr	r2, [r1, #16]
1000da74:	b510      	push	{r4, lr}
1000da76:	1a9b      	subs	r3, r3, r2
1000da78:	1c04      	adds	r4, r0, #0
1000da7a:	1e18      	subs	r0, r3, #0
1000da7c:	d112      	bne.n	1000daa4 <__mcmp+0x34>
1000da7e:	0093      	lsls	r3, r2, #2
1000da80:	3414      	adds	r4, #20
1000da82:	3114      	adds	r1, #20
1000da84:	18e2      	adds	r2, r4, r3
1000da86:	18c9      	adds	r1, r1, r3
1000da88:	3a04      	subs	r2, #4
1000da8a:	3904      	subs	r1, #4
1000da8c:	6813      	ldr	r3, [r2, #0]
1000da8e:	6808      	ldr	r0, [r1, #0]
1000da90:	4283      	cmp	r3, r0
1000da92:	d004      	beq.n	1000da9e <__mcmp+0x2e>
1000da94:	4283      	cmp	r3, r0
1000da96:	419b      	sbcs	r3, r3
1000da98:	2001      	movs	r0, #1
1000da9a:	4318      	orrs	r0, r3
1000da9c:	e002      	b.n	1000daa4 <__mcmp+0x34>
1000da9e:	42a2      	cmp	r2, r4
1000daa0:	d8f2      	bhi.n	1000da88 <__mcmp+0x18>
1000daa2:	2000      	movs	r0, #0
1000daa4:	bd10      	pop	{r4, pc}

1000daa6 <__mdiff>:
1000daa6:	b5f0      	push	{r4, r5, r6, r7, lr}
1000daa8:	1c07      	adds	r7, r0, #0
1000daaa:	b085      	sub	sp, #20
1000daac:	1c08      	adds	r0, r1, #0
1000daae:	1c0c      	adds	r4, r1, #0
1000dab0:	1c11      	adds	r1, r2, #0
1000dab2:	1c15      	adds	r5, r2, #0
1000dab4:	f7ff ffdc 	bl	1000da70 <__mcmp>
1000dab8:	1e06      	subs	r6, r0, #0
1000daba:	d107      	bne.n	1000dacc <__mdiff+0x26>
1000dabc:	1c38      	adds	r0, r7, #0
1000dabe:	1c31      	adds	r1, r6, #0
1000dac0:	f7ff fdc4 	bl	1000d64c <_Balloc>
1000dac4:	2301      	movs	r3, #1
1000dac6:	6146      	str	r6, [r0, #20]
1000dac8:	6103      	str	r3, [r0, #16]
1000daca:	e055      	b.n	1000db78 <__mdiff+0xd2>
1000dacc:	2300      	movs	r3, #0
1000dace:	9301      	str	r3, [sp, #4]
1000dad0:	4298      	cmp	r0, r3
1000dad2:	da04      	bge.n	1000dade <__mdiff+0x38>
1000dad4:	1c23      	adds	r3, r4, #0
1000dad6:	1c2c      	adds	r4, r5, #0
1000dad8:	1c1d      	adds	r5, r3, #0
1000dada:	2301      	movs	r3, #1
1000dadc:	9301      	str	r3, [sp, #4]
1000dade:	1c38      	adds	r0, r7, #0
1000dae0:	6861      	ldr	r1, [r4, #4]
1000dae2:	f7ff fdb3 	bl	1000d64c <_Balloc>
1000dae6:	9b01      	ldr	r3, [sp, #4]
1000dae8:	6926      	ldr	r6, [r4, #16]
1000daea:	1c2f      	adds	r7, r5, #0
1000daec:	60c3      	str	r3, [r0, #12]
1000daee:	3414      	adds	r4, #20
1000daf0:	00b3      	lsls	r3, r6, #2
1000daf2:	18e3      	adds	r3, r4, r3
1000daf4:	1c02      	adds	r2, r0, #0
1000daf6:	9302      	str	r3, [sp, #8]
1000daf8:	692b      	ldr	r3, [r5, #16]
1000dafa:	2500      	movs	r5, #0
1000dafc:	3714      	adds	r7, #20
1000dafe:	009b      	lsls	r3, r3, #2
1000db00:	18fb      	adds	r3, r7, r3
1000db02:	9303      	str	r3, [sp, #12]
1000db04:	3214      	adds	r2, #20
1000db06:	cc08      	ldmia	r4!, {r3}
1000db08:	4669      	mov	r1, sp
1000db0a:	469c      	mov	ip, r3
1000db0c:	cf08      	ldmia	r7!, {r3}
1000db0e:	3204      	adds	r2, #4
1000db10:	9300      	str	r3, [sp, #0]
1000db12:	4663      	mov	r3, ip
1000db14:	808b      	strh	r3, [r1, #4]
1000db16:	888b      	ldrh	r3, [r1, #4]
1000db18:	195d      	adds	r5, r3, r5
1000db1a:	9b00      	ldr	r3, [sp, #0]
1000db1c:	b29b      	uxth	r3, r3
1000db1e:	1aeb      	subs	r3, r5, r3
1000db20:	4665      	mov	r5, ip
1000db22:	9301      	str	r3, [sp, #4]
1000db24:	9b00      	ldr	r3, [sp, #0]
1000db26:	0c2d      	lsrs	r5, r5, #16
1000db28:	0c19      	lsrs	r1, r3, #16
1000db2a:	9b01      	ldr	r3, [sp, #4]
1000db2c:	1a69      	subs	r1, r5, r1
1000db2e:	141d      	asrs	r5, r3, #16
1000db30:	1f13      	subs	r3, r2, #4
1000db32:	469c      	mov	ip, r3
1000db34:	466b      	mov	r3, sp
1000db36:	1949      	adds	r1, r1, r5
1000db38:	889b      	ldrh	r3, [r3, #4]
1000db3a:	140d      	asrs	r5, r1, #16
1000db3c:	0409      	lsls	r1, r1, #16
1000db3e:	430b      	orrs	r3, r1
1000db40:	4661      	mov	r1, ip
1000db42:	600b      	str	r3, [r1, #0]
1000db44:	9b03      	ldr	r3, [sp, #12]
1000db46:	429f      	cmp	r7, r3
1000db48:	d3dd      	bcc.n	1000db06 <__mdiff+0x60>
1000db4a:	9902      	ldr	r1, [sp, #8]
1000db4c:	1c13      	adds	r3, r2, #0
1000db4e:	428c      	cmp	r4, r1
1000db50:	d20b      	bcs.n	1000db6a <__mdiff+0xc4>
1000db52:	cc08      	ldmia	r4!, {r3}
1000db54:	b299      	uxth	r1, r3
1000db56:	1949      	adds	r1, r1, r5
1000db58:	140d      	asrs	r5, r1, #16
1000db5a:	0c1b      	lsrs	r3, r3, #16
1000db5c:	18eb      	adds	r3, r5, r3
1000db5e:	141d      	asrs	r5, r3, #16
1000db60:	b289      	uxth	r1, r1
1000db62:	041b      	lsls	r3, r3, #16
1000db64:	430b      	orrs	r3, r1
1000db66:	c208      	stmia	r2!, {r3}
1000db68:	e7ef      	b.n	1000db4a <__mdiff+0xa4>
1000db6a:	3b04      	subs	r3, #4
1000db6c:	681a      	ldr	r2, [r3, #0]
1000db6e:	2a00      	cmp	r2, #0
1000db70:	d101      	bne.n	1000db76 <__mdiff+0xd0>
1000db72:	3e01      	subs	r6, #1
1000db74:	e7f9      	b.n	1000db6a <__mdiff+0xc4>
1000db76:	6106      	str	r6, [r0, #16]
1000db78:	b005      	add	sp, #20
1000db7a:	bdf0      	pop	{r4, r5, r6, r7, pc}

1000db7c <__d2b>:
1000db7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000db7e:	1c1d      	adds	r5, r3, #0
1000db80:	2101      	movs	r1, #1
1000db82:	9f08      	ldr	r7, [sp, #32]
1000db84:	1c14      	adds	r4, r2, #0
1000db86:	f7ff fd61 	bl	1000d64c <_Balloc>
1000db8a:	032b      	lsls	r3, r5, #12
1000db8c:	006d      	lsls	r5, r5, #1
1000db8e:	1c06      	adds	r6, r0, #0
1000db90:	0b1b      	lsrs	r3, r3, #12
1000db92:	0d6d      	lsrs	r5, r5, #21
1000db94:	d002      	beq.n	1000db9c <__d2b+0x20>
1000db96:	2280      	movs	r2, #128	; 0x80
1000db98:	0352      	lsls	r2, r2, #13
1000db9a:	4313      	orrs	r3, r2
1000db9c:	9301      	str	r3, [sp, #4]
1000db9e:	2c00      	cmp	r4, #0
1000dba0:	d018      	beq.n	1000dbd4 <__d2b+0x58>
1000dba2:	4668      	mov	r0, sp
1000dba4:	9400      	str	r4, [sp, #0]
1000dba6:	f7ff fdf9 	bl	1000d79c <__lo0bits>
1000dbaa:	9c00      	ldr	r4, [sp, #0]
1000dbac:	2800      	cmp	r0, #0
1000dbae:	d009      	beq.n	1000dbc4 <__d2b+0x48>
1000dbb0:	2320      	movs	r3, #32
1000dbb2:	9a01      	ldr	r2, [sp, #4]
1000dbb4:	1a19      	subs	r1, r3, r0
1000dbb6:	1c13      	adds	r3, r2, #0
1000dbb8:	408b      	lsls	r3, r1
1000dbba:	40c2      	lsrs	r2, r0
1000dbbc:	4323      	orrs	r3, r4
1000dbbe:	6173      	str	r3, [r6, #20]
1000dbc0:	9201      	str	r2, [sp, #4]
1000dbc2:	e000      	b.n	1000dbc6 <__d2b+0x4a>
1000dbc4:	6174      	str	r4, [r6, #20]
1000dbc6:	9c01      	ldr	r4, [sp, #4]
1000dbc8:	61b4      	str	r4, [r6, #24]
1000dbca:	1e63      	subs	r3, r4, #1
1000dbcc:	419c      	sbcs	r4, r3
1000dbce:	3401      	adds	r4, #1
1000dbd0:	6134      	str	r4, [r6, #16]
1000dbd2:	e007      	b.n	1000dbe4 <__d2b+0x68>
1000dbd4:	a801      	add	r0, sp, #4
1000dbd6:	f7ff fde1 	bl	1000d79c <__lo0bits>
1000dbda:	2401      	movs	r4, #1
1000dbdc:	9b01      	ldr	r3, [sp, #4]
1000dbde:	6134      	str	r4, [r6, #16]
1000dbe0:	6173      	str	r3, [r6, #20]
1000dbe2:	3020      	adds	r0, #32
1000dbe4:	2d00      	cmp	r5, #0
1000dbe6:	d006      	beq.n	1000dbf6 <__d2b+0x7a>
1000dbe8:	4b0b      	ldr	r3, [pc, #44]	; (1000dc18 <__d2b+0x9c>)
1000dbea:	18ed      	adds	r5, r5, r3
1000dbec:	2335      	movs	r3, #53	; 0x35
1000dbee:	182d      	adds	r5, r5, r0
1000dbf0:	603d      	str	r5, [r7, #0]
1000dbf2:	1a18      	subs	r0, r3, r0
1000dbf4:	e00b      	b.n	1000dc0e <__d2b+0x92>
1000dbf6:	4b09      	ldr	r3, [pc, #36]	; (1000dc1c <__d2b+0xa0>)
1000dbf8:	18c0      	adds	r0, r0, r3
1000dbfa:	4b09      	ldr	r3, [pc, #36]	; (1000dc20 <__d2b+0xa4>)
1000dbfc:	6038      	str	r0, [r7, #0]
1000dbfe:	18e3      	adds	r3, r4, r3
1000dc00:	009b      	lsls	r3, r3, #2
1000dc02:	18f3      	adds	r3, r6, r3
1000dc04:	6958      	ldr	r0, [r3, #20]
1000dc06:	f7ff fdae 	bl	1000d766 <__hi0bits>
1000dc0a:	0164      	lsls	r4, r4, #5
1000dc0c:	1a20      	subs	r0, r4, r0
1000dc0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000dc10:	6018      	str	r0, [r3, #0]
1000dc12:	1c30      	adds	r0, r6, #0
1000dc14:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
1000dc16:	46c0      	nop			; (mov r8, r8)
1000dc18:	fffffbcd 	.word	0xfffffbcd
1000dc1c:	fffffbce 	.word	0xfffffbce
1000dc20:	3fffffff 	.word	0x3fffffff

1000dc24 <_mprec_log10>:
1000dc24:	b510      	push	{r4, lr}
1000dc26:	1e04      	subs	r4, r0, #0
1000dc28:	2c17      	cmp	r4, #23
1000dc2a:	dc05      	bgt.n	1000dc38 <_mprec_log10+0x14>
1000dc2c:	4b07      	ldr	r3, [pc, #28]	; (1000dc4c <_mprec_log10+0x28>)
1000dc2e:	00c4      	lsls	r4, r0, #3
1000dc30:	191c      	adds	r4, r3, r4
1000dc32:	6820      	ldr	r0, [r4, #0]
1000dc34:	6861      	ldr	r1, [r4, #4]
1000dc36:	e008      	b.n	1000dc4a <_mprec_log10+0x26>
1000dc38:	2000      	movs	r0, #0
1000dc3a:	4905      	ldr	r1, [pc, #20]	; (1000dc50 <_mprec_log10+0x2c>)
1000dc3c:	2200      	movs	r2, #0
1000dc3e:	4b05      	ldr	r3, [pc, #20]	; (1000dc54 <_mprec_log10+0x30>)
1000dc40:	3c01      	subs	r4, #1
1000dc42:	f7fe fa0d 	bl	1000c060 <__aeabi_dmul>
1000dc46:	2c00      	cmp	r4, #0
1000dc48:	d1f8      	bne.n	1000dc3c <_mprec_log10+0x18>
1000dc4a:	bd10      	pop	{r4, pc}
1000dc4c:	1000fb08 	.word	0x1000fb08
1000dc50:	3ff00000 	.word	0x3ff00000
1000dc54:	40240000 	.word	0x40240000

1000dc58 <_calloc_r>:
1000dc58:	434a      	muls	r2, r1
1000dc5a:	b538      	push	{r3, r4, r5, lr}
1000dc5c:	1c11      	adds	r1, r2, #0
1000dc5e:	1c14      	adds	r4, r2, #0
1000dc60:	f000 f84e 	bl	1000dd00 <_malloc_r>
1000dc64:	1e05      	subs	r5, r0, #0
1000dc66:	d003      	beq.n	1000dc70 <_calloc_r+0x18>
1000dc68:	2100      	movs	r1, #0
1000dc6a:	1c22      	adds	r2, r4, #0
1000dc6c:	f7ff f967 	bl	1000cf3e <memset>
1000dc70:	1c28      	adds	r0, r5, #0
1000dc72:	bd38      	pop	{r3, r4, r5, pc}

1000dc74 <_free_r>:
1000dc74:	b530      	push	{r4, r5, lr}
1000dc76:	2900      	cmp	r1, #0
1000dc78:	d03e      	beq.n	1000dcf8 <_free_r+0x84>
1000dc7a:	3904      	subs	r1, #4
1000dc7c:	680b      	ldr	r3, [r1, #0]
1000dc7e:	2b00      	cmp	r3, #0
1000dc80:	da00      	bge.n	1000dc84 <_free_r+0x10>
1000dc82:	18c9      	adds	r1, r1, r3
1000dc84:	4a1d      	ldr	r2, [pc, #116]	; (1000dcfc <_free_r+0x88>)
1000dc86:	6813      	ldr	r3, [r2, #0]
1000dc88:	1c14      	adds	r4, r2, #0
1000dc8a:	2b00      	cmp	r3, #0
1000dc8c:	d102      	bne.n	1000dc94 <_free_r+0x20>
1000dc8e:	604b      	str	r3, [r1, #4]
1000dc90:	6011      	str	r1, [r2, #0]
1000dc92:	e031      	b.n	1000dcf8 <_free_r+0x84>
1000dc94:	4299      	cmp	r1, r3
1000dc96:	d20d      	bcs.n	1000dcb4 <_free_r+0x40>
1000dc98:	6808      	ldr	r0, [r1, #0]
1000dc9a:	180a      	adds	r2, r1, r0
1000dc9c:	429a      	cmp	r2, r3
1000dc9e:	d103      	bne.n	1000dca8 <_free_r+0x34>
1000dca0:	6813      	ldr	r3, [r2, #0]
1000dca2:	18c3      	adds	r3, r0, r3
1000dca4:	600b      	str	r3, [r1, #0]
1000dca6:	6853      	ldr	r3, [r2, #4]
1000dca8:	604b      	str	r3, [r1, #4]
1000dcaa:	6021      	str	r1, [r4, #0]
1000dcac:	e024      	b.n	1000dcf8 <_free_r+0x84>
1000dcae:	428a      	cmp	r2, r1
1000dcb0:	d803      	bhi.n	1000dcba <_free_r+0x46>
1000dcb2:	1c13      	adds	r3, r2, #0
1000dcb4:	685a      	ldr	r2, [r3, #4]
1000dcb6:	2a00      	cmp	r2, #0
1000dcb8:	d1f9      	bne.n	1000dcae <_free_r+0x3a>
1000dcba:	681d      	ldr	r5, [r3, #0]
1000dcbc:	195c      	adds	r4, r3, r5
1000dcbe:	428c      	cmp	r4, r1
1000dcc0:	d10b      	bne.n	1000dcda <_free_r+0x66>
1000dcc2:	6809      	ldr	r1, [r1, #0]
1000dcc4:	1869      	adds	r1, r5, r1
1000dcc6:	1858      	adds	r0, r3, r1
1000dcc8:	6019      	str	r1, [r3, #0]
1000dcca:	4290      	cmp	r0, r2
1000dccc:	d114      	bne.n	1000dcf8 <_free_r+0x84>
1000dcce:	6810      	ldr	r0, [r2, #0]
1000dcd0:	6852      	ldr	r2, [r2, #4]
1000dcd2:	1809      	adds	r1, r1, r0
1000dcd4:	6019      	str	r1, [r3, #0]
1000dcd6:	605a      	str	r2, [r3, #4]
1000dcd8:	e00e      	b.n	1000dcf8 <_free_r+0x84>
1000dcda:	428c      	cmp	r4, r1
1000dcdc:	d902      	bls.n	1000dce4 <_free_r+0x70>
1000dcde:	230c      	movs	r3, #12
1000dce0:	6003      	str	r3, [r0, #0]
1000dce2:	e009      	b.n	1000dcf8 <_free_r+0x84>
1000dce4:	6808      	ldr	r0, [r1, #0]
1000dce6:	180c      	adds	r4, r1, r0
1000dce8:	4294      	cmp	r4, r2
1000dcea:	d103      	bne.n	1000dcf4 <_free_r+0x80>
1000dcec:	6814      	ldr	r4, [r2, #0]
1000dcee:	6852      	ldr	r2, [r2, #4]
1000dcf0:	1900      	adds	r0, r0, r4
1000dcf2:	6008      	str	r0, [r1, #0]
1000dcf4:	604a      	str	r2, [r1, #4]
1000dcf6:	6059      	str	r1, [r3, #4]
1000dcf8:	bd30      	pop	{r4, r5, pc}
1000dcfa:	46c0      	nop			; (mov r8, r8)
1000dcfc:	1000fd04 	.word	0x1000fd04

1000dd00 <_malloc_r>:
1000dd00:	2303      	movs	r3, #3
1000dd02:	b570      	push	{r4, r5, r6, lr}
1000dd04:	1ccc      	adds	r4, r1, #3
1000dd06:	439c      	bics	r4, r3
1000dd08:	3408      	adds	r4, #8
1000dd0a:	1c05      	adds	r5, r0, #0
1000dd0c:	2c0c      	cmp	r4, #12
1000dd0e:	d201      	bcs.n	1000dd14 <_malloc_r+0x14>
1000dd10:	240c      	movs	r4, #12
1000dd12:	e005      	b.n	1000dd20 <_malloc_r+0x20>
1000dd14:	2c00      	cmp	r4, #0
1000dd16:	da03      	bge.n	1000dd20 <_malloc_r+0x20>
1000dd18:	230c      	movs	r3, #12
1000dd1a:	2000      	movs	r0, #0
1000dd1c:	602b      	str	r3, [r5, #0]
1000dd1e:	e042      	b.n	1000dda6 <_malloc_r+0xa6>
1000dd20:	428c      	cmp	r4, r1
1000dd22:	d3f9      	bcc.n	1000dd18 <_malloc_r+0x18>
1000dd24:	4a20      	ldr	r2, [pc, #128]	; (1000dda8 <_malloc_r+0xa8>)
1000dd26:	6813      	ldr	r3, [r2, #0]
1000dd28:	1c10      	adds	r0, r2, #0
1000dd2a:	1c19      	adds	r1, r3, #0
1000dd2c:	2900      	cmp	r1, #0
1000dd2e:	d013      	beq.n	1000dd58 <_malloc_r+0x58>
1000dd30:	680a      	ldr	r2, [r1, #0]
1000dd32:	1b12      	subs	r2, r2, r4
1000dd34:	d40d      	bmi.n	1000dd52 <_malloc_r+0x52>
1000dd36:	2a0b      	cmp	r2, #11
1000dd38:	d902      	bls.n	1000dd40 <_malloc_r+0x40>
1000dd3a:	600a      	str	r2, [r1, #0]
1000dd3c:	188b      	adds	r3, r1, r2
1000dd3e:	e01f      	b.n	1000dd80 <_malloc_r+0x80>
1000dd40:	428b      	cmp	r3, r1
1000dd42:	d102      	bne.n	1000dd4a <_malloc_r+0x4a>
1000dd44:	685a      	ldr	r2, [r3, #4]
1000dd46:	6002      	str	r2, [r0, #0]
1000dd48:	e01b      	b.n	1000dd82 <_malloc_r+0x82>
1000dd4a:	684a      	ldr	r2, [r1, #4]
1000dd4c:	605a      	str	r2, [r3, #4]
1000dd4e:	1c0b      	adds	r3, r1, #0
1000dd50:	e017      	b.n	1000dd82 <_malloc_r+0x82>
1000dd52:	1c0b      	adds	r3, r1, #0
1000dd54:	6849      	ldr	r1, [r1, #4]
1000dd56:	e7e9      	b.n	1000dd2c <_malloc_r+0x2c>
1000dd58:	4e14      	ldr	r6, [pc, #80]	; (1000ddac <_malloc_r+0xac>)
1000dd5a:	6833      	ldr	r3, [r6, #0]
1000dd5c:	2b00      	cmp	r3, #0
1000dd5e:	d103      	bne.n	1000dd68 <_malloc_r+0x68>
1000dd60:	1c28      	adds	r0, r5, #0
1000dd62:	f000 fae3 	bl	1000e32c <_sbrk_r>
1000dd66:	6030      	str	r0, [r6, #0]
1000dd68:	1c28      	adds	r0, r5, #0
1000dd6a:	1c21      	adds	r1, r4, #0
1000dd6c:	f000 fade 	bl	1000e32c <_sbrk_r>
1000dd70:	1c03      	adds	r3, r0, #0
1000dd72:	1c42      	adds	r2, r0, #1
1000dd74:	d0d0      	beq.n	1000dd18 <_malloc_r+0x18>
1000dd76:	2203      	movs	r2, #3
1000dd78:	1cc6      	adds	r6, r0, #3
1000dd7a:	4396      	bics	r6, r2
1000dd7c:	4286      	cmp	r6, r0
1000dd7e:	d10a      	bne.n	1000dd96 <_malloc_r+0x96>
1000dd80:	601c      	str	r4, [r3, #0]
1000dd82:	1c18      	adds	r0, r3, #0
1000dd84:	2107      	movs	r1, #7
1000dd86:	300b      	adds	r0, #11
1000dd88:	1d1a      	adds	r2, r3, #4
1000dd8a:	4388      	bics	r0, r1
1000dd8c:	1a82      	subs	r2, r0, r2
1000dd8e:	d00a      	beq.n	1000dda6 <_malloc_r+0xa6>
1000dd90:	4251      	negs	r1, r2
1000dd92:	5099      	str	r1, [r3, r2]
1000dd94:	e007      	b.n	1000dda6 <_malloc_r+0xa6>
1000dd96:	1a31      	subs	r1, r6, r0
1000dd98:	1c28      	adds	r0, r5, #0
1000dd9a:	f000 fac7 	bl	1000e32c <_sbrk_r>
1000dd9e:	1c43      	adds	r3, r0, #1
1000dda0:	d0ba      	beq.n	1000dd18 <_malloc_r+0x18>
1000dda2:	1c33      	adds	r3, r6, #0
1000dda4:	e7ec      	b.n	1000dd80 <_malloc_r+0x80>
1000dda6:	bd70      	pop	{r4, r5, r6, pc}
1000dda8:	1000fd04 	.word	0x1000fd04
1000ddac:	1000fd00 	.word	0x1000fd00

1000ddb0 <__sfputc_r>:
1000ddb0:	6893      	ldr	r3, [r2, #8]
1000ddb2:	b510      	push	{r4, lr}
1000ddb4:	3b01      	subs	r3, #1
1000ddb6:	6093      	str	r3, [r2, #8]
1000ddb8:	2b00      	cmp	r3, #0
1000ddba:	da05      	bge.n	1000ddc8 <__sfputc_r+0x18>
1000ddbc:	6994      	ldr	r4, [r2, #24]
1000ddbe:	42a3      	cmp	r3, r4
1000ddc0:	db08      	blt.n	1000ddd4 <__sfputc_r+0x24>
1000ddc2:	b2cb      	uxtb	r3, r1
1000ddc4:	2b0a      	cmp	r3, #10
1000ddc6:	d005      	beq.n	1000ddd4 <__sfputc_r+0x24>
1000ddc8:	6813      	ldr	r3, [r2, #0]
1000ddca:	1c58      	adds	r0, r3, #1
1000ddcc:	6010      	str	r0, [r2, #0]
1000ddce:	7019      	strb	r1, [r3, #0]
1000ddd0:	b2c8      	uxtb	r0, r1
1000ddd2:	e001      	b.n	1000ddd8 <__sfputc_r+0x28>
1000ddd4:	f000 fb10 	bl	1000e3f8 <__swbuf_r>
1000ddd8:	bd10      	pop	{r4, pc}

1000ddda <__sfputs_r>:
1000ddda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000dddc:	1c06      	adds	r6, r0, #0
1000ddde:	1c0f      	adds	r7, r1, #0
1000dde0:	1c14      	adds	r4, r2, #0
1000dde2:	18d5      	adds	r5, r2, r3
1000dde4:	42ac      	cmp	r4, r5
1000dde6:	d008      	beq.n	1000ddfa <__sfputs_r+0x20>
1000dde8:	7821      	ldrb	r1, [r4, #0]
1000ddea:	1c30      	adds	r0, r6, #0
1000ddec:	1c3a      	adds	r2, r7, #0
1000ddee:	f7ff ffdf 	bl	1000ddb0 <__sfputc_r>
1000ddf2:	3401      	adds	r4, #1
1000ddf4:	1c43      	adds	r3, r0, #1
1000ddf6:	d1f5      	bne.n	1000dde4 <__sfputs_r+0xa>
1000ddf8:	e000      	b.n	1000ddfc <__sfputs_r+0x22>
1000ddfa:	2000      	movs	r0, #0
1000ddfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

1000de00 <_vfiprintf_r>:
1000de00:	b5f0      	push	{r4, r5, r6, r7, lr}
1000de02:	b09f      	sub	sp, #124	; 0x7c
1000de04:	1c06      	adds	r6, r0, #0
1000de06:	1c0f      	adds	r7, r1, #0
1000de08:	9202      	str	r2, [sp, #8]
1000de0a:	9305      	str	r3, [sp, #20]
1000de0c:	2800      	cmp	r0, #0
1000de0e:	d004      	beq.n	1000de1a <_vfiprintf_r+0x1a>
1000de10:	6983      	ldr	r3, [r0, #24]
1000de12:	2b00      	cmp	r3, #0
1000de14:	d101      	bne.n	1000de1a <_vfiprintf_r+0x1a>
1000de16:	f7ff fb7d 	bl	1000d514 <__sinit>
1000de1a:	4b79      	ldr	r3, [pc, #484]	; (1000e000 <_vfiprintf_r+0x200>)
1000de1c:	429f      	cmp	r7, r3
1000de1e:	d101      	bne.n	1000de24 <_vfiprintf_r+0x24>
1000de20:	6877      	ldr	r7, [r6, #4]
1000de22:	e008      	b.n	1000de36 <_vfiprintf_r+0x36>
1000de24:	4b77      	ldr	r3, [pc, #476]	; (1000e004 <_vfiprintf_r+0x204>)
1000de26:	429f      	cmp	r7, r3
1000de28:	d101      	bne.n	1000de2e <_vfiprintf_r+0x2e>
1000de2a:	68b7      	ldr	r7, [r6, #8]
1000de2c:	e003      	b.n	1000de36 <_vfiprintf_r+0x36>
1000de2e:	4b76      	ldr	r3, [pc, #472]	; (1000e008 <_vfiprintf_r+0x208>)
1000de30:	429f      	cmp	r7, r3
1000de32:	d100      	bne.n	1000de36 <_vfiprintf_r+0x36>
1000de34:	68f7      	ldr	r7, [r6, #12]
1000de36:	89bb      	ldrh	r3, [r7, #12]
1000de38:	071b      	lsls	r3, r3, #28
1000de3a:	d50a      	bpl.n	1000de52 <_vfiprintf_r+0x52>
1000de3c:	693b      	ldr	r3, [r7, #16]
1000de3e:	2b00      	cmp	r3, #0
1000de40:	d007      	beq.n	1000de52 <_vfiprintf_r+0x52>
1000de42:	2300      	movs	r3, #0
1000de44:	ad06      	add	r5, sp, #24
1000de46:	616b      	str	r3, [r5, #20]
1000de48:	3320      	adds	r3, #32
1000de4a:	766b      	strb	r3, [r5, #25]
1000de4c:	3310      	adds	r3, #16
1000de4e:	76ab      	strb	r3, [r5, #26]
1000de50:	e03d      	b.n	1000dece <_vfiprintf_r+0xce>
1000de52:	1c30      	adds	r0, r6, #0
1000de54:	1c39      	adds	r1, r7, #0
1000de56:	f000 fb3b 	bl	1000e4d0 <__swsetup_r>
1000de5a:	2800      	cmp	r0, #0
1000de5c:	d0f1      	beq.n	1000de42 <_vfiprintf_r+0x42>
1000de5e:	2001      	movs	r0, #1
1000de60:	4240      	negs	r0, r0
1000de62:	e0ca      	b.n	1000dffa <_vfiprintf_r+0x1fa>
1000de64:	9a05      	ldr	r2, [sp, #20]
1000de66:	1d11      	adds	r1, r2, #4
1000de68:	6812      	ldr	r2, [r2, #0]
1000de6a:	9105      	str	r1, [sp, #20]
1000de6c:	2a00      	cmp	r2, #0
1000de6e:	db7e      	blt.n	1000df6e <_vfiprintf_r+0x16e>
1000de70:	9209      	str	r2, [sp, #36]	; 0x24
1000de72:	3401      	adds	r4, #1
1000de74:	7823      	ldrb	r3, [r4, #0]
1000de76:	2b2e      	cmp	r3, #46	; 0x2e
1000de78:	d100      	bne.n	1000de7c <_vfiprintf_r+0x7c>
1000de7a:	e089      	b.n	1000df90 <_vfiprintf_r+0x190>
1000de7c:	7821      	ldrb	r1, [r4, #0]
1000de7e:	4863      	ldr	r0, [pc, #396]	; (1000e00c <_vfiprintf_r+0x20c>)
1000de80:	2203      	movs	r2, #3
1000de82:	f001 fa9f 	bl	1000f3c4 <memchr>
1000de86:	2800      	cmp	r0, #0
1000de88:	d008      	beq.n	1000de9c <_vfiprintf_r+0x9c>
1000de8a:	4b60      	ldr	r3, [pc, #384]	; (1000e00c <_vfiprintf_r+0x20c>)
1000de8c:	3401      	adds	r4, #1
1000de8e:	1ac0      	subs	r0, r0, r3
1000de90:	2340      	movs	r3, #64	; 0x40
1000de92:	4083      	lsls	r3, r0
1000de94:	1c18      	adds	r0, r3, #0
1000de96:	682b      	ldr	r3, [r5, #0]
1000de98:	4318      	orrs	r0, r3
1000de9a:	6028      	str	r0, [r5, #0]
1000de9c:	7821      	ldrb	r1, [r4, #0]
1000de9e:	1c63      	adds	r3, r4, #1
1000dea0:	485b      	ldr	r0, [pc, #364]	; (1000e010 <_vfiprintf_r+0x210>)
1000dea2:	2206      	movs	r2, #6
1000dea4:	9302      	str	r3, [sp, #8]
1000dea6:	7629      	strb	r1, [r5, #24]
1000dea8:	f001 fa8c 	bl	1000f3c4 <memchr>
1000deac:	2800      	cmp	r0, #0
1000deae:	d100      	bne.n	1000deb2 <_vfiprintf_r+0xb2>
1000deb0:	e091      	b.n	1000dfd6 <_vfiprintf_r+0x1d6>
1000deb2:	4b58      	ldr	r3, [pc, #352]	; (1000e014 <_vfiprintf_r+0x214>)
1000deb4:	2b00      	cmp	r3, #0
1000deb6:	d000      	beq.n	1000deba <_vfiprintf_r+0xba>
1000deb8:	e084      	b.n	1000dfc4 <_vfiprintf_r+0x1c4>
1000deba:	2207      	movs	r2, #7
1000debc:	9b05      	ldr	r3, [sp, #20]
1000debe:	3307      	adds	r3, #7
1000dec0:	4393      	bics	r3, r2
1000dec2:	3308      	adds	r3, #8
1000dec4:	9305      	str	r3, [sp, #20]
1000dec6:	696b      	ldr	r3, [r5, #20]
1000dec8:	9a03      	ldr	r2, [sp, #12]
1000deca:	189b      	adds	r3, r3, r2
1000decc:	616b      	str	r3, [r5, #20]
1000dece:	9c02      	ldr	r4, [sp, #8]
1000ded0:	7823      	ldrb	r3, [r4, #0]
1000ded2:	2b00      	cmp	r3, #0
1000ded4:	d104      	bne.n	1000dee0 <_vfiprintf_r+0xe0>
1000ded6:	9b02      	ldr	r3, [sp, #8]
1000ded8:	1ae3      	subs	r3, r4, r3
1000deda:	9304      	str	r3, [sp, #16]
1000dedc:	d011      	beq.n	1000df02 <_vfiprintf_r+0x102>
1000dede:	e003      	b.n	1000dee8 <_vfiprintf_r+0xe8>
1000dee0:	2b25      	cmp	r3, #37	; 0x25
1000dee2:	d0f8      	beq.n	1000ded6 <_vfiprintf_r+0xd6>
1000dee4:	3401      	adds	r4, #1
1000dee6:	e7f3      	b.n	1000ded0 <_vfiprintf_r+0xd0>
1000dee8:	9b04      	ldr	r3, [sp, #16]
1000deea:	1c30      	adds	r0, r6, #0
1000deec:	1c39      	adds	r1, r7, #0
1000deee:	9a02      	ldr	r2, [sp, #8]
1000def0:	f7ff ff73 	bl	1000ddda <__sfputs_r>
1000def4:	1c43      	adds	r3, r0, #1
1000def6:	d07b      	beq.n	1000dff0 <_vfiprintf_r+0x1f0>
1000def8:	696a      	ldr	r2, [r5, #20]
1000defa:	9b04      	ldr	r3, [sp, #16]
1000defc:	4694      	mov	ip, r2
1000defe:	4463      	add	r3, ip
1000df00:	616b      	str	r3, [r5, #20]
1000df02:	7823      	ldrb	r3, [r4, #0]
1000df04:	2b00      	cmp	r3, #0
1000df06:	d073      	beq.n	1000dff0 <_vfiprintf_r+0x1f0>
1000df08:	2201      	movs	r2, #1
1000df0a:	2300      	movs	r3, #0
1000df0c:	4252      	negs	r2, r2
1000df0e:	606a      	str	r2, [r5, #4]
1000df10:	a902      	add	r1, sp, #8
1000df12:	3254      	adds	r2, #84	; 0x54
1000df14:	1852      	adds	r2, r2, r1
1000df16:	3401      	adds	r4, #1
1000df18:	602b      	str	r3, [r5, #0]
1000df1a:	60eb      	str	r3, [r5, #12]
1000df1c:	60ab      	str	r3, [r5, #8]
1000df1e:	7013      	strb	r3, [r2, #0]
1000df20:	65ab      	str	r3, [r5, #88]	; 0x58
1000df22:	7821      	ldrb	r1, [r4, #0]
1000df24:	483c      	ldr	r0, [pc, #240]	; (1000e018 <_vfiprintf_r+0x218>)
1000df26:	2205      	movs	r2, #5
1000df28:	f001 fa4c 	bl	1000f3c4 <memchr>
1000df2c:	2800      	cmp	r0, #0
1000df2e:	d009      	beq.n	1000df44 <_vfiprintf_r+0x144>
1000df30:	4b39      	ldr	r3, [pc, #228]	; (1000e018 <_vfiprintf_r+0x218>)
1000df32:	3401      	adds	r4, #1
1000df34:	1ac0      	subs	r0, r0, r3
1000df36:	2301      	movs	r3, #1
1000df38:	4083      	lsls	r3, r0
1000df3a:	1c18      	adds	r0, r3, #0
1000df3c:	682b      	ldr	r3, [r5, #0]
1000df3e:	4318      	orrs	r0, r3
1000df40:	6028      	str	r0, [r5, #0]
1000df42:	e7ee      	b.n	1000df22 <_vfiprintf_r+0x122>
1000df44:	682b      	ldr	r3, [r5, #0]
1000df46:	06da      	lsls	r2, r3, #27
1000df48:	d504      	bpl.n	1000df54 <_vfiprintf_r+0x154>
1000df4a:	2253      	movs	r2, #83	; 0x53
1000df4c:	2120      	movs	r1, #32
1000df4e:	a802      	add	r0, sp, #8
1000df50:	1812      	adds	r2, r2, r0
1000df52:	7011      	strb	r1, [r2, #0]
1000df54:	071a      	lsls	r2, r3, #28
1000df56:	d504      	bpl.n	1000df62 <_vfiprintf_r+0x162>
1000df58:	2253      	movs	r2, #83	; 0x53
1000df5a:	212b      	movs	r1, #43	; 0x2b
1000df5c:	a802      	add	r0, sp, #8
1000df5e:	1812      	adds	r2, r2, r0
1000df60:	7011      	strb	r1, [r2, #0]
1000df62:	7822      	ldrb	r2, [r4, #0]
1000df64:	2a2a      	cmp	r2, #42	; 0x2a
1000df66:	d100      	bne.n	1000df6a <_vfiprintf_r+0x16a>
1000df68:	e77c      	b.n	1000de64 <_vfiprintf_r+0x64>
1000df6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000df6c:	e005      	b.n	1000df7a <_vfiprintf_r+0x17a>
1000df6e:	4252      	negs	r2, r2
1000df70:	60ea      	str	r2, [r5, #12]
1000df72:	2202      	movs	r2, #2
1000df74:	4313      	orrs	r3, r2
1000df76:	602b      	str	r3, [r5, #0]
1000df78:	e77b      	b.n	1000de72 <_vfiprintf_r+0x72>
1000df7a:	7822      	ldrb	r2, [r4, #0]
1000df7c:	3a30      	subs	r2, #48	; 0x30
1000df7e:	2a09      	cmp	r2, #9
1000df80:	d804      	bhi.n	1000df8c <_vfiprintf_r+0x18c>
1000df82:	210a      	movs	r1, #10
1000df84:	434b      	muls	r3, r1
1000df86:	3401      	adds	r4, #1
1000df88:	189b      	adds	r3, r3, r2
1000df8a:	e7f6      	b.n	1000df7a <_vfiprintf_r+0x17a>
1000df8c:	9309      	str	r3, [sp, #36]	; 0x24
1000df8e:	e771      	b.n	1000de74 <_vfiprintf_r+0x74>
1000df90:	7863      	ldrb	r3, [r4, #1]
1000df92:	2b2a      	cmp	r3, #42	; 0x2a
1000df94:	d109      	bne.n	1000dfaa <_vfiprintf_r+0x1aa>
1000df96:	9b05      	ldr	r3, [sp, #20]
1000df98:	3402      	adds	r4, #2
1000df9a:	1d1a      	adds	r2, r3, #4
1000df9c:	681b      	ldr	r3, [r3, #0]
1000df9e:	9205      	str	r2, [sp, #20]
1000dfa0:	2b00      	cmp	r3, #0
1000dfa2:	da0d      	bge.n	1000dfc0 <_vfiprintf_r+0x1c0>
1000dfa4:	2301      	movs	r3, #1
1000dfa6:	425b      	negs	r3, r3
1000dfa8:	e00a      	b.n	1000dfc0 <_vfiprintf_r+0x1c0>
1000dfaa:	2300      	movs	r3, #0
1000dfac:	3401      	adds	r4, #1
1000dfae:	7822      	ldrb	r2, [r4, #0]
1000dfb0:	3a30      	subs	r2, #48	; 0x30
1000dfb2:	2a09      	cmp	r2, #9
1000dfb4:	d804      	bhi.n	1000dfc0 <_vfiprintf_r+0x1c0>
1000dfb6:	210a      	movs	r1, #10
1000dfb8:	434b      	muls	r3, r1
1000dfba:	3401      	adds	r4, #1
1000dfbc:	189b      	adds	r3, r3, r2
1000dfbe:	e7f6      	b.n	1000dfae <_vfiprintf_r+0x1ae>
1000dfc0:	9307      	str	r3, [sp, #28]
1000dfc2:	e75b      	b.n	1000de7c <_vfiprintf_r+0x7c>
1000dfc4:	ab05      	add	r3, sp, #20
1000dfc6:	9300      	str	r3, [sp, #0]
1000dfc8:	1c30      	adds	r0, r6, #0
1000dfca:	1c29      	adds	r1, r5, #0
1000dfcc:	1c3a      	adds	r2, r7, #0
1000dfce:	4b13      	ldr	r3, [pc, #76]	; (1000e01c <_vfiprintf_r+0x21c>)
1000dfd0:	e000      	b.n	1000dfd4 <_vfiprintf_r+0x1d4>
1000dfd2:	bf00      	nop
1000dfd4:	e007      	b.n	1000dfe6 <_vfiprintf_r+0x1e6>
1000dfd6:	ab05      	add	r3, sp, #20
1000dfd8:	9300      	str	r3, [sp, #0]
1000dfda:	1c30      	adds	r0, r6, #0
1000dfdc:	1c29      	adds	r1, r5, #0
1000dfde:	1c3a      	adds	r2, r7, #0
1000dfe0:	4b0e      	ldr	r3, [pc, #56]	; (1000e01c <_vfiprintf_r+0x21c>)
1000dfe2:	f000 f88b 	bl	1000e0fc <_printf_i>
1000dfe6:	9003      	str	r0, [sp, #12]
1000dfe8:	9b03      	ldr	r3, [sp, #12]
1000dfea:	3301      	adds	r3, #1
1000dfec:	d000      	beq.n	1000dff0 <_vfiprintf_r+0x1f0>
1000dfee:	e76a      	b.n	1000dec6 <_vfiprintf_r+0xc6>
1000dff0:	89bb      	ldrh	r3, [r7, #12]
1000dff2:	065b      	lsls	r3, r3, #25
1000dff4:	d500      	bpl.n	1000dff8 <_vfiprintf_r+0x1f8>
1000dff6:	e732      	b.n	1000de5e <_vfiprintf_r+0x5e>
1000dff8:	980b      	ldr	r0, [sp, #44]	; 0x2c
1000dffa:	b01f      	add	sp, #124	; 0x7c
1000dffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000dffe:	46c0      	nop			; (mov r8, r8)
1000e000:	1000faa8 	.word	0x1000faa8
1000e004:	1000fac8 	.word	0x1000fac8
1000e008:	1000fae8 	.word	0x1000fae8
1000e00c:	1000fc0a 	.word	0x1000fc0a
1000e010:	1000fc0e 	.word	0x1000fc0e
1000e014:	00000000 	.word	0x00000000
1000e018:	1000fc04 	.word	0x1000fc04
1000e01c:	1000dddb 	.word	0x1000dddb

1000e020 <_printf_common>:
1000e020:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
1000e022:	1c17      	adds	r7, r2, #0
1000e024:	9301      	str	r3, [sp, #4]
1000e026:	690a      	ldr	r2, [r1, #16]
1000e028:	688b      	ldr	r3, [r1, #8]
1000e02a:	9000      	str	r0, [sp, #0]
1000e02c:	1c0c      	adds	r4, r1, #0
1000e02e:	4293      	cmp	r3, r2
1000e030:	da00      	bge.n	1000e034 <_printf_common+0x14>
1000e032:	1c13      	adds	r3, r2, #0
1000e034:	1c22      	adds	r2, r4, #0
1000e036:	603b      	str	r3, [r7, #0]
1000e038:	3243      	adds	r2, #67	; 0x43
1000e03a:	7812      	ldrb	r2, [r2, #0]
1000e03c:	2a00      	cmp	r2, #0
1000e03e:	d001      	beq.n	1000e044 <_printf_common+0x24>
1000e040:	3301      	adds	r3, #1
1000e042:	603b      	str	r3, [r7, #0]
1000e044:	6823      	ldr	r3, [r4, #0]
1000e046:	069b      	lsls	r3, r3, #26
1000e048:	d502      	bpl.n	1000e050 <_printf_common+0x30>
1000e04a:	683b      	ldr	r3, [r7, #0]
1000e04c:	3302      	adds	r3, #2
1000e04e:	603b      	str	r3, [r7, #0]
1000e050:	2506      	movs	r5, #6
1000e052:	6823      	ldr	r3, [r4, #0]
1000e054:	401d      	ands	r5, r3
1000e056:	d01e      	beq.n	1000e096 <_printf_common+0x76>
1000e058:	1c23      	adds	r3, r4, #0
1000e05a:	3343      	adds	r3, #67	; 0x43
1000e05c:	781b      	ldrb	r3, [r3, #0]
1000e05e:	1e5a      	subs	r2, r3, #1
1000e060:	4193      	sbcs	r3, r2
1000e062:	6822      	ldr	r2, [r4, #0]
1000e064:	0692      	lsls	r2, r2, #26
1000e066:	d51c      	bpl.n	1000e0a2 <_printf_common+0x82>
1000e068:	2030      	movs	r0, #48	; 0x30
1000e06a:	18e1      	adds	r1, r4, r3
1000e06c:	3140      	adds	r1, #64	; 0x40
1000e06e:	70c8      	strb	r0, [r1, #3]
1000e070:	1c21      	adds	r1, r4, #0
1000e072:	1c5a      	adds	r2, r3, #1
1000e074:	3145      	adds	r1, #69	; 0x45
1000e076:	7809      	ldrb	r1, [r1, #0]
1000e078:	18a2      	adds	r2, r4, r2
1000e07a:	3240      	adds	r2, #64	; 0x40
1000e07c:	3302      	adds	r3, #2
1000e07e:	70d1      	strb	r1, [r2, #3]
1000e080:	e00f      	b.n	1000e0a2 <_printf_common+0x82>
1000e082:	1c22      	adds	r2, r4, #0
1000e084:	2301      	movs	r3, #1
1000e086:	9800      	ldr	r0, [sp, #0]
1000e088:	9901      	ldr	r1, [sp, #4]
1000e08a:	3219      	adds	r2, #25
1000e08c:	9e08      	ldr	r6, [sp, #32]
1000e08e:	47b0      	blx	r6
1000e090:	1c43      	adds	r3, r0, #1
1000e092:	d00e      	beq.n	1000e0b2 <_printf_common+0x92>
1000e094:	3501      	adds	r5, #1
1000e096:	68e3      	ldr	r3, [r4, #12]
1000e098:	683a      	ldr	r2, [r7, #0]
1000e09a:	1a9b      	subs	r3, r3, r2
1000e09c:	429d      	cmp	r5, r3
1000e09e:	dbf0      	blt.n	1000e082 <_printf_common+0x62>
1000e0a0:	e7da      	b.n	1000e058 <_printf_common+0x38>
1000e0a2:	1c22      	adds	r2, r4, #0
1000e0a4:	9800      	ldr	r0, [sp, #0]
1000e0a6:	9901      	ldr	r1, [sp, #4]
1000e0a8:	3243      	adds	r2, #67	; 0x43
1000e0aa:	9d08      	ldr	r5, [sp, #32]
1000e0ac:	47a8      	blx	r5
1000e0ae:	1c43      	adds	r3, r0, #1
1000e0b0:	d102      	bne.n	1000e0b8 <_printf_common+0x98>
1000e0b2:	2001      	movs	r0, #1
1000e0b4:	4240      	negs	r0, r0
1000e0b6:	e020      	b.n	1000e0fa <_printf_common+0xda>
1000e0b8:	2306      	movs	r3, #6
1000e0ba:	6820      	ldr	r0, [r4, #0]
1000e0bc:	68e1      	ldr	r1, [r4, #12]
1000e0be:	683a      	ldr	r2, [r7, #0]
1000e0c0:	4003      	ands	r3, r0
1000e0c2:	2500      	movs	r5, #0
1000e0c4:	2b04      	cmp	r3, #4
1000e0c6:	d103      	bne.n	1000e0d0 <_printf_common+0xb0>
1000e0c8:	1a8d      	subs	r5, r1, r2
1000e0ca:	43eb      	mvns	r3, r5
1000e0cc:	17db      	asrs	r3, r3, #31
1000e0ce:	401d      	ands	r5, r3
1000e0d0:	68a3      	ldr	r3, [r4, #8]
1000e0d2:	6922      	ldr	r2, [r4, #16]
1000e0d4:	4293      	cmp	r3, r2
1000e0d6:	dd01      	ble.n	1000e0dc <_printf_common+0xbc>
1000e0d8:	1a9b      	subs	r3, r3, r2
1000e0da:	18ed      	adds	r5, r5, r3
1000e0dc:	2700      	movs	r7, #0
1000e0de:	42af      	cmp	r7, r5
1000e0e0:	da0a      	bge.n	1000e0f8 <_printf_common+0xd8>
1000e0e2:	1c22      	adds	r2, r4, #0
1000e0e4:	2301      	movs	r3, #1
1000e0e6:	9800      	ldr	r0, [sp, #0]
1000e0e8:	9901      	ldr	r1, [sp, #4]
1000e0ea:	321a      	adds	r2, #26
1000e0ec:	9e08      	ldr	r6, [sp, #32]
1000e0ee:	47b0      	blx	r6
1000e0f0:	1c43      	adds	r3, r0, #1
1000e0f2:	d0de      	beq.n	1000e0b2 <_printf_common+0x92>
1000e0f4:	3701      	adds	r7, #1
1000e0f6:	e7f2      	b.n	1000e0de <_printf_common+0xbe>
1000e0f8:	2000      	movs	r0, #0
1000e0fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

1000e0fc <_printf_i>:
1000e0fc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e0fe:	b08b      	sub	sp, #44	; 0x2c
1000e100:	9206      	str	r2, [sp, #24]
1000e102:	1c0a      	adds	r2, r1, #0
1000e104:	3243      	adds	r2, #67	; 0x43
1000e106:	9307      	str	r3, [sp, #28]
1000e108:	9005      	str	r0, [sp, #20]
1000e10a:	9204      	str	r2, [sp, #16]
1000e10c:	7e0a      	ldrb	r2, [r1, #24]
1000e10e:	1c0c      	adds	r4, r1, #0
1000e110:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000e112:	2a6e      	cmp	r2, #110	; 0x6e
1000e114:	d100      	bne.n	1000e118 <_printf_i+0x1c>
1000e116:	e0a8      	b.n	1000e26a <_printf_i+0x16e>
1000e118:	d811      	bhi.n	1000e13e <_printf_i+0x42>
1000e11a:	2a63      	cmp	r2, #99	; 0x63
1000e11c:	d022      	beq.n	1000e164 <_printf_i+0x68>
1000e11e:	d809      	bhi.n	1000e134 <_printf_i+0x38>
1000e120:	2a00      	cmp	r2, #0
1000e122:	d100      	bne.n	1000e126 <_printf_i+0x2a>
1000e124:	e0b2      	b.n	1000e28c <_printf_i+0x190>
1000e126:	2a58      	cmp	r2, #88	; 0x58
1000e128:	d000      	beq.n	1000e12c <_printf_i+0x30>
1000e12a:	e0c2      	b.n	1000e2b2 <_printf_i+0x1b6>
1000e12c:	3145      	adds	r1, #69	; 0x45
1000e12e:	700a      	strb	r2, [r1, #0]
1000e130:	4a7c      	ldr	r2, [pc, #496]	; (1000e324 <_printf_i+0x228>)
1000e132:	e04f      	b.n	1000e1d4 <_printf_i+0xd8>
1000e134:	2a64      	cmp	r2, #100	; 0x64
1000e136:	d01d      	beq.n	1000e174 <_printf_i+0x78>
1000e138:	2a69      	cmp	r2, #105	; 0x69
1000e13a:	d01b      	beq.n	1000e174 <_printf_i+0x78>
1000e13c:	e0b9      	b.n	1000e2b2 <_printf_i+0x1b6>
1000e13e:	2a73      	cmp	r2, #115	; 0x73
1000e140:	d100      	bne.n	1000e144 <_printf_i+0x48>
1000e142:	e0a7      	b.n	1000e294 <_printf_i+0x198>
1000e144:	d809      	bhi.n	1000e15a <_printf_i+0x5e>
1000e146:	2a6f      	cmp	r2, #111	; 0x6f
1000e148:	d029      	beq.n	1000e19e <_printf_i+0xa2>
1000e14a:	2a70      	cmp	r2, #112	; 0x70
1000e14c:	d000      	beq.n	1000e150 <_printf_i+0x54>
1000e14e:	e0b0      	b.n	1000e2b2 <_printf_i+0x1b6>
1000e150:	2220      	movs	r2, #32
1000e152:	6809      	ldr	r1, [r1, #0]
1000e154:	430a      	orrs	r2, r1
1000e156:	6022      	str	r2, [r4, #0]
1000e158:	e037      	b.n	1000e1ca <_printf_i+0xce>
1000e15a:	2a75      	cmp	r2, #117	; 0x75
1000e15c:	d01f      	beq.n	1000e19e <_printf_i+0xa2>
1000e15e:	2a78      	cmp	r2, #120	; 0x78
1000e160:	d033      	beq.n	1000e1ca <_printf_i+0xce>
1000e162:	e0a6      	b.n	1000e2b2 <_printf_i+0x1b6>
1000e164:	1c0e      	adds	r6, r1, #0
1000e166:	681a      	ldr	r2, [r3, #0]
1000e168:	3642      	adds	r6, #66	; 0x42
1000e16a:	1d11      	adds	r1, r2, #4
1000e16c:	6019      	str	r1, [r3, #0]
1000e16e:	6813      	ldr	r3, [r2, #0]
1000e170:	7033      	strb	r3, [r6, #0]
1000e172:	e0a1      	b.n	1000e2b8 <_printf_i+0x1bc>
1000e174:	6821      	ldr	r1, [r4, #0]
1000e176:	681a      	ldr	r2, [r3, #0]
1000e178:	0608      	lsls	r0, r1, #24
1000e17a:	d406      	bmi.n	1000e18a <_printf_i+0x8e>
1000e17c:	0649      	lsls	r1, r1, #25
1000e17e:	d504      	bpl.n	1000e18a <_printf_i+0x8e>
1000e180:	1d11      	adds	r1, r2, #4
1000e182:	6019      	str	r1, [r3, #0]
1000e184:	2300      	movs	r3, #0
1000e186:	5ed5      	ldrsh	r5, [r2, r3]
1000e188:	e002      	b.n	1000e190 <_printf_i+0x94>
1000e18a:	1d11      	adds	r1, r2, #4
1000e18c:	6019      	str	r1, [r3, #0]
1000e18e:	6815      	ldr	r5, [r2, #0]
1000e190:	2d00      	cmp	r5, #0
1000e192:	da3b      	bge.n	1000e20c <_printf_i+0x110>
1000e194:	232d      	movs	r3, #45	; 0x2d
1000e196:	9a04      	ldr	r2, [sp, #16]
1000e198:	426d      	negs	r5, r5
1000e19a:	7013      	strb	r3, [r2, #0]
1000e19c:	e036      	b.n	1000e20c <_printf_i+0x110>
1000e19e:	6821      	ldr	r1, [r4, #0]
1000e1a0:	681a      	ldr	r2, [r3, #0]
1000e1a2:	0608      	lsls	r0, r1, #24
1000e1a4:	d406      	bmi.n	1000e1b4 <_printf_i+0xb8>
1000e1a6:	0649      	lsls	r1, r1, #25
1000e1a8:	d504      	bpl.n	1000e1b4 <_printf_i+0xb8>
1000e1aa:	6815      	ldr	r5, [r2, #0]
1000e1ac:	1d11      	adds	r1, r2, #4
1000e1ae:	6019      	str	r1, [r3, #0]
1000e1b0:	b2ad      	uxth	r5, r5
1000e1b2:	e002      	b.n	1000e1ba <_printf_i+0xbe>
1000e1b4:	1d11      	adds	r1, r2, #4
1000e1b6:	6019      	str	r1, [r3, #0]
1000e1b8:	6815      	ldr	r5, [r2, #0]
1000e1ba:	4b5a      	ldr	r3, [pc, #360]	; (1000e324 <_printf_i+0x228>)
1000e1bc:	7e22      	ldrb	r2, [r4, #24]
1000e1be:	9303      	str	r3, [sp, #12]
1000e1c0:	270a      	movs	r7, #10
1000e1c2:	2a6f      	cmp	r2, #111	; 0x6f
1000e1c4:	d11d      	bne.n	1000e202 <_printf_i+0x106>
1000e1c6:	2708      	movs	r7, #8
1000e1c8:	e01b      	b.n	1000e202 <_printf_i+0x106>
1000e1ca:	1c22      	adds	r2, r4, #0
1000e1cc:	2178      	movs	r1, #120	; 0x78
1000e1ce:	3245      	adds	r2, #69	; 0x45
1000e1d0:	7011      	strb	r1, [r2, #0]
1000e1d2:	4a55      	ldr	r2, [pc, #340]	; (1000e328 <_printf_i+0x22c>)
1000e1d4:	6819      	ldr	r1, [r3, #0]
1000e1d6:	9203      	str	r2, [sp, #12]
1000e1d8:	1d08      	adds	r0, r1, #4
1000e1da:	6822      	ldr	r2, [r4, #0]
1000e1dc:	6018      	str	r0, [r3, #0]
1000e1de:	680d      	ldr	r5, [r1, #0]
1000e1e0:	0610      	lsls	r0, r2, #24
1000e1e2:	d402      	bmi.n	1000e1ea <_printf_i+0xee>
1000e1e4:	0650      	lsls	r0, r2, #25
1000e1e6:	d500      	bpl.n	1000e1ea <_printf_i+0xee>
1000e1e8:	b2ad      	uxth	r5, r5
1000e1ea:	07d3      	lsls	r3, r2, #31
1000e1ec:	d502      	bpl.n	1000e1f4 <_printf_i+0xf8>
1000e1ee:	2320      	movs	r3, #32
1000e1f0:	431a      	orrs	r2, r3
1000e1f2:	6022      	str	r2, [r4, #0]
1000e1f4:	2710      	movs	r7, #16
1000e1f6:	2d00      	cmp	r5, #0
1000e1f8:	d103      	bne.n	1000e202 <_printf_i+0x106>
1000e1fa:	2320      	movs	r3, #32
1000e1fc:	6822      	ldr	r2, [r4, #0]
1000e1fe:	439a      	bics	r2, r3
1000e200:	6022      	str	r2, [r4, #0]
1000e202:	1c23      	adds	r3, r4, #0
1000e204:	2200      	movs	r2, #0
1000e206:	3343      	adds	r3, #67	; 0x43
1000e208:	701a      	strb	r2, [r3, #0]
1000e20a:	e002      	b.n	1000e212 <_printf_i+0x116>
1000e20c:	270a      	movs	r7, #10
1000e20e:	4b45      	ldr	r3, [pc, #276]	; (1000e324 <_printf_i+0x228>)
1000e210:	9303      	str	r3, [sp, #12]
1000e212:	6863      	ldr	r3, [r4, #4]
1000e214:	60a3      	str	r3, [r4, #8]
1000e216:	2b00      	cmp	r3, #0
1000e218:	db03      	blt.n	1000e222 <_printf_i+0x126>
1000e21a:	2204      	movs	r2, #4
1000e21c:	6821      	ldr	r1, [r4, #0]
1000e21e:	4391      	bics	r1, r2
1000e220:	6021      	str	r1, [r4, #0]
1000e222:	2d00      	cmp	r5, #0
1000e224:	d102      	bne.n	1000e22c <_printf_i+0x130>
1000e226:	9e04      	ldr	r6, [sp, #16]
1000e228:	2b00      	cmp	r3, #0
1000e22a:	d00e      	beq.n	1000e24a <_printf_i+0x14e>
1000e22c:	9e04      	ldr	r6, [sp, #16]
1000e22e:	1c28      	adds	r0, r5, #0
1000e230:	1c39      	adds	r1, r7, #0
1000e232:	f7fc fb39 	bl	1000a8a8 <__aeabi_uidivmod>
1000e236:	9b03      	ldr	r3, [sp, #12]
1000e238:	3e01      	subs	r6, #1
1000e23a:	5c5b      	ldrb	r3, [r3, r1]
1000e23c:	1c28      	adds	r0, r5, #0
1000e23e:	7033      	strb	r3, [r6, #0]
1000e240:	1c39      	adds	r1, r7, #0
1000e242:	f7fc faab 	bl	1000a79c <__aeabi_uidiv>
1000e246:	1e05      	subs	r5, r0, #0
1000e248:	d1f1      	bne.n	1000e22e <_printf_i+0x132>
1000e24a:	2f08      	cmp	r7, #8
1000e24c:	d109      	bne.n	1000e262 <_printf_i+0x166>
1000e24e:	6823      	ldr	r3, [r4, #0]
1000e250:	07db      	lsls	r3, r3, #31
1000e252:	d506      	bpl.n	1000e262 <_printf_i+0x166>
1000e254:	6863      	ldr	r3, [r4, #4]
1000e256:	6922      	ldr	r2, [r4, #16]
1000e258:	4293      	cmp	r3, r2
1000e25a:	dc02      	bgt.n	1000e262 <_printf_i+0x166>
1000e25c:	2330      	movs	r3, #48	; 0x30
1000e25e:	3e01      	subs	r6, #1
1000e260:	7033      	strb	r3, [r6, #0]
1000e262:	9b04      	ldr	r3, [sp, #16]
1000e264:	1b9b      	subs	r3, r3, r6
1000e266:	6123      	str	r3, [r4, #16]
1000e268:	e02b      	b.n	1000e2c2 <_printf_i+0x1c6>
1000e26a:	6809      	ldr	r1, [r1, #0]
1000e26c:	681a      	ldr	r2, [r3, #0]
1000e26e:	0608      	lsls	r0, r1, #24
1000e270:	d407      	bmi.n	1000e282 <_printf_i+0x186>
1000e272:	0649      	lsls	r1, r1, #25
1000e274:	d505      	bpl.n	1000e282 <_printf_i+0x186>
1000e276:	1d11      	adds	r1, r2, #4
1000e278:	6019      	str	r1, [r3, #0]
1000e27a:	6813      	ldr	r3, [r2, #0]
1000e27c:	8aa2      	ldrh	r2, [r4, #20]
1000e27e:	801a      	strh	r2, [r3, #0]
1000e280:	e004      	b.n	1000e28c <_printf_i+0x190>
1000e282:	1d11      	adds	r1, r2, #4
1000e284:	6019      	str	r1, [r3, #0]
1000e286:	6813      	ldr	r3, [r2, #0]
1000e288:	6962      	ldr	r2, [r4, #20]
1000e28a:	601a      	str	r2, [r3, #0]
1000e28c:	2300      	movs	r3, #0
1000e28e:	9e04      	ldr	r6, [sp, #16]
1000e290:	6123      	str	r3, [r4, #16]
1000e292:	e016      	b.n	1000e2c2 <_printf_i+0x1c6>
1000e294:	681a      	ldr	r2, [r3, #0]
1000e296:	1d11      	adds	r1, r2, #4
1000e298:	6019      	str	r1, [r3, #0]
1000e29a:	6816      	ldr	r6, [r2, #0]
1000e29c:	2100      	movs	r1, #0
1000e29e:	1c30      	adds	r0, r6, #0
1000e2a0:	6862      	ldr	r2, [r4, #4]
1000e2a2:	f001 f88f 	bl	1000f3c4 <memchr>
1000e2a6:	2800      	cmp	r0, #0
1000e2a8:	d001      	beq.n	1000e2ae <_printf_i+0x1b2>
1000e2aa:	1b80      	subs	r0, r0, r6
1000e2ac:	6060      	str	r0, [r4, #4]
1000e2ae:	6863      	ldr	r3, [r4, #4]
1000e2b0:	e003      	b.n	1000e2ba <_printf_i+0x1be>
1000e2b2:	1c26      	adds	r6, r4, #0
1000e2b4:	3642      	adds	r6, #66	; 0x42
1000e2b6:	7032      	strb	r2, [r6, #0]
1000e2b8:	2301      	movs	r3, #1
1000e2ba:	6123      	str	r3, [r4, #16]
1000e2bc:	2300      	movs	r3, #0
1000e2be:	9a04      	ldr	r2, [sp, #16]
1000e2c0:	7013      	strb	r3, [r2, #0]
1000e2c2:	9b07      	ldr	r3, [sp, #28]
1000e2c4:	9805      	ldr	r0, [sp, #20]
1000e2c6:	9300      	str	r3, [sp, #0]
1000e2c8:	1c21      	adds	r1, r4, #0
1000e2ca:	9b06      	ldr	r3, [sp, #24]
1000e2cc:	aa09      	add	r2, sp, #36	; 0x24
1000e2ce:	f7ff fea7 	bl	1000e020 <_printf_common>
1000e2d2:	1c43      	adds	r3, r0, #1
1000e2d4:	d102      	bne.n	1000e2dc <_printf_i+0x1e0>
1000e2d6:	2001      	movs	r0, #1
1000e2d8:	4240      	negs	r0, r0
1000e2da:	e021      	b.n	1000e320 <_printf_i+0x224>
1000e2dc:	6923      	ldr	r3, [r4, #16]
1000e2de:	9805      	ldr	r0, [sp, #20]
1000e2e0:	9906      	ldr	r1, [sp, #24]
1000e2e2:	1c32      	adds	r2, r6, #0
1000e2e4:	9d07      	ldr	r5, [sp, #28]
1000e2e6:	47a8      	blx	r5
1000e2e8:	1c43      	adds	r3, r0, #1
1000e2ea:	d0f4      	beq.n	1000e2d6 <_printf_i+0x1da>
1000e2ec:	6823      	ldr	r3, [r4, #0]
1000e2ee:	079b      	lsls	r3, r3, #30
1000e2f0:	d405      	bmi.n	1000e2fe <_printf_i+0x202>
1000e2f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000e2f4:	68e0      	ldr	r0, [r4, #12]
1000e2f6:	4298      	cmp	r0, r3
1000e2f8:	da12      	bge.n	1000e320 <_printf_i+0x224>
1000e2fa:	1c18      	adds	r0, r3, #0
1000e2fc:	e010      	b.n	1000e320 <_printf_i+0x224>
1000e2fe:	2500      	movs	r5, #0
1000e300:	68e3      	ldr	r3, [r4, #12]
1000e302:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000e304:	1a9b      	subs	r3, r3, r2
1000e306:	429d      	cmp	r5, r3
1000e308:	daf3      	bge.n	1000e2f2 <_printf_i+0x1f6>
1000e30a:	1c22      	adds	r2, r4, #0
1000e30c:	2301      	movs	r3, #1
1000e30e:	9805      	ldr	r0, [sp, #20]
1000e310:	9906      	ldr	r1, [sp, #24]
1000e312:	3219      	adds	r2, #25
1000e314:	9e07      	ldr	r6, [sp, #28]
1000e316:	47b0      	blx	r6
1000e318:	1c43      	adds	r3, r0, #1
1000e31a:	d0dc      	beq.n	1000e2d6 <_printf_i+0x1da>
1000e31c:	3501      	adds	r5, #1
1000e31e:	e7ef      	b.n	1000e300 <_printf_i+0x204>
1000e320:	b00b      	add	sp, #44	; 0x2c
1000e322:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000e324:	1000fc15 	.word	0x1000fc15
1000e328:	1000fc26 	.word	0x1000fc26

1000e32c <_sbrk_r>:
1000e32c:	b538      	push	{r3, r4, r5, lr}
1000e32e:	2300      	movs	r3, #0
1000e330:	4c06      	ldr	r4, [pc, #24]	; (1000e34c <_sbrk_r+0x20>)
1000e332:	1c05      	adds	r5, r0, #0
1000e334:	1c08      	adds	r0, r1, #0
1000e336:	6023      	str	r3, [r4, #0]
1000e338:	f7fb fa5c 	bl	100097f4 <_sbrk>
1000e33c:	1c43      	adds	r3, r0, #1
1000e33e:	d103      	bne.n	1000e348 <_sbrk_r+0x1c>
1000e340:	6823      	ldr	r3, [r4, #0]
1000e342:	2b00      	cmp	r3, #0
1000e344:	d000      	beq.n	1000e348 <_sbrk_r+0x1c>
1000e346:	602b      	str	r3, [r5, #0]
1000e348:	bd38      	pop	{r3, r4, r5, pc}
1000e34a:	46c0      	nop			; (mov r8, r8)
1000e34c:	1000fe90 	.word	0x1000fe90

1000e350 <__sread>:
1000e350:	b538      	push	{r3, r4, r5, lr}
1000e352:	1c0c      	adds	r4, r1, #0
1000e354:	250e      	movs	r5, #14
1000e356:	5f49      	ldrsh	r1, [r1, r5]
1000e358:	f001 f840 	bl	1000f3dc <_read_r>
1000e35c:	2800      	cmp	r0, #0
1000e35e:	db03      	blt.n	1000e368 <__sread+0x18>
1000e360:	6d63      	ldr	r3, [r4, #84]	; 0x54
1000e362:	181b      	adds	r3, r3, r0
1000e364:	6563      	str	r3, [r4, #84]	; 0x54
1000e366:	e003      	b.n	1000e370 <__sread+0x20>
1000e368:	89a2      	ldrh	r2, [r4, #12]
1000e36a:	4b02      	ldr	r3, [pc, #8]	; (1000e374 <__sread+0x24>)
1000e36c:	4013      	ands	r3, r2
1000e36e:	81a3      	strh	r3, [r4, #12]
1000e370:	bd38      	pop	{r3, r4, r5, pc}
1000e372:	46c0      	nop			; (mov r8, r8)
1000e374:	ffffefff 	.word	0xffffefff

1000e378 <__swrite>:
1000e378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000e37a:	1c1e      	adds	r6, r3, #0
1000e37c:	898b      	ldrh	r3, [r1, #12]
1000e37e:	1c05      	adds	r5, r0, #0
1000e380:	1c0c      	adds	r4, r1, #0
1000e382:	1c17      	adds	r7, r2, #0
1000e384:	05db      	lsls	r3, r3, #23
1000e386:	d505      	bpl.n	1000e394 <__swrite+0x1c>
1000e388:	230e      	movs	r3, #14
1000e38a:	5ec9      	ldrsh	r1, [r1, r3]
1000e38c:	2200      	movs	r2, #0
1000e38e:	2302      	movs	r3, #2
1000e390:	f000 ffac 	bl	1000f2ec <_lseek_r>
1000e394:	89a2      	ldrh	r2, [r4, #12]
1000e396:	4b05      	ldr	r3, [pc, #20]	; (1000e3ac <__swrite+0x34>)
1000e398:	1c28      	adds	r0, r5, #0
1000e39a:	4013      	ands	r3, r2
1000e39c:	81a3      	strh	r3, [r4, #12]
1000e39e:	1c3a      	adds	r2, r7, #0
1000e3a0:	230e      	movs	r3, #14
1000e3a2:	5ee1      	ldrsh	r1, [r4, r3]
1000e3a4:	1c33      	adds	r3, r6, #0
1000e3a6:	f000 f87f 	bl	1000e4a8 <_write_r>
1000e3aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1000e3ac:	ffffefff 	.word	0xffffefff

1000e3b0 <__sseek>:
1000e3b0:	b538      	push	{r3, r4, r5, lr}
1000e3b2:	1c0c      	adds	r4, r1, #0
1000e3b4:	250e      	movs	r5, #14
1000e3b6:	5f49      	ldrsh	r1, [r1, r5]
1000e3b8:	f000 ff98 	bl	1000f2ec <_lseek_r>
1000e3bc:	89a3      	ldrh	r3, [r4, #12]
1000e3be:	1c42      	adds	r2, r0, #1
1000e3c0:	d103      	bne.n	1000e3ca <__sseek+0x1a>
1000e3c2:	4a05      	ldr	r2, [pc, #20]	; (1000e3d8 <__sseek+0x28>)
1000e3c4:	4013      	ands	r3, r2
1000e3c6:	81a3      	strh	r3, [r4, #12]
1000e3c8:	e004      	b.n	1000e3d4 <__sseek+0x24>
1000e3ca:	2280      	movs	r2, #128	; 0x80
1000e3cc:	0152      	lsls	r2, r2, #5
1000e3ce:	4313      	orrs	r3, r2
1000e3d0:	81a3      	strh	r3, [r4, #12]
1000e3d2:	6560      	str	r0, [r4, #84]	; 0x54
1000e3d4:	bd38      	pop	{r3, r4, r5, pc}
1000e3d6:	46c0      	nop			; (mov r8, r8)
1000e3d8:	ffffefff 	.word	0xffffefff

1000e3dc <__sclose>:
1000e3dc:	b508      	push	{r3, lr}
1000e3de:	230e      	movs	r3, #14
1000e3e0:	5ec9      	ldrsh	r1, [r1, r3]
1000e3e2:	f000 f8e9 	bl	1000e5b8 <_close_r>
1000e3e6:	bd08      	pop	{r3, pc}

1000e3e8 <strcpy>:
1000e3e8:	1c03      	adds	r3, r0, #0
1000e3ea:	780a      	ldrb	r2, [r1, #0]
1000e3ec:	3101      	adds	r1, #1
1000e3ee:	701a      	strb	r2, [r3, #0]
1000e3f0:	3301      	adds	r3, #1
1000e3f2:	2a00      	cmp	r2, #0
1000e3f4:	d1f9      	bne.n	1000e3ea <strcpy+0x2>
1000e3f6:	4770      	bx	lr

1000e3f8 <__swbuf_r>:
1000e3f8:	b570      	push	{r4, r5, r6, lr}
1000e3fa:	1c05      	adds	r5, r0, #0
1000e3fc:	1c0e      	adds	r6, r1, #0
1000e3fe:	1c14      	adds	r4, r2, #0
1000e400:	2800      	cmp	r0, #0
1000e402:	d004      	beq.n	1000e40e <__swbuf_r+0x16>
1000e404:	6983      	ldr	r3, [r0, #24]
1000e406:	2b00      	cmp	r3, #0
1000e408:	d101      	bne.n	1000e40e <__swbuf_r+0x16>
1000e40a:	f7ff f883 	bl	1000d514 <__sinit>
1000e40e:	4b23      	ldr	r3, [pc, #140]	; (1000e49c <__swbuf_r+0xa4>)
1000e410:	429c      	cmp	r4, r3
1000e412:	d101      	bne.n	1000e418 <__swbuf_r+0x20>
1000e414:	686c      	ldr	r4, [r5, #4]
1000e416:	e008      	b.n	1000e42a <__swbuf_r+0x32>
1000e418:	4b21      	ldr	r3, [pc, #132]	; (1000e4a0 <__swbuf_r+0xa8>)
1000e41a:	429c      	cmp	r4, r3
1000e41c:	d101      	bne.n	1000e422 <__swbuf_r+0x2a>
1000e41e:	68ac      	ldr	r4, [r5, #8]
1000e420:	e003      	b.n	1000e42a <__swbuf_r+0x32>
1000e422:	4b20      	ldr	r3, [pc, #128]	; (1000e4a4 <__swbuf_r+0xac>)
1000e424:	429c      	cmp	r4, r3
1000e426:	d100      	bne.n	1000e42a <__swbuf_r+0x32>
1000e428:	68ec      	ldr	r4, [r5, #12]
1000e42a:	69a3      	ldr	r3, [r4, #24]
1000e42c:	60a3      	str	r3, [r4, #8]
1000e42e:	89a3      	ldrh	r3, [r4, #12]
1000e430:	071b      	lsls	r3, r3, #28
1000e432:	d50a      	bpl.n	1000e44a <__swbuf_r+0x52>
1000e434:	6923      	ldr	r3, [r4, #16]
1000e436:	2b00      	cmp	r3, #0
1000e438:	d007      	beq.n	1000e44a <__swbuf_r+0x52>
1000e43a:	6823      	ldr	r3, [r4, #0]
1000e43c:	6922      	ldr	r2, [r4, #16]
1000e43e:	b2f6      	uxtb	r6, r6
1000e440:	1a98      	subs	r0, r3, r2
1000e442:	6963      	ldr	r3, [r4, #20]
1000e444:	4298      	cmp	r0, r3
1000e446:	db0f      	blt.n	1000e468 <__swbuf_r+0x70>
1000e448:	e008      	b.n	1000e45c <__swbuf_r+0x64>
1000e44a:	1c28      	adds	r0, r5, #0
1000e44c:	1c21      	adds	r1, r4, #0
1000e44e:	f000 f83f 	bl	1000e4d0 <__swsetup_r>
1000e452:	2800      	cmp	r0, #0
1000e454:	d0f1      	beq.n	1000e43a <__swbuf_r+0x42>
1000e456:	2001      	movs	r0, #1
1000e458:	4240      	negs	r0, r0
1000e45a:	e01d      	b.n	1000e498 <__swbuf_r+0xa0>
1000e45c:	1c28      	adds	r0, r5, #0
1000e45e:	1c21      	adds	r1, r4, #0
1000e460:	f7fe ffea 	bl	1000d438 <_fflush_r>
1000e464:	2800      	cmp	r0, #0
1000e466:	d1f6      	bne.n	1000e456 <__swbuf_r+0x5e>
1000e468:	68a3      	ldr	r3, [r4, #8]
1000e46a:	3001      	adds	r0, #1
1000e46c:	3b01      	subs	r3, #1
1000e46e:	60a3      	str	r3, [r4, #8]
1000e470:	6823      	ldr	r3, [r4, #0]
1000e472:	1c5a      	adds	r2, r3, #1
1000e474:	6022      	str	r2, [r4, #0]
1000e476:	701e      	strb	r6, [r3, #0]
1000e478:	6963      	ldr	r3, [r4, #20]
1000e47a:	4298      	cmp	r0, r3
1000e47c:	d005      	beq.n	1000e48a <__swbuf_r+0x92>
1000e47e:	89a3      	ldrh	r3, [r4, #12]
1000e480:	1c30      	adds	r0, r6, #0
1000e482:	07db      	lsls	r3, r3, #31
1000e484:	d508      	bpl.n	1000e498 <__swbuf_r+0xa0>
1000e486:	2e0a      	cmp	r6, #10
1000e488:	d106      	bne.n	1000e498 <__swbuf_r+0xa0>
1000e48a:	1c28      	adds	r0, r5, #0
1000e48c:	1c21      	adds	r1, r4, #0
1000e48e:	f7fe ffd3 	bl	1000d438 <_fflush_r>
1000e492:	2800      	cmp	r0, #0
1000e494:	d1df      	bne.n	1000e456 <__swbuf_r+0x5e>
1000e496:	1c30      	adds	r0, r6, #0
1000e498:	bd70      	pop	{r4, r5, r6, pc}
1000e49a:	46c0      	nop			; (mov r8, r8)
1000e49c:	1000faa8 	.word	0x1000faa8
1000e4a0:	1000fac8 	.word	0x1000fac8
1000e4a4:	1000fae8 	.word	0x1000fae8

1000e4a8 <_write_r>:
1000e4a8:	b538      	push	{r3, r4, r5, lr}
1000e4aa:	1c05      	adds	r5, r0, #0
1000e4ac:	2000      	movs	r0, #0
1000e4ae:	4c07      	ldr	r4, [pc, #28]	; (1000e4cc <_write_r+0x24>)
1000e4b0:	6020      	str	r0, [r4, #0]
1000e4b2:	1c08      	adds	r0, r1, #0
1000e4b4:	1c11      	adds	r1, r2, #0
1000e4b6:	1c1a      	adds	r2, r3, #0
1000e4b8:	f7fa f966 	bl	10008788 <_write>
1000e4bc:	1c43      	adds	r3, r0, #1
1000e4be:	d103      	bne.n	1000e4c8 <_write_r+0x20>
1000e4c0:	6823      	ldr	r3, [r4, #0]
1000e4c2:	2b00      	cmp	r3, #0
1000e4c4:	d000      	beq.n	1000e4c8 <_write_r+0x20>
1000e4c6:	602b      	str	r3, [r5, #0]
1000e4c8:	bd38      	pop	{r3, r4, r5, pc}
1000e4ca:	46c0      	nop			; (mov r8, r8)
1000e4cc:	1000fe90 	.word	0x1000fe90

1000e4d0 <__swsetup_r>:
1000e4d0:	4b35      	ldr	r3, [pc, #212]	; (1000e5a8 <__swsetup_r+0xd8>)
1000e4d2:	b570      	push	{r4, r5, r6, lr}
1000e4d4:	681d      	ldr	r5, [r3, #0]
1000e4d6:	1c06      	adds	r6, r0, #0
1000e4d8:	1c0c      	adds	r4, r1, #0
1000e4da:	2d00      	cmp	r5, #0
1000e4dc:	d005      	beq.n	1000e4ea <__swsetup_r+0x1a>
1000e4de:	69ab      	ldr	r3, [r5, #24]
1000e4e0:	2b00      	cmp	r3, #0
1000e4e2:	d102      	bne.n	1000e4ea <__swsetup_r+0x1a>
1000e4e4:	1c28      	adds	r0, r5, #0
1000e4e6:	f7ff f815 	bl	1000d514 <__sinit>
1000e4ea:	4b30      	ldr	r3, [pc, #192]	; (1000e5ac <__swsetup_r+0xdc>)
1000e4ec:	429c      	cmp	r4, r3
1000e4ee:	d101      	bne.n	1000e4f4 <__swsetup_r+0x24>
1000e4f0:	686c      	ldr	r4, [r5, #4]
1000e4f2:	e008      	b.n	1000e506 <__swsetup_r+0x36>
1000e4f4:	4b2e      	ldr	r3, [pc, #184]	; (1000e5b0 <__swsetup_r+0xe0>)
1000e4f6:	429c      	cmp	r4, r3
1000e4f8:	d101      	bne.n	1000e4fe <__swsetup_r+0x2e>
1000e4fa:	68ac      	ldr	r4, [r5, #8]
1000e4fc:	e003      	b.n	1000e506 <__swsetup_r+0x36>
1000e4fe:	4b2d      	ldr	r3, [pc, #180]	; (1000e5b4 <__swsetup_r+0xe4>)
1000e500:	429c      	cmp	r4, r3
1000e502:	d100      	bne.n	1000e506 <__swsetup_r+0x36>
1000e504:	68ec      	ldr	r4, [r5, #12]
1000e506:	89a3      	ldrh	r3, [r4, #12]
1000e508:	b29a      	uxth	r2, r3
1000e50a:	0711      	lsls	r1, r2, #28
1000e50c:	d423      	bmi.n	1000e556 <__swsetup_r+0x86>
1000e50e:	06d1      	lsls	r1, r2, #27
1000e510:	d407      	bmi.n	1000e522 <__swsetup_r+0x52>
1000e512:	2209      	movs	r2, #9
1000e514:	2001      	movs	r0, #1
1000e516:	6032      	str	r2, [r6, #0]
1000e518:	3237      	adds	r2, #55	; 0x37
1000e51a:	4313      	orrs	r3, r2
1000e51c:	81a3      	strh	r3, [r4, #12]
1000e51e:	4240      	negs	r0, r0
1000e520:	e040      	b.n	1000e5a4 <__swsetup_r+0xd4>
1000e522:	0753      	lsls	r3, r2, #29
1000e524:	d513      	bpl.n	1000e54e <__swsetup_r+0x7e>
1000e526:	6b61      	ldr	r1, [r4, #52]	; 0x34
1000e528:	2900      	cmp	r1, #0
1000e52a:	d008      	beq.n	1000e53e <__swsetup_r+0x6e>
1000e52c:	1c23      	adds	r3, r4, #0
1000e52e:	3344      	adds	r3, #68	; 0x44
1000e530:	4299      	cmp	r1, r3
1000e532:	d002      	beq.n	1000e53a <__swsetup_r+0x6a>
1000e534:	1c30      	adds	r0, r6, #0
1000e536:	f7ff fb9d 	bl	1000dc74 <_free_r>
1000e53a:	2300      	movs	r3, #0
1000e53c:	6363      	str	r3, [r4, #52]	; 0x34
1000e53e:	2224      	movs	r2, #36	; 0x24
1000e540:	89a3      	ldrh	r3, [r4, #12]
1000e542:	4393      	bics	r3, r2
1000e544:	81a3      	strh	r3, [r4, #12]
1000e546:	2300      	movs	r3, #0
1000e548:	6063      	str	r3, [r4, #4]
1000e54a:	6923      	ldr	r3, [r4, #16]
1000e54c:	6023      	str	r3, [r4, #0]
1000e54e:	2208      	movs	r2, #8
1000e550:	89a3      	ldrh	r3, [r4, #12]
1000e552:	4313      	orrs	r3, r2
1000e554:	81a3      	strh	r3, [r4, #12]
1000e556:	6923      	ldr	r3, [r4, #16]
1000e558:	2b00      	cmp	r3, #0
1000e55a:	d10b      	bne.n	1000e574 <__swsetup_r+0xa4>
1000e55c:	23a0      	movs	r3, #160	; 0xa0
1000e55e:	89a2      	ldrh	r2, [r4, #12]
1000e560:	009b      	lsls	r3, r3, #2
1000e562:	4013      	ands	r3, r2
1000e564:	2280      	movs	r2, #128	; 0x80
1000e566:	0092      	lsls	r2, r2, #2
1000e568:	4293      	cmp	r3, r2
1000e56a:	d003      	beq.n	1000e574 <__swsetup_r+0xa4>
1000e56c:	1c30      	adds	r0, r6, #0
1000e56e:	1c21      	adds	r1, r4, #0
1000e570:	f000 fed0 	bl	1000f314 <__smakebuf_r>
1000e574:	2301      	movs	r3, #1
1000e576:	89a2      	ldrh	r2, [r4, #12]
1000e578:	4013      	ands	r3, r2
1000e57a:	d005      	beq.n	1000e588 <__swsetup_r+0xb8>
1000e57c:	2300      	movs	r3, #0
1000e57e:	60a3      	str	r3, [r4, #8]
1000e580:	6963      	ldr	r3, [r4, #20]
1000e582:	425b      	negs	r3, r3
1000e584:	61a3      	str	r3, [r4, #24]
1000e586:	e003      	b.n	1000e590 <__swsetup_r+0xc0>
1000e588:	0791      	lsls	r1, r2, #30
1000e58a:	d400      	bmi.n	1000e58e <__swsetup_r+0xbe>
1000e58c:	6963      	ldr	r3, [r4, #20]
1000e58e:	60a3      	str	r3, [r4, #8]
1000e590:	2000      	movs	r0, #0
1000e592:	6923      	ldr	r3, [r4, #16]
1000e594:	4283      	cmp	r3, r0
1000e596:	d105      	bne.n	1000e5a4 <__swsetup_r+0xd4>
1000e598:	0613      	lsls	r3, r2, #24
1000e59a:	d503      	bpl.n	1000e5a4 <__swsetup_r+0xd4>
1000e59c:	2340      	movs	r3, #64	; 0x40
1000e59e:	431a      	orrs	r2, r3
1000e5a0:	81a2      	strh	r2, [r4, #12]
1000e5a2:	3801      	subs	r0, #1
1000e5a4:	bd70      	pop	{r4, r5, r6, pc}
1000e5a6:	46c0      	nop			; (mov r8, r8)
1000e5a8:	1000fccc 	.word	0x1000fccc
1000e5ac:	1000faa8 	.word	0x1000faa8
1000e5b0:	1000fac8 	.word	0x1000fac8
1000e5b4:	1000fae8 	.word	0x1000fae8

1000e5b8 <_close_r>:
1000e5b8:	b538      	push	{r3, r4, r5, lr}
1000e5ba:	2300      	movs	r3, #0
1000e5bc:	4c06      	ldr	r4, [pc, #24]	; (1000e5d8 <_close_r+0x20>)
1000e5be:	1c05      	adds	r5, r0, #0
1000e5c0:	1c08      	adds	r0, r1, #0
1000e5c2:	6023      	str	r3, [r4, #0]
1000e5c4:	f7fb f928 	bl	10009818 <_close>
1000e5c8:	1c43      	adds	r3, r0, #1
1000e5ca:	d103      	bne.n	1000e5d4 <_close_r+0x1c>
1000e5cc:	6823      	ldr	r3, [r4, #0]
1000e5ce:	2b00      	cmp	r3, #0
1000e5d0:	d000      	beq.n	1000e5d4 <_close_r+0x1c>
1000e5d2:	602b      	str	r3, [r5, #0]
1000e5d4:	bd38      	pop	{r3, r4, r5, pc}
1000e5d6:	46c0      	nop			; (mov r8, r8)
1000e5d8:	1000fe90 	.word	0x1000fe90

1000e5dc <quorem>:
1000e5dc:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e5de:	6903      	ldr	r3, [r0, #16]
1000e5e0:	690c      	ldr	r4, [r1, #16]
1000e5e2:	b089      	sub	sp, #36	; 0x24
1000e5e4:	2600      	movs	r6, #0
1000e5e6:	42a3      	cmp	r3, r4
1000e5e8:	db7c      	blt.n	1000e6e4 <quorem+0x108>
1000e5ea:	1c0b      	adds	r3, r1, #0
1000e5ec:	3c01      	subs	r4, #1
1000e5ee:	3314      	adds	r3, #20
1000e5f0:	00a5      	lsls	r5, r4, #2
1000e5f2:	9303      	str	r3, [sp, #12]
1000e5f4:	195b      	adds	r3, r3, r5
1000e5f6:	9304      	str	r3, [sp, #16]
1000e5f8:	1c03      	adds	r3, r0, #0
1000e5fa:	3314      	adds	r3, #20
1000e5fc:	9301      	str	r3, [sp, #4]
1000e5fe:	195d      	adds	r5, r3, r5
1000e600:	9b04      	ldr	r3, [sp, #16]
1000e602:	9107      	str	r1, [sp, #28]
1000e604:	681b      	ldr	r3, [r3, #0]
1000e606:	9002      	str	r0, [sp, #8]
1000e608:	1c59      	adds	r1, r3, #1
1000e60a:	6828      	ldr	r0, [r5, #0]
1000e60c:	9305      	str	r3, [sp, #20]
1000e60e:	f7fc f8c5 	bl	1000a79c <__aeabi_uidiv>
1000e612:	1e07      	subs	r7, r0, #0
1000e614:	42b7      	cmp	r7, r6
1000e616:	d035      	beq.n	1000e684 <quorem+0xa8>
1000e618:	9b03      	ldr	r3, [sp, #12]
1000e61a:	9801      	ldr	r0, [sp, #4]
1000e61c:	469c      	mov	ip, r3
1000e61e:	9605      	str	r6, [sp, #20]
1000e620:	4663      	mov	r3, ip
1000e622:	cb04      	ldmia	r3!, {r2}
1000e624:	b291      	uxth	r1, r2
1000e626:	4379      	muls	r1, r7
1000e628:	0c12      	lsrs	r2, r2, #16
1000e62a:	437a      	muls	r2, r7
1000e62c:	1871      	adds	r1, r6, r1
1000e62e:	0c0e      	lsrs	r6, r1, #16
1000e630:	469c      	mov	ip, r3
1000e632:	18b3      	adds	r3, r6, r2
1000e634:	9306      	str	r3, [sp, #24]
1000e636:	8802      	ldrh	r2, [r0, #0]
1000e638:	0c1e      	lsrs	r6, r3, #16
1000e63a:	9b05      	ldr	r3, [sp, #20]
1000e63c:	b289      	uxth	r1, r1
1000e63e:	18d2      	adds	r2, r2, r3
1000e640:	6803      	ldr	r3, [r0, #0]
1000e642:	1a52      	subs	r2, r2, r1
1000e644:	0c19      	lsrs	r1, r3, #16
1000e646:	466b      	mov	r3, sp
1000e648:	8b1b      	ldrh	r3, [r3, #24]
1000e64a:	1acb      	subs	r3, r1, r3
1000e64c:	1411      	asrs	r1, r2, #16
1000e64e:	185b      	adds	r3, r3, r1
1000e650:	1419      	asrs	r1, r3, #16
1000e652:	b292      	uxth	r2, r2
1000e654:	041b      	lsls	r3, r3, #16
1000e656:	431a      	orrs	r2, r3
1000e658:	9b04      	ldr	r3, [sp, #16]
1000e65a:	9105      	str	r1, [sp, #20]
1000e65c:	c004      	stmia	r0!, {r2}
1000e65e:	4563      	cmp	r3, ip
1000e660:	d2de      	bcs.n	1000e620 <quorem+0x44>
1000e662:	682b      	ldr	r3, [r5, #0]
1000e664:	2b00      	cmp	r3, #0
1000e666:	d10d      	bne.n	1000e684 <quorem+0xa8>
1000e668:	1c23      	adds	r3, r4, #0
1000e66a:	9a01      	ldr	r2, [sp, #4]
1000e66c:	3d04      	subs	r5, #4
1000e66e:	4295      	cmp	r5, r2
1000e670:	d803      	bhi.n	1000e67a <quorem+0x9e>
1000e672:	9a02      	ldr	r2, [sp, #8]
1000e674:	1c1c      	adds	r4, r3, #0
1000e676:	6113      	str	r3, [r2, #16]
1000e678:	e004      	b.n	1000e684 <quorem+0xa8>
1000e67a:	682a      	ldr	r2, [r5, #0]
1000e67c:	2a00      	cmp	r2, #0
1000e67e:	d1f8      	bne.n	1000e672 <quorem+0x96>
1000e680:	3b01      	subs	r3, #1
1000e682:	e7f2      	b.n	1000e66a <quorem+0x8e>
1000e684:	9802      	ldr	r0, [sp, #8]
1000e686:	9907      	ldr	r1, [sp, #28]
1000e688:	f7ff f9f2 	bl	1000da70 <__mcmp>
1000e68c:	2800      	cmp	r0, #0
1000e68e:	db28      	blt.n	1000e6e2 <quorem+0x106>
1000e690:	2000      	movs	r0, #0
1000e692:	9901      	ldr	r1, [sp, #4]
1000e694:	9a03      	ldr	r2, [sp, #12]
1000e696:	3701      	adds	r7, #1
1000e698:	ca20      	ldmia	r2!, {r5}
1000e69a:	880b      	ldrh	r3, [r1, #0]
1000e69c:	1818      	adds	r0, r3, r0
1000e69e:	b2ab      	uxth	r3, r5
1000e6a0:	1ac3      	subs	r3, r0, r3
1000e6a2:	6808      	ldr	r0, [r1, #0]
1000e6a4:	0c2d      	lsrs	r5, r5, #16
1000e6a6:	0c00      	lsrs	r0, r0, #16
1000e6a8:	1b45      	subs	r5, r0, r5
1000e6aa:	141e      	asrs	r6, r3, #16
1000e6ac:	19ad      	adds	r5, r5, r6
1000e6ae:	1428      	asrs	r0, r5, #16
1000e6b0:	b29b      	uxth	r3, r3
1000e6b2:	042d      	lsls	r5, r5, #16
1000e6b4:	432b      	orrs	r3, r5
1000e6b6:	c108      	stmia	r1!, {r3}
1000e6b8:	9b04      	ldr	r3, [sp, #16]
1000e6ba:	4293      	cmp	r3, r2
1000e6bc:	d2ec      	bcs.n	1000e698 <quorem+0xbc>
1000e6be:	9a01      	ldr	r2, [sp, #4]
1000e6c0:	00a3      	lsls	r3, r4, #2
1000e6c2:	18d3      	adds	r3, r2, r3
1000e6c4:	681a      	ldr	r2, [r3, #0]
1000e6c6:	2a00      	cmp	r2, #0
1000e6c8:	d10b      	bne.n	1000e6e2 <quorem+0x106>
1000e6ca:	9a01      	ldr	r2, [sp, #4]
1000e6cc:	3b04      	subs	r3, #4
1000e6ce:	4293      	cmp	r3, r2
1000e6d0:	d802      	bhi.n	1000e6d8 <quorem+0xfc>
1000e6d2:	9b02      	ldr	r3, [sp, #8]
1000e6d4:	611c      	str	r4, [r3, #16]
1000e6d6:	e004      	b.n	1000e6e2 <quorem+0x106>
1000e6d8:	681a      	ldr	r2, [r3, #0]
1000e6da:	2a00      	cmp	r2, #0
1000e6dc:	d1f9      	bne.n	1000e6d2 <quorem+0xf6>
1000e6de:	3c01      	subs	r4, #1
1000e6e0:	e7f3      	b.n	1000e6ca <quorem+0xee>
1000e6e2:	1c3e      	adds	r6, r7, #0
1000e6e4:	1c30      	adds	r0, r6, #0
1000e6e6:	b009      	add	sp, #36	; 0x24
1000e6e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

1000e6ec <_dtoa_r>:
1000e6ec:	b5f0      	push	{r4, r5, r6, r7, lr}
1000e6ee:	1c16      	adds	r6, r2, #0
1000e6f0:	1c1f      	adds	r7, r3, #0
1000e6f2:	6a44      	ldr	r4, [r0, #36]	; 0x24
1000e6f4:	b09b      	sub	sp, #108	; 0x6c
1000e6f6:	9008      	str	r0, [sp, #32]
1000e6f8:	9d23      	ldr	r5, [sp, #140]	; 0x8c
1000e6fa:	9606      	str	r6, [sp, #24]
1000e6fc:	9707      	str	r7, [sp, #28]
1000e6fe:	2c00      	cmp	r4, #0
1000e700:	d108      	bne.n	1000e714 <_dtoa_r+0x28>
1000e702:	2010      	movs	r0, #16
1000e704:	f7fe ff98 	bl	1000d638 <malloc>
1000e708:	9b08      	ldr	r3, [sp, #32]
1000e70a:	6258      	str	r0, [r3, #36]	; 0x24
1000e70c:	6044      	str	r4, [r0, #4]
1000e70e:	6084      	str	r4, [r0, #8]
1000e710:	6004      	str	r4, [r0, #0]
1000e712:	60c4      	str	r4, [r0, #12]
1000e714:	9b08      	ldr	r3, [sp, #32]
1000e716:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000e718:	6819      	ldr	r1, [r3, #0]
1000e71a:	2900      	cmp	r1, #0
1000e71c:	d00b      	beq.n	1000e736 <_dtoa_r+0x4a>
1000e71e:	685a      	ldr	r2, [r3, #4]
1000e720:	2301      	movs	r3, #1
1000e722:	4093      	lsls	r3, r2
1000e724:	604a      	str	r2, [r1, #4]
1000e726:	608b      	str	r3, [r1, #8]
1000e728:	9808      	ldr	r0, [sp, #32]
1000e72a:	f7fe ffc7 	bl	1000d6bc <_Bfree>
1000e72e:	2200      	movs	r2, #0
1000e730:	9b08      	ldr	r3, [sp, #32]
1000e732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000e734:	601a      	str	r2, [r3, #0]
1000e736:	9b07      	ldr	r3, [sp, #28]
1000e738:	2b00      	cmp	r3, #0
1000e73a:	da05      	bge.n	1000e748 <_dtoa_r+0x5c>
1000e73c:	2301      	movs	r3, #1
1000e73e:	602b      	str	r3, [r5, #0]
1000e740:	007b      	lsls	r3, r7, #1
1000e742:	085b      	lsrs	r3, r3, #1
1000e744:	9307      	str	r3, [sp, #28]
1000e746:	e001      	b.n	1000e74c <_dtoa_r+0x60>
1000e748:	2300      	movs	r3, #0
1000e74a:	602b      	str	r3, [r5, #0]
1000e74c:	9c07      	ldr	r4, [sp, #28]
1000e74e:	4bc6      	ldr	r3, [pc, #792]	; (1000ea68 <_dtoa_r+0x37c>)
1000e750:	1c22      	adds	r2, r4, #0
1000e752:	9317      	str	r3, [sp, #92]	; 0x5c
1000e754:	401a      	ands	r2, r3
1000e756:	429a      	cmp	r2, r3
1000e758:	d119      	bne.n	1000e78e <_dtoa_r+0xa2>
1000e75a:	4bc4      	ldr	r3, [pc, #784]	; (1000ea6c <_dtoa_r+0x380>)
1000e75c:	9a22      	ldr	r2, [sp, #136]	; 0x88
1000e75e:	6013      	str	r3, [r2, #0]
1000e760:	9a06      	ldr	r2, [sp, #24]
1000e762:	4bc3      	ldr	r3, [pc, #780]	; (1000ea70 <_dtoa_r+0x384>)
1000e764:	2a00      	cmp	r2, #0
1000e766:	d102      	bne.n	1000e76e <_dtoa_r+0x82>
1000e768:	0324      	lsls	r4, r4, #12
1000e76a:	d100      	bne.n	1000e76e <_dtoa_r+0x82>
1000e76c:	4bc1      	ldr	r3, [pc, #772]	; (1000ea74 <_dtoa_r+0x388>)
1000e76e:	9a24      	ldr	r2, [sp, #144]	; 0x90
1000e770:	1c18      	adds	r0, r3, #0
1000e772:	2a00      	cmp	r2, #0
1000e774:	d101      	bne.n	1000e77a <_dtoa_r+0x8e>
1000e776:	f000 fdb6 	bl	1000f2e6 <_dtoa_r+0xbfa>
1000e77a:	78d9      	ldrb	r1, [r3, #3]
1000e77c:	1cda      	adds	r2, r3, #3
1000e77e:	2900      	cmp	r1, #0
1000e780:	d000      	beq.n	1000e784 <_dtoa_r+0x98>
1000e782:	3205      	adds	r2, #5
1000e784:	9924      	ldr	r1, [sp, #144]	; 0x90
1000e786:	1c18      	adds	r0, r3, #0
1000e788:	600a      	str	r2, [r1, #0]
1000e78a:	f000 fdac 	bl	1000f2e6 <_dtoa_r+0xbfa>
1000e78e:	9e06      	ldr	r6, [sp, #24]
1000e790:	9f07      	ldr	r7, [sp, #28]
1000e792:	2200      	movs	r2, #0
1000e794:	1c30      	adds	r0, r6, #0
1000e796:	1c39      	adds	r1, r7, #0
1000e798:	2300      	movs	r3, #0
1000e79a:	f7fc f8a1 	bl	1000a8e0 <__aeabi_dcmpeq>
1000e79e:	1e05      	subs	r5, r0, #0
1000e7a0:	d00e      	beq.n	1000e7c0 <_dtoa_r+0xd4>
1000e7a2:	2301      	movs	r3, #1
1000e7a4:	9a22      	ldr	r2, [sp, #136]	; 0x88
1000e7a6:	6013      	str	r3, [r2, #0]
1000e7a8:	4bb3      	ldr	r3, [pc, #716]	; (1000ea78 <_dtoa_r+0x38c>)
1000e7aa:	9a24      	ldr	r2, [sp, #144]	; 0x90
1000e7ac:	1c18      	adds	r0, r3, #0
1000e7ae:	2a00      	cmp	r2, #0
1000e7b0:	d101      	bne.n	1000e7b6 <_dtoa_r+0xca>
1000e7b2:	f000 fd98 	bl	1000f2e6 <_dtoa_r+0xbfa>
1000e7b6:	4ab1      	ldr	r2, [pc, #708]	; (1000ea7c <_dtoa_r+0x390>)
1000e7b8:	9924      	ldr	r1, [sp, #144]	; 0x90
1000e7ba:	600a      	str	r2, [r1, #0]
1000e7bc:	f000 fd93 	bl	1000f2e6 <_dtoa_r+0xbfa>
1000e7c0:	ab19      	add	r3, sp, #100	; 0x64
1000e7c2:	9300      	str	r3, [sp, #0]
1000e7c4:	ab18      	add	r3, sp, #96	; 0x60
1000e7c6:	9301      	str	r3, [sp, #4]
1000e7c8:	9808      	ldr	r0, [sp, #32]
1000e7ca:	1c32      	adds	r2, r6, #0
1000e7cc:	1c3b      	adds	r3, r7, #0
1000e7ce:	f7ff f9d5 	bl	1000db7c <__d2b>
1000e7d2:	0061      	lsls	r1, r4, #1
1000e7d4:	900a      	str	r0, [sp, #40]	; 0x28
1000e7d6:	0d49      	lsrs	r1, r1, #21
1000e7d8:	d009      	beq.n	1000e7ee <_dtoa_r+0x102>
1000e7da:	0338      	lsls	r0, r7, #12
1000e7dc:	4ca8      	ldr	r4, [pc, #672]	; (1000ea80 <_dtoa_r+0x394>)
1000e7de:	0b00      	lsrs	r0, r0, #12
1000e7e0:	4304      	orrs	r4, r0
1000e7e2:	48a8      	ldr	r0, [pc, #672]	; (1000ea84 <_dtoa_r+0x398>)
1000e7e4:	1c32      	adds	r2, r6, #0
1000e7e6:	1c23      	adds	r3, r4, #0
1000e7e8:	180e      	adds	r6, r1, r0
1000e7ea:	9516      	str	r5, [sp, #88]	; 0x58
1000e7ec:	e01c      	b.n	1000e828 <_dtoa_r+0x13c>
1000e7ee:	9b18      	ldr	r3, [sp, #96]	; 0x60
1000e7f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
1000e7f2:	189e      	adds	r6, r3, r2
1000e7f4:	4ba4      	ldr	r3, [pc, #656]	; (1000ea88 <_dtoa_r+0x39c>)
1000e7f6:	429e      	cmp	r6, r3
1000e7f8:	db09      	blt.n	1000e80e <_dtoa_r+0x122>
1000e7fa:	4ba4      	ldr	r3, [pc, #656]	; (1000ea8c <_dtoa_r+0x3a0>)
1000e7fc:	18f0      	adds	r0, r6, r3
1000e7fe:	9b06      	ldr	r3, [sp, #24]
1000e800:	40c3      	lsrs	r3, r0
1000e802:	1c18      	adds	r0, r3, #0
1000e804:	4ba2      	ldr	r3, [pc, #648]	; (1000ea90 <_dtoa_r+0x3a4>)
1000e806:	1b9b      	subs	r3, r3, r6
1000e808:	409c      	lsls	r4, r3
1000e80a:	4320      	orrs	r0, r4
1000e80c:	e004      	b.n	1000e818 <_dtoa_r+0x12c>
1000e80e:	48a1      	ldr	r0, [pc, #644]	; (1000ea94 <_dtoa_r+0x3a8>)
1000e810:	9b06      	ldr	r3, [sp, #24]
1000e812:	1b80      	subs	r0, r0, r6
1000e814:	4083      	lsls	r3, r0
1000e816:	1c18      	adds	r0, r3, #0
1000e818:	f000 ff84 	bl	1000f724 <__aeabi_ui2d>
1000e81c:	4c9e      	ldr	r4, [pc, #632]	; (1000ea98 <_dtoa_r+0x3ac>)
1000e81e:	1c02      	adds	r2, r0, #0
1000e820:	190b      	adds	r3, r1, r4
1000e822:	2101      	movs	r1, #1
1000e824:	3e01      	subs	r6, #1
1000e826:	9116      	str	r1, [sp, #88]	; 0x58
1000e828:	1c10      	adds	r0, r2, #0
1000e82a:	1c19      	adds	r1, r3, #0
1000e82c:	2200      	movs	r2, #0
1000e82e:	4b9b      	ldr	r3, [pc, #620]	; (1000ea9c <_dtoa_r+0x3b0>)
1000e830:	f7fd feb0 	bl	1000c594 <__aeabi_dsub>
1000e834:	4a9a      	ldr	r2, [pc, #616]	; (1000eaa0 <_dtoa_r+0x3b4>)
1000e836:	4b9b      	ldr	r3, [pc, #620]	; (1000eaa4 <_dtoa_r+0x3b8>)
1000e838:	f7fd fc12 	bl	1000c060 <__aeabi_dmul>
1000e83c:	4a9a      	ldr	r2, [pc, #616]	; (1000eaa8 <_dtoa_r+0x3bc>)
1000e83e:	4b9b      	ldr	r3, [pc, #620]	; (1000eaac <_dtoa_r+0x3c0>)
1000e840:	f7fc fca8 	bl	1000b194 <__aeabi_dadd>
1000e844:	1c04      	adds	r4, r0, #0
1000e846:	1c30      	adds	r0, r6, #0
1000e848:	1c0d      	adds	r5, r1, #0
1000e84a:	f000 ff2f 	bl	1000f6ac <__aeabi_i2d>
1000e84e:	4a98      	ldr	r2, [pc, #608]	; (1000eab0 <_dtoa_r+0x3c4>)
1000e850:	4b98      	ldr	r3, [pc, #608]	; (1000eab4 <_dtoa_r+0x3c8>)
1000e852:	f7fd fc05 	bl	1000c060 <__aeabi_dmul>
1000e856:	1c02      	adds	r2, r0, #0
1000e858:	1c0b      	adds	r3, r1, #0
1000e85a:	1c20      	adds	r0, r4, #0
1000e85c:	1c29      	adds	r1, r5, #0
1000e85e:	f7fc fc99 	bl	1000b194 <__aeabi_dadd>
1000e862:	1c04      	adds	r4, r0, #0
1000e864:	1c0d      	adds	r5, r1, #0
1000e866:	f000 feeb 	bl	1000f640 <__aeabi_d2iz>
1000e86a:	1c29      	adds	r1, r5, #0
1000e86c:	9003      	str	r0, [sp, #12]
1000e86e:	2200      	movs	r2, #0
1000e870:	1c20      	adds	r0, r4, #0
1000e872:	2300      	movs	r3, #0
1000e874:	f7fc f83a 	bl	1000a8ec <__aeabi_dcmplt>
1000e878:	2800      	cmp	r0, #0
1000e87a:	d00d      	beq.n	1000e898 <_dtoa_r+0x1ac>
1000e87c:	9803      	ldr	r0, [sp, #12]
1000e87e:	f000 ff15 	bl	1000f6ac <__aeabi_i2d>
1000e882:	1c02      	adds	r2, r0, #0
1000e884:	1c0b      	adds	r3, r1, #0
1000e886:	1c20      	adds	r0, r4, #0
1000e888:	1c29      	adds	r1, r5, #0
1000e88a:	f7fc f829 	bl	1000a8e0 <__aeabi_dcmpeq>
1000e88e:	4243      	negs	r3, r0
1000e890:	4143      	adcs	r3, r0
1000e892:	9a03      	ldr	r2, [sp, #12]
1000e894:	1ad3      	subs	r3, r2, r3
1000e896:	9303      	str	r3, [sp, #12]
1000e898:	2301      	movs	r3, #1
1000e89a:	9313      	str	r3, [sp, #76]	; 0x4c
1000e89c:	9b03      	ldr	r3, [sp, #12]
1000e89e:	2b16      	cmp	r3, #22
1000e8a0:	d811      	bhi.n	1000e8c6 <_dtoa_r+0x1da>
1000e8a2:	4a85      	ldr	r2, [pc, #532]	; (1000eab8 <_dtoa_r+0x3cc>)
1000e8a4:	00db      	lsls	r3, r3, #3
1000e8a6:	18d3      	adds	r3, r2, r3
1000e8a8:	6818      	ldr	r0, [r3, #0]
1000e8aa:	6859      	ldr	r1, [r3, #4]
1000e8ac:	9a06      	ldr	r2, [sp, #24]
1000e8ae:	9b07      	ldr	r3, [sp, #28]
1000e8b0:	f7fc f830 	bl	1000a914 <__aeabi_dcmpgt>
1000e8b4:	2800      	cmp	r0, #0
1000e8b6:	d005      	beq.n	1000e8c4 <_dtoa_r+0x1d8>
1000e8b8:	9b03      	ldr	r3, [sp, #12]
1000e8ba:	3b01      	subs	r3, #1
1000e8bc:	9303      	str	r3, [sp, #12]
1000e8be:	2300      	movs	r3, #0
1000e8c0:	9313      	str	r3, [sp, #76]	; 0x4c
1000e8c2:	e000      	b.n	1000e8c6 <_dtoa_r+0x1da>
1000e8c4:	9013      	str	r0, [sp, #76]	; 0x4c
1000e8c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
1000e8c8:	1b9e      	subs	r6, r3, r6
1000e8ca:	2300      	movs	r3, #0
1000e8cc:	930d      	str	r3, [sp, #52]	; 0x34
1000e8ce:	3e01      	subs	r6, #1
1000e8d0:	960e      	str	r6, [sp, #56]	; 0x38
1000e8d2:	d504      	bpl.n	1000e8de <_dtoa_r+0x1f2>
1000e8d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000e8d6:	425b      	negs	r3, r3
1000e8d8:	930d      	str	r3, [sp, #52]	; 0x34
1000e8da:	2300      	movs	r3, #0
1000e8dc:	930e      	str	r3, [sp, #56]	; 0x38
1000e8de:	9b03      	ldr	r3, [sp, #12]
1000e8e0:	2b00      	cmp	r3, #0
1000e8e2:	db08      	blt.n	1000e8f6 <_dtoa_r+0x20a>
1000e8e4:	9a03      	ldr	r2, [sp, #12]
1000e8e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000e8e8:	4694      	mov	ip, r2
1000e8ea:	4463      	add	r3, ip
1000e8ec:	930e      	str	r3, [sp, #56]	; 0x38
1000e8ee:	2300      	movs	r3, #0
1000e8f0:	9212      	str	r2, [sp, #72]	; 0x48
1000e8f2:	930f      	str	r3, [sp, #60]	; 0x3c
1000e8f4:	e007      	b.n	1000e906 <_dtoa_r+0x21a>
1000e8f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000e8f8:	9a03      	ldr	r2, [sp, #12]
1000e8fa:	1a9b      	subs	r3, r3, r2
1000e8fc:	930d      	str	r3, [sp, #52]	; 0x34
1000e8fe:	4253      	negs	r3, r2
1000e900:	930f      	str	r3, [sp, #60]	; 0x3c
1000e902:	2300      	movs	r3, #0
1000e904:	9312      	str	r3, [sp, #72]	; 0x48
1000e906:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000e908:	2501      	movs	r5, #1
1000e90a:	2b09      	cmp	r3, #9
1000e90c:	d827      	bhi.n	1000e95e <_dtoa_r+0x272>
1000e90e:	2b05      	cmp	r3, #5
1000e910:	dd02      	ble.n	1000e918 <_dtoa_r+0x22c>
1000e912:	2500      	movs	r5, #0
1000e914:	3b04      	subs	r3, #4
1000e916:	9320      	str	r3, [sp, #128]	; 0x80
1000e918:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000e91a:	1e98      	subs	r0, r3, #2
1000e91c:	2803      	cmp	r0, #3
1000e91e:	d823      	bhi.n	1000e968 <_dtoa_r+0x27c>
1000e920:	f000 fd94 	bl	1000f44c <__gnu_thumb1_case_uqi>
1000e924:	10040e02 	.word	0x10040e02
1000e928:	2300      	movs	r3, #0
1000e92a:	e000      	b.n	1000e92e <_dtoa_r+0x242>
1000e92c:	2301      	movs	r3, #1
1000e92e:	9310      	str	r3, [sp, #64]	; 0x40
1000e930:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000e932:	2b00      	cmp	r3, #0
1000e934:	dc21      	bgt.n	1000e97a <_dtoa_r+0x28e>
1000e936:	2301      	movs	r3, #1
1000e938:	930b      	str	r3, [sp, #44]	; 0x2c
1000e93a:	9309      	str	r3, [sp, #36]	; 0x24
1000e93c:	1c1a      	adds	r2, r3, #0
1000e93e:	e01a      	b.n	1000e976 <_dtoa_r+0x28a>
1000e940:	2300      	movs	r3, #0
1000e942:	e000      	b.n	1000e946 <_dtoa_r+0x25a>
1000e944:	2301      	movs	r3, #1
1000e946:	9a03      	ldr	r2, [sp, #12]
1000e948:	9310      	str	r3, [sp, #64]	; 0x40
1000e94a:	4694      	mov	ip, r2
1000e94c:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000e94e:	4463      	add	r3, ip
1000e950:	930b      	str	r3, [sp, #44]	; 0x2c
1000e952:	3301      	adds	r3, #1
1000e954:	9309      	str	r3, [sp, #36]	; 0x24
1000e956:	2b00      	cmp	r3, #0
1000e958:	dc12      	bgt.n	1000e980 <_dtoa_r+0x294>
1000e95a:	2301      	movs	r3, #1
1000e95c:	e010      	b.n	1000e980 <_dtoa_r+0x294>
1000e95e:	2300      	movs	r3, #0
1000e960:	9510      	str	r5, [sp, #64]	; 0x40
1000e962:	9320      	str	r3, [sp, #128]	; 0x80
1000e964:	3b01      	subs	r3, #1
1000e966:	e002      	b.n	1000e96e <_dtoa_r+0x282>
1000e968:	2301      	movs	r3, #1
1000e96a:	9310      	str	r3, [sp, #64]	; 0x40
1000e96c:	3b02      	subs	r3, #2
1000e96e:	2200      	movs	r2, #0
1000e970:	930b      	str	r3, [sp, #44]	; 0x2c
1000e972:	9309      	str	r3, [sp, #36]	; 0x24
1000e974:	3313      	adds	r3, #19
1000e976:	9221      	str	r2, [sp, #132]	; 0x84
1000e978:	e002      	b.n	1000e980 <_dtoa_r+0x294>
1000e97a:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000e97c:	930b      	str	r3, [sp, #44]	; 0x2c
1000e97e:	9309      	str	r3, [sp, #36]	; 0x24
1000e980:	9a08      	ldr	r2, [sp, #32]
1000e982:	6a54      	ldr	r4, [r2, #36]	; 0x24
1000e984:	2200      	movs	r2, #0
1000e986:	6062      	str	r2, [r4, #4]
1000e988:	3204      	adds	r2, #4
1000e98a:	1c11      	adds	r1, r2, #0
1000e98c:	3114      	adds	r1, #20
1000e98e:	4299      	cmp	r1, r3
1000e990:	d804      	bhi.n	1000e99c <_dtoa_r+0x2b0>
1000e992:	6861      	ldr	r1, [r4, #4]
1000e994:	0052      	lsls	r2, r2, #1
1000e996:	3101      	adds	r1, #1
1000e998:	6061      	str	r1, [r4, #4]
1000e99a:	e7f6      	b.n	1000e98a <_dtoa_r+0x29e>
1000e99c:	9808      	ldr	r0, [sp, #32]
1000e99e:	6861      	ldr	r1, [r4, #4]
1000e9a0:	f7fe fe54 	bl	1000d64c <_Balloc>
1000e9a4:	9b08      	ldr	r3, [sp, #32]
1000e9a6:	6020      	str	r0, [r4, #0]
1000e9a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000e9aa:	681b      	ldr	r3, [r3, #0]
1000e9ac:	930c      	str	r3, [sp, #48]	; 0x30
1000e9ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000e9b0:	2b0e      	cmp	r3, #14
1000e9b2:	d900      	bls.n	1000e9b6 <_dtoa_r+0x2ca>
1000e9b4:	e188      	b.n	1000ecc8 <_dtoa_r+0x5dc>
1000e9b6:	2d00      	cmp	r5, #0
1000e9b8:	d100      	bne.n	1000e9bc <_dtoa_r+0x2d0>
1000e9ba:	e185      	b.n	1000ecc8 <_dtoa_r+0x5dc>
1000e9bc:	9b06      	ldr	r3, [sp, #24]
1000e9be:	9c07      	ldr	r4, [sp, #28]
1000e9c0:	9314      	str	r3, [sp, #80]	; 0x50
1000e9c2:	9415      	str	r4, [sp, #84]	; 0x54
1000e9c4:	9b03      	ldr	r3, [sp, #12]
1000e9c6:	2b00      	cmp	r3, #0
1000e9c8:	dd30      	ble.n	1000ea2c <_dtoa_r+0x340>
1000e9ca:	220f      	movs	r2, #15
1000e9cc:	493a      	ldr	r1, [pc, #232]	; (1000eab8 <_dtoa_r+0x3cc>)
1000e9ce:	4013      	ands	r3, r2
1000e9d0:	00db      	lsls	r3, r3, #3
1000e9d2:	18cb      	adds	r3, r1, r3
1000e9d4:	685c      	ldr	r4, [r3, #4]
1000e9d6:	681b      	ldr	r3, [r3, #0]
1000e9d8:	9304      	str	r3, [sp, #16]
1000e9da:	9405      	str	r4, [sp, #20]
1000e9dc:	9b03      	ldr	r3, [sp, #12]
1000e9de:	2702      	movs	r7, #2
1000e9e0:	111d      	asrs	r5, r3, #4
1000e9e2:	06eb      	lsls	r3, r5, #27
1000e9e4:	d50a      	bpl.n	1000e9fc <_dtoa_r+0x310>
1000e9e6:	9814      	ldr	r0, [sp, #80]	; 0x50
1000e9e8:	9915      	ldr	r1, [sp, #84]	; 0x54
1000e9ea:	4b34      	ldr	r3, [pc, #208]	; (1000eabc <_dtoa_r+0x3d0>)
1000e9ec:	4015      	ands	r5, r2
1000e9ee:	6a1a      	ldr	r2, [r3, #32]
1000e9f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
1000e9f2:	f7fc fef7 	bl	1000b7e4 <__aeabi_ddiv>
1000e9f6:	9006      	str	r0, [sp, #24]
1000e9f8:	9107      	str	r1, [sp, #28]
1000e9fa:	3701      	adds	r7, #1
1000e9fc:	4c2f      	ldr	r4, [pc, #188]	; (1000eabc <_dtoa_r+0x3d0>)
1000e9fe:	2d00      	cmp	r5, #0
1000ea00:	d00d      	beq.n	1000ea1e <_dtoa_r+0x332>
1000ea02:	07eb      	lsls	r3, r5, #31
1000ea04:	d508      	bpl.n	1000ea18 <_dtoa_r+0x32c>
1000ea06:	9804      	ldr	r0, [sp, #16]
1000ea08:	9905      	ldr	r1, [sp, #20]
1000ea0a:	6822      	ldr	r2, [r4, #0]
1000ea0c:	6863      	ldr	r3, [r4, #4]
1000ea0e:	f7fd fb27 	bl	1000c060 <__aeabi_dmul>
1000ea12:	9004      	str	r0, [sp, #16]
1000ea14:	9105      	str	r1, [sp, #20]
1000ea16:	3701      	adds	r7, #1
1000ea18:	106d      	asrs	r5, r5, #1
1000ea1a:	3408      	adds	r4, #8
1000ea1c:	e7ef      	b.n	1000e9fe <_dtoa_r+0x312>
1000ea1e:	9806      	ldr	r0, [sp, #24]
1000ea20:	9907      	ldr	r1, [sp, #28]
1000ea22:	9a04      	ldr	r2, [sp, #16]
1000ea24:	9b05      	ldr	r3, [sp, #20]
1000ea26:	f7fc fedd 	bl	1000b7e4 <__aeabi_ddiv>
1000ea2a:	e049      	b.n	1000eac0 <_dtoa_r+0x3d4>
1000ea2c:	9b03      	ldr	r3, [sp, #12]
1000ea2e:	2702      	movs	r7, #2
1000ea30:	425d      	negs	r5, r3
1000ea32:	2d00      	cmp	r5, #0
1000ea34:	d046      	beq.n	1000eac4 <_dtoa_r+0x3d8>
1000ea36:	9814      	ldr	r0, [sp, #80]	; 0x50
1000ea38:	9915      	ldr	r1, [sp, #84]	; 0x54
1000ea3a:	230f      	movs	r3, #15
1000ea3c:	4a1e      	ldr	r2, [pc, #120]	; (1000eab8 <_dtoa_r+0x3cc>)
1000ea3e:	402b      	ands	r3, r5
1000ea40:	00db      	lsls	r3, r3, #3
1000ea42:	18d3      	adds	r3, r2, r3
1000ea44:	681a      	ldr	r2, [r3, #0]
1000ea46:	685b      	ldr	r3, [r3, #4]
1000ea48:	f7fd fb0a 	bl	1000c060 <__aeabi_dmul>
1000ea4c:	4c1b      	ldr	r4, [pc, #108]	; (1000eabc <_dtoa_r+0x3d0>)
1000ea4e:	112d      	asrs	r5, r5, #4
1000ea50:	2d00      	cmp	r5, #0
1000ea52:	d035      	beq.n	1000eac0 <_dtoa_r+0x3d4>
1000ea54:	07eb      	lsls	r3, r5, #31
1000ea56:	d504      	bpl.n	1000ea62 <_dtoa_r+0x376>
1000ea58:	6822      	ldr	r2, [r4, #0]
1000ea5a:	6863      	ldr	r3, [r4, #4]
1000ea5c:	3701      	adds	r7, #1
1000ea5e:	f7fd faff 	bl	1000c060 <__aeabi_dmul>
1000ea62:	106d      	asrs	r5, r5, #1
1000ea64:	3408      	adds	r4, #8
1000ea66:	e7f3      	b.n	1000ea50 <_dtoa_r+0x364>
1000ea68:	7ff00000 	.word	0x7ff00000
1000ea6c:	0000270f 	.word	0x0000270f
1000ea70:	1000fc40 	.word	0x1000fc40
1000ea74:	1000fc37 	.word	0x1000fc37
1000ea78:	1000fc44 	.word	0x1000fc44
1000ea7c:	1000fc45 	.word	0x1000fc45
1000ea80:	3ff00000 	.word	0x3ff00000
1000ea84:	fffffc01 	.word	0xfffffc01
1000ea88:	fffffbef 	.word	0xfffffbef
1000ea8c:	00000412 	.word	0x00000412
1000ea90:	fffffc0e 	.word	0xfffffc0e
1000ea94:	fffffbee 	.word	0xfffffbee
1000ea98:	fe100000 	.word	0xfe100000
1000ea9c:	3ff80000 	.word	0x3ff80000
1000eaa0:	636f4361 	.word	0x636f4361
1000eaa4:	3fd287a7 	.word	0x3fd287a7
1000eaa8:	8b60c8b3 	.word	0x8b60c8b3
1000eaac:	3fc68a28 	.word	0x3fc68a28
1000eab0:	509f79fb 	.word	0x509f79fb
1000eab4:	3fd34413 	.word	0x3fd34413
1000eab8:	1000fb08 	.word	0x1000fb08
1000eabc:	1000fbd0 	.word	0x1000fbd0
1000eac0:	9006      	str	r0, [sp, #24]
1000eac2:	9107      	str	r1, [sp, #28]
1000eac4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1000eac6:	2b00      	cmp	r3, #0
1000eac8:	d01e      	beq.n	1000eb08 <_dtoa_r+0x41c>
1000eaca:	9c06      	ldr	r4, [sp, #24]
1000eacc:	9d07      	ldr	r5, [sp, #28]
1000eace:	2200      	movs	r2, #0
1000ead0:	1c20      	adds	r0, r4, #0
1000ead2:	1c29      	adds	r1, r5, #0
1000ead4:	4bce      	ldr	r3, [pc, #824]	; (1000ee10 <_dtoa_r+0x724>)
1000ead6:	f7fb ff09 	bl	1000a8ec <__aeabi_dcmplt>
1000eada:	2800      	cmp	r0, #0
1000eadc:	d014      	beq.n	1000eb08 <_dtoa_r+0x41c>
1000eade:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000eae0:	2b00      	cmp	r3, #0
1000eae2:	d011      	beq.n	1000eb08 <_dtoa_r+0x41c>
1000eae4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000eae6:	2b00      	cmp	r3, #0
1000eae8:	dc00      	bgt.n	1000eaec <_dtoa_r+0x400>
1000eaea:	e0e9      	b.n	1000ecc0 <_dtoa_r+0x5d4>
1000eaec:	9b03      	ldr	r3, [sp, #12]
1000eaee:	1c29      	adds	r1, r5, #0
1000eaf0:	3b01      	subs	r3, #1
1000eaf2:	9311      	str	r3, [sp, #68]	; 0x44
1000eaf4:	1c20      	adds	r0, r4, #0
1000eaf6:	2200      	movs	r2, #0
1000eaf8:	4bc6      	ldr	r3, [pc, #792]	; (1000ee14 <_dtoa_r+0x728>)
1000eafa:	f7fd fab1 	bl	1000c060 <__aeabi_dmul>
1000eafe:	3701      	adds	r7, #1
1000eb00:	9006      	str	r0, [sp, #24]
1000eb02:	9107      	str	r1, [sp, #28]
1000eb04:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1000eb06:	e002      	b.n	1000eb0e <_dtoa_r+0x422>
1000eb08:	9b03      	ldr	r3, [sp, #12]
1000eb0a:	9d09      	ldr	r5, [sp, #36]	; 0x24
1000eb0c:	9311      	str	r3, [sp, #68]	; 0x44
1000eb0e:	1c38      	adds	r0, r7, #0
1000eb10:	9b06      	ldr	r3, [sp, #24]
1000eb12:	9c07      	ldr	r4, [sp, #28]
1000eb14:	9304      	str	r3, [sp, #16]
1000eb16:	9405      	str	r4, [sp, #20]
1000eb18:	f000 fdc8 	bl	1000f6ac <__aeabi_i2d>
1000eb1c:	9a04      	ldr	r2, [sp, #16]
1000eb1e:	9b05      	ldr	r3, [sp, #20]
1000eb20:	f7fd fa9e 	bl	1000c060 <__aeabi_dmul>
1000eb24:	2200      	movs	r2, #0
1000eb26:	4bbc      	ldr	r3, [pc, #752]	; (1000ee18 <_dtoa_r+0x72c>)
1000eb28:	f7fc fb34 	bl	1000b194 <__aeabi_dadd>
1000eb2c:	9006      	str	r0, [sp, #24]
1000eb2e:	9107      	str	r1, [sp, #28]
1000eb30:	9e06      	ldr	r6, [sp, #24]
1000eb32:	9f07      	ldr	r7, [sp, #28]
1000eb34:	9b07      	ldr	r3, [sp, #28]
1000eb36:	4ab9      	ldr	r2, [pc, #740]	; (1000ee1c <_dtoa_r+0x730>)
1000eb38:	189c      	adds	r4, r3, r2
1000eb3a:	2d00      	cmp	r5, #0
1000eb3c:	d11c      	bne.n	1000eb78 <_dtoa_r+0x48c>
1000eb3e:	9804      	ldr	r0, [sp, #16]
1000eb40:	9905      	ldr	r1, [sp, #20]
1000eb42:	2200      	movs	r2, #0
1000eb44:	4bb6      	ldr	r3, [pc, #728]	; (1000ee20 <_dtoa_r+0x734>)
1000eb46:	f7fd fd25 	bl	1000c594 <__aeabi_dsub>
1000eb4a:	1c32      	adds	r2, r6, #0
1000eb4c:	1c23      	adds	r3, r4, #0
1000eb4e:	9004      	str	r0, [sp, #16]
1000eb50:	9105      	str	r1, [sp, #20]
1000eb52:	f7fb fedf 	bl	1000a914 <__aeabi_dcmpgt>
1000eb56:	2800      	cmp	r0, #0
1000eb58:	d000      	beq.n	1000eb5c <_dtoa_r+0x470>
1000eb5a:	e263      	b.n	1000f024 <_dtoa_r+0x938>
1000eb5c:	9804      	ldr	r0, [sp, #16]
1000eb5e:	9905      	ldr	r1, [sp, #20]
1000eb60:	1c32      	adds	r2, r6, #0
1000eb62:	4eb0      	ldr	r6, [pc, #704]	; (1000ee24 <_dtoa_r+0x738>)
1000eb64:	9c07      	ldr	r4, [sp, #28]
1000eb66:	46b4      	mov	ip, r6
1000eb68:	4464      	add	r4, ip
1000eb6a:	1c23      	adds	r3, r4, #0
1000eb6c:	f7fb febe 	bl	1000a8ec <__aeabi_dcmplt>
1000eb70:	2800      	cmp	r0, #0
1000eb72:	d000      	beq.n	1000eb76 <_dtoa_r+0x48a>
1000eb74:	e24c      	b.n	1000f010 <_dtoa_r+0x924>
1000eb76:	e0a3      	b.n	1000ecc0 <_dtoa_r+0x5d4>
1000eb78:	4aab      	ldr	r2, [pc, #684]	; (1000ee28 <_dtoa_r+0x73c>)
1000eb7a:	1e6b      	subs	r3, r5, #1
1000eb7c:	9910      	ldr	r1, [sp, #64]	; 0x40
1000eb7e:	00db      	lsls	r3, r3, #3
1000eb80:	18d3      	adds	r3, r2, r3
1000eb82:	2900      	cmp	r1, #0
1000eb84:	d04e      	beq.n	1000ec24 <_dtoa_r+0x538>
1000eb86:	681a      	ldr	r2, [r3, #0]
1000eb88:	685b      	ldr	r3, [r3, #4]
1000eb8a:	2000      	movs	r0, #0
1000eb8c:	49a7      	ldr	r1, [pc, #668]	; (1000ee2c <_dtoa_r+0x740>)
1000eb8e:	f7fc fe29 	bl	1000b7e4 <__aeabi_ddiv>
1000eb92:	1c32      	adds	r2, r6, #0
1000eb94:	1c23      	adds	r3, r4, #0
1000eb96:	f7fd fcfd 	bl	1000c594 <__aeabi_dsub>
1000eb9a:	9e04      	ldr	r6, [sp, #16]
1000eb9c:	9f05      	ldr	r7, [sp, #20]
1000eb9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000eba0:	9006      	str	r0, [sp, #24]
1000eba2:	9107      	str	r1, [sp, #28]
1000eba4:	9304      	str	r3, [sp, #16]
1000eba6:	1c39      	adds	r1, r7, #0
1000eba8:	1c30      	adds	r0, r6, #0
1000ebaa:	f000 fd49 	bl	1000f640 <__aeabi_d2iz>
1000ebae:	1c04      	adds	r4, r0, #0
1000ebb0:	f000 fd7c 	bl	1000f6ac <__aeabi_i2d>
1000ebb4:	1c02      	adds	r2, r0, #0
1000ebb6:	1c0b      	adds	r3, r1, #0
1000ebb8:	1c30      	adds	r0, r6, #0
1000ebba:	1c39      	adds	r1, r7, #0
1000ebbc:	f7fd fcea 	bl	1000c594 <__aeabi_dsub>
1000ebc0:	9b04      	ldr	r3, [sp, #16]
1000ebc2:	3430      	adds	r4, #48	; 0x30
1000ebc4:	3301      	adds	r3, #1
1000ebc6:	9304      	str	r3, [sp, #16]
1000ebc8:	3b01      	subs	r3, #1
1000ebca:	701c      	strb	r4, [r3, #0]
1000ebcc:	9a06      	ldr	r2, [sp, #24]
1000ebce:	9b07      	ldr	r3, [sp, #28]
1000ebd0:	1c06      	adds	r6, r0, #0
1000ebd2:	1c0f      	adds	r7, r1, #0
1000ebd4:	f7fb fe8a 	bl	1000a8ec <__aeabi_dcmplt>
1000ebd8:	2800      	cmp	r0, #0
1000ebda:	d000      	beq.n	1000ebde <_dtoa_r+0x4f2>
1000ebdc:	e361      	b.n	1000f2a2 <_dtoa_r+0xbb6>
1000ebde:	1c32      	adds	r2, r6, #0
1000ebe0:	1c3b      	adds	r3, r7, #0
1000ebe2:	2000      	movs	r0, #0
1000ebe4:	498a      	ldr	r1, [pc, #552]	; (1000ee10 <_dtoa_r+0x724>)
1000ebe6:	f7fd fcd5 	bl	1000c594 <__aeabi_dsub>
1000ebea:	9a06      	ldr	r2, [sp, #24]
1000ebec:	9b07      	ldr	r3, [sp, #28]
1000ebee:	f7fb fe7d 	bl	1000a8ec <__aeabi_dcmplt>
1000ebf2:	2800      	cmp	r0, #0
1000ebf4:	d000      	beq.n	1000ebf8 <_dtoa_r+0x50c>
1000ebf6:	e0cd      	b.n	1000ed94 <_dtoa_r+0x6a8>
1000ebf8:	9b04      	ldr	r3, [sp, #16]
1000ebfa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000ebfc:	1a9b      	subs	r3, r3, r2
1000ebfe:	42ab      	cmp	r3, r5
1000ec00:	da5e      	bge.n	1000ecc0 <_dtoa_r+0x5d4>
1000ec02:	9806      	ldr	r0, [sp, #24]
1000ec04:	9907      	ldr	r1, [sp, #28]
1000ec06:	2200      	movs	r2, #0
1000ec08:	4b82      	ldr	r3, [pc, #520]	; (1000ee14 <_dtoa_r+0x728>)
1000ec0a:	f7fd fa29 	bl	1000c060 <__aeabi_dmul>
1000ec0e:	2200      	movs	r2, #0
1000ec10:	9006      	str	r0, [sp, #24]
1000ec12:	9107      	str	r1, [sp, #28]
1000ec14:	4b7f      	ldr	r3, [pc, #508]	; (1000ee14 <_dtoa_r+0x728>)
1000ec16:	1c30      	adds	r0, r6, #0
1000ec18:	1c39      	adds	r1, r7, #0
1000ec1a:	f7fd fa21 	bl	1000c060 <__aeabi_dmul>
1000ec1e:	1c06      	adds	r6, r0, #0
1000ec20:	1c0f      	adds	r7, r1, #0
1000ec22:	e7c0      	b.n	1000eba6 <_dtoa_r+0x4ba>
1000ec24:	6818      	ldr	r0, [r3, #0]
1000ec26:	6859      	ldr	r1, [r3, #4]
1000ec28:	1c32      	adds	r2, r6, #0
1000ec2a:	1c23      	adds	r3, r4, #0
1000ec2c:	f7fd fa18 	bl	1000c060 <__aeabi_dmul>
1000ec30:	9e04      	ldr	r6, [sp, #16]
1000ec32:	9f05      	ldr	r7, [sp, #20]
1000ec34:	9c0c      	ldr	r4, [sp, #48]	; 0x30
1000ec36:	9006      	str	r0, [sp, #24]
1000ec38:	9107      	str	r1, [sp, #28]
1000ec3a:	1963      	adds	r3, r4, r5
1000ec3c:	9304      	str	r3, [sp, #16]
1000ec3e:	1c39      	adds	r1, r7, #0
1000ec40:	1c30      	adds	r0, r6, #0
1000ec42:	f000 fcfd 	bl	1000f640 <__aeabi_d2iz>
1000ec46:	1c05      	adds	r5, r0, #0
1000ec48:	f000 fd30 	bl	1000f6ac <__aeabi_i2d>
1000ec4c:	1c0b      	adds	r3, r1, #0
1000ec4e:	1c02      	adds	r2, r0, #0
1000ec50:	1c39      	adds	r1, r7, #0
1000ec52:	1c30      	adds	r0, r6, #0
1000ec54:	f7fd fc9e 	bl	1000c594 <__aeabi_dsub>
1000ec58:	3530      	adds	r5, #48	; 0x30
1000ec5a:	9b04      	ldr	r3, [sp, #16]
1000ec5c:	7025      	strb	r5, [r4, #0]
1000ec5e:	3401      	adds	r4, #1
1000ec60:	1c06      	adds	r6, r0, #0
1000ec62:	1c0f      	adds	r7, r1, #0
1000ec64:	42a3      	cmp	r3, r4
1000ec66:	d124      	bne.n	1000ecb2 <_dtoa_r+0x5c6>
1000ec68:	2200      	movs	r2, #0
1000ec6a:	9806      	ldr	r0, [sp, #24]
1000ec6c:	9907      	ldr	r1, [sp, #28]
1000ec6e:	4b6f      	ldr	r3, [pc, #444]	; (1000ee2c <_dtoa_r+0x740>)
1000ec70:	f7fc fa90 	bl	1000b194 <__aeabi_dadd>
1000ec74:	1c02      	adds	r2, r0, #0
1000ec76:	1c0b      	adds	r3, r1, #0
1000ec78:	1c30      	adds	r0, r6, #0
1000ec7a:	1c39      	adds	r1, r7, #0
1000ec7c:	f7fb fe4a 	bl	1000a914 <__aeabi_dcmpgt>
1000ec80:	2800      	cmp	r0, #0
1000ec82:	d000      	beq.n	1000ec86 <_dtoa_r+0x59a>
1000ec84:	e086      	b.n	1000ed94 <_dtoa_r+0x6a8>
1000ec86:	9a06      	ldr	r2, [sp, #24]
1000ec88:	9b07      	ldr	r3, [sp, #28]
1000ec8a:	2000      	movs	r0, #0
1000ec8c:	4967      	ldr	r1, [pc, #412]	; (1000ee2c <_dtoa_r+0x740>)
1000ec8e:	f7fd fc81 	bl	1000c594 <__aeabi_dsub>
1000ec92:	1c02      	adds	r2, r0, #0
1000ec94:	1c0b      	adds	r3, r1, #0
1000ec96:	1c30      	adds	r0, r6, #0
1000ec98:	1c39      	adds	r1, r7, #0
1000ec9a:	f7fb fe27 	bl	1000a8ec <__aeabi_dcmplt>
1000ec9e:	2800      	cmp	r0, #0
1000eca0:	d00e      	beq.n	1000ecc0 <_dtoa_r+0x5d4>
1000eca2:	9b04      	ldr	r3, [sp, #16]
1000eca4:	3b01      	subs	r3, #1
1000eca6:	781a      	ldrb	r2, [r3, #0]
1000eca8:	2a30      	cmp	r2, #48	; 0x30
1000ecaa:	d000      	beq.n	1000ecae <_dtoa_r+0x5c2>
1000ecac:	e2f9      	b.n	1000f2a2 <_dtoa_r+0xbb6>
1000ecae:	9304      	str	r3, [sp, #16]
1000ecb0:	e7f7      	b.n	1000eca2 <_dtoa_r+0x5b6>
1000ecb2:	2200      	movs	r2, #0
1000ecb4:	4b57      	ldr	r3, [pc, #348]	; (1000ee14 <_dtoa_r+0x728>)
1000ecb6:	f7fd f9d3 	bl	1000c060 <__aeabi_dmul>
1000ecba:	1c06      	adds	r6, r0, #0
1000ecbc:	1c0f      	adds	r7, r1, #0
1000ecbe:	e7be      	b.n	1000ec3e <_dtoa_r+0x552>
1000ecc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
1000ecc2:	9c15      	ldr	r4, [sp, #84]	; 0x54
1000ecc4:	9306      	str	r3, [sp, #24]
1000ecc6:	9407      	str	r4, [sp, #28]
1000ecc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
1000ecca:	2b00      	cmp	r3, #0
1000eccc:	da00      	bge.n	1000ecd0 <_dtoa_r+0x5e4>
1000ecce:	e086      	b.n	1000edde <_dtoa_r+0x6f2>
1000ecd0:	9a03      	ldr	r2, [sp, #12]
1000ecd2:	2a0e      	cmp	r2, #14
1000ecd4:	dd00      	ble.n	1000ecd8 <_dtoa_r+0x5ec>
1000ecd6:	e082      	b.n	1000edde <_dtoa_r+0x6f2>
1000ecd8:	00d3      	lsls	r3, r2, #3
1000ecda:	4a53      	ldr	r2, [pc, #332]	; (1000ee28 <_dtoa_r+0x73c>)
1000ecdc:	18d3      	adds	r3, r2, r3
1000ecde:	681e      	ldr	r6, [r3, #0]
1000ece0:	685f      	ldr	r7, [r3, #4]
1000ece2:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000ece4:	2b00      	cmp	r3, #0
1000ece6:	da14      	bge.n	1000ed12 <_dtoa_r+0x626>
1000ece8:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000ecea:	2b00      	cmp	r3, #0
1000ecec:	dc11      	bgt.n	1000ed12 <_dtoa_r+0x626>
1000ecee:	d000      	beq.n	1000ecf2 <_dtoa_r+0x606>
1000ecf0:	e190      	b.n	1000f014 <_dtoa_r+0x928>
1000ecf2:	1c30      	adds	r0, r6, #0
1000ecf4:	1c39      	adds	r1, r7, #0
1000ecf6:	2200      	movs	r2, #0
1000ecf8:	4b49      	ldr	r3, [pc, #292]	; (1000ee20 <_dtoa_r+0x734>)
1000ecfa:	f7fd f9b1 	bl	1000c060 <__aeabi_dmul>
1000ecfe:	9a06      	ldr	r2, [sp, #24]
1000ed00:	9b07      	ldr	r3, [sp, #28]
1000ed02:	f7fb fe11 	bl	1000a928 <__aeabi_dcmpge>
1000ed06:	9f09      	ldr	r7, [sp, #36]	; 0x24
1000ed08:	1c3e      	adds	r6, r7, #0
1000ed0a:	2800      	cmp	r0, #0
1000ed0c:	d000      	beq.n	1000ed10 <_dtoa_r+0x624>
1000ed0e:	e183      	b.n	1000f018 <_dtoa_r+0x92c>
1000ed10:	e18c      	b.n	1000f02c <_dtoa_r+0x940>
1000ed12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000ed14:	9c06      	ldr	r4, [sp, #24]
1000ed16:	9d07      	ldr	r5, [sp, #28]
1000ed18:	9304      	str	r3, [sp, #16]
1000ed1a:	1c32      	adds	r2, r6, #0
1000ed1c:	1c3b      	adds	r3, r7, #0
1000ed1e:	1c20      	adds	r0, r4, #0
1000ed20:	1c29      	adds	r1, r5, #0
1000ed22:	f7fc fd5f 	bl	1000b7e4 <__aeabi_ddiv>
1000ed26:	f000 fc8b 	bl	1000f640 <__aeabi_d2iz>
1000ed2a:	9006      	str	r0, [sp, #24]
1000ed2c:	f000 fcbe 	bl	1000f6ac <__aeabi_i2d>
1000ed30:	1c32      	adds	r2, r6, #0
1000ed32:	1c3b      	adds	r3, r7, #0
1000ed34:	f7fd f994 	bl	1000c060 <__aeabi_dmul>
1000ed38:	1c02      	adds	r2, r0, #0
1000ed3a:	1c0b      	adds	r3, r1, #0
1000ed3c:	1c20      	adds	r0, r4, #0
1000ed3e:	1c29      	adds	r1, r5, #0
1000ed40:	f7fd fc28 	bl	1000c594 <__aeabi_dsub>
1000ed44:	1c0b      	adds	r3, r1, #0
1000ed46:	9904      	ldr	r1, [sp, #16]
1000ed48:	1c02      	adds	r2, r0, #0
1000ed4a:	9806      	ldr	r0, [sp, #24]
1000ed4c:	3101      	adds	r1, #1
1000ed4e:	9104      	str	r1, [sp, #16]
1000ed50:	3030      	adds	r0, #48	; 0x30
1000ed52:	3901      	subs	r1, #1
1000ed54:	7008      	strb	r0, [r1, #0]
1000ed56:	980c      	ldr	r0, [sp, #48]	; 0x30
1000ed58:	9904      	ldr	r1, [sp, #16]
1000ed5a:	1a09      	subs	r1, r1, r0
1000ed5c:	9809      	ldr	r0, [sp, #36]	; 0x24
1000ed5e:	4281      	cmp	r1, r0
1000ed60:	d12e      	bne.n	1000edc0 <_dtoa_r+0x6d4>
1000ed62:	1c10      	adds	r0, r2, #0
1000ed64:	1c19      	adds	r1, r3, #0
1000ed66:	f7fc fa15 	bl	1000b194 <__aeabi_dadd>
1000ed6a:	1c32      	adds	r2, r6, #0
1000ed6c:	1c3b      	adds	r3, r7, #0
1000ed6e:	1c04      	adds	r4, r0, #0
1000ed70:	1c0d      	adds	r5, r1, #0
1000ed72:	f7fb fdcf 	bl	1000a914 <__aeabi_dcmpgt>
1000ed76:	2800      	cmp	r0, #0
1000ed78:	d110      	bne.n	1000ed9c <_dtoa_r+0x6b0>
1000ed7a:	1c20      	adds	r0, r4, #0
1000ed7c:	1c29      	adds	r1, r5, #0
1000ed7e:	1c32      	adds	r2, r6, #0
1000ed80:	1c3b      	adds	r3, r7, #0
1000ed82:	f7fb fdad 	bl	1000a8e0 <__aeabi_dcmpeq>
1000ed86:	2800      	cmp	r0, #0
1000ed88:	d100      	bne.n	1000ed8c <_dtoa_r+0x6a0>
1000ed8a:	e28c      	b.n	1000f2a6 <_dtoa_r+0xbba>
1000ed8c:	9b06      	ldr	r3, [sp, #24]
1000ed8e:	07db      	lsls	r3, r3, #31
1000ed90:	d404      	bmi.n	1000ed9c <_dtoa_r+0x6b0>
1000ed92:	e288      	b.n	1000f2a6 <_dtoa_r+0xbba>
1000ed94:	9b11      	ldr	r3, [sp, #68]	; 0x44
1000ed96:	9303      	str	r3, [sp, #12]
1000ed98:	e000      	b.n	1000ed9c <_dtoa_r+0x6b0>
1000ed9a:	9304      	str	r3, [sp, #16]
1000ed9c:	9b04      	ldr	r3, [sp, #16]
1000ed9e:	3b01      	subs	r3, #1
1000eda0:	781a      	ldrb	r2, [r3, #0]
1000eda2:	2a39      	cmp	r2, #57	; 0x39
1000eda4:	d108      	bne.n	1000edb8 <_dtoa_r+0x6cc>
1000eda6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000eda8:	4293      	cmp	r3, r2
1000edaa:	d1f6      	bne.n	1000ed9a <_dtoa_r+0x6ae>
1000edac:	9b03      	ldr	r3, [sp, #12]
1000edae:	3301      	adds	r3, #1
1000edb0:	9303      	str	r3, [sp, #12]
1000edb2:	2330      	movs	r3, #48	; 0x30
1000edb4:	7013      	strb	r3, [r2, #0]
1000edb6:	1c13      	adds	r3, r2, #0
1000edb8:	781a      	ldrb	r2, [r3, #0]
1000edba:	3201      	adds	r2, #1
1000edbc:	701a      	strb	r2, [r3, #0]
1000edbe:	e272      	b.n	1000f2a6 <_dtoa_r+0xbba>
1000edc0:	1c10      	adds	r0, r2, #0
1000edc2:	1c19      	adds	r1, r3, #0
1000edc4:	2200      	movs	r2, #0
1000edc6:	4b13      	ldr	r3, [pc, #76]	; (1000ee14 <_dtoa_r+0x728>)
1000edc8:	f7fd f94a 	bl	1000c060 <__aeabi_dmul>
1000edcc:	2200      	movs	r2, #0
1000edce:	2300      	movs	r3, #0
1000edd0:	1c04      	adds	r4, r0, #0
1000edd2:	1c0d      	adds	r5, r1, #0
1000edd4:	f7fb fd84 	bl	1000a8e0 <__aeabi_dcmpeq>
1000edd8:	2800      	cmp	r0, #0
1000edda:	d09e      	beq.n	1000ed1a <_dtoa_r+0x62e>
1000eddc:	e263      	b.n	1000f2a6 <_dtoa_r+0xbba>
1000edde:	9a10      	ldr	r2, [sp, #64]	; 0x40
1000ede0:	2a00      	cmp	r2, #0
1000ede2:	d044      	beq.n	1000ee6e <_dtoa_r+0x782>
1000ede4:	9a20      	ldr	r2, [sp, #128]	; 0x80
1000ede6:	2a01      	cmp	r2, #1
1000ede8:	dc0b      	bgt.n	1000ee02 <_dtoa_r+0x716>
1000edea:	9a16      	ldr	r2, [sp, #88]	; 0x58
1000edec:	2a00      	cmp	r2, #0
1000edee:	d002      	beq.n	1000edf6 <_dtoa_r+0x70a>
1000edf0:	4a0f      	ldr	r2, [pc, #60]	; (1000ee30 <_dtoa_r+0x744>)
1000edf2:	189b      	adds	r3, r3, r2
1000edf4:	e002      	b.n	1000edfc <_dtoa_r+0x710>
1000edf6:	2336      	movs	r3, #54	; 0x36
1000edf8:	9a18      	ldr	r2, [sp, #96]	; 0x60
1000edfa:	1a9b      	subs	r3, r3, r2
1000edfc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
1000edfe:	9c0d      	ldr	r4, [sp, #52]	; 0x34
1000ee00:	e029      	b.n	1000ee56 <_dtoa_r+0x76a>
1000ee02:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000ee04:	1e5d      	subs	r5, r3, #1
1000ee06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000ee08:	42ab      	cmp	r3, r5
1000ee0a:	db13      	blt.n	1000ee34 <_dtoa_r+0x748>
1000ee0c:	1b5d      	subs	r5, r3, r5
1000ee0e:	e018      	b.n	1000ee42 <_dtoa_r+0x756>
1000ee10:	3ff00000 	.word	0x3ff00000
1000ee14:	40240000 	.word	0x40240000
1000ee18:	401c0000 	.word	0x401c0000
1000ee1c:	fcc00000 	.word	0xfcc00000
1000ee20:	40140000 	.word	0x40140000
1000ee24:	7cc00000 	.word	0x7cc00000
1000ee28:	1000fb08 	.word	0x1000fb08
1000ee2c:	3fe00000 	.word	0x3fe00000
1000ee30:	00000433 	.word	0x00000433
1000ee34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000ee36:	950f      	str	r5, [sp, #60]	; 0x3c
1000ee38:	1aea      	subs	r2, r5, r3
1000ee3a:	2500      	movs	r5, #0
1000ee3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000ee3e:	189b      	adds	r3, r3, r2
1000ee40:	9312      	str	r3, [sp, #72]	; 0x48
1000ee42:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000ee44:	2b00      	cmp	r3, #0
1000ee46:	da04      	bge.n	1000ee52 <_dtoa_r+0x766>
1000ee48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ee4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000ee4c:	1a9c      	subs	r4, r3, r2
1000ee4e:	2300      	movs	r3, #0
1000ee50:	e001      	b.n	1000ee56 <_dtoa_r+0x76a>
1000ee52:	9c0d      	ldr	r4, [sp, #52]	; 0x34
1000ee54:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000ee56:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000ee58:	9808      	ldr	r0, [sp, #32]
1000ee5a:	18d2      	adds	r2, r2, r3
1000ee5c:	920d      	str	r2, [sp, #52]	; 0x34
1000ee5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000ee60:	2101      	movs	r1, #1
1000ee62:	18d3      	adds	r3, r2, r3
1000ee64:	930e      	str	r3, [sp, #56]	; 0x38
1000ee66:	f7fe fcc8 	bl	1000d7fa <__i2b>
1000ee6a:	1c06      	adds	r6, r0, #0
1000ee6c:	e002      	b.n	1000ee74 <_dtoa_r+0x788>
1000ee6e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
1000ee70:	9c0d      	ldr	r4, [sp, #52]	; 0x34
1000ee72:	9e10      	ldr	r6, [sp, #64]	; 0x40
1000ee74:	2c00      	cmp	r4, #0
1000ee76:	d00c      	beq.n	1000ee92 <_dtoa_r+0x7a6>
1000ee78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ee7a:	2b00      	cmp	r3, #0
1000ee7c:	dd09      	ble.n	1000ee92 <_dtoa_r+0x7a6>
1000ee7e:	42a3      	cmp	r3, r4
1000ee80:	dd00      	ble.n	1000ee84 <_dtoa_r+0x798>
1000ee82:	1c23      	adds	r3, r4, #0
1000ee84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1000ee86:	1ae4      	subs	r4, r4, r3
1000ee88:	1ad2      	subs	r2, r2, r3
1000ee8a:	920d      	str	r2, [sp, #52]	; 0x34
1000ee8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000ee8e:	1ad3      	subs	r3, r2, r3
1000ee90:	930e      	str	r3, [sp, #56]	; 0x38
1000ee92:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000ee94:	2b00      	cmp	r3, #0
1000ee96:	dd21      	ble.n	1000eedc <_dtoa_r+0x7f0>
1000ee98:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000ee9a:	2b00      	cmp	r3, #0
1000ee9c:	d018      	beq.n	1000eed0 <_dtoa_r+0x7e4>
1000ee9e:	2d00      	cmp	r5, #0
1000eea0:	dd10      	ble.n	1000eec4 <_dtoa_r+0x7d8>
1000eea2:	1c31      	adds	r1, r6, #0
1000eea4:	1c2a      	adds	r2, r5, #0
1000eea6:	9808      	ldr	r0, [sp, #32]
1000eea8:	f7fe fd3e 	bl	1000d928 <__pow5mult>
1000eeac:	1c06      	adds	r6, r0, #0
1000eeae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
1000eeb0:	1c31      	adds	r1, r6, #0
1000eeb2:	9808      	ldr	r0, [sp, #32]
1000eeb4:	f7fe fcaa 	bl	1000d80c <__multiply>
1000eeb8:	1c07      	adds	r7, r0, #0
1000eeba:	990a      	ldr	r1, [sp, #40]	; 0x28
1000eebc:	9808      	ldr	r0, [sp, #32]
1000eebe:	f7fe fbfd 	bl	1000d6bc <_Bfree>
1000eec2:	970a      	str	r7, [sp, #40]	; 0x28
1000eec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
1000eec6:	1b5a      	subs	r2, r3, r5
1000eec8:	d008      	beq.n	1000eedc <_dtoa_r+0x7f0>
1000eeca:	9808      	ldr	r0, [sp, #32]
1000eecc:	990a      	ldr	r1, [sp, #40]	; 0x28
1000eece:	e002      	b.n	1000eed6 <_dtoa_r+0x7ea>
1000eed0:	9808      	ldr	r0, [sp, #32]
1000eed2:	990a      	ldr	r1, [sp, #40]	; 0x28
1000eed4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
1000eed6:	f7fe fd27 	bl	1000d928 <__pow5mult>
1000eeda:	900a      	str	r0, [sp, #40]	; 0x28
1000eedc:	9808      	ldr	r0, [sp, #32]
1000eede:	2101      	movs	r1, #1
1000eee0:	f7fe fc8b 	bl	1000d7fa <__i2b>
1000eee4:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000eee6:	1c07      	adds	r7, r0, #0
1000eee8:	2b00      	cmp	r3, #0
1000eeea:	dd0a      	ble.n	1000ef02 <_dtoa_r+0x816>
1000eeec:	1c39      	adds	r1, r7, #0
1000eeee:	1c1a      	adds	r2, r3, #0
1000eef0:	9808      	ldr	r0, [sp, #32]
1000eef2:	f7fe fd19 	bl	1000d928 <__pow5mult>
1000eef6:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000eef8:	1c07      	adds	r7, r0, #0
1000eefa:	2500      	movs	r5, #0
1000eefc:	2b01      	cmp	r3, #1
1000eefe:	dc1b      	bgt.n	1000ef38 <_dtoa_r+0x84c>
1000ef00:	e003      	b.n	1000ef0a <_dtoa_r+0x81e>
1000ef02:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000ef04:	2500      	movs	r5, #0
1000ef06:	2b01      	cmp	r3, #1
1000ef08:	dc12      	bgt.n	1000ef30 <_dtoa_r+0x844>
1000ef0a:	2500      	movs	r5, #0
1000ef0c:	9b06      	ldr	r3, [sp, #24]
1000ef0e:	42ab      	cmp	r3, r5
1000ef10:	d10e      	bne.n	1000ef30 <_dtoa_r+0x844>
1000ef12:	9b07      	ldr	r3, [sp, #28]
1000ef14:	031b      	lsls	r3, r3, #12
1000ef16:	42ab      	cmp	r3, r5
1000ef18:	d10a      	bne.n	1000ef30 <_dtoa_r+0x844>
1000ef1a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
1000ef1c:	9a07      	ldr	r2, [sp, #28]
1000ef1e:	4213      	tst	r3, r2
1000ef20:	d006      	beq.n	1000ef30 <_dtoa_r+0x844>
1000ef22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ef24:	3501      	adds	r5, #1
1000ef26:	3301      	adds	r3, #1
1000ef28:	930d      	str	r3, [sp, #52]	; 0x34
1000ef2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ef2c:	3301      	adds	r3, #1
1000ef2e:	930e      	str	r3, [sp, #56]	; 0x38
1000ef30:	9b12      	ldr	r3, [sp, #72]	; 0x48
1000ef32:	2001      	movs	r0, #1
1000ef34:	2b00      	cmp	r3, #0
1000ef36:	d008      	beq.n	1000ef4a <_dtoa_r+0x85e>
1000ef38:	693b      	ldr	r3, [r7, #16]
1000ef3a:	3303      	adds	r3, #3
1000ef3c:	009b      	lsls	r3, r3, #2
1000ef3e:	18fb      	adds	r3, r7, r3
1000ef40:	6858      	ldr	r0, [r3, #4]
1000ef42:	f7fe fc10 	bl	1000d766 <__hi0bits>
1000ef46:	2320      	movs	r3, #32
1000ef48:	1a18      	subs	r0, r3, r0
1000ef4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ef4c:	18c0      	adds	r0, r0, r3
1000ef4e:	231f      	movs	r3, #31
1000ef50:	4018      	ands	r0, r3
1000ef52:	d009      	beq.n	1000ef68 <_dtoa_r+0x87c>
1000ef54:	3301      	adds	r3, #1
1000ef56:	1a1b      	subs	r3, r3, r0
1000ef58:	2b04      	cmp	r3, #4
1000ef5a:	dd02      	ble.n	1000ef62 <_dtoa_r+0x876>
1000ef5c:	231c      	movs	r3, #28
1000ef5e:	1a18      	subs	r0, r3, r0
1000ef60:	e003      	b.n	1000ef6a <_dtoa_r+0x87e>
1000ef62:	2b04      	cmp	r3, #4
1000ef64:	d008      	beq.n	1000ef78 <_dtoa_r+0x88c>
1000ef66:	1c18      	adds	r0, r3, #0
1000ef68:	301c      	adds	r0, #28
1000ef6a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ef6c:	1824      	adds	r4, r4, r0
1000ef6e:	181b      	adds	r3, r3, r0
1000ef70:	930d      	str	r3, [sp, #52]	; 0x34
1000ef72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ef74:	181b      	adds	r3, r3, r0
1000ef76:	930e      	str	r3, [sp, #56]	; 0x38
1000ef78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000ef7a:	2b00      	cmp	r3, #0
1000ef7c:	dd05      	ble.n	1000ef8a <_dtoa_r+0x89e>
1000ef7e:	9808      	ldr	r0, [sp, #32]
1000ef80:	990a      	ldr	r1, [sp, #40]	; 0x28
1000ef82:	1c1a      	adds	r2, r3, #0
1000ef84:	f7fe fd22 	bl	1000d9cc <__lshift>
1000ef88:	900a      	str	r0, [sp, #40]	; 0x28
1000ef8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000ef8c:	2b00      	cmp	r3, #0
1000ef8e:	dd05      	ble.n	1000ef9c <_dtoa_r+0x8b0>
1000ef90:	1c39      	adds	r1, r7, #0
1000ef92:	9808      	ldr	r0, [sp, #32]
1000ef94:	1c1a      	adds	r2, r3, #0
1000ef96:	f7fe fd19 	bl	1000d9cc <__lshift>
1000ef9a:	1c07      	adds	r7, r0, #0
1000ef9c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
1000ef9e:	2b00      	cmp	r3, #0
1000efa0:	d01e      	beq.n	1000efe0 <_dtoa_r+0x8f4>
1000efa2:	980a      	ldr	r0, [sp, #40]	; 0x28
1000efa4:	1c39      	adds	r1, r7, #0
1000efa6:	f7fe fd63 	bl	1000da70 <__mcmp>
1000efaa:	2800      	cmp	r0, #0
1000efac:	da18      	bge.n	1000efe0 <_dtoa_r+0x8f4>
1000efae:	9b03      	ldr	r3, [sp, #12]
1000efb0:	9808      	ldr	r0, [sp, #32]
1000efb2:	3b01      	subs	r3, #1
1000efb4:	9303      	str	r3, [sp, #12]
1000efb6:	990a      	ldr	r1, [sp, #40]	; 0x28
1000efb8:	2300      	movs	r3, #0
1000efba:	220a      	movs	r2, #10
1000efbc:	f7fe fb97 	bl	1000d6ee <__multadd>
1000efc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000efc2:	900a      	str	r0, [sp, #40]	; 0x28
1000efc4:	2b00      	cmp	r3, #0
1000efc6:	d100      	bne.n	1000efca <_dtoa_r+0x8de>
1000efc8:	e17f      	b.n	1000f2ca <_dtoa_r+0xbde>
1000efca:	1c31      	adds	r1, r6, #0
1000efcc:	2300      	movs	r3, #0
1000efce:	9808      	ldr	r0, [sp, #32]
1000efd0:	220a      	movs	r2, #10
1000efd2:	f7fe fb8c 	bl	1000d6ee <__multadd>
1000efd6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000efd8:	1c06      	adds	r6, r0, #0
1000efda:	2b00      	cmp	r3, #0
1000efdc:	dc3c      	bgt.n	1000f058 <_dtoa_r+0x96c>
1000efde:	e17d      	b.n	1000f2dc <_dtoa_r+0xbf0>
1000efe0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000efe2:	2b00      	cmp	r3, #0
1000efe4:	dc2e      	bgt.n	1000f044 <_dtoa_r+0x958>
1000efe6:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000efe8:	2b02      	cmp	r3, #2
1000efea:	dd2b      	ble.n	1000f044 <_dtoa_r+0x958>
1000efec:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000efee:	930b      	str	r3, [sp, #44]	; 0x2c
1000eff0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000eff2:	2b00      	cmp	r3, #0
1000eff4:	d110      	bne.n	1000f018 <_dtoa_r+0x92c>
1000eff6:	1c39      	adds	r1, r7, #0
1000eff8:	9808      	ldr	r0, [sp, #32]
1000effa:	2205      	movs	r2, #5
1000effc:	f7fe fb77 	bl	1000d6ee <__multadd>
1000f000:	1c07      	adds	r7, r0, #0
1000f002:	980a      	ldr	r0, [sp, #40]	; 0x28
1000f004:	1c39      	adds	r1, r7, #0
1000f006:	f7fe fd33 	bl	1000da70 <__mcmp>
1000f00a:	2800      	cmp	r0, #0
1000f00c:	dc0e      	bgt.n	1000f02c <_dtoa_r+0x940>
1000f00e:	e003      	b.n	1000f018 <_dtoa_r+0x92c>
1000f010:	1c2f      	adds	r7, r5, #0
1000f012:	e000      	b.n	1000f016 <_dtoa_r+0x92a>
1000f014:	2700      	movs	r7, #0
1000f016:	1c3e      	adds	r6, r7, #0
1000f018:	9b21      	ldr	r3, [sp, #132]	; 0x84
1000f01a:	43db      	mvns	r3, r3
1000f01c:	9303      	str	r3, [sp, #12]
1000f01e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000f020:	9304      	str	r3, [sp, #16]
1000f022:	e00c      	b.n	1000f03e <_dtoa_r+0x952>
1000f024:	1c2f      	adds	r7, r5, #0
1000f026:	1c2e      	adds	r6, r5, #0
1000f028:	9b11      	ldr	r3, [sp, #68]	; 0x44
1000f02a:	9303      	str	r3, [sp, #12]
1000f02c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000f02e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000f030:	3301      	adds	r3, #1
1000f032:	9304      	str	r3, [sp, #16]
1000f034:	2331      	movs	r3, #49	; 0x31
1000f036:	7013      	strb	r3, [r2, #0]
1000f038:	9b03      	ldr	r3, [sp, #12]
1000f03a:	3301      	adds	r3, #1
1000f03c:	9303      	str	r3, [sp, #12]
1000f03e:	9609      	str	r6, [sp, #36]	; 0x24
1000f040:	2600      	movs	r6, #0
1000f042:	e11a      	b.n	1000f27a <_dtoa_r+0xb8e>
1000f044:	9b10      	ldr	r3, [sp, #64]	; 0x40
1000f046:	2b00      	cmp	r3, #0
1000f048:	d104      	bne.n	1000f054 <_dtoa_r+0x968>
1000f04a:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f04c:	930b      	str	r3, [sp, #44]	; 0x2c
1000f04e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
1000f050:	9c0a      	ldr	r4, [sp, #40]	; 0x28
1000f052:	e0d0      	b.n	1000f1f6 <_dtoa_r+0xb0a>
1000f054:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f056:	930b      	str	r3, [sp, #44]	; 0x2c
1000f058:	2c00      	cmp	r4, #0
1000f05a:	dd05      	ble.n	1000f068 <_dtoa_r+0x97c>
1000f05c:	1c31      	adds	r1, r6, #0
1000f05e:	9808      	ldr	r0, [sp, #32]
1000f060:	1c22      	adds	r2, r4, #0
1000f062:	f7fe fcb3 	bl	1000d9cc <__lshift>
1000f066:	1c06      	adds	r6, r0, #0
1000f068:	9609      	str	r6, [sp, #36]	; 0x24
1000f06a:	2d00      	cmp	r5, #0
1000f06c:	d012      	beq.n	1000f094 <_dtoa_r+0x9a8>
1000f06e:	6871      	ldr	r1, [r6, #4]
1000f070:	9808      	ldr	r0, [sp, #32]
1000f072:	f7fe faeb 	bl	1000d64c <_Balloc>
1000f076:	1c31      	adds	r1, r6, #0
1000f078:	1c04      	adds	r4, r0, #0
1000f07a:	6933      	ldr	r3, [r6, #16]
1000f07c:	310c      	adds	r1, #12
1000f07e:	1c9a      	adds	r2, r3, #2
1000f080:	0092      	lsls	r2, r2, #2
1000f082:	300c      	adds	r0, #12
1000f084:	f7fd ff52 	bl	1000cf2c <memcpy>
1000f088:	9808      	ldr	r0, [sp, #32]
1000f08a:	1c21      	adds	r1, r4, #0
1000f08c:	2201      	movs	r2, #1
1000f08e:	f7fe fc9d 	bl	1000d9cc <__lshift>
1000f092:	9009      	str	r0, [sp, #36]	; 0x24
1000f094:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000f096:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000f098:	930e      	str	r3, [sp, #56]	; 0x38
1000f09a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000f09c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
1000f09e:	3b01      	subs	r3, #1
1000f0a0:	18d3      	adds	r3, r2, r3
1000f0a2:	9310      	str	r3, [sp, #64]	; 0x40
1000f0a4:	1c39      	adds	r1, r7, #0
1000f0a6:	1c20      	adds	r0, r4, #0
1000f0a8:	f7ff fa98 	bl	1000e5dc <quorem>
1000f0ac:	1c03      	adds	r3, r0, #0
1000f0ae:	900f      	str	r0, [sp, #60]	; 0x3c
1000f0b0:	3330      	adds	r3, #48	; 0x30
1000f0b2:	1c31      	adds	r1, r6, #0
1000f0b4:	1c20      	adds	r0, r4, #0
1000f0b6:	930d      	str	r3, [sp, #52]	; 0x34
1000f0b8:	f7fe fcda 	bl	1000da70 <__mcmp>
1000f0bc:	1c39      	adds	r1, r7, #0
1000f0be:	900b      	str	r0, [sp, #44]	; 0x2c
1000f0c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
1000f0c2:	9808      	ldr	r0, [sp, #32]
1000f0c4:	f7fe fcef 	bl	1000daa6 <__mdiff>
1000f0c8:	2301      	movs	r3, #1
1000f0ca:	9304      	str	r3, [sp, #16]
1000f0cc:	68c3      	ldr	r3, [r0, #12]
1000f0ce:	1c05      	adds	r5, r0, #0
1000f0d0:	2b00      	cmp	r3, #0
1000f0d2:	d104      	bne.n	1000f0de <_dtoa_r+0x9f2>
1000f0d4:	1c20      	adds	r0, r4, #0
1000f0d6:	1c29      	adds	r1, r5, #0
1000f0d8:	f7fe fcca 	bl	1000da70 <__mcmp>
1000f0dc:	9004      	str	r0, [sp, #16]
1000f0de:	9808      	ldr	r0, [sp, #32]
1000f0e0:	1c29      	adds	r1, r5, #0
1000f0e2:	f7fe faeb 	bl	1000d6bc <_Bfree>
1000f0e6:	9b04      	ldr	r3, [sp, #16]
1000f0e8:	9a20      	ldr	r2, [sp, #128]	; 0x80
1000f0ea:	4313      	orrs	r3, r2
1000f0ec:	d110      	bne.n	1000f110 <_dtoa_r+0xa24>
1000f0ee:	9a06      	ldr	r2, [sp, #24]
1000f0f0:	3301      	adds	r3, #1
1000f0f2:	4213      	tst	r3, r2
1000f0f4:	d10c      	bne.n	1000f110 <_dtoa_r+0xa24>
1000f0f6:	980d      	ldr	r0, [sp, #52]	; 0x34
1000f0f8:	940a      	str	r4, [sp, #40]	; 0x28
1000f0fa:	2839      	cmp	r0, #57	; 0x39
1000f0fc:	d03d      	beq.n	1000f17a <_dtoa_r+0xa8e>
1000f0fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000f100:	2b00      	cmp	r3, #0
1000f102:	dd01      	ble.n	1000f108 <_dtoa_r+0xa1c>
1000f104:	980f      	ldr	r0, [sp, #60]	; 0x3c
1000f106:	3031      	adds	r0, #49	; 0x31
1000f108:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f10a:	3301      	adds	r3, #1
1000f10c:	9304      	str	r3, [sp, #16]
1000f10e:	e03e      	b.n	1000f18e <_dtoa_r+0xaa2>
1000f110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000f112:	2b00      	cmp	r3, #0
1000f114:	da05      	bge.n	1000f122 <_dtoa_r+0xa36>
1000f116:	9b04      	ldr	r3, [sp, #16]
1000f118:	9d0d      	ldr	r5, [sp, #52]	; 0x34
1000f11a:	940a      	str	r4, [sp, #40]	; 0x28
1000f11c:	2b00      	cmp	r3, #0
1000f11e:	dc09      	bgt.n	1000f134 <_dtoa_r+0xa48>
1000f120:	e01c      	b.n	1000f15c <_dtoa_r+0xa70>
1000f122:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1000f124:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000f126:	431d      	orrs	r5, r3
1000f128:	d11e      	bne.n	1000f168 <_dtoa_r+0xa7c>
1000f12a:	2301      	movs	r3, #1
1000f12c:	9a06      	ldr	r2, [sp, #24]
1000f12e:	4213      	tst	r3, r2
1000f130:	d11a      	bne.n	1000f168 <_dtoa_r+0xa7c>
1000f132:	e7f0      	b.n	1000f116 <_dtoa_r+0xa2a>
1000f134:	1c21      	adds	r1, r4, #0
1000f136:	9808      	ldr	r0, [sp, #32]
1000f138:	2201      	movs	r2, #1
1000f13a:	f7fe fc47 	bl	1000d9cc <__lshift>
1000f13e:	1c39      	adds	r1, r7, #0
1000f140:	900a      	str	r0, [sp, #40]	; 0x28
1000f142:	f7fe fc95 	bl	1000da70 <__mcmp>
1000f146:	2800      	cmp	r0, #0
1000f148:	dc03      	bgt.n	1000f152 <_dtoa_r+0xa66>
1000f14a:	d107      	bne.n	1000f15c <_dtoa_r+0xa70>
1000f14c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000f14e:	07db      	lsls	r3, r3, #31
1000f150:	d504      	bpl.n	1000f15c <_dtoa_r+0xa70>
1000f152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000f154:	2b39      	cmp	r3, #57	; 0x39
1000f156:	d010      	beq.n	1000f17a <_dtoa_r+0xa8e>
1000f158:	1c1d      	adds	r5, r3, #0
1000f15a:	3501      	adds	r5, #1
1000f15c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f15e:	3301      	adds	r3, #1
1000f160:	9304      	str	r3, [sp, #16]
1000f162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f164:	701d      	strb	r5, [r3, #0]
1000f166:	e088      	b.n	1000f27a <_dtoa_r+0xb8e>
1000f168:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f16a:	1c5d      	adds	r5, r3, #1
1000f16c:	9b04      	ldr	r3, [sp, #16]
1000f16e:	2b00      	cmp	r3, #0
1000f170:	dd10      	ble.n	1000f194 <_dtoa_r+0xaa8>
1000f172:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000f174:	940a      	str	r4, [sp, #40]	; 0x28
1000f176:	2b39      	cmp	r3, #57	; 0x39
1000f178:	d106      	bne.n	1000f188 <_dtoa_r+0xa9c>
1000f17a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f17c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
1000f17e:	3301      	adds	r3, #1
1000f180:	9304      	str	r3, [sp, #16]
1000f182:	2339      	movs	r3, #57	; 0x39
1000f184:	7013      	strb	r3, [r2, #0]
1000f186:	e060      	b.n	1000f24a <_dtoa_r+0xb5e>
1000f188:	980d      	ldr	r0, [sp, #52]	; 0x34
1000f18a:	9504      	str	r5, [sp, #16]
1000f18c:	3001      	adds	r0, #1
1000f18e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f190:	7018      	strb	r0, [r3, #0]
1000f192:	e072      	b.n	1000f27a <_dtoa_r+0xb8e>
1000f194:	466a      	mov	r2, sp
1000f196:	2134      	movs	r1, #52	; 0x34
1000f198:	1852      	adds	r2, r2, r1
1000f19a:	7812      	ldrb	r2, [r2, #0]
1000f19c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1000f19e:	9504      	str	r5, [sp, #16]
1000f1a0:	701a      	strb	r2, [r3, #0]
1000f1a2:	9a10      	ldr	r2, [sp, #64]	; 0x40
1000f1a4:	4293      	cmp	r3, r2
1000f1a6:	d03f      	beq.n	1000f228 <_dtoa_r+0xb3c>
1000f1a8:	1c21      	adds	r1, r4, #0
1000f1aa:	220a      	movs	r2, #10
1000f1ac:	2300      	movs	r3, #0
1000f1ae:	9808      	ldr	r0, [sp, #32]
1000f1b0:	f7fe fa9d 	bl	1000d6ee <__multadd>
1000f1b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f1b6:	1c04      	adds	r4, r0, #0
1000f1b8:	1c31      	adds	r1, r6, #0
1000f1ba:	9808      	ldr	r0, [sp, #32]
1000f1bc:	220a      	movs	r2, #10
1000f1be:	429e      	cmp	r6, r3
1000f1c0:	d105      	bne.n	1000f1ce <_dtoa_r+0xae2>
1000f1c2:	2300      	movs	r3, #0
1000f1c4:	f7fe fa93 	bl	1000d6ee <__multadd>
1000f1c8:	1c06      	adds	r6, r0, #0
1000f1ca:	9009      	str	r0, [sp, #36]	; 0x24
1000f1cc:	e00a      	b.n	1000f1e4 <_dtoa_r+0xaf8>
1000f1ce:	2300      	movs	r3, #0
1000f1d0:	f7fe fa8d 	bl	1000d6ee <__multadd>
1000f1d4:	9909      	ldr	r1, [sp, #36]	; 0x24
1000f1d6:	1c06      	adds	r6, r0, #0
1000f1d8:	220a      	movs	r2, #10
1000f1da:	9808      	ldr	r0, [sp, #32]
1000f1dc:	2300      	movs	r3, #0
1000f1de:	f7fe fa86 	bl	1000d6ee <__multadd>
1000f1e2:	9009      	str	r0, [sp, #36]	; 0x24
1000f1e4:	950e      	str	r5, [sp, #56]	; 0x38
1000f1e6:	e75d      	b.n	1000f0a4 <_dtoa_r+0x9b8>
1000f1e8:	1c21      	adds	r1, r4, #0
1000f1ea:	9808      	ldr	r0, [sp, #32]
1000f1ec:	220a      	movs	r2, #10
1000f1ee:	2300      	movs	r3, #0
1000f1f0:	f7fe fa7d 	bl	1000d6ee <__multadd>
1000f1f4:	1c04      	adds	r4, r0, #0
1000f1f6:	1c20      	adds	r0, r4, #0
1000f1f8:	1c39      	adds	r1, r7, #0
1000f1fa:	f7ff f9ef 	bl	1000e5dc <quorem>
1000f1fe:	2234      	movs	r2, #52	; 0x34
1000f200:	466b      	mov	r3, sp
1000f202:	3030      	adds	r0, #48	; 0x30
1000f204:	189b      	adds	r3, r3, r2
1000f206:	900d      	str	r0, [sp, #52]	; 0x34
1000f208:	781b      	ldrb	r3, [r3, #0]
1000f20a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1000f20c:	702b      	strb	r3, [r5, #0]
1000f20e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1000f210:	3501      	adds	r5, #1
1000f212:	1aeb      	subs	r3, r5, r3
1000f214:	4293      	cmp	r3, r2
1000f216:	dbe7      	blt.n	1000f1e8 <_dtoa_r+0xafc>
1000f218:	1e13      	subs	r3, r2, #0
1000f21a:	dc00      	bgt.n	1000f21e <_dtoa_r+0xb32>
1000f21c:	2301      	movs	r3, #1
1000f21e:	9609      	str	r6, [sp, #36]	; 0x24
1000f220:	2600      	movs	r6, #0
1000f222:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000f224:	18d3      	adds	r3, r2, r3
1000f226:	9304      	str	r3, [sp, #16]
1000f228:	1c21      	adds	r1, r4, #0
1000f22a:	9808      	ldr	r0, [sp, #32]
1000f22c:	2201      	movs	r2, #1
1000f22e:	f7fe fbcd 	bl	1000d9cc <__lshift>
1000f232:	1c39      	adds	r1, r7, #0
1000f234:	900a      	str	r0, [sp, #40]	; 0x28
1000f236:	f7fe fc1b 	bl	1000da70 <__mcmp>
1000f23a:	2800      	cmp	r0, #0
1000f23c:	dc05      	bgt.n	1000f24a <_dtoa_r+0xb5e>
1000f23e:	d115      	bne.n	1000f26c <_dtoa_r+0xb80>
1000f240:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1000f242:	07db      	lsls	r3, r3, #31
1000f244:	d401      	bmi.n	1000f24a <_dtoa_r+0xb5e>
1000f246:	e011      	b.n	1000f26c <_dtoa_r+0xb80>
1000f248:	9304      	str	r3, [sp, #16]
1000f24a:	9b04      	ldr	r3, [sp, #16]
1000f24c:	3b01      	subs	r3, #1
1000f24e:	781a      	ldrb	r2, [r3, #0]
1000f250:	2a39      	cmp	r2, #57	; 0x39
1000f252:	d108      	bne.n	1000f266 <_dtoa_r+0xb7a>
1000f254:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1000f256:	4293      	cmp	r3, r2
1000f258:	d1f6      	bne.n	1000f248 <_dtoa_r+0xb5c>
1000f25a:	9b03      	ldr	r3, [sp, #12]
1000f25c:	3301      	adds	r3, #1
1000f25e:	9303      	str	r3, [sp, #12]
1000f260:	2331      	movs	r3, #49	; 0x31
1000f262:	7013      	strb	r3, [r2, #0]
1000f264:	e009      	b.n	1000f27a <_dtoa_r+0xb8e>
1000f266:	3201      	adds	r2, #1
1000f268:	701a      	strb	r2, [r3, #0]
1000f26a:	e006      	b.n	1000f27a <_dtoa_r+0xb8e>
1000f26c:	9b04      	ldr	r3, [sp, #16]
1000f26e:	3b01      	subs	r3, #1
1000f270:	781a      	ldrb	r2, [r3, #0]
1000f272:	2a30      	cmp	r2, #48	; 0x30
1000f274:	d101      	bne.n	1000f27a <_dtoa_r+0xb8e>
1000f276:	9304      	str	r3, [sp, #16]
1000f278:	e7f8      	b.n	1000f26c <_dtoa_r+0xb80>
1000f27a:	9808      	ldr	r0, [sp, #32]
1000f27c:	1c39      	adds	r1, r7, #0
1000f27e:	f7fe fa1d 	bl	1000d6bc <_Bfree>
1000f282:	9b09      	ldr	r3, [sp, #36]	; 0x24
1000f284:	2b00      	cmp	r3, #0
1000f286:	d00e      	beq.n	1000f2a6 <_dtoa_r+0xbba>
1000f288:	2e00      	cmp	r6, #0
1000f28a:	d005      	beq.n	1000f298 <_dtoa_r+0xbac>
1000f28c:	429e      	cmp	r6, r3
1000f28e:	d003      	beq.n	1000f298 <_dtoa_r+0xbac>
1000f290:	9808      	ldr	r0, [sp, #32]
1000f292:	1c31      	adds	r1, r6, #0
1000f294:	f7fe fa12 	bl	1000d6bc <_Bfree>
1000f298:	9808      	ldr	r0, [sp, #32]
1000f29a:	9909      	ldr	r1, [sp, #36]	; 0x24
1000f29c:	f7fe fa0e 	bl	1000d6bc <_Bfree>
1000f2a0:	e001      	b.n	1000f2a6 <_dtoa_r+0xbba>
1000f2a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
1000f2a4:	9303      	str	r3, [sp, #12]
1000f2a6:	9808      	ldr	r0, [sp, #32]
1000f2a8:	990a      	ldr	r1, [sp, #40]	; 0x28
1000f2aa:	f7fe fa07 	bl	1000d6bc <_Bfree>
1000f2ae:	2300      	movs	r3, #0
1000f2b0:	9a04      	ldr	r2, [sp, #16]
1000f2b2:	980c      	ldr	r0, [sp, #48]	; 0x30
1000f2b4:	7013      	strb	r3, [r2, #0]
1000f2b6:	9b03      	ldr	r3, [sp, #12]
1000f2b8:	9a22      	ldr	r2, [sp, #136]	; 0x88
1000f2ba:	3301      	adds	r3, #1
1000f2bc:	6013      	str	r3, [r2, #0]
1000f2be:	9b24      	ldr	r3, [sp, #144]	; 0x90
1000f2c0:	2b00      	cmp	r3, #0
1000f2c2:	d010      	beq.n	1000f2e6 <_dtoa_r+0xbfa>
1000f2c4:	9a04      	ldr	r2, [sp, #16]
1000f2c6:	601a      	str	r2, [r3, #0]
1000f2c8:	e00d      	b.n	1000f2e6 <_dtoa_r+0xbfa>
1000f2ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1000f2cc:	2b00      	cmp	r3, #0
1000f2ce:	dd00      	ble.n	1000f2d2 <_dtoa_r+0xbe6>
1000f2d0:	e6bd      	b.n	1000f04e <_dtoa_r+0x962>
1000f2d2:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000f2d4:	2b02      	cmp	r3, #2
1000f2d6:	dd00      	ble.n	1000f2da <_dtoa_r+0xbee>
1000f2d8:	e68a      	b.n	1000eff0 <_dtoa_r+0x904>
1000f2da:	e6b8      	b.n	1000f04e <_dtoa_r+0x962>
1000f2dc:	9b20      	ldr	r3, [sp, #128]	; 0x80
1000f2de:	2b02      	cmp	r3, #2
1000f2e0:	dd00      	ble.n	1000f2e4 <_dtoa_r+0xbf8>
1000f2e2:	e685      	b.n	1000eff0 <_dtoa_r+0x904>
1000f2e4:	e6b8      	b.n	1000f058 <_dtoa_r+0x96c>
1000f2e6:	b01b      	add	sp, #108	; 0x6c
1000f2e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f2ea:	46c0      	nop			; (mov r8, r8)

1000f2ec <_lseek_r>:
1000f2ec:	b538      	push	{r3, r4, r5, lr}
1000f2ee:	1c05      	adds	r5, r0, #0
1000f2f0:	2000      	movs	r0, #0
1000f2f2:	4c07      	ldr	r4, [pc, #28]	; (1000f310 <_lseek_r+0x24>)
1000f2f4:	6020      	str	r0, [r4, #0]
1000f2f6:	1c08      	adds	r0, r1, #0
1000f2f8:	1c11      	adds	r1, r2, #0
1000f2fa:	1c1a      	adds	r2, r3, #0
1000f2fc:	f7fa fa98 	bl	10009830 <_lseek>
1000f300:	1c43      	adds	r3, r0, #1
1000f302:	d103      	bne.n	1000f30c <_lseek_r+0x20>
1000f304:	6823      	ldr	r3, [r4, #0]
1000f306:	2b00      	cmp	r3, #0
1000f308:	d000      	beq.n	1000f30c <_lseek_r+0x20>
1000f30a:	602b      	str	r3, [r5, #0]
1000f30c:	bd38      	pop	{r3, r4, r5, pc}
1000f30e:	46c0      	nop			; (mov r8, r8)
1000f310:	1000fe90 	.word	0x1000fe90

1000f314 <__smakebuf_r>:
1000f314:	b5f0      	push	{r4, r5, r6, r7, lr}
1000f316:	898b      	ldrh	r3, [r1, #12]
1000f318:	b091      	sub	sp, #68	; 0x44
1000f31a:	079b      	lsls	r3, r3, #30
1000f31c:	d506      	bpl.n	1000f32c <__smakebuf_r+0x18>
1000f31e:	1c0b      	adds	r3, r1, #0
1000f320:	3347      	adds	r3, #71	; 0x47
1000f322:	600b      	str	r3, [r1, #0]
1000f324:	610b      	str	r3, [r1, #16]
1000f326:	2301      	movs	r3, #1
1000f328:	614b      	str	r3, [r1, #20]
1000f32a:	e045      	b.n	1000f3b8 <__smakebuf_r+0xa4>
1000f32c:	1c0c      	adds	r4, r1, #0
1000f32e:	230e      	movs	r3, #14
1000f330:	5ec9      	ldrsh	r1, [r1, r3]
1000f332:	1c06      	adds	r6, r0, #0
1000f334:	2900      	cmp	r1, #0
1000f336:	da04      	bge.n	1000f342 <__smakebuf_r+0x2e>
1000f338:	2380      	movs	r3, #128	; 0x80
1000f33a:	89a5      	ldrh	r5, [r4, #12]
1000f33c:	401d      	ands	r5, r3
1000f33e:	d110      	bne.n	1000f362 <__smakebuf_r+0x4e>
1000f340:	e00c      	b.n	1000f35c <__smakebuf_r+0x48>
1000f342:	aa01      	add	r2, sp, #4
1000f344:	f000 f85e 	bl	1000f404 <_fstat_r>
1000f348:	2800      	cmp	r0, #0
1000f34a:	dbf5      	blt.n	1000f338 <__smakebuf_r+0x24>
1000f34c:	23f0      	movs	r3, #240	; 0xf0
1000f34e:	9d02      	ldr	r5, [sp, #8]
1000f350:	021b      	lsls	r3, r3, #8
1000f352:	401d      	ands	r5, r3
1000f354:	4b19      	ldr	r3, [pc, #100]	; (1000f3bc <__smakebuf_r+0xa8>)
1000f356:	18ed      	adds	r5, r5, r3
1000f358:	426b      	negs	r3, r5
1000f35a:	415d      	adcs	r5, r3
1000f35c:	2780      	movs	r7, #128	; 0x80
1000f35e:	00ff      	lsls	r7, r7, #3
1000f360:	e001      	b.n	1000f366 <__smakebuf_r+0x52>
1000f362:	2500      	movs	r5, #0
1000f364:	2740      	movs	r7, #64	; 0x40
1000f366:	1c30      	adds	r0, r6, #0
1000f368:	1c39      	adds	r1, r7, #0
1000f36a:	f7fe fcc9 	bl	1000dd00 <_malloc_r>
1000f36e:	2800      	cmp	r0, #0
1000f370:	d10c      	bne.n	1000f38c <__smakebuf_r+0x78>
1000f372:	89a3      	ldrh	r3, [r4, #12]
1000f374:	059a      	lsls	r2, r3, #22
1000f376:	d41f      	bmi.n	1000f3b8 <__smakebuf_r+0xa4>
1000f378:	2202      	movs	r2, #2
1000f37a:	4313      	orrs	r3, r2
1000f37c:	81a3      	strh	r3, [r4, #12]
1000f37e:	1c23      	adds	r3, r4, #0
1000f380:	3347      	adds	r3, #71	; 0x47
1000f382:	6023      	str	r3, [r4, #0]
1000f384:	6123      	str	r3, [r4, #16]
1000f386:	2301      	movs	r3, #1
1000f388:	6163      	str	r3, [r4, #20]
1000f38a:	e015      	b.n	1000f3b8 <__smakebuf_r+0xa4>
1000f38c:	2280      	movs	r2, #128	; 0x80
1000f38e:	4b0c      	ldr	r3, [pc, #48]	; (1000f3c0 <__smakebuf_r+0xac>)
1000f390:	62b3      	str	r3, [r6, #40]	; 0x28
1000f392:	89a3      	ldrh	r3, [r4, #12]
1000f394:	6020      	str	r0, [r4, #0]
1000f396:	4313      	orrs	r3, r2
1000f398:	81a3      	strh	r3, [r4, #12]
1000f39a:	6120      	str	r0, [r4, #16]
1000f39c:	6167      	str	r7, [r4, #20]
1000f39e:	2d00      	cmp	r5, #0
1000f3a0:	d00a      	beq.n	1000f3b8 <__smakebuf_r+0xa4>
1000f3a2:	230e      	movs	r3, #14
1000f3a4:	5ee1      	ldrsh	r1, [r4, r3]
1000f3a6:	1c30      	adds	r0, r6, #0
1000f3a8:	f000 f83e 	bl	1000f428 <_isatty_r>
1000f3ac:	2800      	cmp	r0, #0
1000f3ae:	d003      	beq.n	1000f3b8 <__smakebuf_r+0xa4>
1000f3b0:	2201      	movs	r2, #1
1000f3b2:	89a3      	ldrh	r3, [r4, #12]
1000f3b4:	4313      	orrs	r3, r2
1000f3b6:	81a3      	strh	r3, [r4, #12]
1000f3b8:	b011      	add	sp, #68	; 0x44
1000f3ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
1000f3bc:	ffffe000 	.word	0xffffe000
1000f3c0:	1000d491 	.word	0x1000d491

1000f3c4 <memchr>:
1000f3c4:	b2c9      	uxtb	r1, r1
1000f3c6:	1882      	adds	r2, r0, r2
1000f3c8:	4290      	cmp	r0, r2
1000f3ca:	d004      	beq.n	1000f3d6 <memchr+0x12>
1000f3cc:	7803      	ldrb	r3, [r0, #0]
1000f3ce:	428b      	cmp	r3, r1
1000f3d0:	d002      	beq.n	1000f3d8 <memchr+0x14>
1000f3d2:	3001      	adds	r0, #1
1000f3d4:	e7f8      	b.n	1000f3c8 <memchr+0x4>
1000f3d6:	2000      	movs	r0, #0
1000f3d8:	4770      	bx	lr
	...

1000f3dc <_read_r>:
1000f3dc:	b538      	push	{r3, r4, r5, lr}
1000f3de:	1c05      	adds	r5, r0, #0
1000f3e0:	2000      	movs	r0, #0
1000f3e2:	4c07      	ldr	r4, [pc, #28]	; (1000f400 <_read_r+0x24>)
1000f3e4:	6020      	str	r0, [r4, #0]
1000f3e6:	1c08      	adds	r0, r1, #0
1000f3e8:	1c11      	adds	r1, r2, #0
1000f3ea:	1c1a      	adds	r2, r3, #0
1000f3ec:	f7f9 f9aa 	bl	10008744 <_read>
1000f3f0:	1c43      	adds	r3, r0, #1
1000f3f2:	d103      	bne.n	1000f3fc <_read_r+0x20>
1000f3f4:	6823      	ldr	r3, [r4, #0]
1000f3f6:	2b00      	cmp	r3, #0
1000f3f8:	d000      	beq.n	1000f3fc <_read_r+0x20>
1000f3fa:	602b      	str	r3, [r5, #0]
1000f3fc:	bd38      	pop	{r3, r4, r5, pc}
1000f3fe:	46c0      	nop			; (mov r8, r8)
1000f400:	1000fe90 	.word	0x1000fe90

1000f404 <_fstat_r>:
1000f404:	b538      	push	{r3, r4, r5, lr}
1000f406:	2300      	movs	r3, #0
1000f408:	4c06      	ldr	r4, [pc, #24]	; (1000f424 <_fstat_r+0x20>)
1000f40a:	1c05      	adds	r5, r0, #0
1000f40c:	1c08      	adds	r0, r1, #0
1000f40e:	1c11      	adds	r1, r2, #0
1000f410:	6023      	str	r3, [r4, #0]
1000f412:	f7fa fa05 	bl	10009820 <_fstat>
1000f416:	1c43      	adds	r3, r0, #1
1000f418:	d103      	bne.n	1000f422 <_fstat_r+0x1e>
1000f41a:	6823      	ldr	r3, [r4, #0]
1000f41c:	2b00      	cmp	r3, #0
1000f41e:	d000      	beq.n	1000f422 <_fstat_r+0x1e>
1000f420:	602b      	str	r3, [r5, #0]
1000f422:	bd38      	pop	{r3, r4, r5, pc}
1000f424:	1000fe90 	.word	0x1000fe90

1000f428 <_isatty_r>:
1000f428:	b538      	push	{r3, r4, r5, lr}
1000f42a:	2300      	movs	r3, #0
1000f42c:	4c06      	ldr	r4, [pc, #24]	; (1000f448 <_isatty_r+0x20>)
1000f42e:	1c05      	adds	r5, r0, #0
1000f430:	1c08      	adds	r0, r1, #0
1000f432:	6023      	str	r3, [r4, #0]
1000f434:	f7fa f9fa 	bl	1000982c <_isatty>
1000f438:	1c43      	adds	r3, r0, #1
1000f43a:	d103      	bne.n	1000f444 <_isatty_r+0x1c>
1000f43c:	6823      	ldr	r3, [r4, #0]
1000f43e:	2b00      	cmp	r3, #0
1000f440:	d000      	beq.n	1000f444 <_isatty_r+0x1c>
1000f442:	602b      	str	r3, [r5, #0]
1000f444:	bd38      	pop	{r3, r4, r5, pc}
1000f446:	46c0      	nop			; (mov r8, r8)
1000f448:	1000fe90 	.word	0x1000fe90

1000f44c <__gnu_thumb1_case_uqi>:
1000f44c:	b402      	push	{r1}
1000f44e:	4671      	mov	r1, lr
1000f450:	0849      	lsrs	r1, r1, #1
1000f452:	0049      	lsls	r1, r1, #1
1000f454:	5c09      	ldrb	r1, [r1, r0]
1000f456:	0049      	lsls	r1, r1, #1
1000f458:	448e      	add	lr, r1
1000f45a:	bc02      	pop	{r1}
1000f45c:	4770      	bx	lr
1000f45e:	46c0      	nop			; (mov r8, r8)

1000f460 <__aeabi_idiv>:
1000f460:	4603      	mov	r3, r0
1000f462:	430b      	orrs	r3, r1
1000f464:	d47f      	bmi.n	1000f566 <__aeabi_idiv+0x106>
1000f466:	2200      	movs	r2, #0
1000f468:	0843      	lsrs	r3, r0, #1
1000f46a:	428b      	cmp	r3, r1
1000f46c:	d374      	bcc.n	1000f558 <__aeabi_idiv+0xf8>
1000f46e:	0903      	lsrs	r3, r0, #4
1000f470:	428b      	cmp	r3, r1
1000f472:	d35f      	bcc.n	1000f534 <__aeabi_idiv+0xd4>
1000f474:	0a03      	lsrs	r3, r0, #8
1000f476:	428b      	cmp	r3, r1
1000f478:	d344      	bcc.n	1000f504 <__aeabi_idiv+0xa4>
1000f47a:	0b03      	lsrs	r3, r0, #12
1000f47c:	428b      	cmp	r3, r1
1000f47e:	d328      	bcc.n	1000f4d2 <__aeabi_idiv+0x72>
1000f480:	0c03      	lsrs	r3, r0, #16
1000f482:	428b      	cmp	r3, r1
1000f484:	d30d      	bcc.n	1000f4a2 <__aeabi_idiv+0x42>
1000f486:	22ff      	movs	r2, #255	; 0xff
1000f488:	0209      	lsls	r1, r1, #8
1000f48a:	ba12      	rev	r2, r2
1000f48c:	0c03      	lsrs	r3, r0, #16
1000f48e:	428b      	cmp	r3, r1
1000f490:	d302      	bcc.n	1000f498 <__aeabi_idiv+0x38>
1000f492:	1212      	asrs	r2, r2, #8
1000f494:	0209      	lsls	r1, r1, #8
1000f496:	d065      	beq.n	1000f564 <__aeabi_idiv+0x104>
1000f498:	0b03      	lsrs	r3, r0, #12
1000f49a:	428b      	cmp	r3, r1
1000f49c:	d319      	bcc.n	1000f4d2 <__aeabi_idiv+0x72>
1000f49e:	e000      	b.n	1000f4a2 <__aeabi_idiv+0x42>
1000f4a0:	0a09      	lsrs	r1, r1, #8
1000f4a2:	0bc3      	lsrs	r3, r0, #15
1000f4a4:	428b      	cmp	r3, r1
1000f4a6:	d301      	bcc.n	1000f4ac <__aeabi_idiv+0x4c>
1000f4a8:	03cb      	lsls	r3, r1, #15
1000f4aa:	1ac0      	subs	r0, r0, r3
1000f4ac:	4152      	adcs	r2, r2
1000f4ae:	0b83      	lsrs	r3, r0, #14
1000f4b0:	428b      	cmp	r3, r1
1000f4b2:	d301      	bcc.n	1000f4b8 <__aeabi_idiv+0x58>
1000f4b4:	038b      	lsls	r3, r1, #14
1000f4b6:	1ac0      	subs	r0, r0, r3
1000f4b8:	4152      	adcs	r2, r2
1000f4ba:	0b43      	lsrs	r3, r0, #13
1000f4bc:	428b      	cmp	r3, r1
1000f4be:	d301      	bcc.n	1000f4c4 <__aeabi_idiv+0x64>
1000f4c0:	034b      	lsls	r3, r1, #13
1000f4c2:	1ac0      	subs	r0, r0, r3
1000f4c4:	4152      	adcs	r2, r2
1000f4c6:	0b03      	lsrs	r3, r0, #12
1000f4c8:	428b      	cmp	r3, r1
1000f4ca:	d301      	bcc.n	1000f4d0 <__aeabi_idiv+0x70>
1000f4cc:	030b      	lsls	r3, r1, #12
1000f4ce:	1ac0      	subs	r0, r0, r3
1000f4d0:	4152      	adcs	r2, r2
1000f4d2:	0ac3      	lsrs	r3, r0, #11
1000f4d4:	428b      	cmp	r3, r1
1000f4d6:	d301      	bcc.n	1000f4dc <__aeabi_idiv+0x7c>
1000f4d8:	02cb      	lsls	r3, r1, #11
1000f4da:	1ac0      	subs	r0, r0, r3
1000f4dc:	4152      	adcs	r2, r2
1000f4de:	0a83      	lsrs	r3, r0, #10
1000f4e0:	428b      	cmp	r3, r1
1000f4e2:	d301      	bcc.n	1000f4e8 <__aeabi_idiv+0x88>
1000f4e4:	028b      	lsls	r3, r1, #10
1000f4e6:	1ac0      	subs	r0, r0, r3
1000f4e8:	4152      	adcs	r2, r2
1000f4ea:	0a43      	lsrs	r3, r0, #9
1000f4ec:	428b      	cmp	r3, r1
1000f4ee:	d301      	bcc.n	1000f4f4 <__aeabi_idiv+0x94>
1000f4f0:	024b      	lsls	r3, r1, #9
1000f4f2:	1ac0      	subs	r0, r0, r3
1000f4f4:	4152      	adcs	r2, r2
1000f4f6:	0a03      	lsrs	r3, r0, #8
1000f4f8:	428b      	cmp	r3, r1
1000f4fa:	d301      	bcc.n	1000f500 <__aeabi_idiv+0xa0>
1000f4fc:	020b      	lsls	r3, r1, #8
1000f4fe:	1ac0      	subs	r0, r0, r3
1000f500:	4152      	adcs	r2, r2
1000f502:	d2cd      	bcs.n	1000f4a0 <__aeabi_idiv+0x40>
1000f504:	09c3      	lsrs	r3, r0, #7
1000f506:	428b      	cmp	r3, r1
1000f508:	d301      	bcc.n	1000f50e <__aeabi_idiv+0xae>
1000f50a:	01cb      	lsls	r3, r1, #7
1000f50c:	1ac0      	subs	r0, r0, r3
1000f50e:	4152      	adcs	r2, r2
1000f510:	0983      	lsrs	r3, r0, #6
1000f512:	428b      	cmp	r3, r1
1000f514:	d301      	bcc.n	1000f51a <__aeabi_idiv+0xba>
1000f516:	018b      	lsls	r3, r1, #6
1000f518:	1ac0      	subs	r0, r0, r3
1000f51a:	4152      	adcs	r2, r2
1000f51c:	0943      	lsrs	r3, r0, #5
1000f51e:	428b      	cmp	r3, r1
1000f520:	d301      	bcc.n	1000f526 <__aeabi_idiv+0xc6>
1000f522:	014b      	lsls	r3, r1, #5
1000f524:	1ac0      	subs	r0, r0, r3
1000f526:	4152      	adcs	r2, r2
1000f528:	0903      	lsrs	r3, r0, #4
1000f52a:	428b      	cmp	r3, r1
1000f52c:	d301      	bcc.n	1000f532 <__aeabi_idiv+0xd2>
1000f52e:	010b      	lsls	r3, r1, #4
1000f530:	1ac0      	subs	r0, r0, r3
1000f532:	4152      	adcs	r2, r2
1000f534:	08c3      	lsrs	r3, r0, #3
1000f536:	428b      	cmp	r3, r1
1000f538:	d301      	bcc.n	1000f53e <__aeabi_idiv+0xde>
1000f53a:	00cb      	lsls	r3, r1, #3
1000f53c:	1ac0      	subs	r0, r0, r3
1000f53e:	4152      	adcs	r2, r2
1000f540:	0883      	lsrs	r3, r0, #2
1000f542:	428b      	cmp	r3, r1
1000f544:	d301      	bcc.n	1000f54a <__aeabi_idiv+0xea>
1000f546:	008b      	lsls	r3, r1, #2
1000f548:	1ac0      	subs	r0, r0, r3
1000f54a:	4152      	adcs	r2, r2
1000f54c:	0843      	lsrs	r3, r0, #1
1000f54e:	428b      	cmp	r3, r1
1000f550:	d301      	bcc.n	1000f556 <__aeabi_idiv+0xf6>
1000f552:	004b      	lsls	r3, r1, #1
1000f554:	1ac0      	subs	r0, r0, r3
1000f556:	4152      	adcs	r2, r2
1000f558:	1a41      	subs	r1, r0, r1
1000f55a:	d200      	bcs.n	1000f55e <__aeabi_idiv+0xfe>
1000f55c:	4601      	mov	r1, r0
1000f55e:	4152      	adcs	r2, r2
1000f560:	4610      	mov	r0, r2
1000f562:	4770      	bx	lr
1000f564:	e05d      	b.n	1000f622 <__aeabi_idiv+0x1c2>
1000f566:	0fca      	lsrs	r2, r1, #31
1000f568:	d000      	beq.n	1000f56c <__aeabi_idiv+0x10c>
1000f56a:	4249      	negs	r1, r1
1000f56c:	1003      	asrs	r3, r0, #32
1000f56e:	d300      	bcc.n	1000f572 <__aeabi_idiv+0x112>
1000f570:	4240      	negs	r0, r0
1000f572:	4053      	eors	r3, r2
1000f574:	2200      	movs	r2, #0
1000f576:	469c      	mov	ip, r3
1000f578:	0903      	lsrs	r3, r0, #4
1000f57a:	428b      	cmp	r3, r1
1000f57c:	d32d      	bcc.n	1000f5da <__aeabi_idiv+0x17a>
1000f57e:	0a03      	lsrs	r3, r0, #8
1000f580:	428b      	cmp	r3, r1
1000f582:	d312      	bcc.n	1000f5aa <__aeabi_idiv+0x14a>
1000f584:	22fc      	movs	r2, #252	; 0xfc
1000f586:	0189      	lsls	r1, r1, #6
1000f588:	ba12      	rev	r2, r2
1000f58a:	0a03      	lsrs	r3, r0, #8
1000f58c:	428b      	cmp	r3, r1
1000f58e:	d30c      	bcc.n	1000f5aa <__aeabi_idiv+0x14a>
1000f590:	0189      	lsls	r1, r1, #6
1000f592:	1192      	asrs	r2, r2, #6
1000f594:	428b      	cmp	r3, r1
1000f596:	d308      	bcc.n	1000f5aa <__aeabi_idiv+0x14a>
1000f598:	0189      	lsls	r1, r1, #6
1000f59a:	1192      	asrs	r2, r2, #6
1000f59c:	428b      	cmp	r3, r1
1000f59e:	d304      	bcc.n	1000f5aa <__aeabi_idiv+0x14a>
1000f5a0:	0189      	lsls	r1, r1, #6
1000f5a2:	d03a      	beq.n	1000f61a <__aeabi_idiv+0x1ba>
1000f5a4:	1192      	asrs	r2, r2, #6
1000f5a6:	e000      	b.n	1000f5aa <__aeabi_idiv+0x14a>
1000f5a8:	0989      	lsrs	r1, r1, #6
1000f5aa:	09c3      	lsrs	r3, r0, #7
1000f5ac:	428b      	cmp	r3, r1
1000f5ae:	d301      	bcc.n	1000f5b4 <__aeabi_idiv+0x154>
1000f5b0:	01cb      	lsls	r3, r1, #7
1000f5b2:	1ac0      	subs	r0, r0, r3
1000f5b4:	4152      	adcs	r2, r2
1000f5b6:	0983      	lsrs	r3, r0, #6
1000f5b8:	428b      	cmp	r3, r1
1000f5ba:	d301      	bcc.n	1000f5c0 <__aeabi_idiv+0x160>
1000f5bc:	018b      	lsls	r3, r1, #6
1000f5be:	1ac0      	subs	r0, r0, r3
1000f5c0:	4152      	adcs	r2, r2
1000f5c2:	0943      	lsrs	r3, r0, #5
1000f5c4:	428b      	cmp	r3, r1
1000f5c6:	d301      	bcc.n	1000f5cc <__aeabi_idiv+0x16c>
1000f5c8:	014b      	lsls	r3, r1, #5
1000f5ca:	1ac0      	subs	r0, r0, r3
1000f5cc:	4152      	adcs	r2, r2
1000f5ce:	0903      	lsrs	r3, r0, #4
1000f5d0:	428b      	cmp	r3, r1
1000f5d2:	d301      	bcc.n	1000f5d8 <__aeabi_idiv+0x178>
1000f5d4:	010b      	lsls	r3, r1, #4
1000f5d6:	1ac0      	subs	r0, r0, r3
1000f5d8:	4152      	adcs	r2, r2
1000f5da:	08c3      	lsrs	r3, r0, #3
1000f5dc:	428b      	cmp	r3, r1
1000f5de:	d301      	bcc.n	1000f5e4 <__aeabi_idiv+0x184>
1000f5e0:	00cb      	lsls	r3, r1, #3
1000f5e2:	1ac0      	subs	r0, r0, r3
1000f5e4:	4152      	adcs	r2, r2
1000f5e6:	0883      	lsrs	r3, r0, #2
1000f5e8:	428b      	cmp	r3, r1
1000f5ea:	d301      	bcc.n	1000f5f0 <__aeabi_idiv+0x190>
1000f5ec:	008b      	lsls	r3, r1, #2
1000f5ee:	1ac0      	subs	r0, r0, r3
1000f5f0:	4152      	adcs	r2, r2
1000f5f2:	d2d9      	bcs.n	1000f5a8 <__aeabi_idiv+0x148>
1000f5f4:	0843      	lsrs	r3, r0, #1
1000f5f6:	428b      	cmp	r3, r1
1000f5f8:	d301      	bcc.n	1000f5fe <__aeabi_idiv+0x19e>
1000f5fa:	004b      	lsls	r3, r1, #1
1000f5fc:	1ac0      	subs	r0, r0, r3
1000f5fe:	4152      	adcs	r2, r2
1000f600:	1a41      	subs	r1, r0, r1
1000f602:	d200      	bcs.n	1000f606 <__aeabi_idiv+0x1a6>
1000f604:	4601      	mov	r1, r0
1000f606:	4663      	mov	r3, ip
1000f608:	4152      	adcs	r2, r2
1000f60a:	105b      	asrs	r3, r3, #1
1000f60c:	4610      	mov	r0, r2
1000f60e:	d301      	bcc.n	1000f614 <__aeabi_idiv+0x1b4>
1000f610:	4240      	negs	r0, r0
1000f612:	2b00      	cmp	r3, #0
1000f614:	d500      	bpl.n	1000f618 <__aeabi_idiv+0x1b8>
1000f616:	4249      	negs	r1, r1
1000f618:	4770      	bx	lr
1000f61a:	4663      	mov	r3, ip
1000f61c:	105b      	asrs	r3, r3, #1
1000f61e:	d300      	bcc.n	1000f622 <__aeabi_idiv+0x1c2>
1000f620:	4240      	negs	r0, r0
1000f622:	b501      	push	{r0, lr}
1000f624:	2000      	movs	r0, #0
1000f626:	f7fb f949 	bl	1000a8bc <__aeabi_idiv0>
1000f62a:	bd02      	pop	{r1, pc}

1000f62c <__aeabi_idivmod>:
1000f62c:	2900      	cmp	r1, #0
1000f62e:	d0f8      	beq.n	1000f622 <__aeabi_idiv+0x1c2>
1000f630:	b503      	push	{r0, r1, lr}
1000f632:	f7ff ff15 	bl	1000f460 <__aeabi_idiv>
1000f636:	bc0e      	pop	{r1, r2, r3}
1000f638:	4342      	muls	r2, r0
1000f63a:	1a89      	subs	r1, r1, r2
1000f63c:	4718      	bx	r3
1000f63e:	46c0      	nop			; (mov r8, r8)

1000f640 <__aeabi_d2iz>:
1000f640:	030b      	lsls	r3, r1, #12
1000f642:	b530      	push	{r4, r5, lr}
1000f644:	4c13      	ldr	r4, [pc, #76]	; (1000f694 <__aeabi_d2iz+0x54>)
1000f646:	0b1a      	lsrs	r2, r3, #12
1000f648:	004b      	lsls	r3, r1, #1
1000f64a:	1c05      	adds	r5, r0, #0
1000f64c:	0d5b      	lsrs	r3, r3, #21
1000f64e:	0fc9      	lsrs	r1, r1, #31
1000f650:	2000      	movs	r0, #0
1000f652:	42a3      	cmp	r3, r4
1000f654:	dd10      	ble.n	1000f678 <__aeabi_d2iz+0x38>
1000f656:	4810      	ldr	r0, [pc, #64]	; (1000f698 <__aeabi_d2iz+0x58>)
1000f658:	4283      	cmp	r3, r0
1000f65a:	dc0e      	bgt.n	1000f67a <__aeabi_d2iz+0x3a>
1000f65c:	2080      	movs	r0, #128	; 0x80
1000f65e:	4c0f      	ldr	r4, [pc, #60]	; (1000f69c <__aeabi_d2iz+0x5c>)
1000f660:	0340      	lsls	r0, r0, #13
1000f662:	4302      	orrs	r2, r0
1000f664:	1ae4      	subs	r4, r4, r3
1000f666:	2c1f      	cmp	r4, #31
1000f668:	dd0a      	ble.n	1000f680 <__aeabi_d2iz+0x40>
1000f66a:	480d      	ldr	r0, [pc, #52]	; (1000f6a0 <__aeabi_d2iz+0x60>)
1000f66c:	1ac3      	subs	r3, r0, r3
1000f66e:	40da      	lsrs	r2, r3
1000f670:	1c13      	adds	r3, r2, #0
1000f672:	4248      	negs	r0, r1
1000f674:	4043      	eors	r3, r0
1000f676:	1858      	adds	r0, r3, r1
1000f678:	bd30      	pop	{r4, r5, pc}
1000f67a:	4b0a      	ldr	r3, [pc, #40]	; (1000f6a4 <__aeabi_d2iz+0x64>)
1000f67c:	18c8      	adds	r0, r1, r3
1000f67e:	e7fb      	b.n	1000f678 <__aeabi_d2iz+0x38>
1000f680:	1c28      	adds	r0, r5, #0
1000f682:	40e0      	lsrs	r0, r4
1000f684:	4c08      	ldr	r4, [pc, #32]	; (1000f6a8 <__aeabi_d2iz+0x68>)
1000f686:	46a4      	mov	ip, r4
1000f688:	4463      	add	r3, ip
1000f68a:	409a      	lsls	r2, r3
1000f68c:	1c13      	adds	r3, r2, #0
1000f68e:	4303      	orrs	r3, r0
1000f690:	e7ef      	b.n	1000f672 <__aeabi_d2iz+0x32>
1000f692:	46c0      	nop			; (mov r8, r8)
1000f694:	000003fe 	.word	0x000003fe
1000f698:	0000041d 	.word	0x0000041d
1000f69c:	00000433 	.word	0x00000433
1000f6a0:	00000413 	.word	0x00000413
1000f6a4:	7fffffff 	.word	0x7fffffff
1000f6a8:	fffffbed 	.word	0xfffffbed

1000f6ac <__aeabi_i2d>:
1000f6ac:	b538      	push	{r3, r4, r5, lr}
1000f6ae:	1e04      	subs	r4, r0, #0
1000f6b0:	d016      	beq.n	1000f6e0 <__aeabi_i2d+0x34>
1000f6b2:	0fc5      	lsrs	r5, r0, #31
1000f6b4:	d000      	beq.n	1000f6b8 <__aeabi_i2d+0xc>
1000f6b6:	4244      	negs	r4, r0
1000f6b8:	1c20      	adds	r0, r4, #0
1000f6ba:	f7fd fbc9 	bl	1000ce50 <__clzsi2>
1000f6be:	4b17      	ldr	r3, [pc, #92]	; (1000f71c <__aeabi_i2d+0x70>)
1000f6c0:	1a1b      	subs	r3, r3, r0
1000f6c2:	280a      	cmp	r0, #10
1000f6c4:	dc21      	bgt.n	1000f70a <__aeabi_i2d+0x5e>
1000f6c6:	1c02      	adds	r2, r0, #0
1000f6c8:	1c21      	adds	r1, r4, #0
1000f6ca:	3215      	adds	r2, #21
1000f6cc:	4091      	lsls	r1, r2
1000f6ce:	1c0a      	adds	r2, r1, #0
1000f6d0:	210b      	movs	r1, #11
1000f6d2:	1a08      	subs	r0, r1, r0
1000f6d4:	40c4      	lsrs	r4, r0
1000f6d6:	055b      	lsls	r3, r3, #21
1000f6d8:	0324      	lsls	r4, r4, #12
1000f6da:	0b24      	lsrs	r4, r4, #12
1000f6dc:	0d5b      	lsrs	r3, r3, #21
1000f6de:	e003      	b.n	1000f6e8 <__aeabi_i2d+0x3c>
1000f6e0:	2500      	movs	r5, #0
1000f6e2:	2300      	movs	r3, #0
1000f6e4:	2400      	movs	r4, #0
1000f6e6:	2200      	movs	r2, #0
1000f6e8:	2100      	movs	r1, #0
1000f6ea:	1c10      	adds	r0, r2, #0
1000f6ec:	0324      	lsls	r4, r4, #12
1000f6ee:	0d0a      	lsrs	r2, r1, #20
1000f6f0:	0512      	lsls	r2, r2, #20
1000f6f2:	0b24      	lsrs	r4, r4, #12
1000f6f4:	4314      	orrs	r4, r2
1000f6f6:	4a0a      	ldr	r2, [pc, #40]	; (1000f720 <__aeabi_i2d+0x74>)
1000f6f8:	051b      	lsls	r3, r3, #20
1000f6fa:	4014      	ands	r4, r2
1000f6fc:	431c      	orrs	r4, r3
1000f6fe:	0064      	lsls	r4, r4, #1
1000f700:	07ed      	lsls	r5, r5, #31
1000f702:	0864      	lsrs	r4, r4, #1
1000f704:	432c      	orrs	r4, r5
1000f706:	1c21      	adds	r1, r4, #0
1000f708:	bd38      	pop	{r3, r4, r5, pc}
1000f70a:	380b      	subs	r0, #11
1000f70c:	4084      	lsls	r4, r0
1000f70e:	055b      	lsls	r3, r3, #21
1000f710:	0324      	lsls	r4, r4, #12
1000f712:	0b24      	lsrs	r4, r4, #12
1000f714:	0d5b      	lsrs	r3, r3, #21
1000f716:	2200      	movs	r2, #0
1000f718:	e7e6      	b.n	1000f6e8 <__aeabi_i2d+0x3c>
1000f71a:	46c0      	nop			; (mov r8, r8)
1000f71c:	0000041e 	.word	0x0000041e
1000f720:	800fffff 	.word	0x800fffff

1000f724 <__aeabi_ui2d>:
1000f724:	b510      	push	{r4, lr}
1000f726:	1e04      	subs	r4, r0, #0
1000f728:	d010      	beq.n	1000f74c <__aeabi_ui2d+0x28>
1000f72a:	f7fd fb91 	bl	1000ce50 <__clzsi2>
1000f72e:	4a14      	ldr	r2, [pc, #80]	; (1000f780 <__aeabi_ui2d+0x5c>)
1000f730:	1a12      	subs	r2, r2, r0
1000f732:	280a      	cmp	r0, #10
1000f734:	dc1a      	bgt.n	1000f76c <__aeabi_ui2d+0x48>
1000f736:	230b      	movs	r3, #11
1000f738:	1c21      	adds	r1, r4, #0
1000f73a:	1a1b      	subs	r3, r3, r0
1000f73c:	40d9      	lsrs	r1, r3
1000f73e:	3015      	adds	r0, #21
1000f740:	030b      	lsls	r3, r1, #12
1000f742:	0552      	lsls	r2, r2, #21
1000f744:	4084      	lsls	r4, r0
1000f746:	0b1b      	lsrs	r3, r3, #12
1000f748:	0d52      	lsrs	r2, r2, #21
1000f74a:	e001      	b.n	1000f750 <__aeabi_ui2d+0x2c>
1000f74c:	2200      	movs	r2, #0
1000f74e:	2300      	movs	r3, #0
1000f750:	2100      	movs	r1, #0
1000f752:	031b      	lsls	r3, r3, #12
1000f754:	1c20      	adds	r0, r4, #0
1000f756:	0b1c      	lsrs	r4, r3, #12
1000f758:	0d0b      	lsrs	r3, r1, #20
1000f75a:	051b      	lsls	r3, r3, #20
1000f75c:	4323      	orrs	r3, r4
1000f75e:	4c09      	ldr	r4, [pc, #36]	; (1000f784 <__aeabi_ui2d+0x60>)
1000f760:	0512      	lsls	r2, r2, #20
1000f762:	4023      	ands	r3, r4
1000f764:	4313      	orrs	r3, r2
1000f766:	005b      	lsls	r3, r3, #1
1000f768:	0859      	lsrs	r1, r3, #1
1000f76a:	bd10      	pop	{r4, pc}
1000f76c:	1c03      	adds	r3, r0, #0
1000f76e:	3b0b      	subs	r3, #11
1000f770:	409c      	lsls	r4, r3
1000f772:	0552      	lsls	r2, r2, #21
1000f774:	0323      	lsls	r3, r4, #12
1000f776:	0b1b      	lsrs	r3, r3, #12
1000f778:	0d52      	lsrs	r2, r2, #21
1000f77a:	2400      	movs	r4, #0
1000f77c:	e7e8      	b.n	1000f750 <__aeabi_ui2d+0x2c>
1000f77e:	46c0      	nop			; (mov r8, r8)
1000f780:	0000041e 	.word	0x0000041e
1000f784:	800fffff 	.word	0x800fffff

1000f788 <Configuration>:
1000f788:	0a566455 01320f57 025400a0 01340733     UdV.W.2...T.3.4.
1000f798:	10008bfc 10008c0a 10008c18 10008c26     ............&...
1000f7a8:	10008c34 10008c42 10008c50 10008c60     4...B...P...`...
1000f7b8:	10008c70 10008c80 10008c90 10008ca0     p...............
1000f7c8:	10008cb0 10008cc0 10008cd0 10008ce0     ................
1000f7d8:	10008cf0 10008d00 10008d10 10008d20     ............ ...
1000f7e8:	10008d30 10008d40 10008d50 10008d60     0...@...P...`...
1000f7f8:	10008d70 10008d80 10008d90 10008da0     p...............
1000f808:	10008dae 10008dbc 10008dca 10008dd8     ................
1000f818:	10008de6 10008df4 10008e02 10008e10     ................
1000f828:	10008e20 10008e30 10008e40 10008e50      ...0...@...P...
1000f838:	10008e60 10008e70 10008e80 10008e90     `...p...........
1000f848:	10008ea0 10008eb0 10008ec0 10008ed0     ................
1000f858:	10008ee0 10008ef0 10008f00 10008f10     ................
1000f868:	10008f1e 10008f2c 10008f6c 10008f94     ....,...l.......
1000f878:	10008fbc 10008fe4 10009224 10009014     ........$.......
1000f888:	1000902c 100090a4 100090bc 10009044     ,...........D...
1000f898:	1000905c 10009074 1000908c 100090d4     \...t...........
1000f8a8:	10009398 10009398 10009398 10009398     ................
1000f8b8:	10009398 10009398 10009398 10009398     ................
1000f8c8:	1000917c 10009194 100091ac 1000923a     |...........:...
1000f8d8:	10009104 10009398 10009398 10009398     ................
1000f8e8:	10009398 10009398 10009398 100091c4     ................
1000f8f8:	100091dc 100091f4 1000920c 10009398     ................
1000f908:	10009350 10009368 10009398 10009398     P...h...........
1000f918:	10009266 1000927c 10009292 100092a8     f...|...........
1000f928:	10009398 10009398 10009398 10009398     ................
1000f938:	10009398 10009398 10009398 10009398     ................
1000f948:	10008f58 10008f80 10008fa8 10008fd0     X...............
1000f958:	10008ffc 100090ec 1000911c 10009134     ............4...
1000f968:	1000914c 10009164 10009250 100092be     L...d...P.......
1000f978:	10009338 10009380 646e6148 0a72656c     8.......Handler.
1000f988:	0000000d 253a7325 73253a73 00000d0a     ....%s:%s:%s....

1000f998 <atanlo>:
1000f998:	222f65e2 3c7a2b7f 33145c07 3c81a626     .e/".+z<.\.3&..<
1000f9a8:	7af0cbbd 3c700788 33145c07 3c91a626     ...z..p<.\.3&..<

1000f9b8 <atanhi>:
1000f9b8:	0561bb4f 3fddac67 54442d18 3fe921fb     O.a.g..?.-DT.!.?
1000f9c8:	d281f69b 3fef730b 54442d18 3ff921fb     .....s.?.-DT.!.?
1000f9d8:	6e697361 00000000 1000ad6e 1000ad66     asin....n...f...
1000f9e8:	1000ad66 1000ad5e 1000acb0 1000acb0     f...^...........
1000f9f8:	1000ad54 1000ad5e 1000acb0 1000ad54     T...^.......T...
1000fa08:	1000acb0 1000ad5e 1000acb2 1000acb2     ....^...........
1000fa18:	1000acb2 1000adf8 1000b9b8 1000b8a6     ................
1000fa28:	1000b98c 1000b892 1000b98c 1000b996     ................
1000fa38:	1000b98c 1000b892 1000b8a6 1000b8a6     ................
1000fa48:	1000b996 1000b892 1000b89c 1000b89c     ................
1000fa58:	1000b89c 1000bbfe 1000c24c 1000c22a     ........L...*...
1000fa68:	1000c22a 1000c21e 1000c112 1000c112     *...............
1000fa78:	1000c212 1000c21e 1000c112 1000c212     ................
1000fa88:	1000c112 1000c21e 1000c116 1000c116     ................
1000fa98:	1000c116 1000c42c 00000043              ....,...C...

1000faa4 <_global_impure_ptr>:
1000faa4:	1000fc6c                                l...

1000faa8 <__sf_fake_stdin>:
	...

1000fac8 <__sf_fake_stdout>:
	...

1000fae8 <__sf_fake_stderr>:
	...

1000fb08 <__mprec_tens>:
1000fb08:	00000000 3ff00000 00000000 40240000     .......?......$@
1000fb18:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
1000fb28:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
1000fb38:	00000000 412e8480 00000000 416312d0     .......A......cA
1000fb48:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
1000fb58:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
1000fb68:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
1000fb78:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
1000fb88:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
1000fb98:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
1000fba8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
1000fbb8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
1000fbc8:	79d99db4 44ea7843                       ...yCx.D

1000fbd0 <__mprec_bigtens>:
1000fbd0:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
1000fbe0:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
1000fbf0:	7f73bf3c 75154fdd                       <.s..O.u

1000fbf8 <p05.5314>:
1000fbf8:	00000005 00000019 0000007d 2b302d23     ........}...#-0+
1000fc08:	6c680020 6665004c 47464567 32313000      .hlL.efgEFG.012
1000fc18:	36353433 41393837 45444342 31300046     3456789ABCDEF.01
1000fc28:	35343332 39383736 64636261 49006665     23456789abcdef.I
1000fc38:	6e69666e 00797469 004e614e 00000030     nfinity.NaN.0...

1000fc48 <_init>:
1000fc48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000fc4a:	46c0      	nop			; (mov r8, r8)
1000fc4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
1000fc4e:	bc08      	pop	{r3}
1000fc50:	469e      	mov	lr, r3
1000fc52:	4770      	bx	lr

1000fc54 <__init_array_start>:
1000fc54:	100080b1 	.word	0x100080b1

1000fc58 <_fini>:
1000fc58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1000fc5a:	46c0      	nop			; (mov r8, r8)
1000fc5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
1000fc5e:	bc08      	pop	{r3}
1000fc60:	469e      	mov	lr, r3
1000fc62:	4770      	bx	lr

1000fc64 <__fini_array_start>:
1000fc64:	10008089 	.word	0x10008089
