const e=JSON.parse('{"key":"v-85702286","path":"/en/train/practice/algorithms/a2.html","title":"A2-功能向量时序电路故障模拟","lang":"en-US","frontmatter":{"title":"A2-功能向量时序电路故障模拟","order":1},"headers":[{"level":2,"title":"1. 问题背景","slug":"_1-问题背景","link":"#_1-问题背景","children":[]},{"level":2,"title":"2. 问题描述","slug":"_2-问题描述","link":"#_2-问题描述","children":[{"level":3,"title":"2.1 描述","slug":"_2-1-描述","link":"#_2-1-描述","children":[]},{"level":3,"title":"2.2 问题Case","slug":"_2-2-问题case","link":"#_2-2-问题case","children":[]},{"level":3,"title":"2.3 输出文件","slug":"_2-3-输出文件","link":"#_2-3-输出文件","children":[]},{"level":3,"title":"2.4 环境","slug":"_2-4-环境","link":"#_2-4-环境","children":[]}]},{"level":2,"title":"3. 评分标准","slug":"_3-评分标准","link":"#_3-评分标准","children":[]}],"git":{"createdTime":1723131714000,"updatedTime":1723131714000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":9.21,"words":2764},"filePathRelative":"en/train/practice/algorithms/a2.md","localizedDate":"August 8, 2024","excerpt":"<h2> 1. 问题背景</h2>\\n<p>故障模拟（fault simulation）是芯片测试的重要步骤，是测试向量生成系统（ATPG）和故障诊断的重要组成部分，主要用于模拟故障电路的行为，评估测试向量对电路内部可能存在的故障的检测能力。简单来说，故障模拟就是通过比较无故障电路和故障电路在特定测试向量下的逻辑仿真结果，来确定被测故障能否被检测到。</p>\\n<p>芯片在制造过程中，不可避免地会受到各种不可控因素的影响，导致制造出来的芯片存在各种缺陷。对于存在于芯片内部的缺陷，为了能够采用故障模拟等自动化方式检测缺陷，以及能够量化对缺陷的检测质量，通常会将缺陷抽象为各种故障模型，如固定型故障（stuck-at fault）、跳变延时故障（transition delay fault）、路径延时故障（path delay fault）等。其中，最为常用的故障模型是固定型故障。如图1所示，假设该与门的输入节点b存在stuck-at-1（缩写为SA1）故障，当我们同时对节点a、b施加激励（a=1，b=0）时，节点c的预期输出为“0”，但由于该故障的存在，节点c实际输出为“1”，也就代表着节点b处的SA1故障被测试向量（a=1，b=0）检测到了，这也就是故障模拟的一个简单流程。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
