Info Session started: Sat Nov 11 20:07:04 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32I
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         I
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:04 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003404 0x00000000 0x00000000 0x0000001e 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000cb0 0x00000cb0 R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001404 0x00001404 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002010
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x800022c0
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002010 size 688 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002010
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x800022c0
Info (ICV_PVSN) parameter 'user_version' is '2.3'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002010 bytes 4 0xab0b53cc
Info (ICV_FN) Finishing coverage at 0x80000c70
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/I/XORI-01.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : I
Info   Threshold             : 1
Info   Instructions counted  : 703
Info   Unique instructions   : 6/39 :  15.38%
Info   Coverage points hit   : 216/2540 :   8.50%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
ab0b53cc
1e4ee3ca
fffffc65
0d8ff282
f37b78bd
00000000
0284671f
0afaa14c
bec0d396
2c370e5a
2882a68d
6e22a378
00000000
00000000
b2dc9720
67c4640e
e041c403
353a83b2
99d971b2
d753acb8
23c8ee2e
8b98bd2c
94226525
82564e62
840b1630
0f49a5e4
fe9b8b6b
347ebaf1
0ad5af63
caa4bd3c
ffffffff
7fffffff
00000000
ffffffff
00000000
7fffffff
00000000
ffffffff
ffffffff
7fffffff
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
fffff000
ffffeffe
ffffdffd
ffffbffb
ffff7ff7
fffeffef
fffdffdf
fffbffbf
fff7ff7f
ffeffeff
ffdffdff
ffbffbff
008007ff
fefffffe
fdfffffd
fbfffffb
f7fffff7
efffffef
dfffffdf
bfffffbf
7fffff7f
00000101
00000202
00000404
fffff808
00000011
00000022
00000044
00000088
00000110
00000220
00000440
00000880
00001100
00002200
00004400
ffff7800
00010001
00020002
00040004
00080008
00100010
00200020
00400040
00800080
01000100
02000200
04000400
f7fff800
10000001
20000002
40000004
80000008
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
00000000
fffff000
ffffeffe
ffffdffd
ffffbffb
ffff7ff7
fffeffef
fffdffdf
fffbffbf
fff7ff7f
ffeffeff
ffdffdff
ffbffbff
008007ff
fefffffe
fdfffffd
fbfffffb
f7fffff7
efffffef
dfffffdf
bfffffbf
7fffff7f
00000101
00000202
00000404
fffff808
00000011
00000022
00000044
00000088
00000110
00000220
00000440
00000880
00001100
00002200
00004400
ffff7800
00010001
00020002
00040004
00080008
00100010
00200020
00400040
00800080
01000100
02000200
04000400
f7fff800
10000001
20000002
40000004
80000008
00000000
000006a1
deadbeef
00000000
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32I)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 786
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.02 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:04 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:04 2023

