// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.338250,HLS_SYN_LAT=10,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=46,HLS_SYN_FF=5618,HLS_SYN_LUT=20301,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [127:0] x_V;
output  [7:0] y_0_V;
output   y_0_V_ap_vld;
output  [7:0] y_1_V;
output   y_1_V_ap_vld;
output  [7:0] y_2_V;
output   y_2_V_ap_vld;
output  [7:0] y_3_V;
output   y_3_V_ap_vld;
output  [7:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] x_V_preg;
reg   [127:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [7:0] p_Val2_12_fu_301_p4;
reg  signed [7:0] p_Val2_12_reg_1159;
wire  signed [7:0] p_Val2_s_fu_311_p4;
reg  signed [7:0] p_Val2_s_reg_1168;
reg  signed [7:0] p_Val2_s_reg_1168_pp0_iter1_reg;
reg  signed [7:0] p_Val2_s_reg_1168_pp0_iter2_reg;
reg  signed [7:0] p_Val2_s_reg_1168_pp0_iter3_reg;
reg  signed [7:0] p_Val2_s_reg_1168_pp0_iter4_reg;
reg  signed [7:0] p_Val2_s_reg_1168_pp0_iter5_reg;
reg  signed [7:0] p_Val2_s_reg_1168_pp0_iter6_reg;
wire  signed [7:0] p_Val2_3_fu_322_p4;
reg  signed [7:0] p_Val2_3_reg_1178;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter1_reg;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter2_reg;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter3_reg;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter4_reg;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter5_reg;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter6_reg;
reg  signed [7:0] p_Val2_3_reg_1178_pp0_iter7_reg;
wire  signed [7:0] tmp_3_fu_336_p4;
reg   [7:0] tmp_3_reg_1183;
reg  signed [7:0] tmp_3_reg_1183_pp0_iter1_reg;
reg  signed [7:0] tmp_3_reg_1183_pp0_iter2_reg;
reg  signed [7:0] tmp_3_reg_1183_pp0_iter3_reg;
reg  signed [7:0] tmp_3_reg_1183_pp0_iter4_reg;
reg  signed [7:0] tmp_3_reg_1183_pp0_iter5_reg;
reg  signed [7:0] tmp_3_reg_1183_pp0_iter6_reg;
wire  signed [7:0] p_Val2_4_fu_356_p4;
reg  signed [7:0] p_Val2_4_reg_1189;
reg  signed [7:0] p_Val2_4_reg_1189_pp0_iter1_reg;
reg  signed [7:0] p_Val2_4_reg_1189_pp0_iter2_reg;
reg  signed [7:0] p_Val2_4_reg_1189_pp0_iter3_reg;
reg  signed [7:0] p_Val2_4_reg_1189_pp0_iter4_reg;
reg  signed [7:0] p_Val2_4_reg_1189_pp0_iter5_reg;
reg  signed [7:0] p_Val2_4_reg_1189_pp0_iter6_reg;
reg   [7:0] trunc_ln708_1_reg_1195;
reg   [7:0] trunc_ln708_2_reg_1200;
reg   [7:0] trunc_ln708_4_reg_1205;
reg   [6:0] tmp_8_reg_1210;
reg   [7:0] trunc_ln708_7_reg_1215;
wire  signed [11:0] grp_fu_1053_p3;
reg  signed [11:0] add_ln700_reg_1220;
wire  signed [15:0] mul_ln1118_fu_1061_p2;
reg  signed [15:0] mul_ln1118_reg_1235;
reg   [7:0] trunc_ln708_s_reg_1246;
reg   [7:0] trunc_ln708_11_reg_1261;
reg   [7:0] trunc_ln708_12_reg_1266;
wire   [3:0] grp_generic_sincos_8_6_s_fu_221_ap_return;
reg  signed [3:0] outsin_V_6_reg_1281;
reg  signed [3:0] outsin_V_6_reg_1281_pp0_iter8_reg;
reg  signed [3:0] outsin_V_6_reg_1281_pp0_iter9_reg;
wire   [13:0] ret_V_35_fu_799_p2;
reg   [13:0] ret_V_35_reg_1287;
reg   [13:0] ret_V_35_reg_1287_pp0_iter8_reg;
wire   [8:0] ret_V_39_fu_808_p2;
reg   [8:0] ret_V_39_reg_1292;
wire  signed [6:0] grp_fu_1092_p3;
reg  signed [6:0] add_ln1118_reg_1297;
wire   [8:0] add_ln1192_fu_831_p2;
reg  signed [8:0] add_ln1192_reg_1302;
wire   [3:0] grp_generic_sincos_8_6_s_fu_236_ap_return;
reg   [3:0] outsin_V_14_reg_1307;
wire  signed [9:0] grp_fu_1100_p3;
reg  signed [9:0] r_V_2_reg_1312;
wire   [3:0] grp_generic_sincos_8_6_s_fu_251_ap_return;
reg  signed [3:0] outsin_V_5_reg_1317;
reg   [7:0] trunc_ln708_6_reg_1322;
reg   [7:0] trunc_ln708_6_reg_1322_pp0_iter9_reg;
wire   [3:0] grp_generic_sincos_8_6_s_fu_271_ap_return;
reg   [3:0] outsin_V_9_reg_1327;
reg   [7:0] trunc_ln708_3_reg_1332;
wire  signed [14:0] grp_fu_1126_p3;
reg  signed [14:0] r_V_3_reg_1337;
reg   [7:0] trunc_ln708_9_reg_1342;
wire  signed [12:0] grp_fu_1134_p3;
reg  signed [12:0] r_V_12_reg_1347;
reg    ap_block_pp0_stage0_subdone;
wire   [7:0] grp_generic_sincos_8_6_s_fu_221_in_V;
reg    grp_generic_sincos_8_6_s_fu_221_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call83;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call83;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call83;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call83;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call83;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call83;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call83;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call83;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call83;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call83;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call83;
reg    ap_block_pp0_stage0_11001_ignoreCallOp41;
wire   [7:0] grp_generic_sincos_8_6_s_fu_226_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_226_ap_return;
reg    grp_generic_sincos_8_6_s_fu_226_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call20;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call20;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call20;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call20;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call20;
reg    ap_block_pp0_stage0_11001_ignoreCallOp55;
wire   [3:0] grp_generic_sincos_8_6_s_fu_231_ap_return;
reg    grp_generic_sincos_8_6_s_fu_231_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call35;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call35;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call35;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call35;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call35;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call35;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call35;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call35;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call35;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call35;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call35;
reg    ap_block_pp0_stage0_11001_ignoreCallOp56;
reg    grp_generic_sincos_8_6_s_fu_236_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call52;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call52;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call52;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call52;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call52;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call52;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call52;
reg    ap_block_pp0_stage0_11001_ignoreCallOp57;
wire  signed [3:0] grp_generic_sincos_8_6_s_fu_241_ap_return;
reg    grp_generic_sincos_8_6_s_fu_241_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call58;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call58;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call58;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call58;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call58;
reg    ap_block_pp0_stage0_11001_ignoreCallOp58;
wire   [3:0] grp_generic_sincos_8_6_s_fu_246_ap_return;
reg    grp_generic_sincos_8_6_s_fu_246_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call67;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call67;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call67;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call67;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call67;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call67;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call67;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call67;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call67;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call67;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call67;
reg    ap_block_pp0_stage0_11001_ignoreCallOp59;
wire   [7:0] grp_generic_sincos_8_6_s_fu_251_in_V;
reg    grp_generic_sincos_8_6_s_fu_251_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call77;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call77;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call77;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call77;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call77;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call77;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call77;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call77;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call77;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call77;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call77;
reg    ap_block_pp0_stage0_11001_ignoreCallOp63;
wire   [3:0] grp_generic_sincos_8_6_s_fu_256_ap_return;
reg    grp_generic_sincos_8_6_s_fu_256_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call93;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call93;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call93;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call93;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call93;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call93;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call93;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call93;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call93;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call93;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call93;
reg    ap_block_pp0_stage0_11001_ignoreCallOp65;
wire   [7:0] grp_generic_sincos_8_6_s_fu_261_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_261_ap_return;
reg    grp_generic_sincos_8_6_s_fu_261_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call122;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call122;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call122;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call122;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call122;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call122;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call122;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call122;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call122;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call122;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call122;
reg    ap_block_pp0_stage0_11001_ignoreCallOp75;
wire   [7:0] grp_generic_sincos_8_6_s_fu_266_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_266_ap_return;
reg    grp_generic_sincos_8_6_s_fu_266_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call140;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call140;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call140;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call140;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call140;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call140;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call140;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call140;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call140;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call140;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call140;
reg    ap_block_pp0_stage0_11001_ignoreCallOp80;
wire   [7:0] grp_generic_sincos_8_6_s_fu_271_in_V;
reg    grp_generic_sincos_8_6_s_fu_271_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call152;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call152;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call152;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call152;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call152;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call152;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call152;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call152;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call152;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call152;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call152;
reg    ap_block_pp0_stage0_11001_ignoreCallOp84;
wire   [7:0] grp_generic_sincos_8_6_s_fu_276_in_V;
wire   [3:0] grp_generic_sincos_8_6_s_fu_276_ap_return;
reg    grp_generic_sincos_8_6_s_fu_276_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call114;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call114;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call114;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call114;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call114;
reg    ap_block_pp0_stage0_11001_ignoreCallOp109;
wire   [3:0] grp_generic_sincos_8_6_s_fu_281_ap_return;
reg    grp_generic_sincos_8_6_s_fu_281_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call130;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call130;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call130;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call130;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call130;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call130;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call130;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call130;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call130;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call130;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call130;
reg    ap_block_pp0_stage0_11001_ignoreCallOp111;
wire  signed [3:0] grp_generic_sincos_8_6_s_fu_286_ap_return;
reg    grp_generic_sincos_8_6_s_fu_286_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call164;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call164;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call164;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call164;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call164;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call164;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call164;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call164;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call164;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call164;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call164;
reg    ap_block_pp0_stage0_11001_ignoreCallOp114;
wire  signed [3:0] grp_generic_sincos_8_6_s_fu_291_ap_return;
reg    grp_generic_sincos_8_6_s_fu_291_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call169;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call169;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call169;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call169;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call169;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call169;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call169;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call169;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call169;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call169;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call169;
reg    ap_block_pp0_stage0_11001_ignoreCallOp115;
wire   [7:0] grp_generic_sincos_8_6_s_fu_296_in_V;
wire  signed [3:0] grp_generic_sincos_8_6_s_fu_296_ap_return;
reg    grp_generic_sincos_8_6_s_fu_296_ap_ce;
reg    ap_block_state1_pp0_stage0_iter0_ignore_call178;
wire    ap_block_state2_pp0_stage0_iter1_ignore_call178;
wire    ap_block_state3_pp0_stage0_iter2_ignore_call178;
wire    ap_block_state4_pp0_stage0_iter3_ignore_call178;
wire    ap_block_state5_pp0_stage0_iter4_ignore_call178;
wire    ap_block_state6_pp0_stage0_iter5_ignore_call178;
wire    ap_block_state7_pp0_stage0_iter6_ignore_call178;
wire    ap_block_state8_pp0_stage0_iter7_ignore_call178;
wire    ap_block_state9_pp0_stage0_iter8_ignore_call178;
wire    ap_block_state10_pp0_stage0_iter9_ignore_call178;
wire    ap_block_state11_pp0_stage0_iter10_ignore_call178;
reg    ap_block_pp0_stage0_11001_ignoreCallOp132;
reg    ap_block_pp0_stage0_01001;
wire  signed [7:0] mul_ln1192_1_fu_350_p0;
wire  signed [11:0] sext_ln1118_1_fu_332_p1;
wire  signed [7:0] mul_ln1192_1_fu_350_p1;
wire  signed [11:0] grp_fu_1044_p3;
wire  signed [9:0] sext_ln1192_3_fu_383_p1;
wire   [9:0] lhs_V_2_fu_387_p3;
wire   [9:0] shl_ln_fu_405_p3;
wire  signed [9:0] sext_ln1192_4_fu_401_p1;
wire   [9:0] sub_ln1192_3_fu_395_p2;
wire   [9:0] sub_ln1192_fu_413_p2;
wire   [9:0] add_ln1192_2_fu_419_p2;
wire   [9:0] ret_V_29_fu_425_p2;
wire  signed [7:0] mul_ln1192_3_fu_441_p0;
wire  signed [7:0] mul_ln1192_3_fu_441_p1;
wire   [9:0] mul_ln1192_3_fu_441_p2;
wire   [9:0] add_ln1192_5_fu_447_p2;
wire   [9:0] rhs_V_1_fu_453_p3;
wire   [9:0] sub_ln1192_1_fu_461_p2;
wire   [9:0] ret_V_31_fu_467_p2;
wire   [9:0] ret_V_33_fu_493_p2;
wire  signed [7:0] mul_ln700_1_fu_513_p0;
wire  signed [11:0] sext_ln700_2_fu_509_p1;
wire  signed [7:0] mul_ln700_1_fu_513_p1;
wire  signed [7:0] mul_ln700_3_fu_519_p1;
wire   [8:0] r_V_13_fu_528_p3;
wire  signed [9:0] lhs_V_fu_535_p3;
wire  signed [9:0] sext_ln1193_fu_542_p1;
wire   [9:0] ret_V_26_fu_546_p2;
wire   [9:0] r_V_s_fu_563_p3;
wire   [9:0] add_ln1192_7_fu_570_p2;
wire   [8:0] r_V_15_fu_590_p3;
wire  signed [9:0] sext_ln703_4_fu_597_p1;
wire   [9:0] ret_V_36_fu_601_p2;
wire  signed [10:0] sext_ln1193_1_fu_607_p1;
wire   [10:0] add_ln1192_13_fu_611_p2;
wire  signed [11:0] grp_fu_1067_p3;
wire   [9:0] add_ln1192_22_fu_641_p2;
wire   [9:0] add_ln1192_23_fu_647_p2;
wire  signed [10:0] sext_ln1118_6_fu_664_p1;
wire  signed [10:0] sext_ln1118_4_fu_587_p1;
wire   [10:0] r_V_19_fu_668_p2;
wire   [10:0] add_ln1192_24_fu_674_p2;
wire  signed [15:0] mul_ln1118_3_fu_1075_p2;
wire   [15:0] shl_ln1118_1_fu_684_p2;
wire   [15:0] shl_ln1118_2_fu_689_p2;
wire   [15:0] r_V_20_fu_694_p2;
wire  signed [9:0] grp_fu_1083_p3;
wire   [15:0] shl_ln1118_fu_722_p2;
(* use_dsp48 = "no" *) wire   [15:0] r_V_16_fu_727_p2;
wire  signed [8:0] lhs_V_4_fu_749_p1;
wire   [8:0] r_V_14_fu_752_p2;
wire   [12:0] lhs_V_7_fu_758_p3;
wire   [12:0] rhs_V_2_fu_770_p3;
wire  signed [13:0] sext_ln728_1_fu_777_p1;
wire  signed [13:0] sext_ln703_3_fu_766_p1;
wire  signed [3:0] rhs_V_3_fu_787_p1;
wire   [8:0] rhs_V_3_fu_787_p3;
wire  signed [13:0] sext_ln728_2_fu_795_p1;
wire   [13:0] ret_V_34_fu_781_p2;
wire  signed [8:0] rhs_V_6_fu_805_p1;
wire  signed [8:0] sext_ln1192_2_fu_821_p1;
wire  signed [8:0] sext_ln1192_1_fu_818_p1;
wire   [8:0] ret_V_28_fu_825_p2;
wire  signed [4:0] sext_ln703_1_fu_841_p1;
wire  signed [4:0] ret_V_7_fu_845_p2;
wire  signed [10:0] lhs_V_5_fu_858_p3;
wire   [5:0] rhs_V_8_fu_869_p3;
wire  signed [11:0] sext_ln728_4_fu_877_p1;
wire  signed [11:0] grp_fu_1108_p3;
(* use_dsp48 = "no" *) wire   [11:0] ret_V_41_fu_881_p2;
wire   [11:0] ret_V_20_fu_886_p2;
wire   [13:0] shl_ln1118_7_fu_892_p3;
wire   [13:0] ret_V_42_fu_900_p2;
wire  signed [10:0] r_V_fu_916_p3;
wire  signed [13:0] rhs_V_fu_930_p3;
wire  signed [17:0] grp_fu_1117_p3;
wire   [8:0] rhs_V_4_fu_956_p3;
wire  signed [13:0] sext_ln1192_6_fu_964_p1;
wire   [13:0] add_ln1192_15_fu_968_p2;
wire   [13:0] ret_V_37_fu_973_p2;
wire  signed [3:0] r_V_18_fu_992_p0;
wire  signed [7:0] r_V_8_fu_989_p1;
wire  signed [3:0] r_V_18_fu_992_p1;
wire  signed [7:0] r_V_18_fu_992_p2;
wire  signed [14:0] grp_fu_1142_p3;
wire   [6:0] tmp_fu_1013_p4;
wire  signed [13:0] grp_fu_1150_p3;
wire  signed [11:0] grp_fu_1044_p0;
wire   [11:0] grp_fu_1044_p2;
wire   [4:0] grp_fu_1053_p0;
wire  signed [11:0] grp_fu_1053_p1;
wire   [11:0] grp_fu_1053_p2;
wire  signed [10:0] mul_ln1118_fu_1061_p0;
wire  signed [15:0] sext_ln1118_5_fu_617_p1;
wire  signed [10:0] mul_ln1118_fu_1061_p1;
wire   [7:0] grp_fu_1067_p0;
wire  signed [10:0] mul_ln1118_3_fu_1075_p0;
wire  signed [15:0] sext_ln1118_7_fu_680_p1;
wire  signed [10:0] mul_ln1118_3_fu_1075_p1;
wire  signed [7:0] grp_fu_1083_p0;
wire  signed [9:0] sext_ln1118_8_fu_710_p1;
wire  signed [7:0] grp_fu_1083_p1;
wire  signed [4:0] grp_fu_1083_p2;
wire  signed [3:0] grp_fu_1092_p0;
wire  signed [6:0] sext_ln1118_fu_814_p1;
wire  signed [3:0] grp_fu_1092_p1;
wire  signed [2:0] grp_fu_1092_p2;
wire  signed [3:0] grp_fu_1100_p0;
wire  signed [3:0] grp_fu_1108_p0;
wire  signed [7:0] r_V_6_fu_855_p1;
wire  signed [3:0] grp_fu_1108_p1;
wire  signed [2:0] grp_fu_1126_p0;
wire  signed [10:0] grp_fu_1142_p2;
wire  signed [8:0] grp_fu_1150_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to9;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 x_V_preg = 128'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_221(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_221_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_221_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_221_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_226(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_226_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_226_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_226_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_1_reg_1195),
    .ap_return(grp_generic_sincos_8_6_s_fu_231_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_231_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_236(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_2_reg_1200),
    .ap_return(grp_generic_sincos_8_6_s_fu_236_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_236_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(tmp_3_reg_1183),
    .ap_return(grp_generic_sincos_8_6_s_fu_241_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_241_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_246(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_4_reg_1205),
    .ap_return(grp_generic_sincos_8_6_s_fu_246_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_246_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_251(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_251_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_251_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_251_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_256(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_7_reg_1215),
    .ap_return(grp_generic_sincos_8_6_s_fu_256_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_256_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_261(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_261_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_261_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_261_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_266(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_266_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_266_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_266_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_271(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_271_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_271_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_271_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_276_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_276_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_276_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_281(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_s_reg_1246),
    .ap_return(grp_generic_sincos_8_6_s_fu_281_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_281_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_11_reg_1261),
    .ap_return(grp_generic_sincos_8_6_s_fu_286_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_286_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_291(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(trunc_ln708_12_reg_1266),
    .ap_return(grp_generic_sincos_8_6_s_fu_291_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_291_ap_ce)
);

generic_sincos_8_6_s grp_generic_sincos_8_6_s_fu_296(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .in_V(grp_generic_sincos_8_6_s_fu_296_in_V),
    .ap_return(grp_generic_sincos_8_6_s_fu_296_ap_return),
    .ap_ce(grp_generic_sincos_8_6_s_fu_296_ap_ce)
);

myproject_mac_muladd_12s_8s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_12s_8s_12ns_12_1_1_U7(
    .din0(grp_fu_1044_p0),
    .din1(tmp_3_fu_336_p4),
    .din2(grp_fu_1044_p2),
    .dout(grp_fu_1044_p3)
);

myproject_mac_muladd_5ns_12s_12ns_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 12 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_5ns_12s_12ns_12_1_1_U8(
    .din0(grp_fu_1053_p0),
    .din1(grp_fu_1053_p1),
    .din2(grp_fu_1053_p2),
    .dout(grp_fu_1053_p3)
);

myproject_mul_mul_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_11s_16_1_1_U9(
    .din0(mul_ln1118_fu_1061_p0),
    .din1(mul_ln1118_fu_1061_p1),
    .dout(mul_ln1118_fu_1061_p2)
);

myproject_mac_muladd_8ns_8s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_8ns_8s_12s_12_1_1_U10(
    .din0(grp_fu_1067_p0),
    .din1(p_Val2_12_reg_1159),
    .din2(add_ln700_reg_1220),
    .dout(grp_fu_1067_p3)
);

myproject_mul_mul_11s_11s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
myproject_mul_mul_11s_11s_16_1_1_U11(
    .din0(mul_ln1118_3_fu_1075_p0),
    .din1(mul_ln1118_3_fu_1075_p1),
    .dout(mul_ln1118_3_fu_1075_p2)
);

myproject_mac_muladd_8s_8s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
myproject_mac_muladd_8s_8s_5s_10_1_1_U12(
    .din0(grp_fu_1083_p0),
    .din1(grp_fu_1083_p1),
    .din2(grp_fu_1083_p2),
    .dout(grp_fu_1083_p3)
);

myproject_mac_muladd_4s_4s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
myproject_mac_muladd_4s_4s_3s_7_1_1_U13(
    .din0(grp_fu_1092_p0),
    .din1(grp_fu_1092_p1),
    .din2(grp_fu_1092_p2),
    .dout(grp_fu_1092_p3)
);

myproject_am_addmul_4s_4s_5s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 10 ))
myproject_am_addmul_4s_4s_5s_10_1_1_U14(
    .din0(grp_fu_1100_p0),
    .din1(grp_generic_sincos_8_6_s_fu_241_ap_return),
    .din2(ret_V_7_fu_845_p2),
    .dout(grp_fu_1100_p3)
);

myproject_mac_muladd_4s_4s_11s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 12 ))
myproject_mac_muladd_4s_4s_11s_12_1_1_U15(
    .din0(grp_fu_1108_p0),
    .din1(grp_fu_1108_p1),
    .din2(lhs_V_5_fu_858_p3),
    .dout(grp_fu_1108_p3)
);

myproject_mac_mul_sub_11s_9s_14s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 18 ))
myproject_mac_mul_sub_11s_9s_14s_18_1_1_U16(
    .din0(r_V_fu_916_p3),
    .din1(add_ln1192_reg_1302),
    .din2(rhs_V_fu_930_p3),
    .dout(grp_fu_1117_p3)
);

myproject_am_addmul_3s_4s_10s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 15 ))
myproject_am_addmul_3s_4s_10s_15_1_1_U17(
    .din0(grp_fu_1126_p0),
    .din1(outsin_V_5_reg_1317),
    .din2(r_V_2_reg_1312),
    .dout(grp_fu_1126_p3)
);

myproject_am_submul_4s_4s_8s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
myproject_am_submul_4s_4s_8s_13_1_1_U18(
    .din0(grp_generic_sincos_8_6_s_fu_286_ap_return),
    .din1(grp_generic_sincos_8_6_s_fu_291_ap_return),
    .din2(r_V_18_fu_992_p2),
    .dout(grp_fu_1134_p3)
);

myproject_mac_muladd_15s_4s_11s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_15s_4s_11s_15_1_1_U19(
    .din0(r_V_3_reg_1337),
    .din1(outsin_V_6_reg_1281_pp0_iter9_reg),
    .din2(grp_fu_1142_p2),
    .dout(grp_fu_1142_p3)
);

myproject_mac_muladd_13s_4s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
myproject_mac_muladd_13s_4s_9s_14_1_1_U20(
    .din0(r_V_12_reg_1347),
    .din1(grp_generic_sincos_8_6_s_fu_296_ap_return),
    .din2(grp_fu_1150_p2),
    .dout(grp_fu_1150_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 128'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        add_ln1118_reg_1297 <= grp_fu_1092_p3;
        r_V_2_reg_1312 <= grp_fu_1100_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_reg_1302 <= add_ln1192_fu_831_p2;
        outsin_V_14_reg_1307 <= grp_generic_sincos_8_6_s_fu_236_ap_return;
        outsin_V_5_reg_1317 <= grp_generic_sincos_8_6_s_fu_251_ap_return;
        outsin_V_6_reg_1281 <= grp_generic_sincos_8_6_s_fu_221_ap_return;
        outsin_V_6_reg_1281_pp0_iter8_reg <= outsin_V_6_reg_1281;
        outsin_V_6_reg_1281_pp0_iter9_reg <= outsin_V_6_reg_1281_pp0_iter8_reg;
        outsin_V_9_reg_1327 <= grp_generic_sincos_8_6_s_fu_271_ap_return;
        p_Val2_3_reg_1178_pp0_iter2_reg <= p_Val2_3_reg_1178_pp0_iter1_reg;
        p_Val2_3_reg_1178_pp0_iter3_reg <= p_Val2_3_reg_1178_pp0_iter2_reg;
        p_Val2_3_reg_1178_pp0_iter4_reg <= p_Val2_3_reg_1178_pp0_iter3_reg;
        p_Val2_3_reg_1178_pp0_iter5_reg <= p_Val2_3_reg_1178_pp0_iter4_reg;
        p_Val2_3_reg_1178_pp0_iter6_reg <= p_Val2_3_reg_1178_pp0_iter5_reg;
        p_Val2_3_reg_1178_pp0_iter7_reg <= p_Val2_3_reg_1178_pp0_iter6_reg;
        p_Val2_4_reg_1189_pp0_iter2_reg <= p_Val2_4_reg_1189_pp0_iter1_reg;
        p_Val2_4_reg_1189_pp0_iter3_reg <= p_Val2_4_reg_1189_pp0_iter2_reg;
        p_Val2_4_reg_1189_pp0_iter4_reg <= p_Val2_4_reg_1189_pp0_iter3_reg;
        p_Val2_4_reg_1189_pp0_iter5_reg <= p_Val2_4_reg_1189_pp0_iter4_reg;
        p_Val2_4_reg_1189_pp0_iter6_reg <= p_Val2_4_reg_1189_pp0_iter5_reg;
        p_Val2_s_reg_1168_pp0_iter2_reg <= p_Val2_s_reg_1168_pp0_iter1_reg;
        p_Val2_s_reg_1168_pp0_iter3_reg <= p_Val2_s_reg_1168_pp0_iter2_reg;
        p_Val2_s_reg_1168_pp0_iter4_reg <= p_Val2_s_reg_1168_pp0_iter3_reg;
        p_Val2_s_reg_1168_pp0_iter5_reg <= p_Val2_s_reg_1168_pp0_iter4_reg;
        p_Val2_s_reg_1168_pp0_iter6_reg <= p_Val2_s_reg_1168_pp0_iter5_reg;
        ret_V_35_reg_1287[13 : 4] <= ret_V_35_fu_799_p2[13 : 4];
        ret_V_35_reg_1287_pp0_iter8_reg[13 : 4] <= ret_V_35_reg_1287[13 : 4];
        ret_V_39_reg_1292 <= ret_V_39_fu_808_p2;
        tmp_3_reg_1183_pp0_iter2_reg <= tmp_3_reg_1183_pp0_iter1_reg;
        tmp_3_reg_1183_pp0_iter3_reg <= tmp_3_reg_1183_pp0_iter2_reg;
        tmp_3_reg_1183_pp0_iter4_reg <= tmp_3_reg_1183_pp0_iter3_reg;
        tmp_3_reg_1183_pp0_iter5_reg <= tmp_3_reg_1183_pp0_iter4_reg;
        tmp_3_reg_1183_pp0_iter6_reg <= tmp_3_reg_1183_pp0_iter5_reg;
        trunc_ln708_3_reg_1332 <= {{grp_fu_1117_p3[17:10]}};
        trunc_ln708_6_reg_1322 <= {{ret_V_42_fu_900_p2[13:6]}};
        trunc_ln708_6_reg_1322_pp0_iter9_reg <= trunc_ln708_6_reg_1322;
        trunc_ln708_9_reg_1342 <= {{ret_V_37_fu_973_p2[13:6]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln700_reg_1220 <= grp_fu_1053_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1118_reg_1235 <= mul_ln1118_fu_1061_p2;
        p_Val2_12_reg_1159 <= {{x_V_in_sig[31:24]}};
        p_Val2_3_reg_1178 <= {{x_V_in_sig[39:32]}};
        p_Val2_3_reg_1178_pp0_iter1_reg <= p_Val2_3_reg_1178;
        p_Val2_4_reg_1189 <= {{x_V_in_sig[127:120]}};
        p_Val2_4_reg_1189_pp0_iter1_reg <= p_Val2_4_reg_1189;
        p_Val2_s_reg_1168 <= {{x_V_in_sig[119:112]}};
        p_Val2_s_reg_1168_pp0_iter1_reg <= p_Val2_s_reg_1168;
        tmp_3_reg_1183 <= {{x_V_in_sig[23:16]}};
        tmp_3_reg_1183_pp0_iter1_reg <= tmp_3_reg_1183;
        tmp_8_reg_1210 <= {{x_V_in_sig[30:24]}};
        trunc_ln708_11_reg_1261 <= {{r_V_20_fu_694_p2[15:8]}};
        trunc_ln708_12_reg_1266 <= {{grp_fu_1083_p3[9:2]}};
        trunc_ln708_1_reg_1195 <= {{grp_fu_1044_p3[11:4]}};
        trunc_ln708_2_reg_1200 <= {{ret_V_29_fu_425_p2[9:2]}};
        trunc_ln708_4_reg_1205 <= {{ret_V_31_fu_467_p2[9:2]}};
        trunc_ln708_7_reg_1215 <= {{ret_V_33_fu_493_p2[9:2]}};
        trunc_ln708_s_reg_1246 <= {{grp_fu_1067_p3[11:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter9 == 1'b1))) begin
        r_V_12_reg_1347 <= grp_fu_1134_p3;
        r_V_3_reg_1337 <= grp_fu_1126_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to9 = 1'b1;
    end else begin
        ap_idle_pp0_0to9 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to9 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_221_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_221_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_226_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_226_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_231_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_231_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_236_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_236_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp58) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_241_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_241_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_246_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_246_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_251_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_251_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_256_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_256_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_261_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_261_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_266_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_266_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_271_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_271_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp109) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_276_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_276_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp111) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_281_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_281_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp114) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_286_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_286_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp115) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_291_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_291_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp132) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_generic_sincos_8_6_s_fu_296_ap_ce = 1'b1;
    end else begin
        grp_generic_sincos_8_6_s_fu_296_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_13_fu_611_p2 = ($signed(11'd16) + $signed(sext_ln1193_1_fu_607_p1));

assign add_ln1192_15_fu_968_p2 = ($signed(sext_ln1192_6_fu_964_p1) + $signed(ret_V_35_reg_1287_pp0_iter8_reg));

assign add_ln1192_22_fu_641_p2 = ($signed(10'd996) + $signed(r_V_s_fu_563_p3));

assign add_ln1192_23_fu_647_p2 = ($signed(add_ln1192_22_fu_641_p2) + $signed(lhs_V_fu_535_p3));

assign add_ln1192_24_fu_674_p2 = (11'd16 + r_V_19_fu_668_p2);

assign add_ln1192_2_fu_419_p2 = (sub_ln1192_3_fu_395_p2 + sub_ln1192_fu_413_p2);

assign add_ln1192_5_fu_447_p2 = (lhs_V_2_fu_387_p3 + mul_ln1192_3_fu_441_p2);

assign add_ln1192_7_fu_570_p2 = ($signed(10'd1020) + $signed(r_V_s_fu_563_p3));

assign add_ln1192_fu_831_p2 = (9'd15 + ret_V_28_fu_825_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp109 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp111 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp114 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp115 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp132 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp41 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp55 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp56 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp57 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp58 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp59 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp63 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp65 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp75 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp80 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp84 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10_ignore_call93 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call114 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call122 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call130 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call140 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call152 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call164 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call169 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call178 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call20 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call35 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call52 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call58 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call67 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call77 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call83 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0_ignore_call93 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call140 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call152 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call164 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call169 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call178 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call35 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call67 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call77 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call83 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8_ignore_call93 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1044_p0 = ($signed(mul_ln1192_1_fu_350_p0) * $signed(mul_ln1192_1_fu_350_p1));

assign grp_fu_1044_p2 = {{p_Val2_4_fu_356_p4}, {4'd0}};

assign grp_fu_1053_p0 = 12'd13;

assign grp_fu_1053_p1 = ($signed(mul_ln700_1_fu_513_p0) * $signed(mul_ln700_1_fu_513_p1));

assign grp_fu_1053_p2 = ($signed({{1'b0}, {12'd52}}) * $signed(mul_ln700_3_fu_519_p1));

assign grp_fu_1067_p0 = 12'd104;

assign grp_fu_1083_p0 = sext_ln1118_8_fu_710_p1;

assign grp_fu_1083_p1 = sext_ln1118_8_fu_710_p1;

assign grp_fu_1083_p2 = 10'd1012;

assign grp_fu_1092_p0 = sext_ln1118_fu_814_p1;

assign grp_fu_1092_p1 = sext_ln1118_fu_814_p1;

assign grp_fu_1092_p2 = 7'd124;

assign grp_fu_1100_p0 = 5'd26;

assign grp_fu_1108_p0 = r_V_6_fu_855_p1;

assign grp_fu_1108_p1 = r_V_6_fu_855_p1;

assign grp_fu_1126_p0 = 5'd28;

assign grp_fu_1142_p2 = 15'd31744;

assign grp_fu_1150_p2 = 14'd16128;

assign grp_generic_sincos_8_6_s_fu_221_in_V = {{x_V_in_sig[119:112]}};

assign grp_generic_sincos_8_6_s_fu_226_in_V = {{ret_V_26_fu_546_p2[9:2]}};

assign grp_generic_sincos_8_6_s_fu_251_in_V = {{add_ln1192_7_fu_570_p2[9:2]}};

assign grp_generic_sincos_8_6_s_fu_261_in_V = ($signed(8'd253) + $signed(p_Val2_12_reg_1159));

assign grp_generic_sincos_8_6_s_fu_266_in_V = ($signed(p_Val2_4_reg_1189) + $signed(p_Val2_12_reg_1159));

assign grp_generic_sincos_8_6_s_fu_271_in_V = {{add_ln1192_23_fu_647_p2[9:2]}};

assign grp_generic_sincos_8_6_s_fu_276_in_V = {{r_V_16_fu_727_p2[15:8]}};

assign grp_generic_sincos_8_6_s_fu_296_in_V = ($signed(8'd5) + $signed(p_Val2_s_reg_1168_pp0_iter2_reg));

assign lhs_V_2_fu_387_p3 = {{p_Val2_4_fu_356_p4}, {2'd0}};

assign lhs_V_4_fu_749_p1 = p_Val2_s_reg_1168_pp0_iter6_reg;

assign lhs_V_5_fu_858_p3 = {{ret_V_39_reg_1292}, {2'd0}};

assign lhs_V_7_fu_758_p3 = {{r_V_14_fu_752_p2}, {4'd0}};

assign lhs_V_fu_535_p3 = {{p_Val2_s_reg_1168}, {2'd0}};

assign mul_ln1118_3_fu_1075_p0 = sext_ln1118_7_fu_680_p1;

assign mul_ln1118_3_fu_1075_p1 = sext_ln1118_7_fu_680_p1;

assign mul_ln1118_fu_1061_p0 = sext_ln1118_5_fu_617_p1;

assign mul_ln1118_fu_1061_p1 = sext_ln1118_5_fu_617_p1;

assign mul_ln1192_1_fu_350_p0 = sext_ln1118_1_fu_332_p1;

assign mul_ln1192_1_fu_350_p1 = sext_ln1118_1_fu_332_p1;

assign mul_ln1192_3_fu_441_p0 = sext_ln1192_4_fu_401_p1;

assign mul_ln1192_3_fu_441_p1 = sext_ln1192_4_fu_401_p1;

assign mul_ln1192_3_fu_441_p2 = ($signed(mul_ln1192_3_fu_441_p0) * $signed(mul_ln1192_3_fu_441_p1));

assign mul_ln700_1_fu_513_p0 = sext_ln700_2_fu_509_p1;

assign mul_ln700_1_fu_513_p1 = sext_ln700_2_fu_509_p1;

assign mul_ln700_3_fu_519_p1 = sext_ln700_2_fu_509_p1;

assign p_Val2_12_fu_301_p4 = {{x_V_in_sig[31:24]}};

assign p_Val2_3_fu_322_p4 = {{x_V_in_sig[39:32]}};

assign p_Val2_4_fu_356_p4 = {{x_V_in_sig[127:120]}};

assign p_Val2_s_fu_311_p4 = {{x_V_in_sig[119:112]}};

assign r_V_13_fu_528_p3 = {{p_Val2_12_reg_1159}, {1'd0}};

assign r_V_14_fu_752_p2 = ($signed(9'd0) - $signed(lhs_V_4_fu_749_p1));

assign r_V_15_fu_590_p3 = {{p_Val2_s_reg_1168}, {1'd0}};

assign r_V_16_fu_727_p2 = ($signed(shl_ln1118_fu_722_p2) + $signed(mul_ln1118_reg_1235));

assign r_V_18_fu_992_p0 = r_V_8_fu_989_p1;

assign r_V_18_fu_992_p1 = r_V_8_fu_989_p1;

assign r_V_18_fu_992_p2 = ($signed(r_V_18_fu_992_p0) * $signed(r_V_18_fu_992_p1));

assign r_V_19_fu_668_p2 = ($signed(sext_ln1118_6_fu_664_p1) - $signed(sext_ln1118_4_fu_587_p1));

assign r_V_20_fu_694_p2 = (shl_ln1118_1_fu_684_p2 + shl_ln1118_2_fu_689_p2);

assign r_V_6_fu_855_p1 = outsin_V_6_reg_1281;

assign r_V_8_fu_989_p1 = $signed(outsin_V_9_reg_1327);

assign r_V_fu_916_p3 = {{add_ln1118_reg_1297}, {4'd0}};

assign r_V_s_fu_563_p3 = {{tmp_8_reg_1210}, {3'd0}};

assign ret_V_20_fu_886_p2 = ($signed(12'd4036) + $signed(ret_V_41_fu_881_p2));

assign ret_V_26_fu_546_p2 = ($signed(lhs_V_fu_535_p3) - $signed(sext_ln1193_fu_542_p1));

assign ret_V_28_fu_825_p2 = ($signed(sext_ln1192_2_fu_821_p1) - $signed(sext_ln1192_1_fu_818_p1));

assign ret_V_29_fu_425_p2 = (10'd12 + add_ln1192_2_fu_419_p2);

assign ret_V_31_fu_467_p2 = ($signed(10'd996) + $signed(sub_ln1192_1_fu_461_p2));

assign ret_V_33_fu_493_p2 = ($signed(10'd1004) + $signed(mul_ln1192_3_fu_441_p2));

assign ret_V_34_fu_781_p2 = ($signed(sext_ln728_1_fu_777_p1) + $signed(sext_ln703_3_fu_766_p1));

assign ret_V_35_fu_799_p2 = ($signed(sext_ln728_2_fu_795_p1) + $signed(ret_V_34_fu_781_p2));

assign ret_V_36_fu_601_p2 = ($signed(sext_ln703_4_fu_597_p1) - $signed(sext_ln1193_fu_542_p1));

assign ret_V_37_fu_973_p2 = ($signed(14'd16192) + $signed(add_ln1192_15_fu_968_p2));

assign ret_V_39_fu_808_p2 = ($signed(lhs_V_4_fu_749_p1) + $signed(rhs_V_6_fu_805_p1));

assign ret_V_41_fu_881_p2 = ($signed(sext_ln728_4_fu_877_p1) + $signed(grp_fu_1108_p3));

assign ret_V_42_fu_900_p2 = ($signed(14'd16128) - $signed(shl_ln1118_7_fu_892_p3));

assign ret_V_7_fu_845_p2 = ($signed(5'd28) + $signed(sext_ln703_1_fu_841_p1));

assign rhs_V_1_fu_453_p3 = {{p_Val2_12_fu_301_p4}, {2'd0}};

assign rhs_V_2_fu_770_p3 = {{tmp_3_reg_1183_pp0_iter6_reg}, {5'd0}};

assign rhs_V_3_fu_787_p1 = grp_generic_sincos_8_6_s_fu_221_ap_return;

assign rhs_V_3_fu_787_p3 = {{rhs_V_3_fu_787_p1}, {5'd0}};

assign rhs_V_4_fu_956_p3 = {{grp_generic_sincos_8_6_s_fu_276_ap_return}, {5'd0}};

assign rhs_V_6_fu_805_p1 = p_Val2_4_reg_1189_pp0_iter6_reg;

assign rhs_V_8_fu_869_p3 = {{grp_generic_sincos_8_6_s_fu_266_ap_return}, {2'd0}};

assign rhs_V_fu_930_p3 = {{outsin_V_14_reg_1307}, {10'd0}};

assign sext_ln1118_1_fu_332_p1 = p_Val2_3_fu_322_p4;

assign sext_ln1118_4_fu_587_p1 = p_Val2_s_reg_1168;

assign sext_ln1118_5_fu_617_p1 = $signed(add_ln1192_13_fu_611_p2);

assign sext_ln1118_6_fu_664_p1 = lhs_V_fu_535_p3;

assign sext_ln1118_7_fu_680_p1 = $signed(add_ln1192_24_fu_674_p2);

assign sext_ln1118_8_fu_710_p1 = p_Val2_12_reg_1159;

assign sext_ln1118_fu_814_p1 = $signed(grp_generic_sincos_8_6_s_fu_226_ap_return);

assign sext_ln1192_1_fu_818_p1 = p_Val2_3_reg_1178_pp0_iter7_reg;

assign sext_ln1192_2_fu_821_p1 = $signed(grp_generic_sincos_8_6_s_fu_231_ap_return);

assign sext_ln1192_3_fu_383_p1 = p_Val2_4_fu_356_p4;

assign sext_ln1192_4_fu_401_p1 = tmp_3_fu_336_p4;

assign sext_ln1192_6_fu_964_p1 = $signed(rhs_V_4_fu_956_p3);

assign sext_ln1193_1_fu_607_p1 = $signed(ret_V_36_fu_601_p2);

assign sext_ln1193_fu_542_p1 = $signed(r_V_13_fu_528_p3);

assign sext_ln700_2_fu_509_p1 = p_Val2_s_fu_311_p4;

assign sext_ln703_1_fu_841_p1 = $signed(grp_generic_sincos_8_6_s_fu_246_ap_return);

assign sext_ln703_3_fu_766_p1 = $signed(lhs_V_7_fu_758_p3);

assign sext_ln703_4_fu_597_p1 = $signed(r_V_15_fu_590_p3);

assign sext_ln728_1_fu_777_p1 = $signed(rhs_V_2_fu_770_p3);

assign sext_ln728_2_fu_795_p1 = $signed(rhs_V_3_fu_787_p3);

assign sext_ln728_4_fu_877_p1 = $signed(rhs_V_8_fu_869_p3);

assign shl_ln1118_1_fu_684_p2 = mul_ln1118_3_fu_1075_p2 << 16'd4;

assign shl_ln1118_2_fu_689_p2 = mul_ln1118_3_fu_1075_p2 << 16'd1;

assign shl_ln1118_7_fu_892_p3 = {{ret_V_20_fu_886_p2}, {2'd0}};

assign shl_ln1118_fu_722_p2 = mul_ln1118_reg_1235 << 16'd3;

assign shl_ln_fu_405_p3 = {{tmp_3_fu_336_p4}, {2'd0}};

assign sub_ln1192_1_fu_461_p2 = (add_ln1192_5_fu_447_p2 - rhs_V_1_fu_453_p3);

assign sub_ln1192_3_fu_395_p2 = ($signed(sext_ln1192_3_fu_383_p1) - $signed(lhs_V_2_fu_387_p3));

assign sub_ln1192_fu_413_p2 = ($signed(shl_ln_fu_405_p3) - $signed(sext_ln1192_4_fu_401_p1));

assign tmp_3_fu_336_p4 = {{x_V_in_sig[23:16]}};

assign tmp_fu_1013_p4 = {{grp_fu_1142_p3[14:8]}};

assign y_0_V = trunc_ln708_3_reg_1332;

assign y_1_V = $signed(tmp_fu_1013_p4);

assign y_2_V = trunc_ln708_9_reg_1342;

assign y_3_V = trunc_ln708_6_reg_1322_pp0_iter9_reg;

assign y_4_V = {{grp_fu_1150_p3[13:6]}};

always @ (posedge ap_clk) begin
    ret_V_35_reg_1287[3:0] <= 4'b0000;
    ret_V_35_reg_1287_pp0_iter8_reg[3:0] <= 4'b0000;
end

endmodule //myproject
