Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:04:52 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file operator_float_div7_timing_summary_routed.rpt -pb operator_float_div7_timing_summary_routed.pb -rpx operator_float_div7_timing_summary_routed.rpx -warn_on_violation
| Design       : operator_float_div7
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.284        0.000                      0                  509        0.081        0.000                      0                  509        0.850        0.000                       0                   356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.284        0.000                      0                  509        0.081        0.000                      0                  509        0.850        0.000                       0                   356  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 d_chunk_V_7_reg_629_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.481ns (21.688%)  route 1.737ns (78.312%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X13Y103        FDRE                                         r  d_chunk_V_7_reg_629_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_7_reg_629_reg[2]/Q
                         net (fo=1, routed)           0.686     1.627    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/d_chunk_V_7_reg_629_reg[2][1]
    SLICE_X15Y105        LUT6 (Prop_lut6_I2_O)        0.053     1.680 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_19/O
                         net (fo=1, routed)           0.232     1.912    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_19_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.053     1.965 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.334     2.299    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_15_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.352 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.485     2.837    grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/sel[2]
    SLICE_X16Y105        LUT6 (Prop_lut6_I2_O)        0.053     2.890 r  grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     2.890    grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0_n_0
    SLICE_X16Y105        FDRE                                         r  grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/ap_clk
    SLICE_X16Y105        FDRE                                         r  grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y105        FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div7_chunk_fu_102/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.890    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 d_chunk_V_7_reg_629_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.481ns (21.759%)  route 1.730ns (78.241%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X13Y102        FDRE                                         r  d_chunk_V_7_reg_629_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_7_reg_629_reg[0]/Q
                         net (fo=1, routed)           0.687     1.628    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/d_chunk_V_7_reg_629_reg[0][0]
    SLICE_X16Y105        LUT6 (Prop_lut6_I2_O)        0.053     1.681 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.237     1.917    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I5_O)        0.053     1.970 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_9/O
                         net (fo=1, routed)           0.314     2.284    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_9_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.337 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.492     2.830    grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/sel[0]
    SLICE_X16Y106        LUT6 (Prop_lut6_I0_O)        0.053     2.883 r  grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     2.883    grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1_n_0
    SLICE_X16Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/ap_clk
    SLICE_X16Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y106        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div7_chunk_fu_102/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.883    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 d_chunk_V_7_reg_629_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.202ns  (logic 0.481ns (21.848%)  route 1.721ns (78.152%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X13Y102        FDRE                                         r  d_chunk_V_7_reg_629_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_7_reg_629_reg[0]/Q
                         net (fo=1, routed)           0.687     1.628    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/d_chunk_V_7_reg_629_reg[0][0]
    SLICE_X16Y105        LUT6 (Prop_lut6_I2_O)        0.053     1.681 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_17/O
                         net (fo=1, routed)           0.237     1.917    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_17_n_0
    SLICE_X17Y106        LUT6 (Prop_lut6_I5_O)        0.053     1.970 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_9/O
                         net (fo=1, routed)           0.314     2.284    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_9_n_0
    SLICE_X16Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.337 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=4, routed)           0.483     2.821    grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/sel[0]
    SLICE_X16Y106        LUT6 (Prop_lut6_I0_O)        0.053     2.874 r  grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     2.874    grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/p_0_out
    SLICE_X16Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/ap_clk
    SLICE_X16Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y106        FDRE (Setup_fdre_C_D)        0.072     3.175    grp_lut_div7_chunk_fu_102/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -2.874    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 d_chunk_V_2_reg_604_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.428ns (19.536%)  route 1.763ns (80.464%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X13Y106        FDRE                                         r  d_chunk_V_2_reg_604_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_2_reg_604_reg[1]/Q
                         net (fo=1, routed)           0.681     1.622    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/d_chunk_V_2_reg_604_reg[2][0]
    SLICE_X15Y105        LUT6 (Prop_lut6_I0_O)        0.053     1.675 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.566     2.241    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_11_n_0
    SLICE_X16Y106        LUT6 (Prop_lut6_I2_O)        0.053     2.294 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.516     2.810    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/ap_CS_fsm_reg[18][0]
    SLICE_X16Y106        LUT6 (Prop_lut6_I1_O)        0.053     2.863 r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     2.863    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2_n_0
    SLICE_X16Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/ap_clk
    SLICE_X16Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y106        FDRE (Setup_fdre_C_D)        0.073     3.176    grp_lut_div7_chunk_fu_102/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.863    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 d_chunk_V_2_reg_604_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.128ns  (logic 0.428ns (20.115%)  route 1.700ns (79.885%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X13Y106        FDRE                                         r  d_chunk_V_2_reg_604_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_2_reg_604_reg[1]/Q
                         net (fo=1, routed)           0.681     1.622    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/d_chunk_V_2_reg_604_reg[2][0]
    SLICE_X15Y105        LUT6 (Prop_lut6_I0_O)        0.053     1.675 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=1, routed)           0.566     2.241    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_11_n_0
    SLICE_X16Y106        LUT6 (Prop_lut6_I2_O)        0.053     2.294 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=5, routed)           0.453     2.747    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X18Y106        LUT6 (Prop_lut6_I4_O)        0.053     2.800 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     2.800    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0__4_n_0
    SLICE_X18Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/ap_clk
    SLICE_X18Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X18Y106        FDRE (Setup_fdre_C_D)        0.071     3.174    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 0.435ns (21.211%)  route 1.616ns (78.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X14Y107        FDRE                                         r  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y107        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/Q
                         net (fo=41, routed)          1.616     2.570    operator_float_dicud_U10/din1_cast_array_reg[0][5][0]
    SLICE_X15Y100        LUT4 (Prop_lut4_I1_O)        0.153     2.723 r  operator_float_dicud_U10/dout_array_loop[1].dout_array[1][0]_i_1/O
                         net (fo=1, routed)           0.000     2.723    operator_float_dibkb_U9/dout_array_reg[0][6]_0[0]
    SLICE_X15Y100        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y100        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y100        FDRE (Setup_fdre_C_D)        0.035     3.138    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.723    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 d_chunk_V_7_reg_629_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.481ns (23.825%)  route 1.538ns (76.175%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X13Y103        FDRE                                         r  d_chunk_V_7_reg_629_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y103        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  d_chunk_V_7_reg_629_reg[2]/Q
                         net (fo=1, routed)           0.686     1.627    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/d_chunk_V_7_reg_629_reg[2][1]
    SLICE_X15Y105        LUT6 (Prop_lut6_I2_O)        0.053     1.680 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_19/O
                         net (fo=1, routed)           0.232     1.912    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_19_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I5_O)        0.053     1.965 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_15/O
                         net (fo=1, routed)           0.334     2.299    grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_15_n_0
    SLICE_X17Y105        LUT6 (Prop_lut6_I3_O)        0.053     2.352 r  grp_lut_div7_chunk_fu_102/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_3/O
                         net (fo=6, routed)           0.286     2.638    grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/ap_CS_fsm_reg[18][0]
    SLICE_X15Y106        LUT5 (Prop_lut5_I4_O)        0.053     2.691 r  grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     2.691    grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/g0_b0__3_n_0
    SLICE_X15Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/ap_clk
    SLICE_X15Y106        FDRE                                         r  grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X15Y106        FDRE (Setup_fdre_C_D)        0.035     3.138    grp_lut_div7_chunk_fu_102/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.691    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.437ns (21.248%)  route 1.620ns (78.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X10Y106        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.620     2.574    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[0]
    SLICE_X16Y103        LUT6 (Prop_lut6_I2_O)        0.155     2.729 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][19]_i_1/O
                         net (fo=1, routed)           0.000     2.729    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][19]_i_1_n_0
    SLICE_X16Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X16Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y103        FDRE (Setup_fdre_C_D)        0.073     3.176    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.437ns (21.591%)  route 1.587ns (78.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    operator_float_dibkb_U9/ap_clk
    SLICE_X10Y106        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y106        FDRE (Prop_fdre_C_Q)         0.282     0.954 r  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/Q
                         net (fo=50, routed)          1.587     2.541    operator_float_dicud_U10/dout_array_loop[1].din1_cast_array_reg[1][3]_0[0]
    SLICE_X14Y103        LUT6 (Prop_lut6_I2_O)        0.155     2.696 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][21]_i_1/O
                         net (fo=1, routed)           0.000     2.696    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][21]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    operator_float_dicud_U10/ap_clk
    SLICE_X14Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][21]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y103        FDRE (Setup_fdre_C_D)        0.073     3.176    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][21]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -2.696    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 new_exp_V_reg_499_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_1_reg_558_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        1.986ns  (logic 0.544ns (27.394%)  route 1.442ns (72.606%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.672     0.672    ap_clk
    SLICE_X14Y110        FDRE                                         r  new_exp_V_reg_499_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y110        FDRE (Prop_fdre_C_Q)         0.282     0.954 f  new_exp_V_reg_499_reg[7]/Q
                         net (fo=6, routed)           0.599     1.553    new_exp_V_reg_499_reg_n_0_[7]
    SLICE_X14Y111        LUT6 (Prop_lut6_I0_O)        0.156     1.709 r  p_Repl2_1_reg_558[2]_i_2/O
                         net (fo=8, routed)           0.455     2.164    p_Repl2_1_reg_558[2]_i_2_n_0
    SLICE_X13Y110        LUT5 (Prop_lut5_I4_O)        0.053     2.217 r  p_Repl2_1_reg_558[7]_i_2/O
                         net (fo=5, routed)           0.388     2.605    tmp_8_fu_275_p2
    SLICE_X13Y111        LUT6 (Prop_lut6_I1_O)        0.053     2.658 r  p_Repl2_1_reg_558[7]_i_1/O
                         net (fo=1, routed)           0.000     2.658    p_Repl2_1_reg_558[7]_i_1_n_0
    SLICE_X13Y111        FDRE                                         r  p_Repl2_1_reg_558_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=355, unset)          0.638     3.138    ap_clk
    SLICE_X13Y111        FDRE                                         r  p_Repl2_1_reg_558_reg[7]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X13Y111        FDRE (Setup_fdre_C_D)        0.035     3.138    p_Repl2_1_reg_558_reg[7]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.838%)  route 0.055ns (30.162%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dibkb_U9/ap_clk
    SLICE_X15Y104        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y104        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]/Q
                         net (fo=1, routed)           0.055     0.439    operator_float_dibkb_U9/dout_array_loop[1].dout_array_reg[1][2]
    SLICE_X14Y104        LUT6 (Prop_lut6_I5_O)        0.028     0.467 r  operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.467    operator_float_dibkb_U9/dout_array_loop[2].dout_array[2][2]_i_1__0_n_0
    SLICE_X14Y104        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dibkb_U9/ap_clk
    SLICE_X14Y104        FDRE                                         r  operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y104        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dibkb_U9/dout_array_loop[2].dout_array_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X15Y107        FDRE                                         r  ap_CS_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  ap_CS_fsm_reg[1]/Q
                         net (fo=13, routed)          0.067     0.450    ap_CS_fsm_state2
    SLICE_X15Y107        FDRE                                         r  ap_CS_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X15Y107        FDRE                                         r  ap_CS_fsm_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X15Y107        FDRE (Hold_fdre_C_D)         0.047     0.345    ap_CS_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 tmp_2_reg_578_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_588_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X13Y101        FDRE                                         r  tmp_2_reg_578_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y101        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_2_reg_578_reg[1]/Q
                         net (fo=1, routed)           0.081     0.465    tmp_2_reg_578[1]
    SLICE_X12Y101        LUT3 (Prop_lut3_I0_O)        0.028     0.493 r  xf_V_reg_588[1]_i_1/O
                         net (fo=1, routed)           0.000     0.493    xf_V_fu_316_p3[1]
    SLICE_X12Y101        FDRE                                         r  xf_V_reg_588_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X12Y101        FDRE                                         r  xf_V_reg_588_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_588_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_510_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X19Y103        FDRE                                         r  new_mant_V_1_reg_510_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_510_reg[12]/Q
                         net (fo=2, routed)           0.093     0.476    operator_float_dicud_U10/Q[12]
    SLICE_X18Y103        LUT3 (Prop_lut3_I0_O)        0.028     0.504 r  operator_float_dicud_U10/dout_array[0][12]_i_1/O
                         net (fo=1, routed)           0.000     0.504    operator_float_dicud_U10/SHIFT_LEFT[12]
    SLICE_X18Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X18Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][12]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y103        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.504    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 new_mant_V_1_reg_510_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.771%)  route 0.094ns (42.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X21Y103        FDRE                                         r  new_mant_V_1_reg_510_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y103        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  new_mant_V_1_reg_510_reg[0]/Q
                         net (fo=2, routed)           0.094     0.477    operator_float_dicud_U10/Q[0]
    SLICE_X20Y103        LUT3 (Prop_lut3_I0_O)        0.028     0.505 r  operator_float_dicud_U10/dout_array[0][0]_i_1/O
                         net (fo=1, routed)           0.000     0.505    operator_float_dicud_U10/SHIFT_LEFT[0]
    SLICE_X20Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X20Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_reg[0][0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X20Y103        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.716%)  route 0.094ns (42.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X15Y102        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y102        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][17]/Q
                         net (fo=3, routed)           0.094     0.477    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg_n_0_[1][17]
    SLICE_X14Y102        LUT6 (Prop_lut6_I3_O)        0.028     0.505 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][25]_i_1/O
                         net (fo=1, routed)           0.000     0.505    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][25]_i_1_n_0
    SLICE_X14Y102        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X14Y102        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y102        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][25]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.659%)  route 0.106ns (45.341%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    operator_float_dicud_U10/ap_clk
    SLICE_X17Y102        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y102        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  operator_float_dicud_U10/dout_array_loop[1].dout_array_reg[1][19]/Q
                         net (fo=2, routed)           0.106     0.489    operator_float_dicud_U10/dout_array_loop[1].dout_array_reg_n_0_[1][19]
    SLICE_X16Y103        LUT6 (Prop_lut6_I5_O)        0.028     0.517 r  operator_float_dicud_U10/dout_array_loop[2].dout_array[2][19]_i_1/O
                         net (fo=1, routed)           0.000     0.517    operator_float_dicud_U10/dout_array_loop[2].dout_array[2][19]_i_1_n_0
    SLICE_X16Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    operator_float_dicud_U10/ap_clk
    SLICE_X16Y103        FDRE                                         r  operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y103        FDRE (Hold_fdre_C_D)         0.087     0.385    operator_float_dicud_U10/dout_array_loop[2].dout_array_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 ap_CS_fsm_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            ap_CS_fsm_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.171ns (73.009%)  route 0.063ns (26.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X16Y107        FDRE                                         r  ap_CS_fsm_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y107        FDRE (Prop_fdre_C_Q)         0.107     0.390 r  ap_CS_fsm_reg[9]/Q
                         net (fo=2, routed)           0.063     0.453    grp_lut_div7_chunk_fu_102/Q[1]
    SLICE_X16Y107        LUT5 (Prop_lut5_I0_O)        0.064     0.517 r  grp_lut_div7_chunk_fu_102/ap_CS_fsm[10]_i_1/O
                         net (fo=1, routed)           0.000     0.517    ap_NS_fsm[10]
    SLICE_X16Y107        FDRE                                         r  ap_CS_fsm_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X16Y107        FDRE                                         r  ap_CS_fsm_reg[10]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y107        FDRE (Hold_fdre_C_D)         0.087     0.385    ap_CS_fsm_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.517    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 tmp_13_reg_583_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_588_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.692%)  route 0.110ns (46.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X11Y101        FDRE                                         r  tmp_13_reg_583_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y101        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  tmp_13_reg_583_reg[6]/Q
                         net (fo=1, routed)           0.110     0.494    tmp_13_reg_583[6]
    SLICE_X12Y101        LUT3 (Prop_lut3_I2_O)        0.028     0.522 r  xf_V_reg_588[6]_i_1/O
                         net (fo=1, routed)           0.000     0.522    xf_V_fu_316_p3[6]
    SLICE_X12Y101        FDRE                                         r  xf_V_reg_588_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X12Y101        FDRE                                         r  xf_V_reg_588_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y101        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_588_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tmp_13_reg_583_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            xf_V_reg_588_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.146ns (59.389%)  route 0.100ns (40.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.283     0.283    ap_clk
    SLICE_X14Y105        FDRE                                         r  tmp_13_reg_583_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  tmp_13_reg_583_reg[22]/Q
                         net (fo=1, routed)           0.100     0.501    tmp_13_reg_583[22]
    SLICE_X14Y106        LUT3 (Prop_lut3_I2_O)        0.028     0.529 r  xf_V_reg_588[22]_i_1/O
                         net (fo=1, routed)           0.000     0.529    xf_V_fu_316_p3[22]
    SLICE_X14Y106        FDRE                                         r  xf_V_reg_588_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=355, unset)          0.298     0.298    ap_clk
    SLICE_X14Y106        FDRE                                         r  xf_V_reg_588_reg[22]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y106        FDRE (Hold_fdre_C_D)         0.087     0.385    xf_V_reg_588_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X19Y103  new_mant_V_1_reg_510_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X21Y103  new_mant_V_1_reg_510_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y106  operator_float_dibkb_U9/din1_cast_array_reg[0][2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y106  operator_float_dibkb_U9/din1_cast_array_reg[0][3]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y107  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X14Y107  operator_float_dibkb_U9/din1_cast_array_reg[0][5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X10Y106  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X12Y108  operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][1]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y107  ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.500       1.750      SLICE_X15Y102  ap_CS_fsm_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X19Y103  new_mant_V_1_reg_510_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X21Y103  new_mant_V_1_reg_510_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y106  operator_float_dibkb_U9/din1_cast_array_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y106  operator_float_dibkb_U9/din1_cast_array_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y107  operator_float_dibkb_U9/din1_cast_array_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X14Y107  operator_float_dibkb_U9/din1_cast_array_reg[0][5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X10Y106  operator_float_dibkb_U9/dout_array_loop[1].din1_cast_array_reg[1][2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X12Y108  operator_float_dibkb_U9/dout_array_loop[2].din1_cast_array_reg[2][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y107  ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         1.250       0.850      SLICE_X15Y102  ap_CS_fsm_reg[8]/C
High Pulse Width  Slow    FDSE/C   n/a            0.350         1.250       0.900      SLICE_X16Y107  ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X16Y107  ap_CS_fsm_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y107  ap_CS_fsm_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y107  ap_CS_fsm_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y106  ap_CS_fsm_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X14Y104  ap_CS_fsm_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X20Y106  ap_CS_fsm_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X18Y105  ap_CS_fsm_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y106  ap_CS_fsm_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         1.250       0.900      SLICE_X21Y106  ap_CS_fsm_reg[18]/C



