$date
	Sun Feb  8 22:58:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FA_tb $end
$var wire 2 ! expected [1:0] $end
$var wire 1 " S $end
$var wire 1 # P $end
$var wire 1 $ Cout $end
$var reg 1 % Cin $end
$var reg 1 & a $end
$var reg 1 ' b $end
$scope module dut $end
$var wire 1 % Cin $end
$var wire 1 $ Cout $end
$var wire 1 # P $end
$var wire 1 " S $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( naCin $end
$var wire 1 ) nab $end
$var wire 1 * nbCin $end
$var parameter 32 + nand_d $end
$var parameter 32 , xor_d $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 ,
b1 +
$end
#0
$dumpvars
x*
x)
x(
0'
0&
0%
x$
x#
x"
b0 !
$end
#1
0#
1)
1(
1*
#2
0"
0$
#3
b1 !
1%
#4
1"
#6
b1 !
1'
0%
#7
1#
0"
#8
1"
#9
b10 !
1%
#10
0"
0*
#11
1$
#12
b1 !
1&
0'
0%
#13
1"
1*
#14
0$
#15
b10 !
1%
#16
0"
0(
#17
1$
#18
b10 !
1'
0%
#19
0#
0)
1"
1(
#20
0"
#21
b11 !
1%
#22
1"
0(
0*
#24
b0 !
0&
0'
0%
