Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Dec 20 16:53:14 2018
| Host         : hummingbird.cis.nagasaki-u.ac.jp running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file kc705sitcp_timing_summary_routed.rpt -rpx kc705sitcp_timing_summary_routed.rpx
| Design       : kc705sitcp
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.545      -71.280                     48                 8820       -0.055       -0.066                      2                 8814        1.100        0.000                       0                  4757  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
GMII_RX_CLK      {0.000 4.000}        8.000           125.000         
GMII_TX_CLK      {0.000 20.000}       40.000          25.000          
SYSCLK_200MP_IN  {0.000 2.500}        5.000           200.000         
  CLK_125M       {0.000 4.000}        8.000           125.000         
  PLL_CLKFB      {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK           -0.046       -0.046                      1                  634        0.075        0.000                      0                  634        3.600        0.000                       0                   343  
GMII_TX_CLK           37.874        0.000                      0                  417        0.092        0.000                      0                  417       19.358        0.000                       0                   283  
SYSCLK_200MP_IN        0.736        0.000                      0                 6934        0.067        0.000                      0                 6934        1.100        0.000                       0                  4127  
  CLK_125M             5.845        0.000                      0                  417        0.092        0.000                      0                  417        3.358        0.000                       0                   284  
  PLL_CLKFB                                                                                                                                                        3.929        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
SYSCLK_200MP_IN   GMII_RX_CLK            -0.906       -7.385                      9                    9        0.065        0.000                      0                    9  
GMII_RX_CLK       GMII_TX_CLK             1.337        0.000                      0                   19        2.341        0.000                      0                   19  
SYSCLK_200MP_IN   GMII_TX_CLK            -1.799      -29.900                     23                   23        2.265        0.000                      0                   23  
input port clock  SYSCLK_200MP_IN         6.390        0.000                      0                    2        0.695        0.000                      0                    2  
GMII_RX_CLK       SYSCLK_200MP_IN        -0.518       -5.076                     12                   13        0.113        0.000                      0                   12  
GMII_TX_CLK       SYSCLK_200MP_IN         3.706        0.000                      0                    3        0.068        0.000                      0                    3  
CLK_125M          SYSCLK_200MP_IN        -3.545      -10.589                      3                    3        1.473        0.000                      0                    3  
GMII_RX_CLK       CLK_125M                4.304        0.000                      0                   19       -0.055       -0.066                      2                   19  
SYSCLK_200MP_IN   CLK_125M               -2.594      -48.184                     23                   23        0.698        0.000                      0                   23  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  SYSCLK_200MP_IN    SYSCLK_200MP_IN          0.491        0.000                      0                  778        0.289        0.000                      0                  778  
**default**        CLK_125M                                    0.115        0.000                      0                   10                                                                        
**default**        GMII_TX_CLK                                22.444        0.000                      0                    9        3.576        0.000                      0                    9  
**default**        SYSCLK_200MP_IN                             5.036        0.000                      0                    5                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            1  Failing Endpoint ,  Worst Slack       -0.046ns,  Total Violation       -0.046ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.046ns  (required time - arrival time)
  Source:                 GMII_RXD[1]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 1.237ns (17.839%)  route 5.698ns (82.162%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U25                                               0.000     5.500 r  GMII_RXD[1] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[1]
    U25                  IBUF (Prop_ibuf_I_O)         1.237     6.737 r  GMII_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           5.698    12.435    SiTCP/SiTCP/GMII_RXD[1]
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.031    12.389    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                 -0.046    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 GMII_RX_DV
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.262ns (19.026%)  route 5.370ns (80.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R28                                               0.000     5.500 r  GMII_RX_DV (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_DV
    R28                  IBUF (Prop_ibuf_I_O)         1.262     6.762 r  GMII_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           5.370    12.132    SiTCP/SiTCP/GMII_RX_DV
    SLICE_X1Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)       -0.022    12.398    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.132    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 GMII_RXD[6]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.251ns (19.091%)  route 5.301ns (80.909%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T26                                               0.000     5.500 r  GMII_RXD[6] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[6]
    T26                  IBUF (Prop_ibuf_I_O)         1.251     6.751 r  GMII_RXD_IBUF[6]_inst/O
                         net (fo=1, routed)           5.301    12.052    SiTCP/SiTCP/GMII_RXD[6]
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.031    12.389    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_6
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 GMII_RXD[5]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 1.254ns (19.285%)  route 5.249ns (80.715%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T27                                               0.000     5.500 r  GMII_RXD[5] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[5]
    T27                  IBUF (Prop_ibuf_I_O)         1.254     6.754 r  GMII_RXD_IBUF[5]_inst/O
                         net (fo=1, routed)           5.249    12.003    SiTCP/SiTCP/GMII_RXD[5]
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)       -0.022    12.398    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_5
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -12.003    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.413ns  (required time - arrival time)
  Source:                 GMII_RXD[3]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.476ns  (logic 1.255ns (19.372%)  route 5.221ns (80.628%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U28                                               0.000     5.500 r  GMII_RXD[3] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[3]
    U28                  IBUF (Prop_ibuf_I_O)         1.255     6.755 r  GMII_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           5.221    11.976    SiTCP/SiTCP/GMII_RXD[3]
    SLICE_X1Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X1Y128         FDRE (Setup_fdre_C_D)       -0.031    12.389    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         12.389    
                         arrival time                         -11.976    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 GMII_RXD[4]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.203ns (18.800%)  route 5.197ns (81.200%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    R19                                               0.000     5.500 r  GMII_RXD[4] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[4]
    R19                  IBUF (Prop_ibuf_I_O)         1.203     6.703 r  GMII_RXD_IBUF[4]_inst/O
                         net (fo=1, routed)           5.197    11.900    SiTCP/SiTCP/GMII_RXD[4]
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.392    12.467    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4/C
                         clock pessimism              0.000    12.467    
                         clock uncertainty           -0.035    12.432    
    SLICE_X0Y147         FDRE (Setup_fdre_C_D)       -0.010    12.422    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_4
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                         -11.900    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.658ns  (required time - arrival time)
  Source:                 GMII_RXD[0]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.274ns (20.410%)  route 4.966ns (79.590%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    U30                                               0.000     5.500 r  GMII_RXD[0] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[0]
    U30                  IBUF (Prop_ibuf_I_O)         1.274     6.774 r  GMII_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           4.966    11.740    SiTCP/SiTCP/GMII_RXD[0]
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.022    12.398    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                  0.658    

Slack (MET) :             0.866ns  (required time - arrival time)
  Source:                 GMII_RX_ER
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 1.240ns (20.539%)  route 4.796ns (79.461%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        4.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 12.455 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  GMII_RX_ER (IN)
                         net (fo=0)                   0.000     5.500    GMII_RX_ER
    V26                  IBUF (Prop_ibuf_I_O)         1.240     6.740 r  GMII_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           4.796    11.535    SiTCP/SiTCP/GMII_RX_ER
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    10.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    11.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.380    12.455    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y121         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    12.455    
                         clock uncertainty           -0.035    12.420    
    SLICE_X0Y121         FDRE (Setup_fdre_C_D)       -0.019    12.401    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         12.401    
                         arrival time                         -11.535    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.964ns  (required time - arrival time)
  Source:                 GMII_RXD[7]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.745ns  (logic 0.822ns (21.950%)  route 2.923ns (78.050%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.237ns = ( 10.237 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T28                                               0.000     5.500 r  GMII_RXD[7] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[7]
    T28                  IBUF (Prop_ibuf_I_O)         0.822     6.322 r  GMII_RXD_IBUF[7]_inst/O
                         net (fo=1, routed)           2.923     9.245    SiTCP/SiTCP/GMII_RXD[7]
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.666    10.237    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y128         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7/C
                         clock pessimism              0.000    10.237    
                         clock uncertainty           -0.035    10.202    
    SLICE_X0Y128         FDRE (Setup_fdre_C_D)        0.007    10.209    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_7
  -------------------------------------------------------------------
                         required time                         10.209    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  0.964    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 GMII_RXD[2]
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (GMII_RX_CLK rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.623ns  (logic 0.795ns (21.946%)  route 2.828ns (78.054%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 10.236 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    T25                                               0.000     5.500 r  GMII_RXD[2] (IN)
                         net (fo=0)                   0.000     5.500    GMII_RXD[2]
    T25                  IBUF (Prop_ibuf_I_O)         0.795     6.295 r  GMII_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           2.828     9.123    SiTCP/SiTCP/GMII_RXD[2]
    SLICE_X0Y122         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     8.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     8.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     9.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.665    10.236    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y122         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    10.236    
                         clock uncertainty           -0.035    10.201    
    SLICE_X0Y122         FDRE (Setup_fdre_C_D)        0.006    10.207    SiTCP/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         10.207    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                  1.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.107ns (49.430%)  route 0.109ns (50.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.107     2.355 r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxData_1/Q
                         net (fo=11, routed)          0.109     2.465    SiTCP/SiTCP/GMII/GMII_RXCNT/rxData[1]
    SLICE_X5Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.824     2.634    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y150         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1/C
                         clock pessimism             -0.247     2.387    
    SLICE_X5Y150         FDRE (Hold_fdre_C_D)         0.002     2.389    SiTCP/SiTCP/GMII/GMII_RXCNT/dlyRxData_1
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.100     2.343 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_1/Q
                         net (fo=1, routed)           0.055     2.398    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[1]
    SLICE_X2Y135         LUT3 (Prop_lut3_I1_O)        0.028     2.426 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT41/O
                         net (fo=1, routed)           0.000     2.426    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[1]
    SLICE_X2Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.891     2.701    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                         clock pessimism             -0.447     2.254    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.087     2.341    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_1
  -------------------------------------------------------------------
                         required time                         -2.341    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.146ns (32.592%)  route 0.302ns (67.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.592     2.163    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y152        FDRE (Prop_fdre_C_Q)         0.118     2.281 r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/Q
                         net (fo=1, routed)           0.302     2.583    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
    SLICE_X5Y148         LUT4 (Prop_lut4_I1_O)        0.028     2.611 r  SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb_rstpot/O
                         net (fo=1, routed)           0.000     2.611    SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb_rstpot
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y148         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb/C
                         clock pessimism             -0.247     2.459    
    SLICE_X5Y148         FDRE (Hold_fdre_C_D)         0.060     2.519    SiTCP/SiTCP/GMII/GMII_RXCNT/macCntrlEnb
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.424%)  route 0.197ns (60.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/Q
                         net (fo=9, routed)           0.197     2.543    SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[3]
    SLICE_X6Y152         LUT3 (Prop_lut3_I0_O)        0.028     2.571 r  SiTCP/SiTCP/GMII/GMII_RXCNT/mux1011/O
                         net (fo=1, routed)           0.000     2.571    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[7]_rxData[7]_mux_210_OUT[2]
    SLICE_X6Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.824     2.634    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X6Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2/C
                         clock pessimism             -0.247     2.387    
    SLICE_X6Y152         FDRE (Hold_fdre_C_D)         0.087     2.474    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_2
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.416%)  route 0.054ns (29.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.242ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.671     2.242    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y137         FDRE (Prop_fdre_C_Q)         0.100     2.342 r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr_6/Q
                         net (fo=1, routed)           0.054     2.396    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[6]
    SLICE_X5Y137         LUT3 (Prop_lut3_I1_O)        0.028     2.424 r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT91/O
                         net (fo=1, routed)           0.000     2.424    SiTCP/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[6]
    SLICE_X5Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.891     2.701    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_6/C
                         clock pessimism             -0.448     2.253    
    SLICE_X5Y137         FDRE (Hold_fdre_C_D)         0.061     2.314    SiTCP/SiTCP/GMII/GMII_RXBUF/wrAddrData_6
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_23/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.423%)  route 0.059ns (31.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.621     2.192    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y158         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y158         FDSE (Prop_fdse_C_Q)         0.100     2.292 r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_23/Q
                         net (fo=2, routed)           0.059     2.351    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[23]
    SLICE_X5Y158         LUT3 (Prop_lut3_I0_O)        0.028     2.379 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd31b[7]_fcsCal[23]_XOR_91_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.379    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd31b[7]_fcsCal[23]_XOR_91_o
    SLICE_X5Y158         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y158         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31/C
                         clock pessimism             -0.429     2.203    
    SLICE_X5Y158         FDSE (Hold_fdse_C_D)         0.061     2.264    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_31
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/rxLxFRcvd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.311%)  route 0.059ns (31.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.707ns
    Source Clock Delay      (SCD):    2.248ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.677     2.248    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X0Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y147         FDRE (Prop_fdre_C_Q)         0.100     2.348 r  SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData_3/Q
                         net (fo=9, routed)           0.059     2.408    SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[3]
    SLICE_X1Y147         LUT4 (Prop_lut4_I0_O)        0.028     2.436 r  SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[3]_PWR_11_o_equal_21_o<3>1/O
                         net (fo=1, routed)           0.000     2.436    SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxData[3]_PWR_11_o_equal_21_o
    SLICE_X1Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLxFRcvd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.897     2.707    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X1Y147         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/rxLxFRcvd/C
                         clock pessimism             -0.448     2.259    
    SLICE_X1Y147         FDRE (Hold_fdre_C_D)         0.061     2.320    SiTCP/SiTCP/GMII/GMII_RXCNT/rxLxFRcvd
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/D
                            (rising edge-triggered cell FDSE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.490%)  route 0.062ns (32.510%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.632ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.621     2.192    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y157         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y157         FDSE (Prop_fdse_C_Q)         0.100     2.292 r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_16/Q
                         net (fo=2, routed)           0.062     2.354    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal[16]
    SLICE_X5Y157         LUT6 (Prop_lut6_I0_O)        0.028     2.382 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd24b[7]_fcsCal[16]_XOR_98_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.382    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsAnd24b[7]_fcsCal[16]_XOR_98_o
    SLICE_X5Y157         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.822     2.632    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y157         FDSE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24/C
                         clock pessimism             -0.429     2.203    
    SLICE_X5Y157         FDSE (Hold_fdse_C_D)         0.061     2.264    SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_24
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.382    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/ipPrtclLd/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.223%)  route 0.088ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.706ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.676     2.247    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y144         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y144         FDRE (Prop_fdre_C_Q)         0.100     2.347 f  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt_4/Q
                         net (fo=9, routed)           0.088     2.435    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[4]
    SLICE_X2Y144         LUT6 (Prop_lut6_I0_O)        0.028     2.463 r  SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero_payNblCunt[6]_AND_97_o2/O
                         net (fo=1, routed)           0.000     2.463    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblZero_payNblCunt[6]_AND_97_o
    SLICE_X2Y144         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipPrtclLd/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.896     2.706    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y144         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/ipPrtclLd/C
                         clock pessimism             -0.448     2.258    
    SLICE_X2Y144         FDRE (Hold_fdre_C_D)         0.087     2.345    SiTCP/SiTCP/GMII/GMII_RXCNT/ipPrtclLd
  -------------------------------------------------------------------
                         required time                         -2.345    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.828%)  route 0.193ns (60.172%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y149         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y149         FDRE (Prop_fdre_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk_3/Q
                         net (fo=9, routed)           0.193     2.540    SiTCP/SiTCP/GMII/GMII_RXCNT/typeMcChk[3]
    SLICE_X5Y152         LUT3 (Prop_lut3_I0_O)        0.028     2.568 r  SiTCP/SiTCP/GMII/GMII_RXCNT/mux1311/O
                         net (fo=1, routed)           0.000     2.568    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm[7]_rxData[7]_mux_210_OUT[5]
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.824     2.634    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_5/C
                         clock pessimism             -0.247     2.387    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.060     2.447    SiTCP/SiTCP/GMII/GMII_RXCNT/macFlowPrm_5
  -------------------------------------------------------------------
                         required time                         -2.447    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { GMII_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         8.000       6.161      RAMB36_X0Y28   SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         8.000       6.591      BUFGCTRL_X0Y2  GMII_RX_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X1Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X7Y135   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X3Y140   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            0.750         8.000       7.250      SLICE_X5Y138   SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X4Y144   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y140   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X5Y142   SiTCP/SiTCP/GMII/GMII_RXCNT/muxTim/C
Min Period        n/a     FDRE/C              n/a            0.750         8.000       7.250      SLICE_X6Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X1Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y144   SiTCP/SiTCP/GMII/GMII_RXCNT/muxEow/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y140   SiTCP/SiTCP/GMII/GMII_RXBUF/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y142   SiTCP/SiTCP/GMII/GMII_RXCNT/muxTim/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X6Y143   SiTCP/SiTCP/GMII/GMII_RXCNT/orData_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X5Y146   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacPause/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X4Y155   SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_15/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_11/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_11/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X3Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X1Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_13/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y158   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_14/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X2Y158   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_14/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         4.000       3.650      SLICE_X4Y157   SiTCP/SiTCP/GMII/GMII_RXCNT/fcsCal_15/C



---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       37.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.874ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.345ns (16.284%)  route 1.774ns (83.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 43.926 - 40.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     4.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     4.542 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     5.634    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     5.677 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.682     6.359    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X10Y180        LUT6 (Prop_lut6_I2_O)        0.043     6.402 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     6.402    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X10Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.158    43.926    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.320    44.246    
                         clock uncertainty           -0.035    44.211    
    SLICE_X10Y180        FDCE (Setup_fdce_C_D)        0.065    44.276    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         44.276    
                         arrival time                          -6.402    
  -------------------------------------------------------------------
                         slack                                 37.874    

Slack (MET) :             37.883ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.345ns (16.346%)  route 1.766ns (83.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.926ns = ( 43.926 - 40.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     4.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     4.542 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     5.634    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     5.677 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.674     6.351    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X10Y181        LUT6 (Prop_lut6_I4_O)        0.043     6.394 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     6.394    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X10Y181        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.158    43.926    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y181        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.320    44.246    
                         clock uncertainty           -0.035    44.211    
    SLICE_X10Y181        FDCE (Setup_fdce_C_D)        0.066    44.277    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         44.277    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                 37.883    

Slack (MET) :             37.910ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.345ns (19.976%)  route 1.382ns (80.024%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.944ns = ( 43.944 - 40.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.259     4.546 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           0.691     5.237    SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X4Y176         LUT2 (Prop_lut2_I1_O)        0.043     5.280 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.349     5.629    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X5Y176         LUT3 (Prop_lut3_I1_O)        0.043     5.672 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.342     6.014    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.176    43.944    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.343    44.287    
                         clock uncertainty           -0.035    44.252    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.924    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.924    
                         arrival time                          -6.014    
  -------------------------------------------------------------------
                         slack                                 37.910    

Slack (MET) :             37.929ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.440ns (21.661%)  route 1.591ns (78.339%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     4.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     4.542 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.015     5.557    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X10Y179        LUT2 (Prop_lut2_I1_O)        0.047     5.604 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.576     6.180    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X11Y179        LUT6 (Prop_lut6_I3_O)        0.134     6.314 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047628/O
                         net (fo=1, routed)           0.000     6.314    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[5]
    SLICE_X11Y179        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y179        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/C
                         clock pessimism              0.320    44.245    
                         clock uncertainty           -0.035    44.210    
    SLICE_X11Y179        FDCE (Setup_fdce_C_D)        0.034    44.244    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5
  -------------------------------------------------------------------
                         required time                         44.244    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 37.929    

Slack (MET) :             37.931ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.345ns (19.542%)  route 1.420ns (80.458%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 43.942 - 40.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDCE (Prop_fdce_C_Q)         0.259     4.546 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.425     4.971    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X14Y178        LUT2 (Prop_lut2_I0_O)        0.043     5.014 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.463     5.477    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X14Y177        LUT4 (Prop_lut4_I2_O)        0.043     5.520 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.532     6.052    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X1Y71         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.174    43.942    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X1Y71         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.262    
                         clock uncertainty           -0.035    44.227    
    RAMB18_X1Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.984    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.984    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                 37.931    

Slack (MET) :             37.955ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.345ns (19.801%)  route 1.397ns (80.199%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 43.942 - 40.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDCE (Prop_fdce_C_Q)         0.259     4.546 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.425     4.971    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X14Y178        LUT2 (Prop_lut2_I0_O)        0.043     5.014 f  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.451     5.465    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X15Y177        LUT4 (Prop_lut4_I2_O)        0.043     5.508 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.521     6.029    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.174    43.942    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.262    
                         clock uncertainty           -0.035    44.227    
    RAMB18_X1Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    43.984    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.984    
                         arrival time                          -6.029    
  -------------------------------------------------------------------
                         slack                                 37.955    

Slack (MET) :             37.960ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.309ns (18.657%)  route 1.347ns (81.343%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 43.942 - 40.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     4.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y175        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDCE (Prop_fdce_C_Q)         0.223     4.506 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.566     5.072    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    SLICE_X16Y177        LUT6 (Prop_lut6_I0_O)        0.043     5.115 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.367     5.481    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X17Y177        LUT2 (Prop_lut2_I1_O)        0.043     5.524 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.415     5.939    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.174    43.942    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.320    44.262    
                         clock uncertainty           -0.035    44.227    
    RAMB18_X1Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    43.899    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.899    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                 37.960    

Slack (MET) :             37.979ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.345ns (17.446%)  route 1.633ns (82.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 43.923 - 40.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.282     4.284    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_fdre_C_Q)         0.259     4.543 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           0.880     5.423    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X8Y178         LUT2 (Prop_lut2_I1_O)        0.043     5.466 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          0.753     6.219    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X11Y178        LUT6 (Prop_lut6_I2_O)        0.043     6.262 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476171/O
                         net (fo=1, routed)           0.000     6.262    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[24]
    SLICE_X11Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.155    43.923    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
                         clock pessimism              0.320    44.243    
                         clock uncertainty           -0.035    44.208    
    SLICE_X11Y178        FDCE (Setup_fdce_C_D)        0.033    44.241    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24
  -------------------------------------------------------------------
                         required time                         44.241    
                         arrival time                          -6.262    
  -------------------------------------------------------------------
                         slack                                 37.979    

Slack (MET) :             37.982ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.345ns (17.168%)  route 1.665ns (82.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     4.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     4.542 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     5.634    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     5.677 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.573     6.250    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X8Y180         LUT6 (Prop_lut6_I3_O)        0.043     6.293 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476191/O
                         net (fo=1, routed)           0.000     6.293    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[26]
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                         clock pessimism              0.320    44.245    
                         clock uncertainty           -0.035    44.210    
    SLICE_X8Y180         FDCE (Setup_fdce_C_D)        0.065    44.275    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
  -------------------------------------------------------------------
                         required time                         44.275    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                 37.982    

Slack (MET) :             37.991ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (GMII_TX_CLK rise@40.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.345ns (17.237%)  route 1.657ns (82.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns = ( 43.925 - 40.000 ) 
    Source Clock Delay      (SCD):    4.283ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     4.283    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     4.542 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     5.634    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     5.677 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.565     6.242    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X8Y180         LUT6 (Prop_lut6_I4_O)        0.043     6.285 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     6.285    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.157    43.925    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism              0.320    44.245    
                         clock uncertainty           -0.035    44.210    
    SLICE_X8Y180         FDCE (Setup_fdce_C_D)        0.066    44.276    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         44.276    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                 37.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.395%)  route 0.198ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.579     1.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.118     2.105 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/Q
                         net (fo=5, routed)           0.198     2.302    SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[1]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.424     2.027    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.210    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.764%)  route 0.203ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.118     2.107 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/Q
                         net (fo=5, routed)           0.203     2.310    SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[9]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.807     2.452    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.424     2.027    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.210    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.310    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.100     2.089 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     2.144    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.780     2.425    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.436     1.989    
    SLICE_X9Y178         FDRE (Hold_fdre_C_D)         0.047     2.036    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     1.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.100     2.091 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/Q
                         net (fo=1, routed)           0.055     2.146    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[2]
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.782     2.427    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                         clock pessimism             -0.436     1.991    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.047     2.038    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2
  -------------------------------------------------------------------
                         required time                         -2.038    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.653%)  route 0.179ns (66.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.091     2.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/Q
                         net (fo=1, routed)           0.179     2.259    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[6]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     2.455    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.424     2.030    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.119     2.149    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.579     1.987    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y173        FDRE (Prop_fdre_C_Q)         0.100     2.087 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/Q
                         net (fo=1, routed)           0.081     2.167    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[1]
    SLICE_X12Y173        LUT3 (Prop_lut3_I1_O)        0.028     2.195 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT31/O
                         net (fo=1, routed)           0.000     2.195    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[1]
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     2.421    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/C
                         clock pessimism             -0.423     1.998    
    SLICE_X12Y173        FDRE (Hold_fdre_C_D)         0.087     2.085    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     1.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.100     2.091 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     2.146    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.782     2.427    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.436     1.991    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.044     2.035    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -2.035    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.325%)  route 0.191ns (67.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.091     2.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/Q
                         net (fo=1, routed)           0.191     2.270    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[5]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     2.455    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.424     2.030    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.119     2.149    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.623     2.031    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y151         FDCE (Prop_fdce_C_Q)         0.100     2.131 r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/Q
                         net (fo=2, routed)           0.066     2.196    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe[0]
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
                         clock pessimism             -0.438     2.031    
    SLICE_X4Y151         FDCE (Hold_fdce_C_D)         0.044     2.075    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.118ns (34.622%)  route 0.223ns (65.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.405ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.582     1.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_fdre_C_Q)         0.118     2.108 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.223     2.331    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     2.455    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.405     2.049    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     2.204    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.331    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { GMII_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         40.000      37.905     RAMB18_X0Y70   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X0Y70   SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X1Y70   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         40.000      38.161     RAMB18_X1Y71   SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.409         40.000      38.592     BUFGCTRL_X0Y1  GMIIMUX/I0
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y168  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y164  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y170  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y171  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Min Period        n/a     FDRE/C              n/a            1.070         40.000      38.930     OLOGIC_X0Y179  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y176  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y176  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X15Y177  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_0/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X15Y177  SiTCP/SiTCP/GMII/GMII_TXBUF/trnsActDly_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         20.000      19.600     SLICE_X3Y152   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseLd_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X5Y176   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X7Y176   SiTCP/SiTCP/GMII/GMII_TXCNT/memLen_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X9Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         20.000      19.600     SLICE_X9Y180   SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         20.000      19.600     SLICE_X0Y167   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_0/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y176  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X10Y176  SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X3Y160   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y151   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_0/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y151   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X5Y151   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y151   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseExe_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y156   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         20.000      19.650     SLICE_X2Y156   SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
High Pulse Width  Slow    FDCE/C              n/a            0.350         20.000      19.650     SLICE_X4Y151   SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        0.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 0.204ns (4.811%)  route 4.036ns (95.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 9.390 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.275     4.573    SiTCP/SiTCP/CLK
    SLICE_X36Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y170        FDRE (Prop_fdre_C_Q)         0.204     4.777 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          4.036     8.813    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X14Y135        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.331     9.390    SiTCP/SiTCP/CLK
    SLICE_X14Y135        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2/C
                         clock pessimism              0.251     9.642    
                         clock uncertainty           -0.035     9.606    
    SLICE_X14Y135        FDCE (Setup_fdce_C_D)       -0.057     9.549    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX26Data_2
  -------------------------------------------------------------------
                         required time                          9.549    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX24Data_2/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.204ns (4.910%)  route 3.950ns (95.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 9.391 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.275     4.573    SiTCP/SiTCP/CLK
    SLICE_X36Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y170        FDRE (Prop_fdre_C_Q)         0.204     4.777 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          3.950     8.727    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X14Y136        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX24Data_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.332     9.391    SiTCP/SiTCP/CLK
    SLICE_X14Y136        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX24Data_2/C
                         clock pessimism              0.251     9.643    
                         clock uncertainty           -0.035     9.607    
    SLICE_X14Y136        FDCE (Setup_fdce_C_D)       -0.063     9.544    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX24Data_2
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.903ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.204ns (5.014%)  route 3.864ns (94.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 9.391 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.275     4.573    SiTCP/SiTCP/CLK
    SLICE_X36Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y170        FDRE (Prop_fdre_C_Q)         0.204     4.777 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          3.864     8.641    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X14Y137        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.332     9.391    SiTCP/SiTCP/CLK
    SLICE_X14Y137        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2/C
                         clock pessimism              0.251     9.643    
                         clock uncertainty           -0.035     9.607    
    SLICE_X14Y137        FDCE (Setup_fdce_C_D)       -0.063     9.544    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX25Data_2
  -------------------------------------------------------------------
                         required time                          9.544    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_2/D
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 0.204ns (5.213%)  route 3.709ns (94.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 9.392 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.275     4.573    SiTCP/SiTCP/CLK
    SLICE_X36Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y170        FDRE (Prop_fdre_C_Q)         0.204     4.777 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          3.709     8.486    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X18Y139        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.333     9.392    SiTCP/SiTCP/CLK
    SLICE_X18Y139        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_2/C
                         clock pessimism              0.251     9.644    
                         clock uncertainty           -0.035     9.608    
    SLICE_X18Y139        FDPE (Setup_fdpe_C_D)       -0.083     9.525    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2FData_2
  -------------------------------------------------------------------
                         required time                          9.525    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.040ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX29Data_2/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.204ns (5.185%)  route 3.730ns (94.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 9.391 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.275     4.573    SiTCP/SiTCP/CLK
    SLICE_X36Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y170        FDRE (Prop_fdre_C_Q)         0.204     4.777 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          3.730     8.507    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X16Y138        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX29Data_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.332     9.391    SiTCP/SiTCP/CLK
    SLICE_X16Y138        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX29Data_2/C
                         clock pessimism              0.251     9.643    
                         clock uncertainty           -0.035     9.607    
    SLICE_X16Y138        FDCE (Setup_fdce_C_D)       -0.060     9.547    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX29Data_2
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -8.507    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_0/CE
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.266ns (7.382%)  route 3.337ns (92.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.348     4.646    SiTCP/SiTCP/CLK
    SLICE_X3Y165         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.223     4.869 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/Q
                         net (fo=18, routed)          2.957     7.826    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms
    SLICE_X37Y168        LUT2 (Prop_lut2_I0_O)        0.043     7.869 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv1/O
                         net (fo=10, routed)          0.380     8.249    SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_0/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_0/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.201     9.296    SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_0
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_1/CE
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.266ns (7.382%)  route 3.337ns (92.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.348     4.646    SiTCP/SiTCP/CLK
    SLICE_X3Y165         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.223     4.869 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/Q
                         net (fo=18, routed)          2.957     7.826    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms
    SLICE_X37Y168        LUT2 (Prop_lut2_I0_O)        0.043     7.869 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv1/O
                         net (fo=10, routed)          0.380     8.249    SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_1/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.201     9.296    SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_1
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_2/CE
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.266ns (7.382%)  route 3.337ns (92.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.348     4.646    SiTCP/SiTCP/CLK
    SLICE_X3Y165         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.223     4.869 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/Q
                         net (fo=18, routed)          2.957     7.826    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms
    SLICE_X37Y168        LUT2 (Prop_lut2_I0_O)        0.043     7.869 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv1/O
                         net (fo=10, routed)          0.380     8.249    SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_2/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.201     9.296    SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_2
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.047ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_3/CE
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.266ns (7.382%)  route 3.337ns (92.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.208ns = ( 9.208 - 5.000 ) 
    Source Clock Delay      (SCD):    4.646ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.348     4.646    SiTCP/SiTCP/CLK
    SLICE_X3Y165         FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y165         FDRE (Prop_fdre_C_Q)         0.223     4.869 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms/Q
                         net (fo=18, routed)          2.957     7.826    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/irTim1ms
    SLICE_X37Y168        LUT2 (Prop_lut2_I0_O)        0.043     7.869 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv1/O
                         net (fo=10, routed)          0.380     8.249    SiTCP/SiTCP/SiTCP_INT/MII_MIF/_n0265_inv
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.149     9.208    SiTCP/SiTCP/CLK
    SLICE_X37Y166        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_3/C
                         clock pessimism              0.324     9.533    
                         clock uncertainty           -0.035     9.497    
    SLICE_X37Y166        FDCE (Setup_fdce_C_CE)      -0.201     9.296    SiTCP/SiTCP/SiTCP_INT/MII_MIF/initTim_3
  -------------------------------------------------------------------
                         required time                          9.296    
                         arrival time                          -8.249    
  -------------------------------------------------------------------
                         slack                                  1.047    

Slack (MET) :             1.104ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_2/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.204ns (5.329%)  route 3.624ns (94.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.391ns = ( 9.391 - 5.000 ) 
    Source Clock Delay      (SCD):    4.573ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.275     4.573    SiTCP/SiTCP/CLK
    SLICE_X36Y170        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y170        FDRE (Prop_fdre_C_Q)         0.204     4.777 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd_2/Q
                         net (fo=48, routed)          3.624     8.401    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regWd[2]
    SLICE_X17Y138        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.332     9.391    SiTCP/SiTCP/CLK
    SLICE_X17Y138        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_2/C
                         clock pessimism              0.251     9.643    
                         clock uncertainty           -0.035     9.607    
    SLICE_X17Y138        FDCE (Setup_fdce_C_D)       -0.102     9.505    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX2BData_2
  -------------------------------------------------------------------
                         required time                          9.505    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  1.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/I
                            (rising edge-triggered cell RAMS32 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.150%)  route 0.096ns (48.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X41Y158        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_fdre_C_Q)         0.100     2.175 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_6/Q
                         net (fo=1, routed)           0.096     2.271    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/D
    SLICE_X38Y159        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.778     2.432    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/WCLK
    SLICE_X38Y159        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
                         clock pessimism             -0.342     2.089    
    SLICE_X38Y159        RAMS32 (Hold_rams32_CLK_I)
                                                      0.115     2.204    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/I
                            (rising edge-triggered cell RAMS32 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.432ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X41Y158        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y158        FDRE (Prop_fdre_C_Q)         0.100     2.175 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/cmpMemWd_1/Q
                         net (fo=1, routed)           0.094     2.269    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/D
    SLICE_X38Y158        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.778     2.432    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/WCLK
    SLICE_X38Y158        RAMS32                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
                         clock pessimism             -0.342     2.089    
    SLICE_X38Y158        RAMS32 (Hold_rams32_CLK_I)
                                                      0.108     2.197    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP
  -------------------------------------------------------------------
                         required time                         -2.197    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.768%)  route 0.105ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.129ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.632     2.129    SiTCP/SiTCP/CLK
    SLICE_X37Y145        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y145        FDRE (Prop_fdre_C_Q)         0.100     2.229 r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart_0/Q
                         net (fo=1, routed)           0.105     2.334    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/payStart[0]
    SLICE_X38Y144        SRL16E                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.851     2.505    SiTCP/SiTCP/CLK
    SLICE_X38Y144        SRL16E                                       r  SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2/CLK
                         clock pessimism             -0.344     2.160    
    SLICE_X38Y144        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.262    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/Mshreg_payStart_2
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           2.334    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.204ns (48.997%)  route 0.212ns (51.003%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.076ns
    Clock Pessimism Removal (CPR):    0.164ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.579     2.076    SiTCP/SiTCP/CLK
    SLICE_X45Y150        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y150        FDRE (Prop_fdre_C_Q)         0.091     2.167 r  SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_9/Q
                         net (fo=2, routed)           0.212     2.380    SiTCP/SiTCP/SiTCP/TCP/TCP_PRE/rcvdSn_9
    SLICE_X44Y149        LUT3 (Prop_lut3_I0_O)        0.064     2.444 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Mcount_nextRcvSn_lut<9>/O
                         net (fo=1, routed)           0.000     2.444    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Mcount_nextRcvSn_lut[9]
    SLICE_X44Y149        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     2.493 r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Mcount_nextRcvSn_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.493    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/Mcount_nextRcvSn9
    SLICE_X44Y149        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.850     2.504    SiTCP/SiTCP/CLK
    SLICE_X44Y149        FDRE                                         r  SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_9/C
                         clock pessimism             -0.164     2.339    
    SLICE_X44Y149        FDRE (Hold_fdre_C_D)         0.071     2.410    SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/nextRcvSn_9
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.920%)  route 0.100ns (50.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.673     2.170    SiTCP/SiTCP/CLK
    SLICE_X5Y141         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDCE (Prop_fdce_C_Q)         0.100     2.270 r  SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb/Q
                         net (fo=13, routed)          0.100     2.371    SiTCP/SiTCP/GMII/GMII_RXBUF/rdAddrEnb
    SLICE_X6Y140         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.894     2.548    SiTCP/SiTCP/CLK
    SLICE_X6Y140         SRL16E                                       r  SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1/CLK
                         clock pessimism             -0.363     2.184    
    SLICE_X6Y140         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.286    SiTCP/SiTCP/GMII/GMII_RXBUF/Mshreg_rdAddrEnbDly_1
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWe/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.065%)  route 0.127ns (55.935%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.475ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.591     2.088    SiTCP/SiTCP/CLK
    SLICE_X9Y153         FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWe/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.100     2.188 r  SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWe/Q
                         net (fo=12, routed)          0.127     2.315    SiTCP/SiTCP/SiTCP/ECIF_RX/pckBufWe
    RAMB18_X0Y60         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.822     2.475    SiTCP/SiTCP/CLK
    RAMB18_X0Y60         RAMB18E1                                     r  SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.343     2.132    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     2.228    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.228    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxVal_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/procAck/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.787%)  route 0.061ns (32.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    2.083ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.586     2.083    SiTCP/SiTCP/CLK
    SLICE_X17Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxVal_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y163        FDRE (Prop_fdre_C_Q)         0.100     2.183 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxVal_2/Q
                         net (fo=9, routed)           0.061     2.244    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxVal[2]
    SLICE_X16Y163        LUT5 (Prop_lut5_I3_O)        0.028     2.272 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxVal[3]_regWe_OR_419_o1/O
                         net (fo=1, routed)           0.000     2.272    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/muxVal[3]_regWe_OR_419_o
    SLICE_X16Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/procAck/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.786     2.440    SiTCP/SiTCP/CLK
    SLICE_X16Y163        FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/procAck/C
                         clock pessimism             -0.345     2.094    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.087     2.181    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/procAck
  -------------------------------------------------------------------
                         required time                         -2.181    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/rcvdIpLen_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/wrIpLen_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.434ns
    Source Clock Delay      (SCD):    2.079ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.582     2.079    SiTCP/SiTCP/CLK
    SLICE_X23Y168        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/rcvdIpLen_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y168        FDRE (Prop_fdre_C_Q)         0.100     2.179 r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/rcvdIpLen_9/Q
                         net (fo=2, routed)           0.062     2.241    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/rcvdIpLen_9
    SLICE_X22Y168        LUT3 (Prop_lut3_I1_O)        0.028     2.269 r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/mux1811/O
                         net (fo=1, routed)           0.000     2.269    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/rcvdIpLen[10]_rcvdIpLen[10]_mux_125_OUT[9]
    SLICE_X22Y168        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/wrIpLen_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.780     2.434    SiTCP/SiTCP/CLK
    SLICE_X22Y168        FDRE                                         r  SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/wrIpLen_9/C
                         clock pessimism             -0.343     2.090    
    SLICE_X22Y168        FDRE (Hold_fdre_C_D)         0.087     2.177    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/wrIpLen_9
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.269    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.387%)  route 0.062ns (32.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.437ns
    Source Clock Delay      (SCD):    2.082ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.585     2.082    SiTCP/SiTCP/CLK
    SLICE_X15Y182        FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y182        FDRE (Prop_fdre_C_Q)         0.100     2.182 r  SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_2/Q
                         net (fo=2, routed)           0.062     2.244    SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData[2]
    SLICE_X14Y182        LUT2 (Prop_lut2_I0_O)        0.028     2.272 r  SiTCP/SiTCP/SiTCP/ECIF_TX/BUS_0003_GND_18_o_mux_66_OUT<2>1/O
                         net (fo=1, routed)           0.000     2.272    SiTCP/SiTCP/SiTCP/ECIF_TX/BUS_0003_GND_18_o_mux_66_OUT[2]
    SLICE_X14Y182        FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.783     2.437    SiTCP/SiTCP/CLK
    SLICE_X14Y182        FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_10/C
                         clock pessimism             -0.343     2.093    
    SLICE_X14Y182        FDRE (Hold_fdre_C_D)         0.087     2.180    SiTCP/SiTCP/SiTCP/ECIF_TX/ipChkAddData_10
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.272    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegB_5/D
                            (rising edge-triggered cell SRL16E clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.420%)  route 0.107ns (51.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.445ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.590     2.087    SiTCP/SiTCP/CLK
    SLICE_X13Y157        FDRE                                         r  SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y157        FDRE (Prop_fdre_C_Q)         0.100     2.187 r  SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_5/Q
                         net (fo=3, routed)           0.107     2.294    SiTCP/SiTCP/SiTCP/ECIF_RX/irMacRxData_5
    SLICE_X12Y156        SRL16E                                       r  SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegB_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.791     2.445    SiTCP/SiTCP/CLK
    SLICE_X12Y156        SRL16E                                       r  SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegB_5/CLK
                         clock pessimism             -0.342     2.102    
    SLICE_X12Y156        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     2.201    SiTCP/SiTCP/SiTCP/ECIF_RX/Mshreg_exchngRegB_5
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_200MP_IN
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_200MP_IN }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y64    SiTCP/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y27    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X1Y27    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X0Y60    SiTCP/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y26    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X0Y26    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y25    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X1Y25    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y26    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.000       3.161      RAMB36_X2Y26    SiTCP/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM4/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            1.400         2.500       1.100      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y158   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM7/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X38Y159   SiTCP/SiTCP/SiTCP/TCP/TCP_MNGR/prmtrMem/Mram_RAM8/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.345ns (16.284%)  route 1.774ns (83.716%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.011ns = ( 15.011 - 8.000 ) 
    Source Clock Delay      (SCD):    7.654ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     7.913 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     9.005    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     9.048 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.682     9.729    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X10Y180        LUT6 (Prop_lut6_I2_O)        0.043     9.772 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476261/O
                         net (fo=1, routed)           0.000     9.772    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[3]
    SLICE_X10Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.158    15.011    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3/C
                         clock pessimism              0.605    15.617    
                         clock uncertainty           -0.064    15.552    
    SLICE_X10Y180        FDCE (Setup_fdce_C_D)        0.065    15.617    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_3
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -9.772    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.111ns  (logic 0.345ns (16.346%)  route 1.766ns (83.654%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.011ns = ( 15.011 - 8.000 ) 
    Source Clock Delay      (SCD):    7.654ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     7.913 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     9.005    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     9.048 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.674     9.721    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X10Y181        LUT6 (Prop_lut6_I4_O)        0.043     9.764 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     9.764    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X10Y181        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.158    15.011    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y181        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism              0.605    15.617    
                         clock uncertainty           -0.064    15.552    
    SLICE_X10Y181        FDCE (Setup_fdce_C_D)        0.066    15.618    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         15.618    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.345ns (19.976%)  route 1.382ns (80.024%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.030ns = ( 15.030 - 8.000 ) 
    Source Clock Delay      (SCD):    7.658ns
    Clock Pessimism Removal (CPR):    0.628ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     7.658    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.259     7.917 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_10/Q
                         net (fo=5, routed)           0.691     8.607    SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[10]
    SLICE_X4Y176         LUT2 (Prop_lut2_I1_O)        0.043     8.650 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut<5>/O
                         net (fo=2, routed)           0.349     8.999    SiTCP/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_27_o_lut[5]
    SLICE_X5Y176         LUT3 (Prop_lut3_I1_O)        0.043     9.042 r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_gate_24/O
                         net (fo=1, routed)           0.342     9.385    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM_ENBWREN_cooolgate_en_sig_5
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.176    15.030    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.628    15.658    
                         clock uncertainty           -0.064    15.594    
    RAMB18_X0Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.266    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.440ns (21.661%)  route 1.591ns (78.339%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 15.010 - 8.000 ) 
    Source Clock Delay      (SCD):    7.654ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     7.913 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_2/Q
                         net (fo=7, routed)           1.015     8.928    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[2]
    SLICE_X10Y179        LUT2 (Prop_lut2_I1_O)        0.047     8.975 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=9, routed)           0.576     9.551    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[5]
    SLICE_X11Y179        LUT6 (Prop_lut6_I3_O)        0.134     9.685 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n047628/O
                         net (fo=1, routed)           0.000     9.685    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[5]
    SLICE_X11Y179        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.157    15.010    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y179        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5/C
                         clock pessimism              0.605    15.616    
                         clock uncertainty           -0.064    15.551    
    SLICE_X11Y179        FDCE (Setup_fdce_C_D)        0.034    15.585    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_5
  -------------------------------------------------------------------
                         required time                         15.585    
                         arrival time                          -9.685    
  -------------------------------------------------------------------
                         slack                                  5.901    

Slack (MET) :             5.903ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 0.345ns (19.542%)  route 1.420ns (80.458%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 15.028 - 8.000 ) 
    Source Clock Delay      (SCD):    7.658ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     7.658    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDCE (Prop_fdce_C_Q)         0.259     7.917 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.425     8.342    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X14Y178        LUT2 (Prop_lut2_I0_O)        0.043     8.385 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.463     8.848    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X14Y177        LUT4 (Prop_lut4_I2_O)        0.043     8.891 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.532     9.423    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_REGCEB_cooolgate_en_sig_9
    RAMB18_X1Y71         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.174    15.028    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X1Y71         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.633    
                         clock uncertainty           -0.064    15.569    
    RAMB18_X1Y71         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.326    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                  5.903    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.742ns  (logic 0.345ns (19.801%)  route 1.397ns (80.199%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 15.028 - 8.000 ) 
    Source Clock Delay      (SCD):    7.658ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     7.658    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X10Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y178        FDCE (Prop_fdce_C_Q)         0.259     7.917 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel_3/Q
                         net (fo=13, routed)          0.425     8.342    SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsSel[3]
    SLICE_X14Y178        LUT2 (Prop_lut2_I0_O)        0.043     8.385 f  SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot/O
                         net (fo=3, routed)           0.451     8.836    SiTCP/SiTCP/GMII/GMII_TXBUF/rdBank_rstpot
    SLICE_X15Y177        LUT4 (Prop_lut4_I2_O)        0.043     8.879 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.521     9.400    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_REGCEB_cooolgate_en_sig_8
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.174    15.028    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.633    
                         clock uncertainty           -0.064    15.569    
    RAMB18_X1Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_REGCEB)
                                                     -0.243    15.326    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.309ns (18.657%)  route 1.347ns (81.343%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.028ns = ( 15.028 - 8.000 ) 
    Source Clock Delay      (SCD):    7.654ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y175        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y175        FDCE (Prop_fdce_C_Q)         0.223     7.877 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr_3/Q
                         net (fo=5, routed)           0.566     8.442    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[3]
    SLICE_X16Y177        LUT6 (Prop_lut6_I0_O)        0.043     8.485 f  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.367     8.852    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X17Y177        LUT2 (Prop_lut2_I1_O)        0.043     8.895 r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_18/O
                         net (fo=1, routed)           0.415     9.310    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_2
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.174    15.028    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X1Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.605    15.633    
                         clock uncertainty           -0.064    15.569    
    RAMB18_X1Y70         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    15.241    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         15.241    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.345ns (17.446%)  route 1.633ns (82.554%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.008ns = ( 15.008 - 8.000 ) 
    Source Clock Delay      (SCD):    7.655ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.282     7.655    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y178        FDRE (Prop_fdre_C_Q)         0.259     7.914 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_5/Q
                         net (fo=6, routed)           0.880     8.793    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[5]
    SLICE_X8Y178         LUT2 (Prop_lut2_I1_O)        0.043     8.836 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<2>_xo<0>1/O
                         net (fo=10, routed)          0.753     9.589    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[2]
    SLICE_X11Y178        LUT6 (Prop_lut6_I2_O)        0.043     9.632 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476171/O
                         net (fo=1, routed)           0.000     9.632    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[24]
    SLICE_X11Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.155    15.008    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X11Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
                         clock pessimism              0.605    15.614    
                         clock uncertainty           -0.064    15.549    
    SLICE_X11Y178        FDCE (Setup_fdce_C_D)        0.033    15.582    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_24
  -------------------------------------------------------------------
                         required time                         15.582    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             5.953ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.345ns (17.168%)  route 1.665ns (82.832%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 15.010 - 8.000 ) 
    Source Clock Delay      (SCD):    7.654ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     7.913 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     9.005    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     9.048 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.573     9.620    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X8Y180         LUT6 (Prop_lut6_I3_O)        0.043     9.663 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476191/O
                         net (fo=1, routed)           0.000     9.663    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[26]
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.157    15.010    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26/C
                         clock pessimism              0.605    15.616    
                         clock uncertainty           -0.064    15.551    
    SLICE_X8Y180         FDCE (Setup_fdce_C_D)        0.065    15.616    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_26
  -------------------------------------------------------------------
                         required time                         15.616    
                         arrival time                          -9.663    
  -------------------------------------------------------------------
                         slack                                  5.953    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.345ns (17.237%)  route 1.657ns (82.763%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.010ns = ( 15.010 - 8.000 ) 
    Source Clock Delay      (SCD):    7.654ns
    Clock Pessimism Removal (CPR):    0.605ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X22Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDRE (Prop_fdre_C_Q)         0.259     7.913 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.092     9.005    SiTCP/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X10Y178        LUT2 (Prop_lut2_I1_O)        0.043     9.048 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           0.565     9.612    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X8Y180         LUT6 (Prop_lut6_I4_O)        0.043     9.655 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_n0476210/O
                         net (fo=1, routed)           0.000     9.655    SiTCP/SiTCP/GMII/GMII_TXBUF/n0476[10]
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.157    15.010    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y180         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10/C
                         clock pessimism              0.605    15.616    
                         clock uncertainty           -0.064    15.551    
    SLICE_X8Y180         FDCE (Setup_fdce_C_D)        0.066    15.617    SiTCP/SiTCP/GMII/GMII_TXBUF/fcsCal_10
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                          -9.655    
  -------------------------------------------------------------------
                         slack                                  5.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.118ns (37.395%)  route 0.198ns (62.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.579     3.354    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y176         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y176         FDRE (Prop_fdre_C_Q)         0.118     3.472 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_1/Q
                         net (fo=5, routed)           0.198     3.670    SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[1]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.807     4.021    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.626     3.395    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     3.578    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.670    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.764%)  route 0.203ns (63.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.021ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     3.356    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X8Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y178         FDRE (Prop_fdre_C_Q)         0.118     3.474 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memRa_9/Q
                         net (fo=5, routed)           0.203     3.677    SiTCP/SiTCP/GMII/GMII_TXCNT/memRa[9]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.807     4.021    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism             -0.626     3.395    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     3.578    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.578    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     3.356    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.100     3.456 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_0/Q
                         net (fo=1, routed)           0.055     3.511    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[0]
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.780     3.995    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
                         clock pessimism             -0.638     3.356    
    SLICE_X9Y178         FDRE (Hold_fdre_C_D)         0.047     3.403    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0
  -------------------------------------------------------------------
                         required time                         -3.403    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.997ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     3.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.100     3.458 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_2/Q
                         net (fo=1, routed)           0.055     3.513    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[2]
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.782     3.997    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2/C
                         clock pessimism             -0.638     3.358    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.047     3.405    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_2
  -------------------------------------------------------------------
                         required time                         -3.405    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.091ns (33.653%)  route 0.179ns (66.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     3.356    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.091     3.447 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/Q
                         net (fo=1, routed)           0.179     3.627    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[6]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     4.024    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.626     3.398    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.119     3.517    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.627    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.625ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.579     3.354    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y173        FDRE (Prop_fdre_C_Q)         0.100     3.454 r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_1/Q
                         net (fo=1, routed)           0.081     3.535    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[1]
    SLICE_X12Y173        LUT3 (Prop_lut3_I1_O)        0.028     3.563 r  SiTCP/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT31/O
                         net (fo=1, routed)           0.000     3.563    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[1]
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     3.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1/C
                         clock pessimism             -0.625     3.365    
    SLICE_X12Y173        FDRE (Hold_fdre_C_D)         0.087     3.452    SiTCP/SiTCP/GMII/GMII_TXBUF/lastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.997ns
    Source Clock Delay      (SCD):    3.358ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.583     3.358    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y180         FDRE (Prop_fdre_C_Q)         0.100     3.458 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orData_4/Q
                         net (fo=1, routed)           0.055     3.513    SiTCP/SiTCP/GMII/GMII_TXBUF/orData[4]
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.782     3.997    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y180         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4/C
                         clock pessimism             -0.638     3.358    
    SLICE_X9Y180         FDRE (Hold_fdre_C_D)         0.044     3.402    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_4
  -------------------------------------------------------------------
                         required time                         -3.402    
                         arrival time                           3.513    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.091ns (32.325%)  route 0.191ns (67.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     3.356    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X9Y178         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y178         FDRE (Prop_fdre_C_Q)         0.091     3.447 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/Q
                         net (fo=1, routed)           0.191     3.638    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[5]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     4.024    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.626     3.398    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.119     3.517    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.517    
                         arrival time                           3.638    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.039ns
    Source Clock Delay      (SCD):    3.398ns
    Clock Pessimism Removal (CPR):    0.640ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.623     3.398    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y151         FDCE (Prop_fdce_C_Q)         0.100     3.498 r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_0/Q
                         net (fo=2, routed)           0.066     3.564    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe[0]
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     4.039    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X4Y151         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1/C
                         clock pessimism             -0.640     3.398    
    SLICE_X4Y151         FDCE (Hold_fdce_C_D)         0.044     3.442    SiTCP/SiTCP/GMII/GMII_TXCNT/macPauseExe_1
  -------------------------------------------------------------------
                         required time                         -3.442    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.118ns (34.622%)  route 0.223ns (65.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.024ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.607ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.582     3.357    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y179        FDRE (Prop_fdre_C_Q)         0.118     3.475 r  SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_3/Q
                         net (fo=1, routed)           0.223     3.698    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd[3]
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.810     4.024    SiTCP/SiTCP/GMII_TX_CLK
    RAMB18_X0Y70         RAMB18E1                                     r  SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.607     3.417    
    RAMB18_X0Y70         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     3.572    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -3.572    
                         arrival time                           3.698    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X0Y70    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X0Y70    SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X1Y70    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         8.000       6.161      RAMB18_X1Y71    SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.409         8.000       6.591      BUFGCTRL_X0Y1   GMIIMUX/I1
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y168   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y164   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y170   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
Min Period        n/a     FDRE/C              n/a            1.070         8.000       6.930      OLOGIC_X0Y171   SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y176   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y176   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y178    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y178    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X9Y178    SiTCP/SiTCP/GMII/GMII_TXCNT/memWd_6/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y178   SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         4.000       3.600      SLICE_X13Y178   SiTCP/SiTCP/GMII/GMII_TXBUF/muxFcsEnb/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X12Y178   SiTCP/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X15Y178   SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         4.000       3.600      SLICE_X16Y173   SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y176   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         4.000       3.358      SLICE_X10Y176   SiTCP/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_0/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_2/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y166    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_3/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_4/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_5/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_6/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         4.000       3.650      SLICE_X1Y167    SiTCP/SiTCP/GMII/GMII_TXCNT/ipgCnt_7/C



---------------------------------------------------------------------------------------------------
From Clock:  PLL_CLKFB
  To Clock:  PLL_CLKFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PLL_CLKFB
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y3  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_RX_CLK

Setup :            9  Failing Endpoints,  Worst Slack       -0.906ns,  Total Violation       -7.385ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.906ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.719ns  (logic 0.362ns (21.064%)  route 1.357ns (78.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 19.598 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.300    19.598    SiTCP/SiTCP/CLK
    SLICE_X14Y150        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDCE (Prop_fdce_C_Q)         0.236    19.834 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_6/Q
                         net (fo=4, routed)           1.357    21.190    SiTCP/SiTCP/IP_ADDR_IN[14]
    SLICE_X13Y149        LUT6 (Prop_lut6_I5_O)        0.126    21.316 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000    21.316    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X13Y149        FDRE (Setup_fdre_C_D)        0.034    20.410    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -21.316    
  -------------------------------------------------------------------
                         slack                                 -0.906    

Slack (VIOLATED) :        -0.884ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.524ns  (logic 0.266ns (17.453%)  route 1.258ns (82.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    4.770ns = ( 19.770 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.472    19.770    SiTCP/SiTCP/CLK
    SLICE_X15Y147        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y147        FDCE (Prop_fdce_C_Q)         0.223    19.993 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_2/Q
                         net (fo=4, routed)           1.258    21.251    SiTCP/SiTCP/IP_ADDR_IN[10]
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.043    21.294 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000    21.294    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X15Y148        FDRE (Setup_fdre_C_D)        0.034    20.410    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -21.294    
  -------------------------------------------------------------------
                         slack                                 -0.884    

Slack (VIOLATED) :        -0.866ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.540ns  (logic 0.362ns (23.505%)  route 1.178ns (76.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 19.598 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.300    19.598    SiTCP/SiTCP/CLK
    SLICE_X14Y151        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDCE (Prop_fdce_C_Q)         0.236    19.834 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_4/Q
                         net (fo=4, routed)           1.178    21.012    SiTCP/SiTCP/IP_ADDR_IN[28]
    SLICE_X14Y152        LUT6 (Prop_lut6_I4_O)        0.126    21.138 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000    21.138    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.166    20.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X14Y152        FDRE (Setup_fdre_C_D)        0.066    20.272    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         20.272    
                         arrival time                         -21.138    
  -------------------------------------------------------------------
                         slack                                 -0.866    

Slack (VIOLATED) :        -0.862ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.674ns  (logic 0.359ns (21.442%)  route 1.315ns (78.558%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 19.598 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.300    19.598    SiTCP/SiTCP/CLK
    SLICE_X14Y150        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDCE (Prop_fdce_C_Q)         0.236    19.834 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_5/Q
                         net (fo=4, routed)           1.315    21.149    SiTCP/SiTCP/IP_ADDR_IN[13]
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.123    21.272 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000    21.272    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X15Y148        FDRE (Setup_fdre_C_D)        0.034    20.410    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -21.272    
  -------------------------------------------------------------------
                         slack                                 -0.862    

Slack (VIOLATED) :        -0.804ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.446ns  (logic 0.302ns (20.883%)  route 1.144ns (79.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 19.598 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.300    19.598    SiTCP/SiTCP/CLK
    SLICE_X14Y151        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDPE (Prop_fdpe_C_Q)         0.259    19.857 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_7/Q
                         net (fo=4, routed)           1.144    21.001    SiTCP/SiTCP/IP_ADDR_IN[31]
    SLICE_X15Y150        LUT6 (Prop_lut6_I4_O)        0.043    21.044 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000    21.044    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.166    20.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X15Y150        FDRE (Setup_fdre_C_D)        0.034    20.240    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         20.240    
                         arrival time                         -21.044    
  -------------------------------------------------------------------
                         slack                                 -0.804    

Slack (VIOLATED) :        -0.800ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.270ns  (logic 0.266ns (20.952%)  route 1.004ns (79.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    4.770ns = ( 19.770 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.472    19.770    SiTCP/SiTCP/CLK
    SLICE_X15Y149        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDCE (Prop_fdce_C_Q)         0.223    19.993 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_1/Q
                         net (fo=4, routed)           1.004    20.996    SiTCP/SiTCP/IP_ADDR_IN[1]
    SLICE_X15Y150        LUT6 (Prop_lut6_I2_O)        0.043    21.039 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000    21.039    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.166    20.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X15Y150        FDRE (Setup_fdre_C_D)        0.033    20.239    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         20.239    
                         arrival time                         -21.039    
  -------------------------------------------------------------------
                         slack                                 -0.800    

Slack (VIOLATED) :        -0.786ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.427ns  (logic 0.327ns (22.920%)  route 1.100ns (77.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    4.770ns = ( 19.770 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.472    19.770    SiTCP/SiTCP/CLK
    SLICE_X15Y149        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDCE (Prop_fdce_C_Q)         0.204    19.974 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_3/Q
                         net (fo=4, routed)           1.100    21.073    SiTCP/SiTCP/IP_ADDR_IN[3]
    SLICE_X15Y148        LUT6 (Prop_lut6_I2_O)        0.123    21.196 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000    21.196    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X15Y148        FDRE (Setup_fdre_C_D)        0.034    20.410    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -21.196    
  -------------------------------------------------------------------
                         slack                                 -0.786    

Slack (VIOLATED) :        -0.743ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.556ns  (logic 0.302ns (19.415%)  route 1.254ns (80.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 20.411 - 16.000 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 19.598 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.300    19.598    SiTCP/SiTCP/CLK
    SLICE_X14Y150        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDCE (Prop_fdce_C_Q)         0.259    19.857 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_0/Q
                         net (fo=4, routed)           1.254    21.110    SiTCP/SiTCP/IP_ADDR_IN[8]
    SLICE_X13Y149        LUT6 (Prop_lut6_I5_O)        0.043    21.153 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000    21.153    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.336    20.411    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000    20.411    
                         clock uncertainty           -0.035    20.376    
    SLICE_X13Y149        FDRE (Setup_fdre_C_D)        0.034    20.410    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         20.410    
                         arrival time                         -21.153    
  -------------------------------------------------------------------
                         slack                                 -0.743    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (GMII_RX_CLK rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        1.330ns  (logic 0.223ns (16.761%)  route 1.107ns (83.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.356ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.241ns = ( 20.241 - 16.000 ) 
    Source Clock Delay      (SCD):    4.598ns = ( 19.598 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.300    19.598    SiTCP/SiTCP/CLK
    SLICE_X15Y153        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDCE (Prop_fdce_C_Q)         0.223    19.821 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           1.107    20.928    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                     16.000    16.000 r  
    U27                                               0.000    16.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    16.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138    17.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854    18.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    19.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.166    20.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000    20.241    
                         clock uncertainty           -0.035    20.206    
    SLICE_X14Y152        FDRE (Setup_fdre_C_D)       -0.010    20.196    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         20.196    
                         arrival time                         -20.928    
  -------------------------------------------------------------------
                         slack                                 -0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.173ns (24.925%)  route 0.521ns (75.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.644     2.141    SiTCP/SiTCP/CLK
    SLICE_X14Y148        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDCE (Prop_fdce_C_Q)         0.107     2.248 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_5/Q
                         net (fo=4, routed)           0.521     2.770    SiTCP/SiTCP/IP_ADDR_IN[5]
    SLICE_X15Y148        LUT6 (Prop_lut6_I2_O)        0.066     2.836 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT61/O
                         net (fo=1, routed)           0.000     2.836    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[5]
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     2.674    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty            0.035     2.710    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.061     2.771    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_5
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.836    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.146ns (21.639%)  route 0.529ns (78.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.592     2.089    SiTCP/SiTCP/CLK
    SLICE_X14Y150        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDCE (Prop_fdce_C_Q)         0.118     2.207 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_7/Q
                         net (fo=4, routed)           0.529     2.736    SiTCP/SiTCP/IP_ADDR_IN[15]
    SLICE_X15Y150        LUT6 (Prop_lut6_I5_O)        0.028     2.764 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT81/O
                         net (fo=1, routed)           0.000     2.764    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[7]
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.792     2.602    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7/C
                         clock pessimism              0.000     2.602    
                         clock uncertainty            0.035     2.638    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.061     2.699    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_7
  -------------------------------------------------------------------
                         required time                         -2.699    
                         arrival time                           2.764    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.146ns (20.697%)  route 0.559ns (79.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.591     2.088    SiTCP/SiTCP/CLK
    SLICE_X14Y153        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDCE (Prop_fdce_C_Q)         0.118     2.206 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX19Data_4/Q
                         net (fo=4, routed)           0.559     2.766    SiTCP/SiTCP/IP_ADDR_IN[20]
    SLICE_X14Y152        LUT6 (Prop_lut6_I3_O)        0.028     2.794 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT51/O
                         net (fo=1, routed)           0.000     2.794    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[4]
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.792     2.602    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4/C
                         clock pessimism              0.000     2.602    
                         clock uncertainty            0.035     2.638    
    SLICE_X14Y152        FDRE (Hold_fdre_C_D)         0.087     2.725    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_4
  -------------------------------------------------------------------
                         required time                         -2.725    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.171ns (22.383%)  route 0.593ns (77.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.592     2.089    SiTCP/SiTCP/CLK
    SLICE_X14Y151        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDCE (Prop_fdce_C_Q)         0.107     2.196 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_0/Q
                         net (fo=4, routed)           0.593     2.789    SiTCP/SiTCP/IP_ADDR_IN[24]
    SLICE_X13Y149        LUT6 (Prop_lut6_I4_O)        0.064     2.853 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT11/O
                         net (fo=1, routed)           0.000     2.853    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[0]
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     2.674    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty            0.035     2.710    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.061     2.771    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_0
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.128ns (17.975%)  route 0.584ns (82.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.644     2.141    SiTCP/SiTCP/CLK
    SLICE_X15Y149        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y149        FDCE (Prop_fdce_C_Q)         0.100     2.241 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_6/Q
                         net (fo=4, routed)           0.584     2.826    SiTCP/SiTCP/IP_ADDR_IN[6]
    SLICE_X13Y149        LUT6 (Prop_lut6_I2_O)        0.028     2.854 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT71/O
                         net (fo=1, routed)           0.000     2.854    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[6]
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     2.674    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X13Y149        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty            0.035     2.710    
    SLICE_X13Y149        FDRE (Hold_fdre_C_D)         0.061     2.771    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_6
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.854    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.171ns (22.043%)  route 0.605ns (77.957%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.592     2.089    SiTCP/SiTCP/CLK
    SLICE_X14Y150        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y150        FDPE (Prop_fdpe_C_Q)         0.107     2.196 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1AData_3/Q
                         net (fo=4, routed)           0.605     2.801    SiTCP/SiTCP/IP_ADDR_IN[11]
    SLICE_X15Y148        LUT6 (Prop_lut6_I5_O)        0.064     2.865 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT41/O
                         net (fo=1, routed)           0.000     2.865    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[3]
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     2.674    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty            0.035     2.710    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.061     2.771    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_3
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           2.865    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.146ns (20.677%)  route 0.560ns (79.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.513ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.592     2.089    SiTCP/SiTCP/CLK
    SLICE_X14Y151        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y151        FDCE (Prop_fdce_C_Q)         0.118     2.207 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX18Data_1/Q
                         net (fo=4, routed)           0.560     2.768    SiTCP/SiTCP/IP_ADDR_IN[25]
    SLICE_X15Y150        LUT6 (Prop_lut6_I4_O)        0.028     2.796 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT21/O
                         net (fo=1, routed)           0.000     2.796    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[1]
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.792     2.602    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y150        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1/C
                         clock pessimism              0.000     2.602    
                         clock uncertainty            0.035     2.638    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.060     2.698    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_1
  -------------------------------------------------------------------
                         required time                         -2.698    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.171ns (23.304%)  route 0.563ns (76.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.674ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.644     2.141    SiTCP/SiTCP/CLK
    SLICE_X14Y148        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y148        FDCE (Prop_fdce_C_Q)         0.107     2.248 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX1BData_2/Q
                         net (fo=4, routed)           0.563     2.811    SiTCP/SiTCP/IP_ADDR_IN[2]
    SLICE_X15Y148        LUT6 (Prop_lut6_I2_O)        0.064     2.875 r  SiTCP/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT31/O
                         net (fo=1, routed)           0.000     2.875    SiTCP/SiTCP/GMII/GMII_RXCNT/payNblCunt[2]_MY_IP_ADDR[23]_wide_mux_113_OUT[2]
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.864     2.674    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X15Y148        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2/C
                         clock pessimism              0.000     2.674    
                         clock uncertainty            0.035     2.710    
    SLICE_X15Y148        FDRE (Hold_fdre_C_D)         0.060     2.770    SiTCP/SiTCP/GMII/GMII_RXCNT/muxMyIp_2
  -------------------------------------------------------------------
                         required time                         -2.770    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_RX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.100ns (13.579%)  route 0.636ns (86.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.602ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.591     2.088    SiTCP/SiTCP/CLK
    SLICE_X15Y153        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y153        FDCE (Prop_fdce_C_Q)         0.100     2.188 r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data_3/Q
                         net (fo=3, routed)           0.636     2.825    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX10Data[3]
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.973     1.780    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.810 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.792     2.602    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X14Y152        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb/C
                         clock pessimism              0.000     2.602    
                         clock uncertainty            0.035     2.638    
    SLICE_X14Y152        FDRE (Hold_fdre_C_D)         0.032     2.670    SiTCP/SiTCP/GMII/GMII_RXCNT/irMacFlowEnb
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.155    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.337ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.341ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.337ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        6.020ns  (logic 0.614ns (10.199%)  route 5.406ns (89.801%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223    36.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.406    42.302    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.043    42.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000    42.345    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.528 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.528    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    42.693 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.693    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.076    44.029    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         44.029    
                         arrival time                         -42.693    
  -------------------------------------------------------------------
                         slack                                  1.337    

Slack (MET) :             1.394ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.963ns  (logic 0.557ns (9.340%)  route 5.406ns (90.660%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.683ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 43.989 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223    36.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.406    42.302    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.043    42.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000    42.345    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    42.528 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.528    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.636 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    42.636    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    43.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    43.989    
                         clock uncertainty           -0.035    43.953    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.076    44.029    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         44.029    
                         arrival time                         -42.636    
  -------------------------------------------------------------------
                         slack                                  1.394    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.844ns  (logic 0.438ns (7.494%)  route 5.406ns (92.506%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223    36.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.406    42.302    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.043    42.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000    42.345    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172    42.517 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    42.517    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.517    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.811ns  (logic 0.544ns (9.361%)  route 5.267ns (90.639%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223    36.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.267    42.163    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.043    42.206 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000    42.206    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    42.484 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    42.484    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.484    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.811ns  (logic 0.727ns (12.510%)  route 5.084ns (87.490%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204    36.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084    41.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    42.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.319 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.319    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    42.484 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.484    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.484    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.757ns  (logic 0.673ns (11.689%)  route 5.084ns (88.311%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204    36.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084    41.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    42.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    42.430 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    42.430    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.430    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.604ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.754ns  (logic 0.670ns (11.643%)  route 5.084ns (88.357%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204    36.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084    41.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    42.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    42.319 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.319    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.427 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    42.427    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.427    
  -------------------------------------------------------------------
                         slack                                  1.604    

Slack (MET) :             1.615ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.743ns  (logic 0.659ns (11.474%)  route 5.084ns (88.526%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204    36.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084    41.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    42.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    42.416 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    42.416    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.416    
  -------------------------------------------------------------------
                         slack                                  1.615    

Slack (MET) :             1.654ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.704ns  (logic 0.620ns (10.869%)  route 5.084ns (89.131%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204    36.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084    41.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    42.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    42.377 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    42.377    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.377    
  -------------------------------------------------------------------
                         slack                                  1.654    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GMII_TX_CLK rise@40.000ns - GMII_RX_CLK rise@32.000ns)
  Data Path Delay:        5.700ns  (logic 0.616ns (10.806%)  route 5.084ns (89.194%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.682ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.990ns = ( 43.990 - 40.000 ) 
    Source Clock Delay      (SCD):    4.672ns = ( 36.672 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     32.000    32.000 r  
    U27                                               0.000    32.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    32.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    33.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    35.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    35.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355    36.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204    36.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084    41.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    42.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    42.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    42.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    42.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    42.373 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    42.373    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    43.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    43.990    
                         clock uncertainty           -0.035    43.954    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    44.030    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         44.030    
                         arrival time                         -42.373    
  -------------------------------------------------------------------
                         slack                                  1.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.341ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 0.175ns (6.377%)  route 2.569ns (93.623%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           2.569     4.863    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.028     4.891 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     4.891    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     4.938 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.938    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.938    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.343ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.175ns (6.371%)  route 2.572ns (93.629%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.100     2.294 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.572     4.866    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X2Y152         LUT3 (Prop_lut3_I1_O)        0.028     4.894 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     4.894    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     4.941 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.941    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.358ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.175ns (6.338%)  route 2.586ns (93.662%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           2.586     4.879    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X2Y154         LUT3 (Prop_lut3_I2_O)        0.028     4.907 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<9>/O
                         net (fo=1, routed)           0.000     4.907    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[9]
    SLICE_X2Y154         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     4.954 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.954    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y154         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  2.358    

Slack (MET) :             2.364ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.202ns (7.303%)  route 2.564ns (92.697%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.091     2.285 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           2.564     4.849    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.064     4.913 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     4.913    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     4.960 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.960    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.960    
  -------------------------------------------------------------------
                         slack                                  2.364    

Slack (MET) :             2.367ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.770ns  (logic 0.201ns (7.255%)  route 2.569ns (92.745%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           2.569     4.863    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.028     4.891 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     4.891    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     4.964 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.964    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.964    
  -------------------------------------------------------------------
                         slack                                  2.367    

Slack (MET) :             2.369ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.773ns  (logic 0.201ns (7.249%)  route 2.572ns (92.751%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.100     2.294 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           2.572     4.866    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X2Y152         LUT3 (Prop_lut3_I1_O)        0.028     4.894 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     4.894    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     4.967 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.967    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.825     2.470    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     2.470    
                         clock uncertainty            0.035     2.505    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.092     2.597    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -2.597    
                         arrival time                           4.967    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.175ns (6.271%)  route 2.616ns (93.729%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_9/Q
                         net (fo=2, routed)           2.616     4.909    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[9]
    SLICE_X2Y154         LUT3 (Prop_lut3_I1_O)        0.028     4.937 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     4.937    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X2Y154         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     4.984 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     4.984    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y154         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.984    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.390ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.792ns  (logic 0.228ns (8.167%)  route 2.564ns (91.833%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.623     2.194    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.091     2.285 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_5/Q
                         net (fo=2, routed)           2.564     4.849    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[5]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.064     4.913 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<6>/O
                         net (fo=1, routed)           0.000     4.913    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[6]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.073     4.986 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     4.986    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[7]
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  2.390    

Slack (MET) :             2.401ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.804ns  (logic 0.175ns (6.240%)  route 2.629ns (93.760%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           2.629     4.922    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.028     4.950 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     4.950    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     4.997 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     4.997    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           4.997    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.408ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.178ns (6.332%)  route 2.633ns (93.668%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.469ns
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.622     2.193    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.100     2.293 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           2.633     4.926    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.028     4.954 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     4.954    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     5.004 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     5.004    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.824     2.469    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     2.469    
                         clock uncertainty            0.035     2.504    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.092     2.596    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -2.596    
                         arrival time                           5.004    
  -------------------------------------------------------------------
                         slack                                  2.408    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  GMII_TX_CLK

Setup :           23  Failing Endpoints,  Worst Slack       -1.799ns,  Total Violation      -29.900ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.799ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        6.033ns  (logic 0.204ns (3.381%)  route 5.829ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 39.578 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    39.578    SiTCP/SiTCP/CLK
    SLICE_X17Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.204    39.782 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.829    45.611    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    43.920    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.000    43.920    
                         clock uncertainty           -0.035    43.884    
    SLICE_X16Y173        FDRE (Setup_fdre_C_D)       -0.072    43.812    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         43.812    
                         arrival time                         -45.611    
  -------------------------------------------------------------------
                         slack                                 -1.799    

Slack (VIOLATED) :        -1.674ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.898ns  (logic 0.236ns (4.001%)  route 5.662ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.921ns = ( 43.921 - 40.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 39.582 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.284    39.582    SiTCP/SiTCP/CLK
    SLICE_X14Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_fdre_C_Q)         0.236    39.818 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.662    45.479    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X12Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.153    43.921    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.000    43.921    
                         clock uncertainty           -0.035    43.885    
    SLICE_X12Y177        FDRE (Setup_fdre_C_D)       -0.080    43.805    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         43.805    
                         arrival time                         -45.479    
  -------------------------------------------------------------------
                         slack                                 -1.674    

Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.873ns  (logic 0.236ns (4.018%)  route 5.637ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 39.579 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    39.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.236    39.815 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.637    45.451    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    43.919    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.000    43.919    
                         clock uncertainty           -0.035    43.883    
    SLICE_X13Y175        FDRE (Setup_fdre_C_D)       -0.104    43.779    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.779    
                         arrival time                         -45.451    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.641ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.916ns  (logic 0.259ns (4.378%)  route 5.657ns (95.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 39.579 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    39.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.259    39.838 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.657    45.494    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X13Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    43.920    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.000    43.920    
                         clock uncertainty           -0.035    43.884    
    SLICE_X13Y173        FDRE (Setup_fdre_C_D)       -0.031    43.853    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.853    
                         arrival time                         -45.494    
  -------------------------------------------------------------------
                         slack                                 -1.641    

Slack (VIOLATED) :        -1.574ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.870ns  (logic 0.259ns (4.413%)  route 5.611ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 43.922 - 40.000 ) 
    Source Clock Delay      (SCD):    4.583ns = ( 39.583 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    39.583    SiTCP/SiTCP/CLK
    SLICE_X14Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDRE (Prop_fdre_C_Q)         0.259    39.842 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.611    45.452    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.154    43.922    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.000    43.922    
                         clock uncertainty           -0.035    43.886    
    SLICE_X15Y178        FDRE (Setup_fdre_C_D)       -0.008    43.878    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         43.878    
                         arrival time                         -45.452    
  -------------------------------------------------------------------
                         slack                                 -1.574    

Slack (VIOLATED) :        -1.534ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.841ns  (logic 0.259ns (4.434%)  route 5.582ns (95.566%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 39.578 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    39.578    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.259    39.837 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.582    45.419    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    43.920    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000    43.920    
                         clock uncertainty           -0.035    43.884    
    SLICE_X16Y173        FDRE (Setup_fdre_C_D)        0.000    43.884    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         43.884    
                         arrival time                         -45.419    
  -------------------------------------------------------------------
                         slack                                 -1.534    

Slack (VIOLATED) :        -1.434ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.708ns  (logic 0.259ns (4.537%)  route 5.449ns (95.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 39.578 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    39.578    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.259    39.837 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.449    45.286    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    43.919    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.000    43.919    
                         clock uncertainty           -0.035    43.883    
    SLICE_X15Y174        FDRE (Setup_fdre_C_D)       -0.031    43.852    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.852    
                         arrival time                         -45.286    
  -------------------------------------------------------------------
                         slack                                 -1.434    

Slack (VIOLATED) :        -1.432ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.648ns  (logic 0.236ns (4.179%)  route 5.412ns (95.821%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 39.578 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    39.578    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.236    39.814 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.412    45.225    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    43.919    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000    43.919    
                         clock uncertainty           -0.035    43.883    
    SLICE_X15Y174        FDRE (Setup_fdre_C_D)       -0.090    43.793    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         43.793    
                         arrival time                         -45.225    
  -------------------------------------------------------------------
                         slack                                 -1.432    

Slack (VIOLATED) :        -1.376ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.605ns  (logic 0.236ns (4.210%)  route 5.369ns (95.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 43.920 - 40.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 39.579 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    39.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.236    39.815 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.369    45.184    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    43.920    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.000    43.920    
                         clock uncertainty           -0.035    43.884    
    SLICE_X12Y173        FDRE (Setup_fdre_C_D)       -0.077    43.807    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         43.807    
                         arrival time                         -45.184    
  -------------------------------------------------------------------
                         slack                                 -1.376    

Slack (VIOLATED) :        -1.307ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (GMII_TX_CLK rise@40.000ns - SYSCLK_200MP_IN rise@35.000ns)
  Data Path Delay:        5.593ns  (logic 0.259ns (4.631%)  route 5.334ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 43.919 - 40.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 39.579 - 35.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     35.000    35.000 r  
    AD12                                              0.000    35.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    35.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    35.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    38.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    38.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    39.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.259    39.838 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.334    45.171    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                     40.000    40.000 r  
    M28                                               0.000    40.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.162    41.162 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.523    42.685    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    42.768 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    43.919    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000    43.919    
                         clock uncertainty           -0.035    43.883    
    SLICE_X13Y175        FDRE (Setup_fdre_C_D)       -0.019    43.864    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         43.864    
                         arrival time                         -45.171    
  -------------------------------------------------------------------
                         slack                                 -1.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.265ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.692ns  (logic 0.118ns (4.384%)  route 2.574ns (95.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.118     2.193 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           2.574     4.767    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     2.420    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism              0.000     2.420    
                         clock uncertainty            0.035     2.455    
    SLICE_X13Y175        FDRE (Hold_fdre_C_D)         0.047     2.502    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.377ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.107ns (3.871%)  route 2.657ns (96.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.107     2.182 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           2.657     4.839    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     2.421    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism              0.000     2.421    
                         clock uncertainty            0.035     2.456    
    SLICE_X12Y173        FDRE (Hold_fdre_C_D)         0.006     2.462    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           4.839    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.399ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.818ns  (logic 0.118ns (4.188%)  route 2.700ns (95.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.581     2.078    SiTCP/SiTCP/CLK
    SLICE_X14Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDRE (Prop_fdre_C_Q)         0.118     2.196 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           2.700     4.896    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X12Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.779     2.424    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism              0.000     2.424    
                         clock uncertainty            0.035     2.459    
    SLICE_X12Y178        FDRE (Hold_fdre_C_D)         0.038     2.497    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -2.497    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  2.399    

Slack (MET) :             2.405ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.118ns (4.177%)  route 2.707ns (95.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.577     2.074    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.118     2.192 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           2.707     4.899    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     2.421    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism              0.000     2.421    
                         clock uncertainty            0.035     2.456    
    SLICE_X16Y173        FDRE (Hold_fdre_C_D)         0.038     2.494    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.411ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.118ns (4.163%)  route 2.717ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.118     2.193 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           2.717     4.910    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     2.420    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.000     2.420    
                         clock uncertainty            0.035     2.455    
    SLICE_X13Y175        FDRE (Hold_fdre_C_D)         0.044     2.499    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  2.411    

Slack (MET) :             2.415ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 0.146ns (5.110%)  route 2.711ns (94.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.424ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.580     2.077    SiTCP/SiTCP/CLK
    SLICE_X18Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y178        FDRE (Prop_fdre_C_Q)         0.118     2.195 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0/Q
                         net (fo=1, routed)           2.711     4.907    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_0
    SLICE_X15Y178        LUT2 (Prop_lut2_I1_O)        0.028     4.935 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     4.935    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.779     2.424    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism              0.000     2.424    
                         clock uncertainty            0.035     2.459    
    SLICE_X15Y178        FDRE (Hold_fdre_C_D)         0.060     2.519    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -2.519    
                         arrival time                           4.935    
  -------------------------------------------------------------------
                         slack                                  2.415    

Slack (MET) :             2.417ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.107ns (3.812%)  route 2.700ns (96.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.423ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.580     2.077    SiTCP/SiTCP/CLK
    SLICE_X14Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_fdre_C_Q)         0.107     2.184 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           2.700     4.885    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X13Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.778     2.423    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism              0.000     2.423    
                         clock uncertainty            0.035     2.458    
    SLICE_X13Y177        FDRE (Hold_fdre_C_D)         0.009     2.467    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           4.885    
  -------------------------------------------------------------------
                         slack                                  2.417    

Slack (MET) :             2.430ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.107ns (3.792%)  route 2.715ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.577     2.074    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.107     2.181 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           2.715     4.896    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     2.420    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.000     2.420    
                         clock uncertainty            0.035     2.455    
    SLICE_X15Y174        FDRE (Hold_fdre_C_D)         0.011     2.466    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  2.430    

Slack (MET) :             2.442ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.107ns (3.780%)  route 2.724ns (96.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.107     2.182 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.724     4.906    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     2.420    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism              0.000     2.420    
                         clock uncertainty            0.035     2.455    
    SLICE_X13Y175        FDRE (Hold_fdre_C_D)         0.009     2.464    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           4.906    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.451ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             GMII_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GMII_TX_CLK rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.118ns (4.107%)  route 2.755ns (95.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.577     2.074    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.118     2.192 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.755     4.947    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.831     0.831 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.615    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.645 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     2.421    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.000     2.421    
                         clock uncertainty            0.035     2.456    
    SLICE_X16Y173        FDRE (Hold_fdre_C_D)         0.040     2.496    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  2.451    





---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        6.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.390ns  (required time - arrival time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        8.073ns  (logic 8.073ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        4.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         1.230     1.230 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     1.230    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.843     8.073 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     8.073    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.284    14.343    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000    14.343    
                         clock uncertainty           -0.025    14.318    
    ILOGIC_X0Y192        FDRE (Setup_fdre_C_D)        0.145    14.463    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  6.390    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        7.387ns  (logic 1.259ns (17.047%)  route 6.128ns (82.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 10.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         1.259     1.259 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           6.128     7.387    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    AD12                                              0.000    10.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    10.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    12.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.213    14.272    SiTCP/SiTCP/CLK
    SLICE_X0Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000    14.272    
                         clock uncertainty           -0.025    14.247    
    SLICE_X0Y180         FDRE (Setup_fdre_C_D)       -0.022    14.225    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  6.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 I2C_SDA
                            (input port)
  Destination:            AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.380ns  (logic 3.380ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Clock Path Skew:        2.507ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L21                                               0.000     0.000 r  I2C_SDA (INOUT)
                         net (fo=2, routed)           0.000     0.000    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IO
    L21                  IBUF (Prop_ibuf_I_O)         0.620     0.620 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/IBUF/O
                         net (fo=1, routed)           0.000     0.620    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IB_SDA
    ILOGIC_X0Y192        ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      2.760     3.380 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000     3.380    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OPT_ZHD_N_IIC_SDA_IF
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.853     2.507    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/CLK_200M_BUFG
    ILOGIC_X0Y192        FDRE                                         r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF/C
                         clock pessimism              0.000     2.507    
                         clock uncertainty            0.025     2.532    
    ILOGIC_X0Y192        FDRE (Hold_fdre_C_D)         0.154     2.686    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_IF
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             1.308ns  (arrival time - required time)
  Source:                 GMII_MDIO
                            (input port)
  Destination:            SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        3.841ns  (logic 0.649ns (16.902%)  route 3.192ns (83.098%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.468ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J21                                               0.000     0.000 r  GMII_MDIO (INOUT)
                         net (fo=1, unset)            0.000     0.000    GMII_MDIO_IOBUF_inst/IO
    J21                  IBUF (Prop_ibuf_I_O)         0.649     0.649 r  GMII_MDIO_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           3.192     3.841    SiTCP/SiTCP/GMII_MDIO_IN
    SLICE_X0Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/D
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.814     2.468    SiTCP/SiTCP/CLK
    SLICE_X0Y180         FDRE                                         r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn/C
                         clock pessimism              0.000     2.468    
                         clock uncertainty            0.025     2.493    
    SLICE_X0Y180         FDRE (Hold_fdre_C_D)         0.040     2.533    SiTCP/SiTCP/SiTCP_INT/MII_MIF/irMdioIn
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           3.841    
  -------------------------------------------------------------------
                         slack                                  1.308    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :           12  Failing Endpoints,  Worst Slack       -0.518ns,  Total Violation       -5.076ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.518ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.059ns  (logic 0.223ns (21.061%)  route 0.836ns (78.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.447 - 25.000 ) 
    Source Clock Delay      (SCD):    4.840ns = ( 28.840 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.523    28.840    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.223    29.063 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.836    29.899    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.388    29.447    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000    29.447    
                         clock uncertainty           -0.035    29.412    
    SLICE_X5Y139         FDRE (Setup_fdre_C_D)       -0.031    29.381    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         29.381    
                         arrival time                         -29.899    
  -------------------------------------------------------------------
                         slack                                 -0.518    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.972ns  (logic 0.204ns (20.984%)  route 0.768ns (79.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.447 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y140         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.204    29.047 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/Q
                         net (fo=1, routed)           0.768    29.815    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[4]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.388    29.447    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4/C
                         clock pessimism              0.000    29.447    
                         clock uncertainty           -0.035    29.412    
    SLICE_X5Y139         FDRE (Setup_fdre_C_D)       -0.090    29.322    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_4
  -------------------------------------------------------------------
                         required time                         29.322    
                         arrival time                         -29.815    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.451ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.012ns  (logic 0.223ns (22.042%)  route 0.789ns (77.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.447 - 25.000 ) 
    Source Clock Delay      (SCD):    4.841ns = ( 28.841 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.524    28.841    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.223    29.064 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.789    29.853    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X1Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.388    29.447    SiTCP/SiTCP/CLK
    SLICE_X1Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000    29.447    
                         clock uncertainty           -0.035    29.412    
    SLICE_X1Y138         FDRE (Setup_fdre_C_D)       -0.010    29.402    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         29.402    
                         arrival time                         -29.853    
  -------------------------------------------------------------------
                         slack                                 -0.451    

Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        1.012ns  (logic 0.259ns (25.595%)  route 0.753ns (74.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 29.448 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X2Y141         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDCE (Prop_fdce_C_Q)         0.259    29.102 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/Q
                         net (fo=1, routed)           0.753    29.855    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[5]
    SLICE_X4Y140         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.389    29.448    SiTCP/SiTCP/CLK
    SLICE_X4Y140         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5/C
                         clock pessimism              0.000    29.448    
                         clock uncertainty           -0.035    29.413    
    SLICE_X4Y140         FDRE (Setup_fdre_C_D)       -0.008    29.405    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_5
  -------------------------------------------------------------------
                         required time                         29.405    
                         arrival time                         -29.855    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.447ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.998ns  (logic 0.223ns (22.351%)  route 0.775ns (77.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 29.448 - 25.000 ) 
    Source Clock Delay      (SCD):    4.843ns = ( 28.843 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.526    28.843    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y140         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.223    29.066 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.775    29.841    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X4Y140         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.389    29.448    SiTCP/SiTCP/CLK
    SLICE_X4Y140         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000    29.448    
                         clock uncertainty           -0.035    29.413    
    SLICE_X4Y140         FDRE (Setup_fdre_C_D)       -0.019    29.394    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         29.394    
                         arrival time                         -29.841    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.430ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.994ns  (logic 0.223ns (22.430%)  route 0.771ns (77.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.447 - 25.000 ) 
    Source Clock Delay      (SCD):    4.840ns = ( 28.840 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.523    28.840    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDCE (Prop_fdce_C_Q)         0.223    29.063 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.771    29.834    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.388    29.447    SiTCP/SiTCP/CLK
    SLICE_X0Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000    29.447    
                         clock uncertainty           -0.035    29.412    
    SLICE_X0Y136         FDRE (Setup_fdre_C_D)       -0.008    29.404    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         29.404    
                         arrival time                         -29.834    
  -------------------------------------------------------------------
                         slack                                 -0.430    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.961ns  (logic 0.223ns (23.200%)  route 0.738ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.447 - 25.000 ) 
    Source Clock Delay      (SCD):    4.840ns = ( 28.840 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.523    28.840    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.223    29.063 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.738    29.801    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.388    29.447    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000    29.447    
                         clock uncertainty           -0.035    29.412    
    SLICE_X5Y139         FDRE (Setup_fdre_C_D)       -0.019    29.393    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         29.393    
                         arrival time                         -29.801    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.407ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.957ns  (logic 0.223ns (23.295%)  route 0.734ns (76.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 29.447 - 25.000 ) 
    Source Clock Delay      (SCD):    4.840ns = ( 28.840 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.523    28.840    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.223    29.063 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.734    29.797    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.388    29.447    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000    29.447    
                         clock uncertainty           -0.035    29.412    
    SLICE_X5Y139         FDRE (Setup_fdre_C_D)       -0.022    29.390    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         29.390    
                         arrival time                         -29.797    
  -------------------------------------------------------------------
                         slack                                 -0.407    

Slack (VIOLATED) :        -0.404ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.903ns  (logic 0.204ns (22.582%)  route 0.699ns (77.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 29.446 - 25.000 ) 
    Source Clock Delay      (SCD):    4.840ns = ( 28.840 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.523    28.840    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.204    29.044 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.699    29.744    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X6Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.387    29.446    SiTCP/SiTCP/CLK
    SLICE_X6Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000    29.446    
                         clock uncertainty           -0.035    29.411    
    SLICE_X6Y138         FDRE (Setup_fdre_C_D)       -0.072    29.339    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         29.339    
                         arrival time                         -29.744    
  -------------------------------------------------------------------
                         slack                                 -0.404    

Slack (VIOLATED) :        -0.390ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - GMII_RX_CLK rise@24.000ns)
  Data Path Delay:        0.953ns  (logic 0.223ns (23.403%)  route 0.730ns (76.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 29.446 - 25.000 ) 
    Source Clock Delay      (SCD):    4.839ns = ( 28.839 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                     24.000    24.000 r  
    U27                                               0.000    24.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000    24.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251    25.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973    27.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    27.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.522    28.839    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDCE (Prop_fdce_C_Q)         0.223    29.062 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.730    29.792    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X7Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.387    29.446    SiTCP/SiTCP/CLK
    SLICE_X7Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000    29.446    
                         clock uncertainty           -0.035    29.411    
    SLICE_X7Y137         FDRE (Setup_fdre_C_D)       -0.009    29.402    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         29.402    
                         arrival time                         -29.792    
  -------------------------------------------------------------------
                         slack                                 -0.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.091ns (20.147%)  route 0.361ns (79.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.544ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670     2.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y135         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y135         FDCE (Prop_fdce_C_Q)         0.091     2.332 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/Q
                         net (fo=1, routed)           0.361     2.693    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[0]
    SLICE_X6Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.890     2.544    SiTCP/SiTCP/CLK
    SLICE_X6Y135         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0/C
                         clock pessimism              0.000     2.544    
                         clock uncertainty            0.035     2.579    
    SLICE_X6Y135         FDRE (Hold_fdre_C_D)         0.001     2.580    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_0
  -------------------------------------------------------------------
                         required time                         -2.580    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.100ns (19.619%)  route 0.410ns (80.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.100     2.343 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_7/Q
                         net (fo=1, routed)           0.410     2.753    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[7]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.893     2.547    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7/C
                         clock pessimism              0.000     2.547    
                         clock uncertainty            0.035     2.582    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.033     2.615    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_7
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.100ns (19.018%)  route 0.426ns (80.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.100     2.343 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/Q
                         net (fo=1, routed)           0.426     2.769    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[2]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.893     2.547    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2/C
                         clock pessimism              0.000     2.547    
                         clock uncertainty            0.035     2.582    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.038     2.620    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_2
  -------------------------------------------------------------------
                         required time                         -2.620    
                         arrival time                           2.769    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.100ns (18.893%)  route 0.429ns (81.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.100     2.343 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/Q
                         net (fo=1, routed)           0.429     2.772    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[1]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.893     2.547    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1/C
                         clock pessimism              0.000     2.547    
                         clock uncertainty            0.035     2.582    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.040     2.622    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_1
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.100ns (18.615%)  route 0.437ns (81.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDCE (Prop_fdce_C_Q)         0.100     2.343 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/Q
                         net (fo=1, routed)           0.437     2.780    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[3]
    SLICE_X0Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.891     2.545    SiTCP/SiTCP/CLK
    SLICE_X0Y136         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3/C
                         clock pessimism              0.000     2.545    
                         clock uncertainty            0.035     2.580    
    SLICE_X0Y136         FDRE (Hold_fdre_C_D)         0.047     2.627    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_3
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.780    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.100ns (18.649%)  route 0.436ns (81.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.100     2.343 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/Q
                         net (fo=1, routed)           0.436     2.779    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[6]
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.893     2.547    SiTCP/SiTCP/CLK
    SLICE_X5Y139         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6/C
                         clock pessimism              0.000     2.547    
                         clock uncertainty            0.035     2.582    
    SLICE_X5Y139         FDRE (Hold_fdre_C_D)         0.041     2.623    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_6
  -------------------------------------------------------------------
                         required time                         -2.623    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.091ns (18.223%)  route 0.408ns (81.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.547ns
    Source Clock Delay      (SCD):    2.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.672     2.243    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X5Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y138         FDCE (Prop_fdce_C_Q)         0.091     2.334 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_8/Q
                         net (fo=1, routed)           0.408     2.743    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[8]
    SLICE_X6Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.893     2.547    SiTCP/SiTCP/CLK
    SLICE_X6Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8/C
                         clock pessimism              0.000     2.547    
                         clock uncertainty            0.035     2.582    
    SLICE_X6Y138         FDRE (Hold_fdre_C_D)         0.004     2.586    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_8
  -------------------------------------------------------------------
                         required time                         -2.586    
                         arrival time                           2.743    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.100ns (18.292%)  route 0.447ns (81.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.245ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.674     2.245    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y138         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.100     2.345 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/Q
                         net (fo=1, routed)           0.447     2.792    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[10]
    SLICE_X1Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.894     2.548    SiTCP/SiTCP/CLK
    SLICE_X1Y138         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10/C
                         clock pessimism              0.000     2.548    
                         clock uncertainty            0.035     2.583    
    SLICE_X1Y138         FDRE (Hold_fdre_C_D)         0.047     2.630    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_10
  -------------------------------------------------------------------
                         required time                         -2.630    
                         arrival time                           2.792    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.100ns (18.731%)  route 0.434ns (81.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.670     2.241    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X7Y136         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDCE (Prop_fdce_C_Q)         0.100     2.341 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/Q
                         net (fo=1, routed)           0.434     2.775    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[11]
    SLICE_X7Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.891     2.545    SiTCP/SiTCP/CLK
    SLICE_X7Y137         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11/C
                         clock pessimism              0.000     2.545    
                         clock uncertainty            0.035     2.580    
    SLICE_X7Y137         FDRE (Hold_fdre_C_D)         0.032     2.612    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_11
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.100ns (18.060%)  route 0.454ns (81.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.548ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.904     1.545    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.571 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         0.675     2.246    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X3Y140         FDCE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y140         FDCE (Prop_fdce_C_Q)         0.100     2.346 r  SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_9/Q
                         net (fo=1, routed)           0.454     2.800    SiTCP/SiTCP/GMII/GMII_RXBUF/cmpWrAddr[9]
    SLICE_X4Y140         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.894     2.548    SiTCP/SiTCP/CLK
    SLICE_X4Y140         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9/C
                         clock pessimism              0.000     2.548    
                         clock uncertainty            0.035     2.583    
    SLICE_X4Y140         FDRE (Hold_fdre_C_D)         0.044     2.627    SiTCP/SiTCP/GMII/GMII_RXBUF/smpWrStatusAddr_9
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_TX_CLK
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        3.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.706ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.177ns  (logic 0.223ns (18.946%)  route 0.954ns (81.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 9.213 - 5.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     4.287    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     4.510 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.954     5.464    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.154     9.213    SiTCP/SiTCP/CLK
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     9.213    
                         clock uncertainty           -0.035     9.178    
    SLICE_X17Y178        FDCE (Setup_fdce_C_D)       -0.008     9.170    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                          -5.464    
  -------------------------------------------------------------------
                         slack                                  3.706    

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.236ns (21.988%)  route 0.837ns (78.012%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 9.216 - 5.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.287     4.289    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.236     4.525 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.837     5.362    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.157     9.216    SiTCP/SiTCP/CLK
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     9.216    
                         clock uncertainty           -0.035     9.181    
    SLICE_X17Y180        FDCE (Setup_fdce_C_D)       -0.091     9.090    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  3.728    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.223ns (19.389%)  route 0.927ns (80.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 9.218 - 5.000 ) 
    Source Clock Delay      (SCD):    4.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.290     4.292    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDCE (Prop_fdce_C_Q)         0.223     4.515 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.927     5.442    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.159     9.218    SiTCP/SiTCP/CLK
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     9.218    
                         clock uncertainty           -0.035     9.183    
    SLICE_X15Y183        FDCE (Setup_fdce_C_D)       -0.010     9.173    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                          9.173    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                  3.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.107ns (19.130%)  route 0.452ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.582     1.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.107     2.097 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.452     2.549    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.781     2.435    SiTCP/SiTCP/CLK
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.000     2.435    
                         clock uncertainty            0.035     2.470    
    SLICE_X17Y180        FDCE (Hold_fdce_C_D)         0.011     2.481    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.481    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.207%)  route 0.517ns (83.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    1.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     1.989    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.100     2.089 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.517     2.606    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.779     2.433    SiTCP/SiTCP/CLK
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.000     2.433    
                         clock uncertainty            0.035     2.468    
    SLICE_X17Y178        FDCE (Hold_fdce_C_D)         0.047     2.515    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.606    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - GMII_TX_CLK rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.920%)  route 0.528ns (84.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.585     1.993    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDCE (Prop_fdce_C_Q)         0.100     2.093 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.528     2.621    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.784     2.438    SiTCP/SiTCP/CLK
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.000     2.438    
                         clock uncertainty            0.035     2.473    
    SLICE_X15Y183        FDCE (Hold_fdce_C_D)         0.047     2.520    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.520    
                         arrival time                           2.621    
  -------------------------------------------------------------------
                         slack                                  0.101    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  SYSCLK_200MP_IN

Setup :            3  Failing Endpoints,  Worst Slack       -3.545ns,  Total Violation      -10.589ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.545ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.177ns  (logic 0.223ns (18.946%)  route 0.954ns (81.054%))
  Logic Levels:           0  
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 29.213 - 25.000 ) 
    Source Clock Delay      (SCD):    7.658ns = ( 31.658 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.285    31.658    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223    31.881 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.954    32.835    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.154    29.213    SiTCP/SiTCP/CLK
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism              0.238    29.452    
                         clock uncertainty           -0.154    29.298    
    SLICE_X17Y178        FDCE (Setup_fdce_C_D)       -0.008    29.290    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         29.290    
                         arrival time                         -32.835    
  -------------------------------------------------------------------
                         slack                                 -3.545    

Slack (VIOLATED) :        -3.523ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.073ns  (logic 0.236ns (21.988%)  route 0.837ns (78.013%))
  Logic Levels:           0  
  Clock Path Skew:        -3.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 29.216 - 25.000 ) 
    Source Clock Delay      (SCD):    7.660ns = ( 31.660 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.287    31.660    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.236    31.896 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.837    32.733    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.157    29.216    SiTCP/SiTCP/CLK
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism              0.238    29.455    
                         clock uncertainty           -0.154    29.301    
    SLICE_X17Y180        FDCE (Setup_fdce_C_D)       -0.091    29.210    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         29.210    
                         arrival time                         -32.733    
  -------------------------------------------------------------------
                         slack                                 -3.523    

Slack (VIOLATED) :        -3.520ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (SYSCLK_200MP_IN rise@25.000ns - CLK_125M rise@24.000ns)
  Data Path Delay:        1.150ns  (logic 0.223ns (19.389%)  route 0.927ns (80.611%))
  Logic Levels:           0  
  Clock Path Skew:        -3.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns = ( 29.218 - 25.000 ) 
    Source Clock Delay      (SCD):    7.663ns = ( 31.663 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                     24.000    24.000 r  
    AD12                                              0.000    24.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    24.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    24.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    27.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    27.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442    28.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077    28.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463    30.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093    30.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.290    31.663    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDCE (Prop_fdce_C_Q)         0.223    31.886 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.927    32.813    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                     25.000    25.000 r  
    AD12                                              0.000    25.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    25.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    25.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    27.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    28.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.159    29.218    SiTCP/SiTCP/CLK
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism              0.238    29.457    
                         clock uncertainty           -0.154    29.303    
    SLICE_X15Y183        FDCE (Setup_fdce_C_D)       -0.010    29.293    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         29.293    
                         arrival time                         -32.813    
  -------------------------------------------------------------------
                         slack                                 -3.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.473ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.107ns (19.130%)  route 0.452ns (80.870%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.435ns
    Source Clock Delay      (SCD):    3.357ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.582     3.357    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.107     3.464 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_1/Q
                         net (fo=1, routed)           0.452     3.917    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[1]
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.781     2.435    SiTCP/SiTCP/CLK
    SLICE_X17Y180        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1/C
                         clock pessimism             -0.156     2.278    
                         clock uncertainty            0.154     2.433    
    SLICE_X17Y180        FDCE (Hold_fdce_C_D)         0.011     2.444    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_1
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           3.917    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.496ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.207%)  route 0.517ns (83.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.433ns
    Source Clock Delay      (SCD):    3.356ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.581     3.356    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.100     3.456 r  SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct_0/Q
                         net (fo=1, routed)           0.517     3.973    SiTCP/SiTCP/GMII/GMII_TXBUF/orRdAct[0]
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.779     2.433    SiTCP/SiTCP/CLK
    SLICE_X17Y178        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0/C
                         clock pessimism             -0.156     2.276    
                         clock uncertainty            0.154     2.431    
    SLICE_X17Y178        FDCE (Hold_fdce_C_D)         0.047     2.478    SiTCP/SiTCP/GMII/GMII_TXBUF/irRdAct_0
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.973    
  -------------------------------------------------------------------
                         slack                                  1.496    

Slack (MET) :             1.506ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
                            (rising edge-triggered cell FDCE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             SYSCLK_200MP_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.100ns (15.920%)  route 0.528ns (84.080%))
  Logic Levels:           0  
  Clock Path Skew:        -1.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.438ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.610     2.107    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.157 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.592     2.749    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.775 r  GMIIMUX/O
                         net (fo=282, routed)         0.585     3.360    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X17Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y183        FDCE (Prop_fdce_C_Q)         0.100     3.460 r  SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl/Q
                         net (fo=2, routed)           0.528     3.989    SiTCP/SiTCP/GMII/GMII_TXBUF/muxEndTgl
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.784     2.438    SiTCP/SiTCP/CLK
    SLICE_X15Y183        FDCE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0/C
                         clock pessimism             -0.156     2.281    
                         clock uncertainty            0.154     2.436    
    SLICE_X15Y183        FDCE (Hold_fdce_C_D)         0.047     2.483    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpMuxTrnsEnd_0
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           3.989    
  -------------------------------------------------------------------
                         slack                                  1.506    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        4.304ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.055ns,  Total Violation       -0.066ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.304ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.614ns (10.199%)  route 5.406ns (89.801%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 15.074 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223     4.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.406    10.302    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.043    10.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000    10.345    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.528 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.528    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.693 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.693    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[17]
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    15.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17/C
                         clock pessimism              0.000    15.074    
                         clock uncertainty           -0.154    14.920    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.076    14.996    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_17
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  4.304    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.963ns  (logic 0.557ns (9.340%)  route 5.406ns (90.660%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.074ns = ( 15.074 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223     4.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.406    10.302    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.043    10.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000    10.345    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183    10.528 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.528    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[15]
    SLICE_X2Y156         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.636 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.636    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[16]
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.221    15.074    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y156         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16/C
                         clock pessimism              0.000    15.074    
                         clock uncertainty           -0.154    14.920    
    SLICE_X2Y156         FDRE (Setup_fdre_C_D)        0.076    14.996    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_16
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.844ns  (logic 0.438ns (7.494%)  route 5.406ns (92.506%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223     4.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.406    10.302    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.043    10.345 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000    10.345    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.172    10.517 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.517    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.517    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.544ns (9.361%)  route 5.267ns (90.639%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.223     4.895 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_13/Q
                         net (fo=2, routed)           5.267    10.163    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[13]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.043    10.206 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000    10.206    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.278    10.484 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.484    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.811ns  (logic 0.727ns (12.510%)  route 5.084ns (87.490%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204     4.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084     9.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    10.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.319 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.319    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.484 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.484    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.484    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.568ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 0.673ns (11.689%)  route 5.084ns (88.311%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204     4.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084     9.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    10.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    10.430 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[1]
                         net (fo=1, routed)           0.000    10.430    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[9]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_9
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.430    
  -------------------------------------------------------------------
                         slack                                  4.568    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 0.670ns (11.643%)  route 5.084ns (88.357%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204     4.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084     9.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    10.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    10.319 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.319    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[11]
    SLICE_X2Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.427 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.427    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y155         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.582ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.743ns  (logic 0.659ns (11.474%)  route 5.084ns (88.526%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204     4.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084     9.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    10.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151    10.416 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000    10.416    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                  4.582    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.620ns (10.869%)  route 5.084ns (89.131%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204     4.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084     9.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    10.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112    10.377 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000    10.377    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        5.700ns  (logic 0.616ns (10.806%)  route 5.084ns (89.194%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        2.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.075ns = ( 15.075 - 8.000 ) 
    Source Clock Delay      (SCD):    4.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.973     3.224    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.317 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.355     4.672    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.204     4.876 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_6/Q
                         net (fo=2, routed)           5.084     9.961    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[6]
    SLICE_X2Y153         LUT3 (Prop_lut3_I1_O)        0.124    10.085 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<7>/O
                         net (fo=1, routed)           0.000    10.085    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[7]
    SLICE_X2Y153         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    10.265 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    10.265    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[7]
    SLICE_X2Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.373 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000    10.373    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[8]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     8.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    10.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    12.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    13.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    13.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.222    15.075    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8/C
                         clock pessimism              0.000    15.075    
                         clock uncertainty           -0.154    14.921    
    SLICE_X2Y154         FDRE (Setup_fdre_C_D)        0.076    14.997    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_8
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.729ns  (logic 0.300ns (8.046%)  route 3.429ns (91.954%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.429     7.903    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X2Y152         LUT3 (Prop_lut3_I1_O)        0.036     7.939 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.939    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.086     8.025 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.025    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[2]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_2
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.025    
  -------------------------------------------------------------------
                         slack                                 -0.055    

Slack (VIOLATED) :        -0.011ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.344ns (9.118%)  route 3.429ns (90.882%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.429     7.903    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X2Y152         LUT3 (Prop_lut3_I1_O)        0.036     7.939 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.939    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.130     8.069 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.069    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[3]
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_3
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.069    
  -------------------------------------------------------------------
                         slack                                 -0.011    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 0.300ns (7.928%)  route 3.484ns (92.072%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           3.484     7.958    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X2Y154         LUT3 (Prop_lut3_I2_O)        0.036     7.994 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     7.994    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X2Y154         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.086     8.080 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[10]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y154         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_10
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.080    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.811ns  (logic 0.300ns (7.871%)  route 3.511ns (92.129%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           3.511     7.986    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.036     8.022 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     8.022    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.086     8.108 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.108    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[14]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.108    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.344ns (8.986%)  route 3.484ns (91.014%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_10/Q
                         net (fo=2, routed)           3.484     7.958    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[10]
    SLICE_X2Y154         LUT3 (Prop_lut3_I2_O)        0.036     7.994 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<10>/O
                         net (fo=1, routed)           0.000     7.994    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[10]
    SLICE_X2Y154         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.130     8.124 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.124    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[11]
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y154         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y154         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_11
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.124    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.424ns (11.005%)  route 3.429ns (88.995%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.429     7.903    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X2Y152         LUT3 (Prop_lut3_I1_O)        0.036     7.939 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.939    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.138     8.077 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.077    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.072     8.149 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.149    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[4]
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_4
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.149    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.344ns (8.923%)  route 3.511ns (91.077%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_14/Q
                         net (fo=2, routed)           3.511     7.986    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[14]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.036     8.022 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<14>/O
                         net (fo=1, routed)           0.000     8.022    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[14]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.130     8.152 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.152    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[15]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.152    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 0.297ns (7.702%)  route 3.559ns (92.298%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           3.559     8.033    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X2Y155         LUT3 (Prop_lut3_I1_O)        0.036     8.069 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<13>/O
                         net (fo=1, routed)           0.000     8.069    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[13]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.083     8.152 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.152    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[13]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_13
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.152    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.870ns  (logic 0.441ns (11.396%)  route 3.429ns (88.604%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y152         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y152         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_1/Q
                         net (fo=2, routed)           3.429     7.903    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[1]
    SLICE_X2Y152         LUT3 (Prop_lut3_I1_O)        0.036     7.939 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<2>/O
                         net (fo=1, routed)           0.000     7.939    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[2]
    SLICE_X2Y152         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.138     8.077 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.077    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy[3]
    SLICE_X2Y153         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.089     8.166 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<4>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.166    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[6]
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y153         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y153         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_6
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.166    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - GMII_RX_CLK rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 0.304ns (7.810%)  route 3.588ns (92.190%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.729ns
    Source Clock Delay      (SCD):    4.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  GMII_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_RX_CLK
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  GMII_RX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.854     2.992    GMII_RX_CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     3.075 r  GMII_RX_CLK_IBUF_BUFG_inst/O
                         net (fo=342, routed)         1.221     4.296    SiTCP/SiTCP/GMII_RX_CLK
    SLICE_X4Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.178     4.474 f  SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim_12/Q
                         net (fo=2, routed)           3.588     8.062    SiTCP/SiTCP/GMII/GMII_RXCNT/orMacTim[12]
    SLICE_X2Y155         LUT3 (Prop_lut3_I2_O)        0.036     8.098 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut<12>/O
                         net (fo=1, routed)           0.000     8.098    SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_lut[12]
    SLICE_X2Y155         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.090     8.188 r  SiTCP/SiTCP/GMII/GMII_TXCNT/Msub_GND_8_o_GND_8_o_sub_11_OUT_cy<12>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.188    SiTCP/SiTCP/GMII/GMII_TXCNT/GND_8_o_GND_8_o_sub_11_OUT[12]
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.356     7.729    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X2Y155         FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12/C
                         clock pessimism              0.000     7.729    
                         clock uncertainty            0.154     7.883    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.197     8.080    SiTCP/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_12
  -------------------------------------------------------------------
                         required time                         -8.080    
                         arrival time                           8.188    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_200MP_IN
  To Clock:  CLK_125M

Setup :           23  Failing Endpoints,  Worst Slack       -2.594ns,  Total Violation      -48.184ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.594ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        6.033ns  (logic 0.204ns (3.381%)  route 5.829ns (96.619%))
  Logic Levels:           0  
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.005ns = ( 23.005 - 16.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 19.578 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    19.578    SiTCP/SiTCP/CLK
    SLICE_X17Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.204    19.782 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_2/Q
                         net (fo=1, routed)           5.829    25.611    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[2]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    23.005    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2/C
                         clock pessimism              0.238    23.244    
                         clock uncertainty           -0.154    23.090    
    SLICE_X16Y173        FDRE (Setup_fdre_C_D)       -0.072    23.018    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_2
  -------------------------------------------------------------------
                         required time                         23.018    
                         arrival time                         -25.611    
  -------------------------------------------------------------------
                         slack                                 -2.594    

Slack (VIOLATED) :        -2.469ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.898ns  (logic 0.236ns (4.001%)  route 5.662ns (95.999%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.006ns = ( 23.006 - 16.000 ) 
    Source Clock Delay      (SCD):    4.582ns = ( 19.582 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.284    19.582    SiTCP/SiTCP/CLK
    SLICE_X14Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_fdre_C_Q)         0.236    19.818 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_5/Q
                         net (fo=1, routed)           5.662    25.479    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[5]
    SLICE_X12Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.153    23.006    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5/C
                         clock pessimism              0.238    23.245    
                         clock uncertainty           -0.154    23.091    
    SLICE_X12Y177        FDRE (Setup_fdre_C_D)       -0.080    23.011    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_5
  -------------------------------------------------------------------
                         required time                         23.011    
                         arrival time                         -25.479    
  -------------------------------------------------------------------
                         slack                                 -2.469    

Slack (VIOLATED) :        -2.467ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.873ns  (logic 0.236ns (4.018%)  route 5.637ns (95.982%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 23.004 - 16.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 19.579 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    19.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.236    19.815 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_8/Q
                         net (fo=1, routed)           5.637    25.451    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[8]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    23.004    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8/C
                         clock pessimism              0.238    23.243    
                         clock uncertainty           -0.154    23.089    
    SLICE_X13Y175        FDRE (Setup_fdre_C_D)       -0.104    22.985    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                         -25.451    
  -------------------------------------------------------------------
                         slack                                 -2.467    

Slack (VIOLATED) :        -2.436ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.916ns  (logic 0.259ns (4.378%)  route 5.657ns (95.622%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.005ns = ( 23.005 - 16.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 19.579 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    19.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.259    19.838 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_7/Q
                         net (fo=1, routed)           5.657    25.494    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[7]
    SLICE_X13Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    23.005    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7/C
                         clock pessimism              0.238    23.244    
                         clock uncertainty           -0.154    23.090    
    SLICE_X13Y173        FDRE (Setup_fdre_C_D)       -0.031    23.059    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.059    
                         arrival time                         -25.494    
  -------------------------------------------------------------------
                         slack                                 -2.436    

Slack (VIOLATED) :        -2.369ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.870ns  (logic 0.259ns (4.413%)  route 5.611ns (95.587%))
  Logic Levels:           0  
  Clock Path Skew:        2.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.007ns = ( 23.007 - 16.000 ) 
    Source Clock Delay      (SCD):    4.583ns = ( 19.583 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    19.583    SiTCP/SiTCP/CLK
    SLICE_X14Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDRE (Prop_fdre_C_Q)         0.259    19.842 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_10/Q
                         net (fo=1, routed)           5.611    25.452    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[10]
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.154    23.007    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10/C
                         clock pessimism              0.238    23.246    
                         clock uncertainty           -0.154    23.092    
    SLICE_X15Y178        FDRE (Setup_fdre_C_D)       -0.008    23.084    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_10
  -------------------------------------------------------------------
                         required time                         23.084    
                         arrival time                         -25.452    
  -------------------------------------------------------------------
                         slack                                 -2.369    

Slack (VIOLATED) :        -2.329ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.841ns  (logic 0.259ns (4.434%)  route 5.582ns (95.566%))
  Logic Levels:           0  
  Clock Path Skew:        2.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.005ns = ( 23.005 - 16.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 19.578 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    19.578    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.259    19.837 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           5.582    25.419    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    23.005    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism              0.238    23.244    
                         clock uncertainty           -0.154    23.090    
    SLICE_X16Y173        FDRE (Setup_fdre_C_D)        0.000    23.090    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         23.090    
                         arrival time                         -25.419    
  -------------------------------------------------------------------
                         slack                                 -2.329    

Slack (VIOLATED) :        -2.228ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.708ns  (logic 0.259ns (4.537%)  route 5.449ns (95.463%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 23.004 - 16.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 19.578 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    19.578    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.259    19.837 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_0/Q
                         net (fo=1, routed)           5.449    25.286    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[0]
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    23.004    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0/C
                         clock pessimism              0.238    23.243    
                         clock uncertainty           -0.154    23.089    
    SLICE_X15Y174        FDRE (Setup_fdre_C_D)       -0.031    23.058    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         23.058    
                         arrival time                         -25.286    
  -------------------------------------------------------------------
                         slack                                 -2.228    

Slack (VIOLATED) :        -2.227ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.648ns  (logic 0.236ns (4.179%)  route 5.412ns (95.821%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 23.004 - 16.000 ) 
    Source Clock Delay      (SCD):    4.578ns = ( 19.578 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.280    19.578    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.236    19.814 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           5.412    25.225    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    23.004    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism              0.238    23.243    
                         clock uncertainty           -0.154    23.089    
    SLICE_X15Y174        FDRE (Setup_fdre_C_D)       -0.090    22.999    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         22.999    
                         arrival time                         -25.225    
  -------------------------------------------------------------------
                         slack                                 -2.227    

Slack (VIOLATED) :        -2.171ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.605ns  (logic 0.236ns (4.210%)  route 5.369ns (95.790%))
  Logic Levels:           0  
  Clock Path Skew:        2.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.005ns = ( 23.005 - 16.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 19.579 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    19.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.236    19.815 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_7/Q
                         net (fo=1, routed)           5.369    25.184    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[7]
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.152    23.005    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7/C
                         clock pessimism              0.238    23.244    
                         clock uncertainty           -0.154    23.090    
    SLICE_X12Y173        FDRE (Setup_fdre_C_D)       -0.077    23.013    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_7
  -------------------------------------------------------------------
                         required time                         23.013    
                         arrival time                         -25.184    
  -------------------------------------------------------------------
                         slack                                 -2.171    

Slack (VIOLATED) :        -2.102ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (CLK_125M rise@16.000ns - SYSCLK_200MP_IN rise@15.000ns)
  Data Path Delay:        5.593ns  (logic 0.259ns (4.631%)  route 5.334ns (95.369%))
  Logic Levels:           0  
  Clock Path Skew:        2.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.004ns = ( 23.004 - 16.000 ) 
    Source Clock Delay      (SCD):    4.579ns = ( 19.579 - 15.000 ) 
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                     15.000    15.000 r  
    AD12                                              0.000    15.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    15.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906    15.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299    18.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    18.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.281    19.579    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.259    19.838 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           5.334    25.171    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                     16.000    16.000 r  
    AD12                                              0.000    16.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000    16.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    16.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173    18.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    19.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285    20.344    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    20.417 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.353    21.770    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.083    21.853 r  GMIIMUX/O
                         net (fo=282, routed)         1.151    23.004    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism              0.238    23.243    
                         clock uncertainty           -0.154    23.089    
    SLICE_X13Y175        FDRE (Setup_fdre_C_D)       -0.019    23.070    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         23.070    
                         arrival time                         -25.171    
  -------------------------------------------------------------------
                         slack                                 -2.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 0.206ns (4.950%)  route 3.956ns (95.050%))
  Logic Levels:           0  
  Clock Path Skew:        3.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.654ns
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.151     4.210    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.206     4.416 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_4/Q
                         net (fo=1, routed)           3.956     8.372    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[4]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.281     7.654    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4/C
                         clock pessimism             -0.238     7.415    
                         clock uncertainty            0.154     7.570    
    SLICE_X13Y175        FDRE (Hold_fdre_C_D)         0.105     7.675    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -7.675    
                         arrival time                           8.372    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 0.206ns (4.768%)  route 4.115ns (95.232%))
  Logic Levels:           0  
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.658ns
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.154     4.213    SiTCP/SiTCP/CLK
    SLICE_X14Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDRE (Prop_fdre_C_Q)         0.206     4.419 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_9/Q
                         net (fo=1, routed)           4.115     8.534    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[9]
    SLICE_X12Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     7.658    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9/C
                         clock pessimism             -0.238     7.419    
                         clock uncertainty            0.154     7.574    
    SLICE_X12Y178        FDRE (Hold_fdre_C_D)         0.127     7.701    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_9
  -------------------------------------------------------------------
                         required time                         -7.701    
                         arrival time                           8.534    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.242ns (5.563%)  route 4.109ns (94.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.658ns
    Source Clock Delay      (SCD):    4.213ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     2.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.154     4.213    SiTCP/SiTCP/CLK
    SLICE_X18Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y178        FDRE (Prop_fdre_C_Q)         0.206     4.419 r  SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1/Q
                         net (fo=1, routed)           4.109     8.528    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq_1
    SLICE_X15Y178        LUT2 (Prop_lut2_I0_O)        0.036     8.564 r  SiTCP/SiTCP/GMII/GMII_TXBUF/out21/O
                         net (fo=1, routed)           0.000     8.564    SiTCP/SiTCP/GMII/GMII_TXBUF/memRdReq[1]_reduce_or_55_o
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.442     4.740    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.817 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           1.463     6.280    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.093     6.373 r  GMIIMUX/O
                         net (fo=282, routed)         1.285     7.658    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y178        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0/C
                         clock pessimism             -0.238     7.419    
                         clock uncertainty            0.154     7.574    
    SLICE_X15Y178        FDRE (Hold_fdre_C_D)         0.153     7.727    SiTCP/SiTCP/GMII/GMII_TXBUF/irMemRdReq_0
  -------------------------------------------------------------------
                         required time                         -7.727    
                         arrival time                           8.564    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.107ns (3.871%)  route 2.657ns (96.129%))
  Logic Levels:           0  
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.107     2.182 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_1/Q
                         net (fo=1, routed)           2.657     4.839    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[1]
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     3.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X12Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1/C
                         clock pessimism             -0.156     3.834    
                         clock uncertainty            0.154     3.989    
    SLICE_X12Y173        FDRE (Hold_fdre_C_D)         0.006     3.995    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_1
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.839    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.118ns (4.177%)  route 2.707ns (95.823%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.577     2.074    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.118     2.192 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_3/Q
                         net (fo=1, routed)           2.707     4.899    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[3]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     3.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3/C
                         clock pessimism             -0.156     3.834    
                         clock uncertainty            0.154     3.989    
    SLICE_X16Y173        FDRE (Hold_fdre_C_D)         0.038     4.027    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.027    
                         arrival time                           4.899    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.118ns (4.163%)  route 2.717ns (95.837%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.118     2.193 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_8/Q
                         net (fo=1, routed)           2.717     4.910    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[8]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     3.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8/C
                         clock pessimism             -0.156     3.833    
                         clock uncertainty            0.154     3.988    
    SLICE_X13Y175        FDRE (Hold_fdre_C_D)         0.044     4.032    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_8
  -------------------------------------------------------------------
                         required time                         -4.032    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.807ns  (logic 0.107ns (3.812%)  route 2.700ns (96.188%))
  Logic Levels:           0  
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.993ns
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.580     2.077    SiTCP/SiTCP/CLK
    SLICE_X14Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_fdre_C_Q)         0.107     2.184 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_6/Q
                         net (fo=1, routed)           2.700     4.885    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[6]
    SLICE_X13Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.778     3.993    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y177        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6/C
                         clock pessimism             -0.156     3.836    
                         clock uncertainty            0.154     3.991    
    SLICE_X13Y177        FDRE (Hold_fdre_C_D)         0.009     4.000    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_6
  -------------------------------------------------------------------
                         required time                         -4.000    
                         arrival time                           4.885    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.897ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.822ns  (logic 0.107ns (3.792%)  route 2.715ns (96.208%))
  Logic Levels:           0  
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.577     2.074    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.107     2.181 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr_0/Q
                         net (fo=1, routed)           2.715     4.896    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank0LastWrAddr[0]
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     3.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X15Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0/C
                         clock pessimism             -0.156     3.833    
                         clock uncertainty            0.154     3.988    
    SLICE_X15Y174        FDRE (Hold_fdre_C_D)         0.011     3.999    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -3.999    
                         arrival time                           4.896    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.107ns (3.780%)  route 2.724ns (96.220%))
  Logic Levels:           0  
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    2.075ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.578     2.075    SiTCP/SiTCP/CLK
    SLICE_X12Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y174        FDRE (Prop_fdre_C_Q)         0.107     2.182 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_4/Q
                         net (fo=1, routed)           2.724     4.906    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[4]
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.775     3.990    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X13Y175        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4/C
                         clock pessimism             -0.156     3.833    
                         clock uncertainty            0.154     3.988    
    SLICE_X13Y175        FDRE (Hold_fdre_C_D)         0.009     3.997    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_4
  -------------------------------------------------------------------
                         required time                         -3.997    
                         arrival time                           4.906    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        2.873ns  (logic 0.118ns (4.107%)  route 2.755ns (95.893%))
  Logic Levels:           0  
  Clock Path Skew:        1.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.991ns
    Source Clock Delay      (SCD):    2.074ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.577     2.074    SiTCP/SiTCP/CLK
    SLICE_X16Y174        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y174        FDRE (Prop_fdre_C_Q)         0.118     2.192 r  SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr_3/Q
                         net (fo=1, routed)           2.755     4.947    SiTCP/SiTCP/GMII/GMII_TXBUF/dlyBank1LastWrAddr[3]
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.821     2.475    CLK_200M_BUFG
    PLLE2_ADV_X0Y3       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.528 r  PLLE2_BASE/CLKOUT0
                         net (fo=1, routed)           0.657     3.185    CLK_125M
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     3.215 r  GMIIMUX/O
                         net (fo=282, routed)         0.776     3.991    SiTCP/SiTCP/GMII_TX_CLK
    SLICE_X16Y173        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3/C
                         clock pessimism             -0.156     3.834    
                         clock uncertainty            0.154     3.989    
    SLICE_X16Y173        FDRE (Hold_fdre_C_D)         0.040     4.029    SiTCP/SiTCP/GMII/GMII_TXBUF/rsmpBank1LastWrAddr_3
  -------------------------------------------------------------------
                         required time                         -4.029    
                         arrival time                           4.947    
  -------------------------------------------------------------------
                         slack                                  0.919    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  SYSCLK_200MP_IN

Setup :            0  Failing Endpoints,  Worst Slack        0.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.236ns (5.681%)  route 3.919ns (94.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 9.197 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.919     8.737    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X43Y173        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.138     9.197    SiTCP/SiTCP/CLK
    SLICE_X43Y173        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22/C
                         clock pessimism              0.324     9.522    
                         clock uncertainty           -0.035     9.486    
    SLICE_X43Y173        FDPE (Recov_fdpe_C_PRE)     -0.258     9.228    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_22
  -------------------------------------------------------------------
                         required time                          9.228    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        4.147ns  (logic 0.236ns (5.691%)  route 3.911ns (94.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.199ns = ( 9.199 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.911     8.730    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X38Y176        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.140     9.199    SiTCP/SiTCP/CLK
    SLICE_X38Y176        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT/C
                         clock pessimism              0.324     9.524    
                         clock uncertainty           -0.035     9.488    
    SLICE_X38Y176        FDPE (Recov_fdpe_C_PRE)     -0.267     9.221    SiTCP/SiTCP/SiTCP_INT/SiTCP_RESET_OUT
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.616ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_14/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.236ns (5.909%)  route 3.758ns (94.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 9.196 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.758     8.577    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X44Y174        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_14/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.137     9.196    SiTCP/SiTCP/CLK
    SLICE_X44Y174        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_14/C
                         clock pessimism              0.324     9.521    
                         clock uncertainty           -0.035     9.485    
    SLICE_X44Y174        FDCE (Recov_fdce_C_CLR)     -0.292     9.193    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_14
  -------------------------------------------------------------------
                         required time                          9.193    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  0.616    

Slack (MET) :             0.650ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.994ns  (logic 0.236ns (5.909%)  route 3.758ns (94.091%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 9.196 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.758     8.577    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X44Y174        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.137     9.196    SiTCP/SiTCP/CLK
    SLICE_X44Y174        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27/C
                         clock pessimism              0.324     9.521    
                         clock uncertainty           -0.035     9.485    
    SLICE_X44Y174        FDPE (Recov_fdpe_C_PRE)     -0.258     9.227    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_27
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.236ns (5.912%)  route 3.756ns (94.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 9.196 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.756     8.575    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X45Y174        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.137     9.196    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11/C
                         clock pessimism              0.324     9.521    
                         clock uncertainty           -0.035     9.485    
    SLICE_X45Y174        FDPE (Recov_fdpe_C_PRE)     -0.258     9.227    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_11
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.236ns (5.912%)  route 3.756ns (94.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 9.196 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.756     8.575    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X45Y174        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.137     9.196    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15/C
                         clock pessimism              0.324     9.521    
                         clock uncertainty           -0.035     9.485    
    SLICE_X45Y174        FDPE (Recov_fdpe_C_PRE)     -0.258     9.227    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_15
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/PRE
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.992ns  (logic 0.236ns (5.912%)  route 3.756ns (94.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.196ns = ( 9.196 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.756     8.575    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X45Y174        FDPE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.137     9.196    SiTCP/SiTCP/CLK
    SLICE_X45Y174        FDPE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7/C
                         clock pessimism              0.324     9.521    
                         clock uncertainty           -0.035     9.485    
    SLICE_X45Y174        FDPE (Recov_fdpe_C_PRE)     -0.258     9.227    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsCal_7
  -------------------------------------------------------------------
                         required time                          9.227    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.236ns (6.047%)  route 3.667ns (93.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 9.205 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.667     8.485    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X47Y162        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.146     9.205    SiTCP/SiTCP/CLK
    SLICE_X47Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1/C
                         clock pessimism              0.324     9.530    
                         clock uncertainty           -0.035     9.494    
    SLICE_X47Y162        FDCE (Recov_fdce_C_CLR)     -0.292     9.202    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_1
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_3/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.236ns (6.047%)  route 3.667ns (93.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 9.205 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.667     8.485    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X47Y162        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.146     9.205    SiTCP/SiTCP/CLK
    SLICE_X47Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_3/C
                         clock pessimism              0.324     9.530    
                         clock uncertainty           -0.035     9.494    
    SLICE_X47Y162        FDCE (Recov_fdce_C_CLR)     -0.292     9.202    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_3
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_4/CLR
                            (recovery check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (SYSCLK_200MP_IN rise@5.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.236ns (6.047%)  route 3.667ns (93.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 9.205 - 5.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  LVDS_BUF/O
                         net (fo=1, routed)           2.299     3.205    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.285     4.583    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     4.819 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         3.667     8.485    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X47Y162        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     5.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  LVDS_BUF/O
                         net (fo=1, routed)           2.173     7.976    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.059 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        1.146     9.205    SiTCP/SiTCP/CLK
    SLICE_X47Y162        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_4/C
                         clock pessimism              0.324     9.530    
                         clock uncertainty           -0.035     9.494    
    SLICE_X47Y162        FDCE (Recov_fdce_C_CLR)     -0.292     9.202    SiTCP/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3FData_4
  -------------------------------------------------------------------
                         required time                          9.202    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  0.717    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.152%)  route 0.149ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X21Y134        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.234 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.149     2.383    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X23Y133        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X23Y133        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10/C
                         clock pessimism             -0.344     2.163    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.069     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.152%)  route 0.149ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X21Y134        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.234 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.149     2.383    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X23Y133        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X23Y133        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11/C
                         clock pessimism             -0.344     2.163    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.069     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.152%)  route 0.149ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X21Y134        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.234 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.149     2.383    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X23Y133        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X23Y133        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8/C
                         clock pessimism             -0.344     2.163    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.069     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.152%)  route 0.149ns (59.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.508ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X21Y134        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.234 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.149     2.383    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X23Y133        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.854     2.508    fifo_generator_v11_0/clk
    SLICE_X23Y133        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9/C
                         clock pessimism             -0.344     2.163    
    SLICE_X23Y133        FDCE (Remov_fdce_C_CLR)     -0.069     2.094    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.383    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.236%)  route 0.184ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.634     2.131    fifo_generator_v11_0/clk
    SLICE_X21Y131        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.184     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y131        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.853     2.507    fifo_generator_v11_0/clk
    SLICE_X20Y131        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/C
                         clock pessimism             -0.364     2.142    
    SLICE_X20Y131        FDCE (Remov_fdce_C_CLR)     -0.050     2.092    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.236%)  route 0.184ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.634     2.131    fifo_generator_v11_0/clk
    SLICE_X21Y131        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.184     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y131        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.853     2.507    fifo_generator_v11_0/clk
    SLICE_X20Y131        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/C
                         clock pessimism             -0.364     2.142    
    SLICE_X20Y131        FDCE (Remov_fdce_C_CLR)     -0.050     2.092    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.236%)  route 0.184ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.634     2.131    fifo_generator_v11_0/clk
    SLICE_X21Y131        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.184     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y131        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.853     2.507    fifo_generator_v11_0/clk
    SLICE_X20Y131        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/C
                         clock pessimism             -0.364     2.142    
    SLICE_X20Y131        FDCE (Remov_fdce_C_CLR)     -0.050     2.092    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.236%)  route 0.184ns (64.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.634     2.131    fifo_generator_v11_0/clk
    SLICE_X21Y131        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y131        FDPE (Prop_fdpe_C_Q)         0.100     2.231 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2/Q
                         net (fo=38, routed)          0.184     2.415    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
    SLICE_X20Y131        FDPE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.853     2.507    fifo_generator_v11_0/clk
    SLICE_X20Y131        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0/C
                         clock pessimism             -0.364     2.142    
    SLICE_X20Y131        FDPE (Remov_fdpe_C_PRE)     -0.052     2.090    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_0/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.107ns (41.723%)  route 0.149ns (58.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.431ns
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.581     2.078    SiTCP/SiTCP/CLK
    SLICE_X10Y171        FDPE                                         r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.107     2.185 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.149     2.335    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X10Y173        FDCE                                         f  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.777     2.431    SiTCP/SiTCP/CLK
    SLICE_X10Y173        FDCE                                         r  SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_0/C
                         clock pessimism             -0.343     2.087    
    SLICE_X10Y173        FDCE (Remov_fdce_C_CLR)     -0.086     2.001    SiTCP/SiTCP/SiTCP_INT/AT93C46IF/eepDi_0
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1/CLR
                            (removal check against rising-edge clock SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (SYSCLK_200MP_IN rise@0.000ns - SYSCLK_200MP_IN rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.100ns (33.466%)  route 0.199ns (66.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  LVDS_BUF/O
                         net (fo=1, routed)           1.083     1.471    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.637     2.134    fifo_generator_v11_0/clk
    SLICE_X21Y134        FDPE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y134        FDPE (Prop_fdpe_C_Q)         0.100     2.234 f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1/Q
                         net (fo=23, routed)          0.199     2.433    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]
    SLICE_X23Y132        FDCE                                         f  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock SYSCLK_200MP_IN rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  SYSCLK_200MP_IN (IN)
                         net (fo=0)                   0.000     0.000    SYSCLK_200MP_IN
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  LVDS_BUF/O
                         net (fo=1, routed)           1.154     1.624    CLK_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  CLK_200M_BUFG_inst/O
                         net (fo=4126, routed)        0.853     2.507    fifo_generator_v11_0/clk
    SLICE_X23Y132        FDCE                                         r  fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1/C
                         clock pessimism             -0.344     2.162    
    SLICE_X23Y132        FDCE (Remov_fdce_C_CLR)     -0.069     2.093    fifo_generator_v11_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.433    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK_125M
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     3.085 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.085    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     3.077 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.077    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.077    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 IOB_GTX/C
                            (rising edge-triggered cell ODDR clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_GTXCLK
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.074ns  (logic 3.074ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181                                     0.000     0.000 r  IOB_GTX/C
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.366     0.366 r  IOB_GTX/Q
                         net (fo=1, routed)           0.000     0.366    GMII_GTXCLK_OBUF
    K30                  OBUF (Prop_obuf_I_O)         2.708     3.074 r  GMII_GTXCLK_OBUF_inst/O
                         net (fo=0)                   0.000     3.074    GMII_GTXCLK
    K30                                                               r  GMII_GTXCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     3.071 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.071    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     3.061 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.061    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.061    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     3.059 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.059    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     3.058 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.058    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     3.048 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.048    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.048    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     3.041 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.041    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.041    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.170ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            3.200ns  (MaxDelay Path 3.200ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 3.200ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164                                     0.000     0.000 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     0.366    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     3.030 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.030    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                    3.200     3.200    
                         output delay                -0.000     3.200    
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.170    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  GMII_TX_CLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       22.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.444ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.085ns  (logic 3.085ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         2.719     7.556 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.556    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                 22.444    

Slack (MET) :             22.458ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         2.711     7.542 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.542    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                 22.458    

Slack (MET) :             22.461ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.071ns  (logic 3.071ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         2.705     7.539 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.539    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.539    
  -------------------------------------------------------------------
                         slack                                 22.461    

Slack (MET) :             22.475ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.061ns  (logic 3.061ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.464ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.462     4.464    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.366     4.830 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     4.830    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         2.695     7.525 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.525    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.525    
  -------------------------------------------------------------------
                         slack                                 22.475    

Slack (MET) :             22.476ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.059ns  (logic 3.059ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         2.693     7.524 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.524    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.524    
  -------------------------------------------------------------------
                         slack                                 22.476    

Slack (MET) :             22.477ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.058ns  (logic 3.058ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.463     4.465    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.366     4.831 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     4.831    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         2.692     7.523 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.523    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.523    
  -------------------------------------------------------------------
                         slack                                 22.477    

Slack (MET) :             22.484ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.048ns  (logic 3.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         2.682     7.516 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.516    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                 22.484    

Slack (MET) :             22.491ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.041ns  (logic 3.041ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.468ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.466     4.468    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.366     4.834 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     4.834    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         2.675     7.509 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.509    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                 22.491    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        3.030ns  (logic 3.030ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -4.471ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    4.471ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 30.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         1.275     1.275 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.634     2.909    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     3.002 r  GMIIMUX/O
                         net (fo=282, routed)         1.469     4.471    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.366     4.837 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     4.837    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         2.664     7.501 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.501    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
                         clock pessimism              0.000    30.000    
                         output delay                -0.000    30.000    
  -------------------------------------------------------------------
                         required time                         30.000    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 22.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.576ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[1]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.527ns  (logic 1.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y164        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y164        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[1]
    N25                  OBUF (Prop_obuf_I_O)         1.335     3.576 r  GMII_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.576    GMII_TXD[1]
    N25                                                               r  GMII_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.576    
  -------------------------------------------------------------------
                         slack                                  3.576    

Slack (MET) :             3.585ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[0]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.538ns  (logic 1.538ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y168        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y168        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[0]
    N27                  OBUF (Prop_obuf_I_O)         1.346     3.585 r  GMII_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.585    GMII_TXD[0]
    N27                                                               r  GMII_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.585    
  -------------------------------------------------------------------
                         slack                                  3.585    

Slack (MET) :             3.592ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TX_EN
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.545ns  (logic 1.545ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y167        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y167        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TX_EN_OBUF
    M27                  OBUF (Prop_obuf_I_O)         1.353     3.592 r  GMII_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000     3.592    GMII_TX_EN
    M27                                                               r  GMII_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  3.592    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[2]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.555ns  (logic 1.555ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y170        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[2]
    M29                  OBUF (Prop_obuf_I_O)         1.363     3.600 r  GMII_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[2]
    M29                                                               r  GMII_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.600ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[5]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y180        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_5/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[5]
    K26                  OBUF (Prop_obuf_I_O)         1.364     3.600 r  GMII_TXD_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.600    GMII_TXD[5]
    K26                                                               r  GMII_TXD[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.600    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.601ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[3]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.557ns  (logic 1.557ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.044ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.636     2.044    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y171        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y171        FDRE (Prop_fdre_C_Q)         0.192     2.236 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           0.000     2.236    GMII_TXD_OBUF[3]
    L28                  OBUF (Prop_obuf_I_O)         1.365     3.601 r  GMII_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.601    GMII_TXD[3]
    L28                                                               r  GMII_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.615ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[6]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.568ns  (logic 1.568ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.047ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.639     2.047    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y182        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        FDRE (Prop_fdre_C_Q)         0.192     2.239 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_6/Q
                         net (fo=1, routed)           0.000     2.239    GMII_TXD_OBUF[6]
    L30                  OBUF (Prop_obuf_I_O)         1.376     3.615 r  GMII_TXD_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.615    GMII_TXD[6]
    L30                                                               r  GMII_TXD[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.615    
  -------------------------------------------------------------------
                         slack                                  3.615    

Slack (MET) :             3.618ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[4]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.573ns  (logic 1.573ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.637     2.045    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y179        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y179        FDRE (Prop_fdre_C_Q)         0.192     2.237 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_4/Q
                         net (fo=1, routed)           0.000     2.237    GMII_TXD_OBUF[4]
    J26                  OBUF (Prop_obuf_I_O)         1.381     3.618 r  GMII_TXD_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.618    GMII_TXD[4]
    J26                                                               r  GMII_TXD[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.618    
  -------------------------------------------------------------------
                         slack                                  3.618    

Slack (MET) :             3.630ns  (arrival time - required time)
  Source:                 SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
                            (rising edge-triggered cell FDRE clocked by GMII_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GMII_TXD[7]
  Path Group:             **default**
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (MinDelay Path 0.000ns)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        -2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MinDelay Path 0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_TX_CLK rise edge)
                                                      0.000     0.000 r  
    M28                                               0.000     0.000 r  GMII_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    GMII_TX_CLK
    M28                  IBUF (Prop_ibuf_I_O)         0.665     0.665 r  GMII_TX_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.382    GMII_TX_CLK_IBUF
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.408 r  GMIIMUX/O
                         net (fo=282, routed)         0.641     2.049    SiTCP/SiTCP/GMII_TX_CLK
    OLOGIC_X0Y183        FDRE                                         r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y183        FDRE (Prop_fdre_C_Q)         0.192     2.241 r  SiTCP/SiTCP/GMII/GMII_TXCNT/IOB_TD_7/Q
                         net (fo=1, routed)           0.000     2.241    GMII_TXD_OBUF[7]
    J28                  OBUF (Prop_obuf_I_O)         1.389     3.630 r  GMII_TXD_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.630    GMII_TXD[7]
    J28                                                               r  GMII_TXD[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         min delay                    0.000     0.000    
                         clock pessimism              0.000     0.000    
                         output delay                -0.000     0.000    
  -------------------------------------------------------------------
                         required time                         -0.000    
                         arrival time                           3.630    
  -------------------------------------------------------------------
                         slack                                  3.630    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  SYSCLK_200MP_IN
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_RSTn
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.964ns  (logic 3.015ns (60.750%)  route 1.948ns (39.250%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y171                                     0.000     0.000 r  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/C
    SLICE_X10Y171        FDPE (Prop_fdpe_C_Q)         0.236     0.236 f  SiTCP/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=424, routed)         0.672     0.908    SiTCP/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X0Y180         LUT1 (Prop_lut1_I0_O)        0.123     1.031 r  SiTCP/SiTCP/GMII_RSTn1_INV_0/O
                         net (fo=1, routed)           1.276     2.307    GMII_RSTn_OBUF
    L20                  OBUF (Prop_obuf_I_O)         2.656     4.964 r  GMII_RSTn_OBUF_inst/O
                         net (fo=0)                   0.000     4.964    GMII_RSTn
    L20                                                               r  GMII_RSTn (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.588ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDC
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.412ns  (logic 2.954ns (66.957%)  route 1.458ns (33.043%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y160                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/C
    SLICE_X2Y160         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdc/Q
                         net (fo=1, routed)           1.458     1.694    GMII_MDC_OBUF
    R23                  OBUF (Prop_obuf_I_O)         2.718     4.412 r  GMII_MDC_OBUF_inst/O
                         net (fo=0)                   0.000     4.412    GMII_MDC
    R23                                                               r  GMII_MDC (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.412    
  -------------------------------------------------------------------
                         slack                                  5.588    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            GMII_MDIO
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        4.409ns  (logic 2.707ns (61.408%)  route 1.701ns (38.592%))
  Logic Levels:           2  (LUT1=1 OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y180                                      0.000     0.000 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/C
    SLICE_X0Y180         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  SiTCP/SiTCP/SiTCP_INT/MII_MIF/orMdioDir/Q
                         net (fo=1, routed)           0.268     0.491    SiTCP/GMII_MDIO_OE
    SLICE_X0Y180         LUT1 (Prop_lut1_I0_O)        0.043     0.534 f  SiTCP/GMII_MDIO_IOBUF_inst_i_1/O
                         net (fo=1, routed)           1.433     1.967    GMII_MDIO_IOBUF_inst/T
    J21                  OBUFT (TriStatE_obuft_T_O)
                                                      2.441     4.409 r  GMII_MDIO_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.409    GMII_MDIO
    J21                                                               r  GMII_MDIO (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -4.409    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SCL
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.661ns  (logic 3.661ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y191                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/C
    OLOGIC_X0Y191        FDRE (Prop_fdre_C_Q)         0.366     0.366 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_FD/Q
                         net (fo=1, routed)           0.000     0.366    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/OB_SCL
    K21                  OBUF (Prop_obuf_I_O)         3.295     3.661 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SCL_OB/O
                         net (fo=0)                   0.000     3.661    I2C_SCL
    K21                                                               r  I2C_SCL (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.661    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
                            (rising edge-triggered cell FDRE clocked by SYSCLK_200MP_IN  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            I2C_SDA
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.479ns  (logic 3.479ns (100.000%)  route 0.537ns (15.435%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y192                                     0.000     0.000 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/C
    OLOGIC_X0Y192        FDRE (Prop_fdre_C_Q)         0.426     0.426 f  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OF/Q
                         net (fo=1, routed)           0.000     0.426    AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/T
    L21                  OBUFT (TriStatE_obuft_T_O)
                                                      3.053     3.479 r  AT93C46_IIC/PCA9548_SW/IIC_CTL/IIC_CORE/IIC_SDA_OB/OBUFT/O
                         net (fo=2, unset)            0.537     4.016    I2C_SDA
    L21                                                               r  I2C_SDA (INOUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
                         output delay                -0.000    10.000    
  -------------------------------------------------------------------
                         required time                         10.000    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  6.521    





