<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>/home/gtbldadm/nightlybuilds/mmwave_sdk/ti/common/sys_common_xwr16xx.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sys_common_xwr16xx.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sys__common__xwr16xx_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef SYS_COMMON_XWR16XX_H</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SYS_COMMON_XWR16XX_H</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#if (defined(SOC_XWR16XX))</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#ifdef SUBSYS_MSS</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="sys__common__xwr16xx__mss_8h.html">ti/common/sys_common_xwr16xx_mss.h</a>&gt;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#ifdef SUBSYS_DSS</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="sys__common__xwr16xx__dss_8h.html">ti/common/sys_common_xwr16xx_dss.h</a>&gt;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * BASE Address for the various module as seen by EDMA3</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *************************************************************/</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a922b1bb39c11a1314f3bc45a723cca9a">   61</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_ADCBUFF_BASE        0x21000000U</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a06bd83eaec4ce6bf19461162052c9b30">   62</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_FIFO_BASE           0x21020000U</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * BASE Address used in the Single Chirp Mode to get the</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * Chirp Profile Data</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> *************************************************************/</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a66a740d64666c4f4afb02d165470430e">   68</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP0_BASE            0x21070020U</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a1eab0dbae069d346b0939bafcef3df2c">   69</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP1_BASE            0x21070030U</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#adcf875899d00e2cb9800909c62da956f">   70</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP2_BASE            0x21070040U</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a2dc1bd0ea248b5b2fe678c2eef6cb8b7">   71</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CP3_BASE            0x21070050U</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/*************************************************************</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * BASE Address used in the Multiple Chirp Mode to get the</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * Chirp Profile Data</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> *************************************************************/</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a4222859384cefd9bf0682c2f784b8041">   77</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP0_BASE         0x21070100U</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#afcaca10fdeedf91cb1984693c652a7a3">   78</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP1_BASE         0x21070140U</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#aed5442d8f0f37d69232157a0b607084a">   79</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP2_BASE         0x21070180U</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#ab65e9be2127c2763e514f052658d998a">   80</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP3_BASE         0x210701C0U</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a71fb3bb7b14927c5e655772222c8aabd">   81</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP4_BASE         0x21070200U</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a84f6a755dadb3ec7ed46e6bdb4e65f09">   82</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP5_BASE         0x21070240U</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a2b55481f12f2b0f2accebefb93b3fe3c">   83</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP6_BASE         0x21070280U</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#a7eb55528c4a983376d17188def4a3890">   84</a></span>&#160;<span class="preprocessor">#define EDMA3_DSS_CHIRP7_BASE         0x210702C0U</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* NOTE: EDMA numInstance, base address, interrupt number are defined in mss/dss.h */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga14531fcef6ddb8f5fcea43b74aa9b5ea">  100</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_0    (0U)</span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gadf5191eccd812f4d72509198a75c6907">  101</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_1    (1U)</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gae0e1a31d03a8a0e7a1ffad3802d8d8e9">  102</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_2    (2U)</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3335218619b6630480a10ddbed1cca92">  103</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_3    (3U)</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaae31122f88894a6ea7134c01b46f8b8d">  104</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_4    (4U)</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga116d668258268a9fe3e5a7266e7124e5">  105</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_5    (5U)</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab82608a7775ac49ad2041c0a1081c26c">  106</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_CBUFF_6    (6U)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga6238147df9c17c07e9ddf923eb1261dd">  108</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_0    (7U)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gacff5ba98fa57f865b8078743927c8de0">  110</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DFE_FRAME_START  (8U)</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gac06c31cd6384ff1392b58d2345707be5">  111</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_39    (8U)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga3d02a637edc62b33725cb54fa156513b">  112</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_9     (8U)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gafa23a4a4f7ab727c45950dd106f08b58">  114</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DFE_CHIRP_AVAIL  (9U)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga26a9ca1f765cecac9b7b544e5a8defb6">  115</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMM_SW_INTR_11   (9U)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab13b5fb9a363d0c67b9cf9c987d4b0fd">  116</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMM_SW_INTR_43   (9U)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8ba12783a00b5aa4ca735c4d31a1b541">  118</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_1     (10U)</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaed984b70dd5c5c3e7f06967e76efc6a3">  119</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_2     (11U)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab0fb77583a230896f173cb67fde6d49f">  120</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_3     (12U)</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaea1de8fce1e6847cab73290f3bcfbdea">  121</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_4     (13U)</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga4d35246f9029cd5674b6d6ccb6862b0d">  122</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_5     (14U)</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga8c2b432b3fc48e3149e339839f709ca5">  123</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_6     (15U)</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gad0f4832d5fb424d0e9081a6d982115ab">  124</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_7     (16U)</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gae0b15650f6dbea3cffd1ae8f1841aaaf">  125</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_8     (17U)</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga74988481bef1eaa90a19aaa2c907e912">  126</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_9     (18U)</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab8e8cc1a26190a80bb0726d8d1da5ff8">  127</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_10    (19U)</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga41261ed9765bd3bbcc79b1322b4ff8e0">  128</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_11    (20U)</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga485bcfba21d4c1683fb0e3df7359ccc9">  129</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_12    (21U)</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga184fe7136224533c916cd2be59c2280f">  130</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_13    (22U)</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga93a21852fe375055f793bfa3590d6f12">  131</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_14    (23U)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf6030221717e2f1a9a1e9d32c7b26f3a">  132</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_15    (24U)</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf0400d1c2f438c4cd440633145228805">  133</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_16    (25U)</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gabf83f4e3874ab7e69494ca5a3c9476e4">  134</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_17    (26U)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga694a9988f1bf69de85cbd03600fca3e2">  135</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_18    (27U)</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gac85eb31e6001972b1fb49b10b37612cb">  136</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_19    (28U)</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga33d257c38189050ec1b065cb889e5466">  137</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_20    (29U)</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga554bdec07448aeb5fd5ae7301be39ad8">  138</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_21    (30U)</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga36ac39c3391c28cc81fb12f396bccd9e">  139</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_22    (31U)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga58c17d67dd8f8dc0f0c5451ff7c1a189">  140</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_23    (32U)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga154b57aa8edfe81d8bdd1e5c5ad7fc7d">  142</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_MCRC_0     (33U)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gad63f49baeb754b76db08eb395a04282d">  143</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_MCRC_1     (34U)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga7575fe966638344cbbf98032c2255f90">  145</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_0      (35U)</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gafdc300f48722dab868892548c9520c43">  146</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_1      (36U)</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga52b188a50818fb56ad1df4eb19d4386b">  147</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_2      (37U)</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gacfcb3f3e68242413b1de13bcda975976">  148</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_3      (38U)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga83c69bf0ecb1b5538cbdf13833a42a9c">  150</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_24    (39U)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga866192b0d3b1ddf01819218d57eb5bc6">  152</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FRC_LOGICAL_FRAME_START  (40U)</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gad9c62d9af8e68b7def2aaa1e5135aa3b">  153</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_10            (40U)</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab896f835f01c3b8274c0d0c9cf197740">  154</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_40            (40U)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gabdb216ffa9c53208115e6120aacaed59">  156</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_ADC_VALID_FALL  (41U)</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab4ab418caea6394f3c3b91696524761d">  157</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_12   (41U)</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf0f21c4544aaeb8b9e67bf5c4acf617f">  158</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_44   (41U)</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga7c512a09489524c28078fcf6094e98e7">  160</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_UART_RX  (42U)</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf03b8837081995fad5caf79d026323e5">  161</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_UART_TX  (43U)</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaaa4940c6a5bd306a75b74ba0c43741e5">  163</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_13  (44U)</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab205b95d7819c7db8ce283323d45444a">  164</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_14  (45U)</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga2ffdb68faadbd6a60b2de71308a7bb26">  165</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_15  (46U)</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gabca9fe0fc8358f87d73388fb9865a133">  166</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_16  (47U)</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga0de72d80adc808ab9210530dfff90981">  167</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_17  (48U)</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga25617f02df177b4bc6b322a948636ec1">  169</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_GPIO_0  (49U)</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga26adfa25df3cd610080dda0cdd679625">  170</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_GPIO_1  (50U)</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga53b514618bb5bd888414c103bd98e600">  171</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_GPIO_2  (51U)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaa62197aa8a3dbb6977576a924e9ea17d">  173</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI1_0  (52U)</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5144c74bdc137e995e2cc692bb913812">  174</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI1_1  (53U)</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaad559ae00bbed967d73f253bd9c2e163">  175</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI1_2  (54U)</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga77374f92638e980423c939fd564cf7ac">  176</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI1_3  (55U)</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga5e99af6ec5168926ea61d4f713e90545">  178</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI2_0  (56U)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga34a76bd9b916372fc880d5f609e94a9e">  179</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI2_1  (57U)</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga6236581d765883fe310e8a450ee242b1">  180</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI2_2  (58U)</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga02acce255ef14ca68d82bc0cd795405a">  181</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_RTI2_3  (59U)</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga39710300552de9ebfc0e8e6875c9124d">  183</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_25  (60U)</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gaf12e819399f57426ad02b96843ff5ab4">  184</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_26  (61U)</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#gab3cb80bd8b3218203f5bbe9e027e27e9">  185</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_FREE_27  (62U)</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___e_d_m_a___h_w___d_e_f_s.html#ga960f9ffbbad832583d0ae3475a522d78">  187</a></span>&#160;<span class="preprocessor">#define EDMA_TPCC0_REQ_DMMSW_INTR_18  (63U)</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160; <span class="comment">/* end defgroup EDMA_HW_DEFS */</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="sys__common__xwr16xx_8h.html#afd0aa89eda0f28c4720b125fad2acd44">  191</a></span>&#160;<span class="preprocessor">#define SYS_COMMON_NUM_TX_ANTENNAS  2U</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* #if (defined(SOC_XWR16XX)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;}</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* SYS_COMMON_XWR16XX_H */</span><span class="preprocessor"></span></div><div class="ttc" id="sys__common__xwr16xx__mss_8h_html"><div class="ttname"><a href="sys__common__xwr16xx__mss_8h.html">sys_common_xwr16xx_mss.h</a></div><div class="ttdoc">This is the common header file used by the various mmWave SDK modules for XWR16xx Master subsystem...</div></div>
<div class="ttc" id="sys__common__xwr16xx__dss_8h_html"><div class="ttname"><a href="sys__common__xwr16xx__dss_8h.html">sys_common_xwr16xx_dss.h</a></div><div class="ttdoc">This is the common header file used by the various mmWave SDK modules for XWR16xx DSP subsystem...</div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
