Analysis & Synthesis report for Verilog_watch_second
Fri May 28 19:04:40 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Verilog_watch_second|lcd_driver:DRV|state
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: lcd_driver:DRV
 13. Port Connectivity Checks: "clock:TIME|clkone_gen:U0"
 14. Port Connectivity Checks: "clock:TIME"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri May 28 19:04:40 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Verilog_watch_second                        ;
; Top-level Entity Name              ; Verilog_watch_second                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 108                                         ;
;     Total combinational functions  ; 100                                         ;
;     Dedicated logic registers      ; 78                                          ;
; Total registers                    ; 78                                          ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; EP4CE6E22C8          ;                      ;
; Top-level entity name                                            ; Verilog_watch_second ; Verilog_watch_second ;
; Family name                                                      ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                            ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Optimization Technique                                           ; Balanced             ; Balanced             ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; Verilog_watch_second.v           ; yes             ; User Verilog HDL File        ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v ;         ;
; clock.v                          ; yes             ; User Verilog HDL File        ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v                ;         ;
; bin2BCD.v                        ; yes             ; User Verilog HDL File        ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2BCD.v              ;         ;
; clkone_gen.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clkone_gen.v           ;         ;
; en_clk_lcd.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v           ;         ;
; lcd_display_string.v             ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_display_string.v   ;         ;
; lcd_driver.v                     ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v           ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 108       ;
;                                             ;           ;
; Total combinational functions               ; 100       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 21        ;
;     -- 3 input functions                    ; 6         ;
;     -- <=2 input functions                  ; 73        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 50        ;
;     -- arithmetic mode                      ; 50        ;
;                                             ;           ;
; Total registers                             ; 78        ;
;     -- Dedicated logic registers            ; 78        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 13        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 78        ;
; Total fan-out                               ; 563       ;
; Average fan-out                             ; 2.76      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                         ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                          ; Entity Name          ; Library Name ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+----------------------+--------------+
; |Verilog_watch_second       ; 100 (1)             ; 78 (0)                    ; 0           ; 0            ; 0       ; 0         ; 13   ; 0            ; |Verilog_watch_second                        ; Verilog_watch_second ; work         ;
;    |en_clk_lcd:LCLK|        ; 29 (29)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Verilog_watch_second|en_clk_lcd:LCLK        ; en_clk_lcd           ; work         ;
;    |lcd_display_string:STR| ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Verilog_watch_second|lcd_display_string:STR ; lcd_display_string   ; work         ;
;    |lcd_driver:DRV|         ; 67 (67)             ; 57 (57)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Verilog_watch_second|lcd_driver:DRV         ; lcd_driver           ; work         ;
+-----------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Verilog_watch_second|lcd_driver:DRV|state                                                                                                                   ;
+--------------------+-------------+--------------------+----------------+---------------+------------------+----------------+----------------+------------+-------------------+
; Name               ; state.LINE2 ; state.PRINT_STRING ; state.MODE_SET ; state.DISP_ON ; state.DISP_CLEAR ; state.DISP_OFF ; state.FUNC_SET ; state.IDLE ; state.RETURN_HOME ;
+--------------------+-------------+--------------------+----------------+---------------+------------------+----------------+----------------+------------+-------------------+
; state.IDLE         ; 0           ; 0                  ; 0              ; 0             ; 0                ; 0              ; 0              ; 0          ; 0                 ;
; state.FUNC_SET     ; 0           ; 0                  ; 0              ; 0             ; 0                ; 0              ; 1              ; 1          ; 0                 ;
; state.DISP_OFF     ; 0           ; 0                  ; 0              ; 0             ; 0                ; 1              ; 0              ; 1          ; 0                 ;
; state.DISP_CLEAR   ; 0           ; 0                  ; 0              ; 0             ; 1                ; 0              ; 0              ; 1          ; 0                 ;
; state.DISP_ON      ; 0           ; 0                  ; 0              ; 1             ; 0                ; 0              ; 0              ; 1          ; 0                 ;
; state.MODE_SET     ; 0           ; 0                  ; 1              ; 0             ; 0                ; 0              ; 0              ; 1          ; 0                 ;
; state.PRINT_STRING ; 0           ; 1                  ; 0              ; 0             ; 0                ; 0              ; 0              ; 1          ; 0                 ;
; state.LINE2        ; 1           ; 0                  ; 0              ; 0             ; 0                ; 0              ; 0              ; 1          ; 0                 ;
; state.RETURN_HOME  ; 0           ; 0                  ; 0              ; 0             ; 0                ; 0              ; 0              ; 1          ; 1                 ;
+--------------------+-------------+--------------------+----------------+---------------+------------------+----------------+----------------+------------+-------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+---------------------------------------+-------------------------------------------+
; Register name                         ; Reason for Removal                        ;
+---------------------------------------+-------------------------------------------+
; lcd_driver:DRV|lcd_rw                 ; Stuck at GND due to stuck port data_in    ;
; lcd_display_string:STR|out[0,2,6,7]   ; Stuck at GND due to stuck port data_in    ;
; lcd_display_string:STR|out[1]         ; Merged with lcd_display_string:STR|out[3] ;
; lcd_driver:DRV|state~13               ; Lost fanout                               ;
; lcd_driver:DRV|state~14               ; Lost fanout                               ;
; lcd_driver:DRV|state~15               ; Lost fanout                               ;
; Total Number of Removed Registers = 9 ;                                           ;
+---------------------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 10    ;
; Number of registers using Synchronous Load   ; 22    ;
; Number of registers using Asynchronous Clear ; 78    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Verilog_watch_second|lcd_driver:DRV|cnt_en_clk[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Verilog_watch_second|lcd_driver:DRV|state         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcd_driver:DRV ;
+----------------+---------+----------------------------------+
; Parameter Name ; Value   ; Type                             ;
+----------------+---------+----------------------------------+
; IDLE           ; 0000    ; Unsigned Binary                  ;
; FUNC_SET       ; 0001    ; Unsigned Binary                  ;
; DISP_OFF       ; 0010    ; Unsigned Binary                  ;
; DISP_CLEAR     ; 0011    ; Unsigned Binary                  ;
; DISP_ON        ; 0100    ; Unsigned Binary                  ;
; MODE_SET       ; 0101    ; Unsigned Binary                  ;
; PRINT_STRING   ; 0110    ; Unsigned Binary                  ;
; LINE2          ; 0111    ; Unsigned Binary                  ;
; RETURN_HOME    ; 1000    ; Unsigned Binary                  ;
; T_PW           ; 2499999 ; Signed Integer                   ;
+----------------+---------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:TIME|clkone_gen:U0"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; clk1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock:TIME"                                                                                                               ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                  ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; year  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "year[7..1]" have no fanouts  ;
; year  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; month ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "month[7..1]" have no fanouts ;
; month ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; day   ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "day[7..1]" have no fanouts   ;
; day   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+-------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 78                          ;
;     CLR               ; 33                          ;
;     CLR SLD           ; 22                          ;
;     ENA CLR           ; 13                          ;
;     ENA CLR SCLR      ; 10                          ;
; cycloneiii_lcell_comb ; 100                         ;
;     arith             ; 50                          ;
;         2 data inputs ; 50                          ;
;     normal            ; 50                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 21                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri May 28 19:04:28 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog_watch_second -c Verilog_watch_second
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog_watch_second.v
    Info (12023): Found entity 1: Verilog_watch_second File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock.v
    Info (12023): Found entity 1: clock File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bin2bcd.v
    Info (12023): Found entity 1: bin2BCD File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2BCD.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at Verilog_watch_second.v(23): created implicit net for "year" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 23
Warning (10236): Verilog HDL Implicit Net warning at Verilog_watch_second.v(24): created implicit net for "month" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 24
Warning (10236): Verilog HDL Implicit Net warning at Verilog_watch_second.v(25): created implicit net for "day" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 25
Info (12127): Elaborating entity "Verilog_watch_second" for the top level hierarchy
Info (12128): Elaborating entity "clock" for hierarchy "clock:TIME" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 28
Critical Warning (10237): Verilog HDL warning at clock.v(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 58
Critical Warning (10237): Verilog HDL warning at clock.v(59): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 59
Critical Warning (10237): Verilog HDL warning at clock.v(60): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 60
Critical Warning (10237): Verilog HDL warning at clock.v(61): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 61
Critical Warning (10237): Verilog HDL warning at clock.v(62): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 62
Critical Warning (10237): Verilog HDL warning at clock.v(63): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 63
Warning (10034): Output port "year" at clock.v(12) has no driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 12
Warning (10034): Output port "month" at clock.v(12) has no driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 12
Warning (10034): Output port "day" at clock.v(12) has no driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 12
Warning (10034): Output port "hour" at clock.v(12) has no driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 12
Warning (10034): Output port "minute" at clock.v(12) has no driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 12
Warning (10034): Output port "second" at clock.v(12) has no driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 12
Warning (12125): Using design file clkone_gen.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: clkone_gen File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clkone_gen.v Line: 1
Info (12128): Elaborating entity "clkone_gen" for hierarchy "clock:TIME|clkone_gen:U0" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clock.v Line: 21
Info (12128): Elaborating entity "bin2BCD" for hierarchy "bin2BCD:CON0" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 33
Warning (12125): Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: en_clk_lcd File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v Line: 1
Info (12128): Elaborating entity "en_clk_lcd" for hierarchy "en_clk_lcd:LCLK" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 48
Warning (12125): Using design file lcd_display_string.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_display_string File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_display_string.v Line: 1
Info (12128): Elaborating entity "lcd_display_string" for hierarchy "lcd_display_string:STR" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 60
Warning (12125): Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: lcd_driver File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v Line: 1
Info (12128): Elaborating entity "lcd_driver" for hierarchy "lcd_driver:DRV" File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 71
Warning (10036): Verilog HDL or VHDL warning at lcd_driver.v(201): object "STATE" assigned a value but never read File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v Line: 201
Warning (10230): Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22) File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v Line: 48
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_rw" is stuck at GND File: C:/Users/cube_/OneDrive/Github/Verilog_watch_second/Verilog_watch_second.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/Verilog_watch_second.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 122 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 11 output pins
    Info (21061): Implemented 109 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Fri May 28 19:04:40 2021
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/Verilog_watch_second.map.smsg.


