{"result": {"query": ":facetid:toc:\"db/conf/hipeac/hipeac2010.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "179.24"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "27", "@dc": "27", "@oc": "27", "@id": "40550069", "text": ":facetid:toc:db/conf/hipeac/hipeac2010.bht"}}, "hits": {"@total": "27", "@computed": "27", "@sent": "27", "@first": "0", "hit": [{"@score": "1", "@id": "4537350", "info": {"authors": {"author": [{"@pid": "31/6218", "text": "Mohammad Ansari"}, {"@pid": "82/1263", "text": "Behram Khan"}, {"@pid": "32/3102", "text": "Mikel Luj\u00e1n"}, {"@pid": "16/4706", "text": "Christos Kotselidis"}, {"@pid": "62/4067", "text": "Chris C. Kirkham"}, {"@pid": "25/3454", "text": "Ian Watson"}]}, "title": "Improving Performance by Reducing Aborts in Hardware Transactional Memory.", "venue": "HiPEAC", "pages": "35-49", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/AnsariKLKKW10", "doi": "10.1007/978-3-642-11515-8_5", "ee": "https://doi.org/10.1007/978-3-642-11515-8_5", "url": "https://dblp.org/rec/conf/hipeac/AnsariKLKKW10"}, "url": "URL#4537350"}, {"@score": "1", "@id": "4537351", "info": {"authors": {"author": [{"@pid": "75/7855", "text": "Yaniv Ben-Itzhak"}, {"@pid": "58/2164", "text": "Israel Cidon"}, {"@pid": "k/AvinoamKolodny", "text": "Avinoam Kolodny"}]}, "title": "Performance and Power Aware CMP Thread Allocation Modeling.", "venue": "HiPEAC", "pages": "232-246", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Ben-ItzhakCK10", "doi": "10.1007/978-3-642-11515-8_18", "ee": "https://doi.org/10.1007/978-3-642-11515-8_18", "url": "https://dblp.org/rec/conf/hipeac/Ben-ItzhakCK10"}, "url": "URL#4537351"}, {"@score": "1", "@id": "4537352", "info": {"authors": {"author": [{"@pid": "51/7182", "text": "Paul M. Carpenter"}, {"@pid": "39/2928", "text": "Alex Ram\u00edrez"}, {"@pid": "62/6835", "text": "Eduard Ayguad\u00e9"}]}, "title": "Buffer Sizing for Self-timed Stream Programs on Heterogeneous Distributed Memory Multiprocessors.", "venue": "HiPEAC", "pages": "96-110", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/CarpenterRA10", "doi": "10.1007/978-3-642-11515-8_9", "ee": "https://doi.org/10.1007/978-3-642-11515-8_9", "url": "https://dblp.org/rec/conf/hipeac/CarpenterRA10"}, "url": "URL#4537352"}, {"@score": "1", "@id": "4537353", "info": {"authors": {"author": [{"@pid": "80/7855", "text": "Pete Cooper"}, {"@pid": "43/7855", "text": "Uwe Dolinsky"}, {"@pid": "11/5933", "text": "Alastair F. Donaldson"}, {"@pid": "19/6205", "text": "Andrew Richards"}, {"@pid": "17/1613", "text": "Colin Riley"}, {"@pid": "86/2064", "text": "George Russell"}]}, "title": "Offload - Automating Code Migration to Heterogeneous Multicore Systems.", "venue": "HiPEAC", "pages": "337-352", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/CooperDDRRR10", "doi": "10.1007/978-3-642-11515-8_25", "ee": "https://doi.org/10.1007/978-3-642-11515-8_25", "url": "https://dblp.org/rec/conf/hipeac/CooperDDRRR10"}, "url": "URL#4537353"}, {"@score": "1", "@id": "4537354", "info": {"authors": {"author": [{"@pid": "87/7854", "text": "Boubacar Diouf"}, {"@pid": "81/858-1", "text": "Albert Cohen 0001"}, {"@pid": "76/848", "text": "Fabrice Rastello"}, {"@pid": "71/5538", "text": "John Cavazos"}]}, "title": "Split Register Allocation: Linear Complexity Without the Performance Penalty.", "venue": "HiPEAC", "pages": "66-80", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/DioufCRC10", "doi": "10.1007/978-3-642-11515-8_7", "ee": "https://doi.org/10.1007/978-3-642-11515-8_7", "url": "https://dblp.org/rec/conf/hipeac/DioufCRC10"}, "url": "URL#4537354"}, {"@score": "1", "@id": "4537355", "info": {"authors": {"author": {"@pid": "38/6361", "text": "Roger Espasa"}}, "title": "Larrabee: A Many-Core Intel Architecture for Visual Computing.", "venue": "HiPEAC", "pages": "2", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Espasa10", "doi": "10.1007/978-3-642-11515-8_2", "ee": "https://doi.org/10.1007/978-3-642-11515-8_2", "url": "https://dblp.org/rec/conf/hipeac/Espasa10"}, "url": "URL#4537355"}, {"@score": "1", "@id": "4537356", "info": {"authors": {"author": [{"@pid": "21/2673", "text": "Shuguang Feng"}, {"@pid": "97/1854", "text": "Shantanu Gupta"}, {"@pid": "12/2730", "text": "Amin Ansari"}, {"@pid": "m/SAMahlke", "text": "Scott A. Mahlke"}]}, "title": "Maestro: Orchestrating Lifetime Reliability in Chip Multiprocessors.", "venue": "HiPEAC", "pages": "186-200", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FengGAM10", "doi": "10.1007/978-3-642-11515-8_15", "ee": "https://doi.org/10.1007/978-3-642-11515-8_15", "url": "https://dblp.org/rec/conf/hipeac/FengGAM10"}, "url": "URL#4537356"}, {"@score": "1", "@id": "4537357", "info": {"authors": {"author": [{"@pid": "84/4544", "text": "Roger Ferrer"}, {"@pid": "08/2158", "text": "Vicen\u00e7 Beltran 0001"}, {"@pid": "57/418", "text": "Marc Gonz\u00e1lez 0001"}, {"@pid": "04/3016", "text": "Xavier Martorell"}, {"@pid": "62/6835", "text": "Eduard Ayguad\u00e9"}]}, "title": "Analysis of Task Offloading for Accelerators.", "venue": "HiPEAC", "pages": "322-336", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FerrerBGMA10", "doi": "10.1007/978-3-642-11515-8_24", "ee": "https://doi.org/10.1007/978-3-642-11515-8_24", "url": "https://dblp.org/rec/conf/hipeac/FerrerBGMA10"}, "url": "URL#4537357"}, {"@score": "1", "@id": "4537358", "info": {"authors": {"author": [{"@pid": "91/6551", "text": "Cesare Ferri"}, {"@pid": "29/7855", "text": "Samantha Wood"}, {"@pid": "52/4408", "text": "Tali Moreshet"}, {"@pid": "68/3828", "text": "R. Iris Bahar"}, {"@pid": "h/MauriceHerlihy", "text": "Maurice Herlihy"}]}, "title": "Energy and Throughput Efficient Transactional Memory for Embedded Multicore Systems.", "venue": "HiPEAC", "pages": "50-65", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FerriWMBH10", "doi": "10.1007/978-3-642-11515-8_6", "ee": "https://doi.org/10.1007/978-3-642-11515-8_6", "url": "https://dblp.org/rec/conf/hipeac/FerriWMBH10"}, "url": "URL#4537358"}, {"@score": "1", "@id": "4537359", "info": {"authors": {"author": [{"@pid": "70/7855", "text": "Olga Golovanevsky"}, {"@pid": "57/7855", "text": "Alon Dayan"}, {"@pid": "80/2347", "text": "Ayal Zaks"}, {"@pid": "77/922", "text": "David Edelsohn"}]}, "title": "Trace-Based Data Layout Optimizations for Multi-core Processors.", "venue": "HiPEAC", "pages": "81-95", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GolovanevskyDZE10", "doi": "10.1007/978-3-642-11515-8_8", "ee": "https://doi.org/10.1007/978-3-642-11515-8_8", "url": "https://dblp.org/rec/conf/hipeac/GolovanevskyDZE10"}, "url": "URL#4537359"}, {"@score": "1", "@id": "4537360", "info": {"authors": {"author": [{"@pid": "49/4793", "text": "Marius Grann\u00e6s"}, {"@pid": "88/2818", "text": "Magnus Jahre"}, {"@pid": "n/LasseNatvig", "text": "Lasse Natvig"}]}, "title": "Multi-level Hardware Prefetching Using Low Complexity Delta Correlating Prediction Tables with Partial Matching.", "venue": "HiPEAC", "pages": "247-261", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/GrannaesJN10", "doi": "10.1007/978-3-642-11515-8_19", "ee": "https://doi.org/10.1007/978-3-642-11515-8_19", "url": "https://dblp.org/rec/conf/hipeac/GrannaesJN10"}, "url": "URL#4537360"}, {"@score": "1", "@id": "4537361", "info": {"authors": {"author": [{"@pid": "h/HenryHoffmann", "text": "Henry Hoffmann"}, {"@pid": "49/4239", "text": "David Wentzlaff"}, {"@pid": "a/AAgarwal", "text": "Anant Agarwal"}]}, "title": "Remote Store Programming.", "venue": "HiPEAC", "pages": "3-17", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HoffmannWA10", "doi": "10.1007/978-3-642-11515-8_3", "ee": "https://doi.org/10.1007/978-3-642-11515-8_3", "url": "https://dblp.org/rec/conf/hipeac/HoffmannWA10"}, "url": "URL#4537361"}, {"@score": "1", "@id": "4537362", "info": {"authors": {"author": [{"@pid": "63/3012", "text": "Houman Homayoun"}, {"@pid": "80/5173", "text": "Aseem Gupta"}, {"@pid": "v/AlexanderVVeidenbaum", "text": "Alexander V. Veidenbaum"}, {"@pid": "83/7356", "text": "Avesta Sasan"}, {"@pid": "19/5115", "text": "Fadi J. Kurdahi"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor.", "venue": "HiPEAC", "pages": "216-231", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HomayounGVSKD10", "doi": "10.1007/978-3-642-11515-8_17", "ee": "https://doi.org/10.1007/978-3-642-11515-8_17", "url": "https://dblp.org/rec/conf/hipeac/HomayounGVSKD10"}, "url": "URL#4537362"}, {"@score": "1", "@id": "4537363", "info": {"authors": {"author": {"@pid": "45/7855", "text": "Bob Iannucci"}}, "title": "Embedded Systems as Datacenters.", "venue": "HiPEAC", "pages": "1", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Iannucci10", "doi": "10.1007/978-3-642-11515-8_1", "ee": "https://doi.org/10.1007/978-3-642-11515-8_1", "url": "https://dblp.org/rec/conf/hipeac/Iannucci10"}, "url": "URL#4537363"}, {"@score": "1", "@id": "4537364", "info": {"authors": {"author": [{"@pid": "88/2818", "text": "Magnus Jahre"}, {"@pid": "49/4793", "text": "Marius Grann\u00e6s"}, {"@pid": "n/LasseNatvig", "text": "Lasse Natvig"}]}, "title": "DIEF: An Accurate Interference Feedback Mechanism for Chip Multiprocessor Memory Systems.", "venue": "HiPEAC", "pages": "292-306", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/JahreGN10", "doi": "10.1007/978-3-642-11515-8_22", "ee": "https://doi.org/10.1007/978-3-642-11515-8_22", "url": "https://dblp.org/rec/conf/hipeac/JahreGN10"}, "url": "URL#4537364"}, {"@score": "1", "@id": "4537365", "info": {"authors": {"author": [{"@pid": "41/6781", "text": "Yunlian Jiang"}, {"@pid": "32/2509", "text": "Kai Tian"}, {"@pid": "36/4172", "text": "Xipeng Shen"}]}, "title": "Combining Locality Analysis with Online Proactive Job Co-scheduling in Chip Multiprocessors.", "venue": "HiPEAC", "pages": "201-215", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/JiangTS10", "doi": "10.1007/978-3-642-11515-8_16", "ee": "https://doi.org/10.1007/978-3-642-11515-8_16", "url": "https://dblp.org/rec/conf/hipeac/JiangTS10"}, "url": "URL#4537365"}, {"@score": "1", "@id": "4537366", "info": {"authors": {"author": [{"@pid": "74/5634", "text": "Yongjoo Kim"}, {"@pid": "64/5375", "text": "Jongeun Lee"}, {"@pid": "74/1669", "text": "Aviral Shrivastava"}, {"@pid": "67/6428", "text": "Jonghee W. Yoon"}, {"@pid": "65/3751", "text": "Yunheung Paek"}]}, "title": "Memory-Aware Application Mapping on Coarse-Grained Reconfigurable Arrays.", "venue": "HiPEAC", "pages": "171-185", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KimLSYP10", "doi": "10.1007/978-3-642-11515-8_14", "ee": "https://doi.org/10.1007/978-3-642-11515-8_14", "url": "https://dblp.org/rec/conf/hipeac/KimLSYP10"}, "url": "URL#4537366"}, {"@score": "1", "@id": "4537367", "info": {"authors": {"author": [{"@pid": "33/2093", "text": "Theo Kluter"}, {"@pid": "83/7854", "text": "Samuel Burri"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "c/ECharbon", "text": "Edoardo Charbon"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "Virtual Ways: Efficient Coherence for Architecturally Visible Storage in Automatic Instruction Set Extensions.", "venue": "HiPEAC", "pages": "126-140", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KluterBBCI10", "doi": "10.1007/978-3-642-11515-8_11", "ee": "https://doi.org/10.1007/978-3-642-11515-8_11", "url": "https://dblp.org/rec/conf/hipeac/KluterBBCI10"}, "url": "URL#4537367"}, {"@score": "1", "@id": "4537368", "info": {"authors": {"author": [{"@pid": "89/3422", "text": "Fr\u00e9d\u00e9ric de Mesmay"}, {"@pid": "80/6639", "text": "Srinivas Chellappa"}, {"@pid": "53/6455", "text": "Franz Franchetti"}, {"@pid": "37/6355", "text": "Markus P\u00fcschel"}]}, "title": "Computer Generation of Efficient Software Viterbi Decoders.", "venue": "HiPEAC", "pages": "353-368", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MesmayCFP10", "doi": "10.1007/978-3-642-11515-8_26", "ee": "https://doi.org/10.1007/978-3-642-11515-8_26", "url": "https://dblp.org/rec/conf/hipeac/MesmayCFP10"}, "url": "URL#4537368"}, {"@score": "1", "@id": "4537369", "info": {"authors": {"author": [{"@pid": "85/7182", "text": "Alexander Monakov"}, {"@pid": "40/1088", "text": "Anton Lokhmotov"}, {"@pid": "19/613", "text": "Arutyun Avetisyan"}]}, "title": "Automatically Tuning Sparse Matrix-Vector Multiplication for GPU Architectures.", "venue": "HiPEAC", "pages": "111-125", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MonakovLA10", "doi": "10.1007/978-3-642-11515-8_10", "ee": "https://doi.org/10.1007/978-3-642-11515-8_10", "url": "https://dblp.org/rec/conf/hipeac/MonakovLA10"}, "url": "URL#4537369"}, {"@score": "1", "@id": "4537370", "info": {"authors": {"author": [{"@pid": "35/7855", "text": "Roger Moussalli"}, {"@pid": "25/7449", "text": "Mariam Salloum"}, {"@pid": "n/WalidANajjar", "text": "Walid A. Najjar"}, {"@pid": "t/VassilisJTsotras", "text": "Vassilis J. Tsotras"}]}, "title": "Accelerating XML Query Matching through Custom Stack Generation on FPGAs.", "venue": "HiPEAC", "pages": "141-155", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MoussalliSNT10", "doi": "10.1007/978-3-642-11515-8_12", "ee": "https://doi.org/10.1007/978-3-642-11515-8_12", "url": "https://dblp.org/rec/conf/hipeac/MoussalliSNT10"}, "url": "URL#4537370"}, {"@score": "1", "@id": "4537371", "info": {"authors": {"author": [{"@pid": "27/5092", "text": "Rainer Ohlendorf"}, {"@pid": "72/3222", "text": "Michael Meitinger"}, {"@pid": "15/4766", "text": "Thomas Wild"}, {"@pid": "62/5988", "text": "Andreas Herkersdorf"}]}, "title": "An Application-Aware Load Balancing Strategy for Network Processors.", "venue": "HiPEAC", "pages": "156-170", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/OhlendorfMWH10", "doi": "10.1007/978-3-642-11515-8_13", "ee": "https://doi.org/10.1007/978-3-642-11515-8_13", "url": "https://dblp.org/rec/conf/hipeac/OhlendorfMWH10"}, "url": "URL#4537371"}, {"@score": "1", "@id": "4537372", "info": {"authors": {"author": [{"@pid": "47/7358", "text": "John Sartori"}, {"@pid": "98/4371-2", "text": "Rakesh Kumar 0002"}]}, "title": "Low-Overhead, High-Speed Multi-core Barrier Synchronization.", "venue": "HiPEAC", "pages": "18-34", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SartoriK10", "doi": "10.1007/978-3-642-11515-8_4", "ee": "https://doi.org/10.1007/978-3-642-11515-8_4", "url": "https://dblp.org/rec/conf/hipeac/SartoriK10"}, "url": "URL#4537372"}, {"@score": "1", "@id": "4537373", "info": {"authors": {"author": [{"@pid": "18/1418", "text": "Shekhar Srikantaiah"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "SRP: Symbiotic Resource Partitioning of the Memory Hierarchy in CMPs.", "venue": "HiPEAC", "pages": "277-291", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SrikantaiahK10", "doi": "10.1007/978-3-642-11515-8_21", "ee": "https://doi.org/10.1007/978-3-642-11515-8_21", "url": "https://dblp.org/rec/conf/hipeac/SrikantaiahK10"}, "url": "URL#4537373"}, {"@score": "1", "@id": "4537374", "info": {"authors": {"author": [{"@pid": "50/7855", "text": "George Tzenakis"}, {"@pid": "38/7855", "text": "Konstantinos Kapelonis"}, {"@pid": "20/7855", "text": "Michail Alvanos"}, {"@pid": "95/7854", "text": "Konstantinos Koukos"}, {"@pid": "50/1235", "text": "Dimitrios S. Nikolopoulos"}, {"@pid": "96/4578", "text": "Angelos Bilas"}]}, "title": "Tagged Procedure Calls (TPC): Efficient Runtime Support for Task-Based Parallelism on the Cell Processor.", "venue": "HiPEAC", "pages": "307-321", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/TzenakisKAKNB10", "doi": "10.1007/978-3-642-11515-8_23", "ee": "https://doi.org/10.1007/978-3-642-11515-8_23", "url": "https://dblp.org/rec/conf/hipeac/TzenakisKAKNB10"}, "url": "URL#4537374"}, {"@score": "1", "@id": "4537375", "info": {"authors": {"author": [{"@pid": "63/4289", "text": "Yuejian Xie"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}]}, "title": "Scalable Shared-Cache Management by Containing Thrashing Workloads.", "venue": "HiPEAC", "pages": "262-276", "year": "2010", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/XieL10", "doi": "10.1007/978-3-642-11515-8_20", "ee": "https://doi.org/10.1007/978-3-642-11515-8_20", "url": "https://dblp.org/rec/conf/hipeac/XieL10"}, "url": "URL#4537375"}, {"@score": "1", "@id": "4622252", "info": {"authors": {"author": [{"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}, {"@pid": "f/PierfrancescoFoglia", "text": "Pierfrancesco Foglia"}, {"@pid": "18/5335", "text": "Evelyn Duesterwald"}, {"@pid": "99/4818", "text": "Paolo Faraboschi"}, {"@pid": "04/3016", "text": "Xavier Martorell"}]}, "title": "High Performance Embedded Architectures and Compilers, 5th International Conference, HiPEAC 2010, Pisa, Italy, January 25-27, 2010. Proceedings", "venue": ["HiPEAC", "Lecture Notes in Computer Science"], "volume": "5952", "publisher": "Springer", "year": "2010", "type": "Editorship", "key": "conf/hipeac/2010", "doi": "10.1007/978-3-642-11515-8", "ee": "https://doi.org/10.1007/978-3-642-11515-8", "url": "https://dblp.org/rec/conf/hipeac/2010"}, "url": "URL#4622252"}]}}}