# Formal Verification Using System Verilog Assertions (SVA) in OneSpin

This repository contains several independent projects. They were built to understand formal verification using system verilog assertions. Onespin was used to test the properties.

---

## ğŸ“„ License

This project is released under the MIT License. See the [LICENSE](LICENSE) file for details.

---

## ğŸ¤ Contributions

Contributions, suggestions, and issue reports are welcome! Feel free to fork and open pull requests.

---

*Created by Talha Israr*  
