Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan 10 19:56:33 2022
| Host         : DESKTOP-FSNETFU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uart_top_control_sets_placed.rpt
| Design       : uart_top
| Device       : xc7a35ti
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |              15 |            8 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              42 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------------------------------+------------------------------------------+------------------+----------------+
|         Clock Signal         |                      Enable Signal                      |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------------------------------+------------------------------------------+------------------+----------------+
|  instance_name/inst/clk_out1 |                                                         |                                          |                1 |              2 |
|  instance_name/inst/clk_out1 | uart_dev/fifo_rx_unit/ctrl_unit/r_ptr_reg[3]_i_1__0_n_0 | uart_dev/uart_tx_unit/AR[0]              |                1 |              4 |
|  instance_name/inst/clk_out1 | uart_dev/fifo_tx_unit/ctrl_unit/r_ptr_reg[3]_i_1_n_0    | uart_dev/uart_tx_unit/AR[0]              |                1 |              4 |
|  instance_name/inst/clk_out1 | uart_dev/fifo_tx_unit/ctrl_unit/w_ptr_reg[3]_i_1__0_n_0 | uart_dev/uart_tx_unit/AR[0]              |                1 |              4 |
|  instance_name/inst/clk_out1 | uart_dev/uart_rx_unit/E[0]                              | uart_dev/uart_tx_unit/AR[0]              |                1 |              4 |
|  instance_name/inst/clk_out1 | uart_dev/uart_rx_unit/s_next                            | uart_dev/uart_tx_unit/AR[0]              |                2 |              5 |
|  instance_name/inst/clk_out1 | uart_dev/uart_tx_unit/s_next                            | uart_dev/uart_tx_unit/AR[0]              |                2 |              5 |
|  instance_name/inst/clk_out1 | uart_dev/uart_rx_unit/b_next                            | uart_dev/uart_tx_unit/AR[0]              |                1 |              8 |
|  instance_name/inst/clk_out1 | uart_dev/uart_tx_unit/b_next_0                          | uart_dev/uart_tx_unit/AR[0]              |                2 |              8 |
|  instance_name/inst/clk_out1 |                                                         | uart_dev/baud_gen_unit/r_reg[10]_i_1_n_0 |                3 |             11 |
|  instance_name/inst/clk_out1 |                                                         | uart_dev/uart_tx_unit/AR[0]              |                8 |             15 |
|  instance_name/inst/clk_out1 | uart_dev/fifo_rx_unit/ctrl_unit/wr_en                   |                                          |                2 |             16 |
|  instance_name/inst/clk_out1 | uart_dev/uart_rx_unit/wr_en                             |                                          |                2 |             16 |
+------------------------------+---------------------------------------------------------+------------------------------------------+------------------+----------------+


