// Seed: 450298727
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2,
    output supply1 id_3,
    output tri0 id_4
);
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd75,
    parameter id_5  = 32'd64
) (
    input wor id_0,
    output wand id_1,
    output wire id_2,
    output supply0 id_3,
    output tri0 id_4,
    input wire _id_5,
    input tri0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9,
    output tri _id_10,
    input tri0 id_11,
    output wand id_12
);
  wire id_14 = id_5;
  logic [id_5 : id_10] id_15;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_4,
      id_12
  );
  assign modCall_1.id_4 = 0;
endmodule
