{"Hokeun Kim": [0.9383972585201263, ["System simulation from operational data", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", "dac", 2015]], "Wonje Choi": [0.9966339617967606, ["Energy efficient MapReduce with VFI-enabled multicore platforms", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", "dac", 2015]], "Hyunjun Jang": [0.9961003363132477, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Eun Jung Kim": [0.9897301346063614, ["Bandwidth-efficient on-chip interconnect designs for GPGPUs", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", "dac", 2015]], "Youngbin Kim": [0.9582447111606598, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Kyoungwoo Lee": [1, ["Guidelines to design parity protected write-back L1 data cache", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", "dac", 2015]], "Kwangsoo Han": [0.9999126493930817, ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015], ["Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1145/2744769.2744839", "dac", 2015]], "Jongpil Lee": [0.9493231475353241, ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", "dac", 2015]], "Younghyun Kim": [0.998327910900116, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015]], "Woo Suk Lee": [0.9993680715560913, ["Vibration-based secure side channel for medical devices", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", "dac", 2015]], "Jaesik Choi": [1, ["Memory heat map: anomaly detection in real-time embedded systems using memory behavior", ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "https://doi.org/10.1145/2744769.2744869", "dac", 2015]], "Junbin Wang": [0.8302882760763168, ["Acceleration of control flows on reconfigurable architecture with a composite method", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", "dac", 2015]], "Jinil Chung": [0.8825136572122574, ["Domain wall memory based digital signal processors for area and energy-efficiency", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", "dac", 2015]], "Jongsun Park": [0.9588399827480316, ["Domain wall memory based digital signal processors for area and energy-efficiency", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", "dac", 2015], ["Self-correcting STTRAM under magnetic field attacks", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", "dac", 2015]], "Hyein Lee": [0.9502944648265839, ["Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1145/2744769.2744839", "dac", 2015]], "Jae-Won Jang": [0.8390696942806244, ["Self-correcting STTRAM under magnetic field attacks", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", "dac", 2015]], "Jinyong Lee": [0.5, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Yongje Lee": [0.6966285705566406, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Yunheung Paek": [1, ["Efficient dynamic information flow tracking on a processor with core debug interface", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", "dac", 2015]], "Hyungmin Cho": [0.9681252092123032, ["Understanding soft errors in uncore components", ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "https://doi.org/10.1145/2744769.2744923", "dac", 2015]], "Taeyoung Kim": [0.9952526688575745, ["Interconnect reliability modeling and analysis for multi-branch interconnect trees", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", "dac", 2015]], "Bon Woong Ku": [0.9984257221221924, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Youn-Sik Park": [0.9113795906305313, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Kwang-Il Park": [0.994959369301796, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Seong-Jin Jang": [0.9974256157875061, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Joo-Sun Choi": [0.9976775199174881, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015]], "Sung Kyu Lim": [0.9975332617759705, ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", "dac", 2015], ["Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744917", "dac", 2015]], "YoungHoon Jung": [0.9983035922050476, ["\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms", ["YoungHoon Jung", "Luca P. Carloni"], "https://doi.org/10.1145/2744769.2744913", "dac", 2015]], "Jaeyoung Yun": [0.9989203661680222, ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", "dac", 2015]], "Jinsu Park": [0.8482702523469925, ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", "dac", 2015]], "Woongki Baek": [1, ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", "dac", 2015]], "Jongeun Lee": [1, ["Optimizing stream program performance on CGRA-based systems", ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "https://doi.org/10.1145/2744769.2744884", "dac", 2015]], "Junhyung Um": [0.986799418926239, ["OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions", ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744885", "dac", 2015]], "Jaeseong Lee": [0.9999603033065796, ["Evaluating battery aging on mobile devices", ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "https://doi.org/10.1145/2744769.2744838", "dac", 2015]], "Hojung Cha": [1, ["Evaluating battery aging on mobile devices", ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "https://doi.org/10.1145/2744769.2744838", "dac", 2015]], "Naehyuck Chang": [0.999998927116394, ["Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles", ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "https://doi.org/10.1145/2744769.2747933", "dac", 2015]], "Ilgweon Kang": [0.9999920427799225, ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", "dac", 2015]], "Mingoo Seok": [0.985820859670639, ["A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space", ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "https://doi.org/10.1145/2744769.2744779", "dac", 2015]], "Jihong Kim": [1, ["To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes", ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "https://doi.org/10.1145/2744769.2744918", "dac", 2015]], "Sungjin Lee": [0.8338425606489182, ["To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes", ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "https://doi.org/10.1145/2744769.2744918", "dac", 2015]], "Danghui Wang": [0.7654920965433121, ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", "dac", 2015]]}