/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/

/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/

HEADER
{
	VERSION = 1;
	TIME_UNIT = ns;
	DATA_OFFSET = 0.0;
	DATA_DURATION = 1000.0;
	SIMULATION_TIME = 0.0;
	GRID_PHASE = 0.0;
	GRID_PERIOD = 10.0;
	GRID_DUTY_CYCLE = 50;
}

SIGNAL("inA0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("inA1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("InA2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("InA3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("inB0")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("inB1")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("InB2")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("InB3")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("inEq")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("inGT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("inLT")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = INPUT;
	PARENT = "";
}

SIGNAL("outEQ_Verilog")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("outEQ_VHDL")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("outGT_Verilog")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("outGT_VHDL")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("outLT_Verilog")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

SIGNAL("outLT_VHDL")
{
	VALUE_TYPE = NINE_LEVEL_BIT;
	SIGNAL_TYPE = SINGLE_BIT;
	WIDTH = 1;
	LSB_INDEX = -1;
	DIRECTION = OUTPUT;
	PARENT = "";
}

TRANSITION_LIST("inA0")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
			LEVEL 0 FOR 100.0;
			LEVEL 1 FOR 100.0;
		}
	}
}

TRANSITION_LIST("inA1")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 71.429;
			LEVEL 1 FOR 71.428;
			LEVEL 0 FOR 0.001;
		}
	}
}

TRANSITION_LIST("InA2")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 55.556;
			LEVEL 1 FOR 55.555;
			LEVEL 0 FOR 0.001;
		}
	}
}

TRANSITION_LIST("InA3")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 50.0;
		}
	}
}

TRANSITION_LIST("inB0")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 45.455;
			LEVEL 1 FOR 45.454;
			LEVEL 0 FOR 0.001;
		}
	}
}

TRANSITION_LIST("inB1")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 41.667;
			LEVEL 1 FOR 41.666;
			LEVEL 0 FOR 0.004;
		}
	}
}

TRANSITION_LIST("InB2")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 38.462;
			LEVEL 1 FOR 38.461;
			LEVEL 0 FOR 0.001;
		}
	}
}

TRANSITION_LIST("InB3")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 0.008;
		}
	}
}

TRANSITION_LIST("inEq")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 0.01;
		}
	}
}

TRANSITION_LIST("inGT")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
			LEVEL 0 FOR 31.25;
			LEVEL 1 FOR 31.25;
		}
	}
}

TRANSITION_LIST("inLT")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 29.412;
			LEVEL 1 FOR 29.411;
			LEVEL 0 FOR 0.009;
		}
	}
}

TRANSITION_LIST("outEQ_Verilog")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 2.381;
			LEVEL 0 FOR 678.566;
			LEVEL 1 FOR 0.005;
			LEVEL 0 FOR 63.492;
			LEVEL 1 FOR 7.931;
			LEVEL 0 FOR 180.949;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 0.01;
		}
	}
}

TRANSITION_LIST("outEQ_VHDL")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 33.333;
			LEVEL 1 FOR 2.381;
			LEVEL 0 FOR 678.566;
			LEVEL 1 FOR 0.005;
			LEVEL 0 FOR 63.492;
			LEVEL 1 FOR 7.931;
			LEVEL 0 FOR 180.949;
			LEVEL 1 FOR 33.333;
			LEVEL 0 FOR 0.01;
		}
	}
}

TRANSITION_LIST("outGT_Verilog")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 93.75;
			LEVEL 1 FOR 13.392;
			LEVEL 0 FOR 49.108;
			LEVEL 1 FOR 43.748;
			LEVEL 0 FOR 50.002;
			LEVEL 1 FOR 16.664;
			LEVEL 0 FOR 14.586;
			LEVEL 1 FOR 18.75;
			LEVEL 0 FOR 7.692;
			LEVEL 1 FOR 13.734;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 42.856;
			LEVEL 0 FOR 28.572;
			LEVEL 1 FOR 0.003;
			LEVEL 0 FOR 21.429;
			LEVEL 1 FOR 14.282;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 14.29;
			LEVEL 1 FOR 12.5;
			LEVEL 0 FOR 4.161;
			LEVEL 1 FOR 33.339;
			LEVEL 0 FOR 42.852;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 21.427;
			LEVEL 1 FOR 0.007;
			LEVEL 0 FOR 22.222;
			LEVEL 1 FOR 8.547;
			LEVEL 0 FOR 35.89;
			LEVEL 1 FOR 11.118;
			LEVEL 0 FOR 7.931;
			LEVEL 1 FOR 14.292;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 25.0;
			LEVEL 0 FOR 53.564;
			LEVEL 1 FOR 8.936;
			LEVEL 0 FOR 62.492;
			LEVEL 1 FOR 0.008;
		}
	}
}

TRANSITION_LIST("outGT_VHDL")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 93.75;
			LEVEL 1 FOR 13.392;
			LEVEL 0 FOR 49.108;
			LEVEL 1 FOR 43.748;
			LEVEL 0 FOR 50.002;
			LEVEL 1 FOR 16.664;
			LEVEL 0 FOR 14.586;
			LEVEL 1 FOR 18.75;
			LEVEL 0 FOR 7.692;
			LEVEL 1 FOR 13.734;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 42.856;
			LEVEL 0 FOR 28.572;
			LEVEL 1 FOR 0.003;
			LEVEL 0 FOR 21.429;
			LEVEL 1 FOR 14.282;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 14.29;
			LEVEL 1 FOR 12.5;
			LEVEL 0 FOR 4.161;
			LEVEL 1 FOR 33.339;
			LEVEL 0 FOR 42.852;
			LEVEL 1 FOR 35.714;
			LEVEL 0 FOR 21.427;
			LEVEL 1 FOR 0.007;
			LEVEL 0 FOR 22.222;
			LEVEL 1 FOR 8.547;
			LEVEL 0 FOR 35.89;
			LEVEL 1 FOR 11.118;
			LEVEL 0 FOR 7.931;
			LEVEL 1 FOR 14.292;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 25.0;
			LEVEL 0 FOR 53.564;
			LEVEL 1 FOR 8.936;
			LEVEL 0 FOR 62.492;
			LEVEL 1 FOR 0.008;
		}
	}
}

TRANSITION_LIST("outLT_Verilog")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 30.952;
			LEVEL 0 FOR 40.476;
			LEVEL 1 FOR 26.19;
			LEVEL 0 FOR 13.726;
			LEVEL 1 FOR 2.942;
			LEVEL 0 FOR 55.881;
			LEVEL 1 FOR 8.405;
			LEVEL 0 FOR 7.936;
			LEVEL 1 FOR 27.778;
			LEVEL 0 FOR 19.231;
			LEVEL 1 FOR 8.547;
			LEVEL 0 FOR 22.222;
			LEVEL 1 FOR 7.692;
			LEVEL 0 FOR 13.734;
			LEVEL 1 FOR 31.512;
			LEVEL 0 FOR 47.062;
			LEVEL 1 FOR 11.761;
			LEVEL 0 FOR 21.568;
			LEVEL 1 FOR 16.671;
			LEVEL 0 FOR 14.282;
			LEVEL 1 FOR 6.302;
			LEVEL 0 FOR 29.411;
			LEVEL 1 FOR 0.001;
			LEVEL 0 FOR 117.646;
			LEVEL 1 FOR 25.21;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 13.741;
			LEVEL 0 FOR 7.693;
			LEVEL 1 FOR 14.28;
			LEVEL 0 FOR 0.005;
			LEVEL 1 FOR 7.937;
			LEVEL 0 FOR 8.547;
			LEVEL 1 FOR 2.557;
			LEVEL 0 FOR 1.962;
			LEVEL 1 FOR 14.712;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 23.522;
			LEVEL 0 FOR 9.803;
			LEVEL 1 FOR 16.675;
			LEVEL 0 FOR 49.991;
			LEVEL 1 FOR 28.573;
			LEVEL 0 FOR 71.436;
		}
	}
}

TRANSITION_LIST("outLT_VHDL")
{
	NODE
	{
		REPEAT = 1;
		NODE
		{
			REPEAT = 1;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 30.952;
			LEVEL 0 FOR 40.476;
			LEVEL 1 FOR 26.19;
			LEVEL 0 FOR 13.726;
			LEVEL 1 FOR 2.942;
			LEVEL 0 FOR 55.881;
			LEVEL 1 FOR 8.405;
			LEVEL 0 FOR 7.936;
			LEVEL 1 FOR 27.778;
			LEVEL 0 FOR 19.231;
			LEVEL 1 FOR 8.547;
			LEVEL 0 FOR 22.222;
			LEVEL 1 FOR 7.692;
			LEVEL 0 FOR 13.734;
			LEVEL 1 FOR 31.512;
			LEVEL 0 FOR 47.062;
			LEVEL 1 FOR 11.761;
			LEVEL 0 FOR 21.568;
			LEVEL 1 FOR 16.671;
			LEVEL 0 FOR 14.282;
			LEVEL 1 FOR 6.302;
			LEVEL 0 FOR 29.411;
			LEVEL 1 FOR 0.001;
			LEVEL 0 FOR 117.646;
			LEVEL 1 FOR 25.21;
			LEVEL 0 FOR 35.714;
			LEVEL 1 FOR 13.741;
			LEVEL 0 FOR 7.693;
			LEVEL 1 FOR 14.28;
			LEVEL 0 FOR 0.005;
			LEVEL 1 FOR 7.937;
			LEVEL 0 FOR 8.547;
			LEVEL 1 FOR 2.557;
			LEVEL 0 FOR 1.962;
			LEVEL 1 FOR 14.712;
			LEVEL 0 FOR 50.0;
			LEVEL 1 FOR 23.522;
			LEVEL 0 FOR 9.803;
			LEVEL 1 FOR 16.675;
			LEVEL 0 FOR 49.991;
			LEVEL 1 FOR 28.573;
			LEVEL 0 FOR 71.436;
		}
	}
}

DISPLAY_LINE
{
	CHANNEL = "inA0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 0;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "inA1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 1;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "InA2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 2;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "InA3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 3;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "inB0";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 4;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "inB1";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 5;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "InB2";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 6;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "InB3";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 7;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "inEq";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 8;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "inGT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 9;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "inLT";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 10;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "outEQ_Verilog";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 11;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "outEQ_VHDL";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 12;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "outGT_Verilog";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 13;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "outGT_VHDL";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 14;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "outLT_Verilog";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 15;
	TREE_LEVEL = 0;
}

DISPLAY_LINE
{
	CHANNEL = "outLT_VHDL";
	EXPAND_STATUS = COLLAPSED;
	RADIX = Binary;
	TREE_INDEX = 16;
	TREE_LEVEL = 0;
}

TIME_BAR
{
	TIME = 0;
	MASTER = TRUE;
}
;
