{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "ember_fpga_i/ila_0",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "483C3A7BE65B50EC9F9678C35524FE84",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 47,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "ember_fpga_i/sa_do_1",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ember_fpga_i/sa_do_1[47]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[46]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[45]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[44]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[43]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[42]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[41]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[40]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[39]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[38]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[37]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[36]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[35]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[34]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[33]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[32]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[31]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[30]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[29]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[28]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[27]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[26]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[25]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[24]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[23]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[22]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[21]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[20]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[19]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[18]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[17]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[16]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[15]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[14]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[13]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[12]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[11]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[10]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[9]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[8]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[7]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[6]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[5]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[4]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[3]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[2]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[1]"
                                            },
                                            {
                                                "name": "ember_fpga_i/sa_do_1[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "ember_fpga_i/sa_rdy_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "ember_fpga_i/rram_busy_in_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 15,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "ember_fpga_i/addr_loop_counter_0_rram_addr",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[15]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[14]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[13]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[12]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[11]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[10]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[9]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[8]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[7]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[6]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[5]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[4]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[3]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[2]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[1]"
                                            },
                                            {
                                                "name": "ember_fpga_i/addr_loop_counter_0_rram_addr[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 47,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "ember_fpga_i/rram_top_wrapper_0_di",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[47]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[46]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[45]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[44]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[43]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[42]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[41]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[40]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[39]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[38]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[37]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[36]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[35]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[34]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[33]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[32]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[31]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[30]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[29]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[28]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[27]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[26]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[25]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[24]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[23]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[22]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[21]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[20]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[19]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[18]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[17]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[16]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[15]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[14]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[13]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[12]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[11]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[10]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[9]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[8]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[7]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[6]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[5]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[4]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[3]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[2]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[1]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_di[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 5,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "ember_fpga_i/rram_top_wrapper_0_read_ref",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_read_ref[5]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_read_ref[4]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_read_ref[3]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_read_ref[2]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_read_ref[1]"
                                            },
                                            {
                                                "name": "ember_fpga_i/rram_top_wrapper_0_read_ref[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}