$date
	Sun Oct 23 06:23:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#857076
b1101 !
1"
#857078
b1101 &
b1101 %
1$
#857079
0"
#857082
b101000 &
b101000 %
#857086
b10100 &
b10100 %
#857090
b1010 &
b1010 %
#857094
b101 &
b101 %
#857098
b10000 &
b10000 %
#857102
b1000 &
b1000 %
#857106
b100 &
b100 %
#857110
b10 &
b10 %
#857114
b1 &
b1 %
1#
#857118
b0 &
0#
b0 %
0$
#1890648
b10001 !
1"
#1890650
b10001 &
b10001 %
1$
#1890651
0"
#1890654
b110100 &
b110100 %
#1890658
b11010 &
b11010 %
#1890662
b1101 &
b1101 %
#1890666
b101000 &
b101000 %
#1890670
b10100 &
b10100 %
#1890674
b1010 &
b1010 %
#1890678
b101 &
b101 %
#1890682
b10000 &
b10000 %
#1890686
b1000 &
b1000 %
#1890690
b100 &
b100 %
#1890694
b10 &
b10 %
#1890698
b1 &
b1 %
1#
#1890702
b0 &
0#
b0 %
0$
#2857526
b11010 &
b11010 %
1$
b11010 !
1"
#2857527
0"
#2857530
b1101 &
b1101 %
#2857534
b101000 &
b101000 %
#2857538
b10100 &
b10100 %
#2857542
b1010 &
b1010 %
#2857546
b101 &
b101 %
#2857550
b10000 &
b10000 %
#2857554
b1000 &
b1000 %
#2857558
b100 &
b100 %
#2857562
b10 &
b10 %
#2857566
b1 &
1#
b1 %
#2857570
b0 &
b0 %
0#
0$
#4500012
