verilog xil_defaultlib "../../../bd/basicZturn/ip/basicZturn_processing_system7_0_0/sim/basicZturn_processing_system7_0_0.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/ip/basicZturn_xbar_0/sim/basicZturn_xbar_0.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/hdl/basicZturn.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
sv xil_defaultlib "../../../bd/basicZturn/ipshared/eddc/hdl/PWM_AXI.sv" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
sv xil_defaultlib "../../../bd/basicZturn/ipshared/eddc/hdl/PWM_v2_0.sv" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
sv xil_defaultlib "../../../bd/basicZturn/ip/basicZturn_PWM_0_0/sim/basicZturn_PWM_0_0.sv" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/ver201604template/addition_main.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/ipshared/2080/hdl/addition_v1_0_S00_AXI.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/ipshared/2080/hdl/addition_v1_0.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/ip/basicZturn_addition_0_0/sim/basicZturn_addition_0_0.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"
verilog xil_defaultlib "../../../bd/basicZturn/ip/basicZturn_auto_pc_0/sim/basicZturn_auto_pc_0.v" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7dd0/hdl" --include "../../../../ver201604template.srcs/sources_1/bd/basicZturn/ipshared/7e3a/hdl"

verilog xil_defaultlib "glbl.v"

nosort
