v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45700 48100 1 0 0 spice-model-1.sym
{
T 45800 48800 5 10 0 1 0 0 1
device=model
T 45800 48700 5 10 1 1 0 0 1
refdes=A1
T 47000 48400 5 10 1 1 0 0 1
model-name=2N2222
T 46200 48200 5 10 1 1 0 0 1
file=2N2222.LIB
}
C 47400 47300 1 0 0 npn-3.sym
{
T 48300 47800 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
T 48300 47900 5 10 1 1 0 0 1
refdes=Q1
T 48300 47600 5 10 1 1 0 0 1
model-name=2N2222
}
C 49600 47700 1 270 0 voltage-3.sym
{
T 50300 47500 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 50100 47400 5 10 1 1 0 0 1
refdes=V1
T 50100 47100 5 10 1 1 0 0 1
value=10
}
C 47900 45500 1 0 0 gnd-1.sym
N 49800 47700 49800 48900 4
N 49800 46800 49800 45800 4
N 45700 45800 49800 45800 4
C 48100 46100 1 90 0 resistor-2.sym
{
T 47750 46500 5 10 0 0 90 0 1
device=RESISTOR
T 48300 46500 5 10 1 1 0 0 1
refdes=R
T 48600 46500 5 10 1 1 0 0 1
value=42
}
N 45700 45800 45700 46100 4
N 48000 48300 48000 48900 4
N 48000 48900 49800 48900 4
N 48000 47300 48000 47000 4
{
T 48700 47200 5 10 1 1 180 0 1
netname=OUT
}
N 48000 46100 48000 45800 4
N 47400 47800 45700 47800 4
N 45700 47000 45700 47800 4
C 45500 47000 1 270 0 voltage-3.sym
{
T 46200 46800 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 46000 46600 5 10 1 1 0 0 1
refdes=Vin
T 46000 46300 5 10 1 1 0 0 1
value=DC
}
