============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 20:45:06 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../top_module.v(82)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.431546s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (100.4%)

RUN-1004 : used memory is 289 MB, reserved memory is 266 MB, peak memory is 295 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 133143986176"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 6008659247104"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net dac/u_da_wave_send/clk is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net dac/u_da_wave_send/clk is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net f_div/clk is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "ad1_clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_da_wave_send/clk as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div/clk as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 61 clock pins.
SYN-4015 : Create BUFG instance for clk Net fx_clk_dup_1 to drive 29 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad1_clk_dup_3 to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5692 instances
RUN-0007 : 2170 luts, 914 seqs, 1677 mslices, 884 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 8133 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5565 nets have 2 pins
RUN-1001 : 2410 nets have [3 - 5] pins
RUN-1001 : 19 nets have [6 - 10] pins
RUN-1001 : 13 nets have [11 - 20] pins
RUN-1001 : 90 nets have [21 - 99] pins
RUN-1001 : 33 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     597     
RUN-1001 :   No   |  No   |  Yes  |     192     
RUN-1001 :   No   |  Yes  |  No   |      4      
RUN-1001 :   Yes  |  No   |  No   |     119     
RUN-1001 :   Yes  |  No   |  Yes  |      2      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   4   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 16
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5690 instances, 2170 luts, 914 seqs, 2561 slices, 143 macros(2561 instances: 1677 mslices 884 lslices)
PHY-0007 : Cell area utilization is 37%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30380, tnet num: 8131, tinst num: 5690, tnode num: 33040, tedge num: 53194.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.627264s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.95151e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5690.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 37%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.20523e+06, overlap = 180
PHY-3002 : Step(2): len = 1.09405e+06, overlap = 299.469
PHY-3002 : Step(3): len = 603908, overlap = 523.531
PHY-3002 : Step(4): len = 552010, overlap = 518.438
PHY-3002 : Step(5): len = 424066, overlap = 618.719
PHY-3002 : Step(6): len = 361920, overlap = 691.438
PHY-3002 : Step(7): len = 317321, overlap = 742.406
PHY-3002 : Step(8): len = 297844, overlap = 763.75
PHY-3002 : Step(9): len = 229139, overlap = 800.656
PHY-3002 : Step(10): len = 203349, overlap = 835.188
PHY-3002 : Step(11): len = 190886, overlap = 869.75
PHY-3002 : Step(12): len = 179845, overlap = 880.406
PHY-3002 : Step(13): len = 173003, overlap = 887.625
PHY-3002 : Step(14): len = 159211, overlap = 902.312
PHY-3002 : Step(15): len = 141884, overlap = 916.031
PHY-3002 : Step(16): len = 131446, overlap = 936.594
PHY-3002 : Step(17): len = 125215, overlap = 936.781
PHY-3002 : Step(18): len = 123448, overlap = 954.312
PHY-3002 : Step(19): len = 117214, overlap = 985.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.0513e-06
PHY-3002 : Step(20): len = 147306, overlap = 892.156
PHY-3002 : Step(21): len = 157255, overlap = 868.969
PHY-3002 : Step(22): len = 155672, overlap = 789.156
PHY-3002 : Step(23): len = 163308, overlap = 772.031
PHY-3002 : Step(24): len = 165085, overlap = 704.812
PHY-3002 : Step(25): len = 182582, overlap = 595.156
PHY-3002 : Step(26): len = 170634, overlap = 576.344
PHY-3002 : Step(27): len = 169075, overlap = 562.969
PHY-3002 : Step(28): len = 164070, overlap = 538.938
PHY-3002 : Step(29): len = 158582, overlap = 527.125
PHY-3002 : Step(30): len = 155595, overlap = 500.312
PHY-3002 : Step(31): len = 154191, overlap = 480.594
PHY-3002 : Step(32): len = 153238, overlap = 454.781
PHY-3002 : Step(33): len = 151318, overlap = 422.25
PHY-3002 : Step(34): len = 150964, overlap = 392.781
PHY-3002 : Step(35): len = 150411, overlap = 373.531
PHY-3002 : Step(36): len = 149799, overlap = 373.656
PHY-3002 : Step(37): len = 150602, overlap = 358.25
PHY-3002 : Step(38): len = 150338, overlap = 325.094
PHY-3002 : Step(39): len = 149839, overlap = 322.062
PHY-3002 : Step(40): len = 150111, overlap = 305.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.10261e-06
PHY-3002 : Step(41): len = 148430, overlap = 297.812
PHY-3002 : Step(42): len = 148665, overlap = 299.969
PHY-3002 : Step(43): len = 149093, overlap = 299.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.81084e-06
PHY-3002 : Step(44): len = 161745, overlap = 262.25
PHY-3002 : Step(45): len = 162858, overlap = 260.688
PHY-3002 : Step(46): len = 161917, overlap = 272.219
PHY-3002 : Step(47): len = 162614, overlap = 267.625
PHY-3002 : Step(48): len = 190501, overlap = 193.688
PHY-3002 : Step(49): len = 203590, overlap = 156.312
PHY-3002 : Step(50): len = 194376, overlap = 144.531
PHY-3002 : Step(51): len = 194227, overlap = 138.906
PHY-3002 : Step(52): len = 191312, overlap = 129.344
PHY-3002 : Step(53): len = 187935, overlap = 128.562
PHY-3002 : Step(54): len = 184698, overlap = 109.062
PHY-3002 : Step(55): len = 180448, overlap = 109.938
PHY-3002 : Step(56): len = 180204, overlap = 83.1562
PHY-3002 : Step(57): len = 180875, overlap = 76
PHY-3002 : Step(58): len = 179052, overlap = 76.4688
PHY-3002 : Step(59): len = 180043, overlap = 73.1562
PHY-3002 : Step(60): len = 181964, overlap = 61.3438
PHY-3002 : Step(61): len = 182591, overlap = 58.25
PHY-3002 : Step(62): len = 185088, overlap = 44.5938
PHY-3002 : Step(63): len = 186789, overlap = 51.7812
PHY-3002 : Step(64): len = 185334, overlap = 50.6562
PHY-3002 : Step(65): len = 185314, overlap = 49.6875
PHY-3002 : Step(66): len = 184021, overlap = 52.9062
PHY-3002 : Step(67): len = 184054, overlap = 52.3438
PHY-3002 : Step(68): len = 182662, overlap = 49.8125
PHY-3002 : Step(69): len = 182766, overlap = 49.4688
PHY-3002 : Step(70): len = 182912, overlap = 52.8438
PHY-3002 : Step(71): len = 183799, overlap = 46.5938
PHY-3002 : Step(72): len = 184109, overlap = 46.6562
PHY-3002 : Step(73): len = 184485, overlap = 44.1562
PHY-3002 : Step(74): len = 183202, overlap = 43.875
PHY-3002 : Step(75): len = 183205, overlap = 45.3438
PHY-3002 : Step(76): len = 182412, overlap = 49.5938
PHY-3002 : Step(77): len = 182754, overlap = 43.625
PHY-3002 : Step(78): len = 181988, overlap = 42.875
PHY-3002 : Step(79): len = 182184, overlap = 42.4375
PHY-3002 : Step(80): len = 182269, overlap = 39.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.56217e-05
PHY-3002 : Step(81): len = 182228, overlap = 43
PHY-3002 : Step(82): len = 182502, overlap = 38.0938
PHY-3002 : Step(83): len = 182805, overlap = 35.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009510s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (164.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317552, over cnt = 1504(4%), over = 7344, worst = 26
PHY-1001 : End global iterations;  0.525912s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 84.68, top5 = 63.14, top10 = 52.09, top15 = 44.76.
PHY-3001 : End congestion estimation;  0.648173s wall, 0.687500s user + 0.046875s system = 0.734375s CPU (113.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.145941s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.0939e-06
PHY-3002 : Step(84): len = 184045, overlap = 133.969
PHY-3002 : Step(85): len = 184045, overlap = 133.969
PHY-3002 : Step(86): len = 175419, overlap = 147.75
PHY-3002 : Step(87): len = 175688, overlap = 154.281
PHY-3002 : Step(88): len = 173102, overlap = 167.094
PHY-3002 : Step(89): len = 173066, overlap = 175.125
PHY-3002 : Step(90): len = 173012, overlap = 163.531
PHY-3002 : Step(91): len = 174326, overlap = 185.5
PHY-3002 : Step(92): len = 170751, overlap = 215.094
PHY-3002 : Step(93): len = 170341, overlap = 229.344
PHY-3002 : Step(94): len = 168492, overlap = 258.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.18779e-06
PHY-3002 : Step(95): len = 166612, overlap = 262.812
PHY-3002 : Step(96): len = 166375, overlap = 263.406
PHY-3002 : Step(97): len = 166293, overlap = 262.719
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.37558e-06
PHY-3002 : Step(98): len = 165804, overlap = 252.312
PHY-3002 : Step(99): len = 165804, overlap = 252.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.75117e-06
PHY-3002 : Step(100): len = 171904, overlap = 175.25
PHY-3002 : Step(101): len = 172265, overlap = 175.906
PHY-3002 : Step(102): len = 175566, overlap = 141.75
PHY-3002 : Step(103): len = 175980, overlap = 140.094
PHY-3002 : Step(104): len = 179759, overlap = 138.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.75023e-05
PHY-3002 : Step(105): len = 184783, overlap = 113.562
PHY-3002 : Step(106): len = 185603, overlap = 105.719
PHY-3002 : Step(107): len = 220853, overlap = 60.375
PHY-3002 : Step(108): len = 229599, overlap = 41.25
PHY-3002 : Step(109): len = 218637, overlap = 36.4062
PHY-3002 : Step(110): len = 217535, overlap = 36.4375
PHY-3002 : Step(111): len = 208137, overlap = 39.8438
PHY-3002 : Step(112): len = 207581, overlap = 39.8438
PHY-3002 : Step(113): len = 204069, overlap = 55.9375
PHY-3002 : Step(114): len = 203205, overlap = 47.0625
PHY-3002 : Step(115): len = 203205, overlap = 47.0625
PHY-3002 : Step(116): len = 203341, overlap = 46.4375
PHY-3002 : Step(117): len = 203546, overlap = 48.2188
PHY-3002 : Step(118): len = 203546, overlap = 48.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.50047e-05
PHY-3002 : Step(119): len = 218130, overlap = 29.1562
PHY-3002 : Step(120): len = 218130, overlap = 29.1562
PHY-3002 : Step(121): len = 217441, overlap = 28.3438
PHY-3002 : Step(122): len = 217664, overlap = 28.875
PHY-3002 : Step(123): len = 218370, overlap = 30.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.00093e-05
PHY-3002 : Step(124): len = 240903, overlap = 33.875
PHY-3002 : Step(125): len = 243335, overlap = 34.4688
PHY-3002 : Step(126): len = 245733, overlap = 24.2812
PHY-3002 : Step(127): len = 247259, overlap = 22.7188
PHY-3002 : Step(128): len = 264842, overlap = 15.375
PHY-3002 : Step(129): len = 270809, overlap = 6.375
PHY-3002 : Step(130): len = 271998, overlap = 8.3125
PHY-3002 : Step(131): len = 271249, overlap = 9.03125
PHY-3002 : Step(132): len = 267279, overlap = 7.0625
PHY-3002 : Step(133): len = 265842, overlap = 8.3125
PHY-3002 : Step(134): len = 262708, overlap = 7.0625
PHY-3002 : Step(135): len = 260795, overlap = 8.78125
PHY-3002 : Step(136): len = 259890, overlap = 9.4375
PHY-3002 : Step(137): len = 259860, overlap = 10.0625
PHY-3002 : Step(138): len = 259795, overlap = 13.8438
PHY-3002 : Step(139): len = 260246, overlap = 13.0625
PHY-3002 : Step(140): len = 259264, overlap = 13.3438
PHY-3002 : Step(141): len = 259226, overlap = 13.3438
PHY-3002 : Step(142): len = 259030, overlap = 13.25
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000140019
PHY-3002 : Step(143): len = 263940, overlap = 4.40625
PHY-3002 : Step(144): len = 264794, overlap = 4.34375
PHY-3002 : Step(145): len = 270614, overlap = 1.9375
PHY-3002 : Step(146): len = 275076, overlap = 1.9375
PHY-3002 : Step(147): len = 275381, overlap = 2.1875
PHY-3002 : Step(148): len = 275565, overlap = 2.125
PHY-3002 : Step(149): len = 273755, overlap = 2.8125
PHY-3002 : Step(150): len = 273598, overlap = 2.8125
PHY-3002 : Step(151): len = 273645, overlap = 2.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000280037
PHY-3002 : Step(152): len = 278070, overlap = 2.1875
PHY-3002 : Step(153): len = 279119, overlap = 2.25
PHY-3002 : Step(154): len = 283398, overlap = 1.625
PHY-3002 : Step(155): len = 289308, overlap = 1.0625
PHY-3002 : Step(156): len = 287304, overlap = 1.4375
PHY-3002 : Step(157): len = 285064, overlap = 1.3125
PHY-3002 : Step(158): len = 283508, overlap = 1.25
PHY-3002 : Step(159): len = 281646, overlap = 1.3125
PHY-3002 : Step(160): len = 282758, overlap = 1.4375
PHY-3002 : Step(161): len = 283019, overlap = 1.4375
PHY-3002 : Step(162): len = 283175, overlap = 1.5
PHY-3002 : Step(163): len = 283521, overlap = 1.4375
PHY-3002 : Step(164): len = 283659, overlap = 1.625
PHY-3002 : Step(165): len = 282762, overlap = 1.625
PHY-3002 : Step(166): len = 282419, overlap = 1.5625
PHY-3002 : Step(167): len = 281048, overlap = 1.5
PHY-3002 : Step(168): len = 280746, overlap = 1.1875
PHY-3002 : Step(169): len = 281073, overlap = 1.375
PHY-3002 : Step(170): len = 281307, overlap = 4.90625
PHY-3002 : Step(171): len = 281641, overlap = 4.71875
PHY-3002 : Step(172): len = 281790, overlap = 5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000560075
PHY-3002 : Step(173): len = 283377, overlap = 2.625
PHY-3002 : Step(174): len = 287681, overlap = 0.5
PHY-3002 : Step(175): len = 291051, overlap = 0.3125
PHY-3002 : Step(176): len = 294745, overlap = 0.4375
PHY-3002 : Step(177): len = 296534, overlap = 0.375
PHY-3002 : Step(178): len = 296742, overlap = 0.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17/8133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 513920, over cnt = 1768(5%), over = 7796, worst = 24
PHY-1001 : End global iterations;  0.635176s wall, 0.750000s user + 0.062500s system = 0.812500s CPU (127.9%)

PHY-1001 : Congestion index: top1 = 89.46, top5 = 65.44, top10 = 53.28, top15 = 46.53.
PHY-3001 : End congestion estimation;  0.773540s wall, 0.875000s user + 0.062500s system = 0.937500s CPU (121.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165418s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (103.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000126912
PHY-3002 : Step(179): len = 291070, overlap = 55.7188
PHY-3002 : Step(180): len = 291626, overlap = 49.9062
PHY-3002 : Step(181): len = 288507, overlap = 52.4062
PHY-3002 : Step(182): len = 283249, overlap = 44.1875
PHY-3002 : Step(183): len = 277057, overlap = 49.375
PHY-3002 : Step(184): len = 273853, overlap = 45.625
PHY-3002 : Step(185): len = 272644, overlap = 45.5938
PHY-3002 : Step(186): len = 271628, overlap = 40.5312
PHY-3002 : Step(187): len = 268401, overlap = 45.3438
PHY-3002 : Step(188): len = 266970, overlap = 46.0625
PHY-3002 : Step(189): len = 266824, overlap = 43
PHY-3002 : Step(190): len = 265636, overlap = 44.2812
PHY-3002 : Step(191): len = 264424, overlap = 46.7812
PHY-3002 : Step(192): len = 262503, overlap = 48.4375
PHY-3002 : Step(193): len = 260593, overlap = 36.6562
PHY-3002 : Step(194): len = 258916, overlap = 35.875
PHY-3002 : Step(195): len = 257453, overlap = 30.1562
PHY-3002 : Step(196): len = 256458, overlap = 32.1875
PHY-3002 : Step(197): len = 255761, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000253825
PHY-3002 : Step(198): len = 259234, overlap = 36.125
PHY-3002 : Step(199): len = 263230, overlap = 32.4688
PHY-3002 : Step(200): len = 264287, overlap = 28.0938
PHY-3002 : Step(201): len = 265294, overlap = 24.625
PHY-3002 : Step(202): len = 266635, overlap = 22.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000507649
PHY-3002 : Step(203): len = 269606, overlap = 21.125
PHY-3002 : Step(204): len = 273596, overlap = 24.4375
PHY-3002 : Step(205): len = 279867, overlap = 24.25
PHY-3002 : Step(206): len = 283840, overlap = 24.125
PHY-3002 : Step(207): len = 285278, overlap = 23.5
PHY-3002 : Step(208): len = 284770, overlap = 24.7188
PHY-3002 : Step(209): len = 284994, overlap = 24.5312
PHY-3002 : Step(210): len = 284409, overlap = 26.1875
PHY-3002 : Step(211): len = 284034, overlap = 29.5
PHY-3002 : Step(212): len = 284292, overlap = 30.3438
PHY-3002 : Step(213): len = 285422, overlap = 27.4688
PHY-3002 : Step(214): len = 286318, overlap = 26.125
PHY-3002 : Step(215): len = 287545, overlap = 23.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00100302
PHY-3002 : Step(216): len = 289486, overlap = 23.3438
PHY-3002 : Step(217): len = 293812, overlap = 27.3125
PHY-3002 : Step(218): len = 298246, overlap = 25.6562
PHY-3002 : Step(219): len = 301022, overlap = 25.7812
PHY-3002 : Step(220): len = 303376, overlap = 25.25
PHY-3002 : Step(221): len = 304285, overlap = 26.8438
PHY-3002 : Step(222): len = 305065, overlap = 26.6875
PHY-3002 : Step(223): len = 305205, overlap = 24.1875
PHY-3002 : Step(224): len = 304715, overlap = 24.3438
PHY-3002 : Step(225): len = 304534, overlap = 25.3125
PHY-3002 : Step(226): len = 304032, overlap = 26.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00192666
PHY-3002 : Step(227): len = 305430, overlap = 25.9375
PHY-3002 : Step(228): len = 307304, overlap = 24.2812
PHY-3002 : Step(229): len = 309936, overlap = 26.625
PHY-3002 : Step(230): len = 312503, overlap = 27.5625
PHY-3002 : Step(231): len = 313843, overlap = 28.0312
PHY-3002 : Step(232): len = 314884, overlap = 27.1875
PHY-3002 : Step(233): len = 315352, overlap = 27.25
PHY-3002 : Step(234): len = 315348, overlap = 27.1562
PHY-3002 : Step(235): len = 315347, overlap = 26.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00339055
PHY-3002 : Step(236): len = 315795, overlap = 26.375
PHY-3002 : Step(237): len = 316837, overlap = 25.5
PHY-3002 : Step(238): len = 318134, overlap = 23.7188
PHY-3002 : Step(239): len = 320984, overlap = 23.9375
PHY-3002 : Step(240): len = 322831, overlap = 23.625
PHY-3002 : Step(241): len = 323528, overlap = 24.7812
PHY-3002 : Step(242): len = 324201, overlap = 24.5312
PHY-3002 : Step(243): len = 324608, overlap = 24.375
PHY-3002 : Step(244): len = 325142, overlap = 24.2188
PHY-3002 : Step(245): len = 325324, overlap = 24.0938
PHY-3002 : Step(246): len = 325775, overlap = 23.6562
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00604504
PHY-3002 : Step(247): len = 326024, overlap = 23.8438
PHY-3002 : Step(248): len = 327090, overlap = 23.2188
PHY-3002 : Step(249): len = 327633, overlap = 23.4062
PHY-3002 : Step(250): len = 328073, overlap = 23.3125
PHY-3002 : Step(251): len = 328574, overlap = 23.25
PHY-3002 : Step(252): len = 329002, overlap = 23.25
PHY-3002 : Step(253): len = 329678, overlap = 23.1875
PHY-3002 : Step(254): len = 330201, overlap = 23.125
PHY-3002 : Step(255): len = 330688, overlap = 22.875
PHY-3002 : Step(256): len = 331206, overlap = 22.875
PHY-3002 : Step(257): len = 331899, overlap = 23.125
PHY-3002 : Step(258): len = 332604, overlap = 22.5312
PHY-3002 : Step(259): len = 333257, overlap = 23.625
PHY-3002 : Step(260): len = 333706, overlap = 23.5625
PHY-3002 : Step(261): len = 334581, overlap = 21.125
PHY-3002 : Step(262): len = 335524, overlap = 21.0625
PHY-3002 : Step(263): len = 336424, overlap = 21.4062
PHY-3002 : Step(264): len = 336969, overlap = 21.2812
PHY-3002 : Step(265): len = 337330, overlap = 21.2812
PHY-3002 : Step(266): len = 337515, overlap = 21.2812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 30380, tnet num: 8131, tinst num: 5690, tnode num: 33040, tedge num: 53194.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 215.53 peak overflow 2.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 226/8133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 582936, over cnt = 1766(5%), over = 6145, worst = 17
PHY-1001 : End global iterations;  0.644027s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (138.3%)

PHY-1001 : Congestion index: top1 = 66.29, top5 = 53.04, top10 = 46.46, top15 = 42.14.
PHY-1001 : End incremental global routing;  0.766669s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (132.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.167505s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (93.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.030376s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (122.8%)

OPT-1001 : Current memory(MB): used = 425, reserve = 406, peak = 428.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6571/8133.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 582936, over cnt = 1766(5%), over = 6145, worst = 17
PHY-1002 : len = 607472, over cnt = 1035(2%), over = 2652, worst = 16
PHY-1002 : len = 620312, over cnt = 299(0%), over = 631, worst = 11
PHY-1002 : len = 621968, over cnt = 136(0%), over = 293, worst = 11
PHY-1002 : len = 623192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.767838s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (146.5%)

PHY-1001 : Congestion index: top1 = 49.66, top5 = 42.22, top10 = 38.21, top15 = 35.59.
OPT-1001 : End congestion update;  0.891060s wall, 1.218750s user + 0.046875s system = 1.265625s CPU (142.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8131 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.105332s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (89.0%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.996497s wall, 1.312500s user + 0.046875s system = 1.359375s CPU (136.4%)

OPT-1001 : Current memory(MB): used = 429, reserve = 410, peak = 429.
OPT-1001 : End physical optimization;  2.653032s wall, 3.187500s user + 0.125000s system = 3.312500s CPU (124.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2170 LUT to BLE ...
SYN-4008 : Packed 2170 LUT and 74 SEQ to BLE.
SYN-4003 : Packing 840 remaining SEQ's ...
SYN-4005 : Packed 361 SEQ with LUT/SLICE
SYN-4006 : 1781 single LUT's are left
SYN-4006 : 479 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2649/5349 primitive instances ...
PHY-3001 : End packing;  0.146042s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.0%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3988 instances
RUN-1001 : 1971 mslices, 1970 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 8079 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5530 nets have 2 pins
RUN-1001 : 2394 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 32 nets have 100+ pins
PHY-3001 : design contains 3986 instances, 3941 slices, 143 macros(2561 instances: 1677 mslices 884 lslices)
PHY-3001 : Cell area utilization is 47%
PHY-3001 : After packing: Len = 339301, Over = 67
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5334/8079.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 610592, over cnt = 468(1%), over = 621, worst = 5
PHY-1002 : len = 611208, over cnt = 297(0%), over = 365, worst = 4
PHY-1002 : len = 613088, over cnt = 94(0%), over = 127, worst = 4
PHY-1002 : len = 614400, over cnt = 18(0%), over = 27, worst = 3
PHY-1002 : len = 614696, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.590389s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (127.0%)

PHY-1001 : Congestion index: top1 = 49.40, top5 = 42.29, top10 = 38.38, top15 = 35.69.
PHY-3001 : End congestion estimation;  0.731499s wall, 0.859375s user + 0.031250s system = 0.890625s CPU (121.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29720, tnet num: 8077, tinst num: 3986, tnode num: 31848, tedge num: 52421.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.781019s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.35624e-05
PHY-3002 : Step(267): len = 295975, overlap = 55.75
PHY-3002 : Step(268): len = 288315, overlap = 73.25
PHY-3002 : Step(269): len = 281802, overlap = 77.5
PHY-3002 : Step(270): len = 280864, overlap = 77.5
PHY-3002 : Step(271): len = 278762, overlap = 75.25
PHY-3002 : Step(272): len = 276632, overlap = 67.75
PHY-3002 : Step(273): len = 275109, overlap = 65.5
PHY-3002 : Step(274): len = 274404, overlap = 64.75
PHY-3002 : Step(275): len = 272452, overlap = 66
PHY-3002 : Step(276): len = 270498, overlap = 70.75
PHY-3002 : Step(277): len = 269127, overlap = 69.5
PHY-3002 : Step(278): len = 268386, overlap = 70
PHY-3002 : Step(279): len = 268048, overlap = 66.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000107125
PHY-3002 : Step(280): len = 272795, overlap = 65
PHY-3002 : Step(281): len = 274291, overlap = 64
PHY-3002 : Step(282): len = 279283, overlap = 56
PHY-3002 : Step(283): len = 281788, overlap = 57.25
PHY-3002 : Step(284): len = 282534, overlap = 57
PHY-3002 : Step(285): len = 282849, overlap = 56
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00021425
PHY-3002 : Step(286): len = 291317, overlap = 52.75
PHY-3002 : Step(287): len = 292466, overlap = 53
PHY-3002 : Step(288): len = 296905, overlap = 52.25
PHY-3002 : Step(289): len = 298910, overlap = 51.5
PHY-3002 : Step(290): len = 302298, overlap = 49.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.479307s wall, 0.359375s user + 0.843750s system = 1.203125s CPU (251.0%)

PHY-3001 : Trial Legalized: Len = 318159
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 210/8079.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 535248, over cnt = 1058(3%), over = 1981, worst = 8
PHY-1002 : len = 542696, over cnt = 647(1%), over = 1018, worst = 8
PHY-1002 : len = 551952, over cnt = 169(0%), over = 254, worst = 5
PHY-1002 : len = 554200, over cnt = 59(0%), over = 82, worst = 4
PHY-1002 : len = 555008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.043467s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (137.8%)

PHY-1001 : Congestion index: top1 = 47.69, top5 = 40.10, top10 = 36.24, top15 = 33.80.
PHY-3001 : End congestion estimation;  1.197674s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (133.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.165544s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.87081e-05
PHY-3002 : Step(291): len = 307265, overlap = 3
PHY-3002 : Step(292): len = 300001, overlap = 7.75
PHY-3002 : Step(293): len = 295232, overlap = 12
PHY-3002 : Step(294): len = 293888, overlap = 13.25
PHY-3002 : Step(295): len = 293557, overlap = 13.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177416
PHY-3002 : Step(296): len = 297510, overlap = 12
PHY-3002 : Step(297): len = 299119, overlap = 12
PHY-3002 : Step(298): len = 303584, overlap = 10
PHY-3002 : Step(299): len = 302932, overlap = 11
PHY-3002 : Step(300): len = 302706, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (157.8%)

PHY-3001 : Legalized: Len = 306881, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014268s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (109.5%)

PHY-3001 : 19 instances has been re-located, deltaX = 6, deltaY = 10, maxDist = 1.
PHY-3001 : Final: Len = 307204, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29720, tnet num: 8077, tinst num: 3986, tnode num: 31848, tedge num: 52421.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3015/8079.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 536928, over cnt = 840(2%), over = 1361, worst = 8
PHY-1002 : len = 541744, over cnt = 503(1%), over = 703, worst = 7
PHY-1002 : len = 545696, over cnt = 252(0%), over = 337, worst = 4
PHY-1002 : len = 548680, over cnt = 84(0%), over = 106, worst = 4
PHY-1002 : len = 549968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.780086s wall, 1.109375s user + 0.062500s system = 1.171875s CPU (150.2%)

PHY-1001 : Congestion index: top1 = 47.20, top5 = 40.07, top10 = 36.36, top15 = 33.88.
PHY-1001 : End incremental global routing;  0.924860s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (141.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.182163s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.220534s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (131.9%)

OPT-1001 : Current memory(MB): used = 443, reserve = 427, peak = 452.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6522/8079.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 549968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.057461s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 47.20, top5 = 40.07, top10 = 36.36, top15 = 33.88.
OPT-1001 : End congestion update;  0.205428s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.114515s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.5%)

OPT-0007 : Start: WNS 999095 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.320045s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.6%)

OPT-1001 : Current memory(MB): used = 445, reserve = 429, peak = 452.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.111760s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (97.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6522/8079.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 549968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.051049s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (91.8%)

PHY-1001 : Congestion index: top1 = 47.20, top5 = 40.07, top10 = 36.36, top15 = 33.88.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.106795s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999095 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 46.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.670447s wall, 2.968750s user + 0.062500s system = 3.031250s CPU (113.5%)

RUN-1003 : finish command "place" in  20.412595s wall, 47.875000s user + 10.453125s system = 58.328125s CPU (285.7%)

RUN-1004 : used memory is 415 MB, reserved memory is 395 MB, peak memory is 452 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.322706s wall, 2.187500s user + 0.000000s system = 2.187500s CPU (165.4%)

RUN-1004 : used memory is 431 MB, reserved memory is 416 MB, peak memory is 488 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3988 instances
RUN-1001 : 1971 mslices, 1970 lslices, 29 pads, 1 brams, 7 dsps
RUN-1001 : There are total 8079 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5530 nets have 2 pins
RUN-1001 : 2394 nets have [3 - 5] pins
RUN-1001 : 18 nets have [6 - 10] pins
RUN-1001 : 11 nets have [11 - 20] pins
RUN-1001 : 91 nets have [21 - 99] pins
RUN-1001 : 32 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29720, tnet num: 8077, tinst num: 3986, tnode num: 31848, tedge num: 52421.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1971 mslices, 1970 lslices, 29 pads, 1 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 521240, over cnt = 1059(3%), over = 1980, worst = 8
PHY-1002 : len = 529280, over cnt = 688(1%), over = 1057, worst = 6
PHY-1002 : len = 534688, over cnt = 397(1%), over = 621, worst = 6
PHY-1002 : len = 542216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.946231s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (135.4%)

PHY-1001 : Congestion index: top1 = 47.22, top5 = 39.85, top10 = 36.22, top15 = 33.78.
PHY-1001 : End global routing;  1.102791s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (128.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 463, reserve = 447, peak = 488.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : clock net ad1_clk_syn_6 will be merged with clock ad1_clk_dup_3
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : net f_div/clk will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 712, reserve = 698, peak = 712.
PHY-1001 : End build detailed router design. 3.433822s wall, 3.281250s user + 0.109375s system = 3.390625s CPU (98.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 53872, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.596698s wall, 2.562500s user + 0.015625s system = 2.578125s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 745, reserve = 733, peak = 746.
PHY-1001 : End phase 1; 2.601471s wall, 2.578125s user + 0.015625s system = 2.593750s CPU (99.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 69% nets.
PHY-1022 : len = 1.6984e+06, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 751, reserve = 738, peak = 751.
PHY-1001 : End initial routed; 24.710751s wall, 33.218750s user + 0.203125s system = 33.421875s CPU (135.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5627(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.966671s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 760, reserve = 746, peak = 760.
PHY-1001 : End phase 2; 25.677485s wall, 34.187500s user + 0.203125s system = 34.390625s CPU (133.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.6984e+06, over cnt = 106(0%), over = 106, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024155s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.69423e+06, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.289626s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (140.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.69398e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.124029s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.8%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.69379e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.077617s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5627(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.976234s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (100.8%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 19 feed throughs used by 14 nets
PHY-1001 : End commit to database; 1.046687s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (98.5%)

PHY-1001 : Current memory(MB): used = 803, reserve = 791, peak = 803.
PHY-1001 : End phase 3; 2.710323s wall, 2.812500s user + 0.015625s system = 2.828125s CPU (104.3%)

PHY-1003 : Routed, final wirelength = 1.69379e+06
PHY-1001 : Current memory(MB): used = 805, reserve = 793, peak = 805.
PHY-1001 : End export database. 0.021861s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.9%)

PHY-1001 : End detail routing;  34.695452s wall, 43.062500s user + 0.390625s system = 43.453125s CPU (125.2%)

RUN-1003 : finish command "route" in  36.653874s wall, 45.343750s user + 0.390625s system = 45.734375s CPU (124.8%)

RUN-1004 : used memory is 752 MB, reserved memory is 739 MB, peak memory is 805 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7292   out of  19600   37.20%
#reg                     1137   out of  19600    5.80%
#le                      7771
  #lut only              6634   out of   7771   85.37%
  #reg only               479   out of   7771    6.16%
  #lut&reg                658   out of   7771    8.47%
#dsp                        7   out of     29   24.14%
#bram                       1   out of     64    1.56%
  #bram9k                   1
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     2
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      513
#2        csget/mcu_write_start_n         GCLK               mslice             spi_slave/tx_flag_n_syn_23.f0               46
#3        ad0_clk_dup_1                   GCLK               lslice             ad0_clk_syn_14.f1                           36
#4        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             30
#5        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    22
#6        dac/u_da_wave_send/clk          GCLK               pll                pll_clk/pll_inst.clkc1                      7
#7        ad1_clk_dup_3                   GCLK               lslice             f_div/reg0_syn_23.q0                        3
#8        f_div/clk                       GCLK               pll                pll_clk/pll_inst.clkc2                      3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#11       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      NONE    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      NONE    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7771   |4731    |2561    |1140    |1       |7       |
|  ad_delay                |ad_delay_module                        |54     |35      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |0      |0       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                   |detect_module                          |1      |0       |0       |1       |0       |0       |
|  dac                     |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  fifo                    |fifo_module                            |147    |77      |32      |109     |0       |0       |
|    fifo_generator_0_u    |FIFO                                   |146    |76      |32      |108     |0       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |38     |18      |0       |38      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |40     |24      |0       |40      |0       |0       |
|  fre                     |get_fre                                |6606   |4108    |2078    |888     |0       |7       |
|  mux                     |mux2_module                            |79     |54      |6       |70      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave               |SPI_slave_module                       |29     |20      |8       |8       |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5498  
    #2          2       338   
    #3          3       2019  
    #4          4        35   
    #5        5-10       18   
    #6        11-50      46   
    #7       51-100      53   
    #8       101-500     27   
  Average     2.61            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.470316s wall, 2.421875s user + 0.062500s system = 2.484375s CPU (169.0%)

RUN-1004 : used memory is 756 MB, reserved memory is 756 MB, peak memory is 812 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 29720, tnet num: 8077, tinst num: 3986, tnode num: 31848, tedge num: 52421.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 8077 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 11 (11 unconstrainted).
TMR-5009 WARNING: No clock constraint on 11 clock net(s): 
		ad0_clk_syn_7
		ad1_clk_syn_6
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_da_wave_send/clk
		dac/u_rom_256x8b/clka
		f_div/clk
		fifo/fifo_generator_0_u/clkr
		fx_clk_syn_4
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: 485b5f4e7da866d0f6f85198596a0b9c60b74b283fea1c17992203b641646546 -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3986
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8079, pip num: 83113
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 19
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3064 valid insts, and 262151 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001100100000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  8.604548s wall, 111.671875s user + 0.187500s system = 111.859375s CPU (1300.0%)

RUN-1004 : used memory is 801 MB, reserved memory is 794 MB, peak memory is 973 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_204506.log"
