.. _vhdlmodel-seqstm:

Sequential Statements
#####################

* Signal assignment
* Variable assignment
* If statement
* Case statement+
* For loop
* While loop
* Report statement
* Assert statement
* Procedure call

Signal Assignment
=================

.. todo::

   Write documentation.

Variable Assignment
===================

.. todo::

   Write documentation.

If Statement
============

.. todo::

   Write documentation.

Case Statement
==============

.. todo::

   Write documentation.

For Loop
========

.. todo::

   Write documentation.

While Loop
==========

.. todo::

   Write documentation.

Report Statement
================

.. todo::

   Write documentation.

Assert Statement
================

.. todo::

   Write documentation.

Procedure Call
==============

.. todo::

   Write documentation.
