

================================================================
== Vivado HLS Report for 'im_load_mm'
================================================================
* Date:           Wed Nov 15 16:40:30 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        im_load_mm
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1234561|  1234561| 12.346 ms | 12.346 ms |  1234561|  1234561|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                             |  1234560|  1234560|      2572|          -|          -|   480|    no    |
        | + memcpy.mem_locale.addr.mem_ddr.V  |      641|      641|         3|          1|          1|   640|    yes   |
        | + Loop 1.2                          |     1920|     1920|         3|          -|          -|   640|    no    |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 2 
15 --> 16 
16 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%mem_ddr_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mem_ddr_V)"   --->   Operation 17 'read' 'mem_ddr_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_cast = sext i32 %mem_ddr_V_read to i33"   --->   Operation 18 'sext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !38"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %m_axis_video_V_data_V), !map !42"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_keep_V), !map !46"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_strb_V), !map !50"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_user_V), !map !54"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_last_V), !map !58"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_id_V), !map !62"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_video_V_dest_V), !map !66"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @im_load_mm_str) nounwind"   --->   Operation 27 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%mem_locale = alloca [640 x i8], align 1"   --->   Operation 28 'alloca' 'mem_locale' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [im_load_mm/im_load_mm.cpp:11]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [im_load_mm/im_load_mm.cpp:12]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mem_ddr_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [im_load_mm/im_load_mm.cpp:12]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader" [im_load_mm/im_load_mm.cpp:16]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.68>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %.preheader.preheader ], [ %i, %.preheader.loopexit ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.66ns)   --->   "%icmp_ln16 = icmp eq i9 %i_0, -32" [im_load_mm/im_load_mm.cpp:16]   --->   Operation 34 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%i = add i9 %i_0, 1" [im_load_mm/im_load_mm.cpp:16]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %2, label %0" [im_load_mm/im_load_mm.cpp:16]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 0)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 38 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i18 %shl_ln to i19" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 39 'zext' 'zext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln18_1 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %i_0, i7 0)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 40 'bitconcatenate' 'shl_ln18_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i16 %shl_ln18_1 to i19" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 41 'zext' 'zext_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.13ns)   --->   "%add_ln18 = add i19 %zext_ln18, %zext_ln18_2" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 42 'add' 'add_ln18' <Predicate = (!icmp_ln16)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i19 %add_ln18 to i33" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 43 'zext' 'zext_ln18_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%add_ln18_2 = add i33 %zext_ln18_3, %p_cast" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 44 'add' 'add_ln18_2' <Predicate = (!icmp_ln16)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i33 %add_ln18_2 to i64" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 45 'sext' 'sext_ln18' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8* %gmem, i64 %sext_ln18" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [im_load_mm/im_load_mm.cpp:36]   --->   Operation 47 'ret' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 48 [7/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 48 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 49 [6/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 49 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 50 [5/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 50 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 51 [4/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 51 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 52 [3/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 52 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 53 [2/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 53 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 54 [1/7] (8.75ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 640)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 54 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 55 [1/1] (1.76ns)   --->   "br label %burst.rd.header" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 10 <SV = 9> <Delay = 1.77>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%phi_ln18 = phi i10 [ 0, %0 ], [ %add_ln18_1, %burstread.region ]" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 56 'phi' 'phi_ln18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln18 = icmp eq i10 %phi_ln18, -384" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 57 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 58 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i10 %phi_ln18, 1" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 59 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %burst.rd.end.preheader, label %burstread.region" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 8.75>
ST_11 : Operation 61 [1/1] (8.75ns)   --->   "%gmem_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 61 'read' 'gmem_addr_read' <Predicate = (!icmp_ln18)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_s)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 62 'specregionbegin' 'burstread_rbegin' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 63 'specpipeline' 'empty_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopName([33 x i8]* @memcpy_OC_mem_locale)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 64 'specloopname' 'empty_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i10 %phi_ln18 to i64" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 65 'zext' 'zext_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%mem_locale_addr = getelementptr [640 x i8]* %mem_locale, i64 0, i64 %zext_ln18_1" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 66 'getelementptr' 'mem_locale_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (3.25ns)   --->   "store i8 %gmem_addr_read, i8* %mem_locale_addr, align 1" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 67 'store' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_s, i32 %burstread_rbegin)" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 68 'specregionend' 'burstread_rend' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "br label %burst.rd.header" [im_load_mm/im_load_mm.cpp:18]   --->   Operation 69 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 1.76>
ST_13 : Operation 70 [1/1] (1.76ns)   --->   "br label %burst.rd.end" [im_load_mm/im_load_mm.cpp:20]   --->   Operation 70 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 11> <Delay = 3.25>
ST_14 : Operation 71 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ %j, %1 ], [ 0, %burst.rd.end.preheader ]"   --->   Operation 71 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 72 [1/1] (1.77ns)   --->   "%icmp_ln20 = icmp eq i10 %j_0, -384" [im_load_mm/im_load_mm.cpp:20]   --->   Operation 72 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 73 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [im_load_mm/im_load_mm.cpp:20]   --->   Operation 74 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %.preheader.loopexit, label %1" [im_load_mm/im_load_mm.cpp:20]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%trunc_ln22 = trunc i10 %j_0 to i9" [im_load_mm/im_load_mm.cpp:22]   --->   Operation 76 'trunc' 'trunc_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln22 = or i9 %trunc_ln22, %i_0" [im_load_mm/im_load_mm.cpp:22]   --->   Operation 77 'or' 'or_ln22' <Predicate = (!icmp_ln20)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %j_0, i32 9)" [im_load_mm/im_load_mm.cpp:22]   --->   Operation 78 'bitselect' 'tmp' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node tmp_user_V)   --->   "%or_ln = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 %tmp, i9 %or_ln22)" [im_load_mm/im_load_mm.cpp:22]   --->   Operation 79 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (1.77ns) (out node of the LUT)   --->   "%tmp_user_V = icmp eq i10 %or_ln, 0" [im_load_mm/im_load_mm.cpp:22]   --->   Operation 80 'icmp' 'tmp_user_V' <Predicate = (!icmp_ln20)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 81 [1/1] (1.77ns)   --->   "%tmp_last_V = icmp eq i10 %j_0, -385" [im_load_mm/im_load_mm.cpp:27]   --->   Operation 81 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln20)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i10 %j_0 to i64" [im_load_mm/im_load_mm.cpp:31]   --->   Operation 82 'zext' 'zext_ln31' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%mem_locale_addr_1 = getelementptr [640 x i8]* %mem_locale, i64 0, i64 %zext_ln31" [im_load_mm/im_load_mm.cpp:31]   --->   Operation 83 'getelementptr' 'mem_locale_addr_1' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_14 : Operation 84 [2/2] (3.25ns)   --->   "%video_data_V = load i8* %mem_locale_addr_1, align 1" [im_load_mm/im_load_mm.cpp:31]   --->   Operation 84 'load' 'video_data_V' <Predicate = (!icmp_ln20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 85 'br' <Predicate = (icmp_ln20)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 3.25>
ST_15 : Operation 86 [1/2] (3.25ns)   --->   "%video_data_V = load i8* %mem_locale_addr_1, align 1" [im_load_mm/im_load_mm.cpp:31]   --->   Operation 86 'load' 'video_data_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 640> <RAM>
ST_15 : Operation 87 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [im_load_mm/im_load_mm.cpp:32]   --->   Operation 87 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 16 <SV = 13> <Delay = 0.00>
ST_16 : Operation 88 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %m_axis_video_V_data_V, i1* %m_axis_video_V_keep_V, i1* %m_axis_video_V_strb_V, i1* %m_axis_video_V_user_V, i1* %m_axis_video_V_last_V, i1* %m_axis_video_V_id_V, i1* %m_axis_video_V_dest_V, i8 %video_data_V, i1 undef, i1 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [im_load_mm/im_load_mm.cpp:32]   --->   Operation 88 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_16 : Operation 89 [1/1] (0.00ns)   --->   "br label %burst.rd.end" [im_load_mm/im_load_mm.cpp:20]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mem_ddr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mem_ddr_V_read     (read             ) [ 00000000000000000]
p_cast             (sext             ) [ 00111111111111111]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000]
mem_locale         (alloca           ) [ 00111111111111111]
specinterface_ln11 (specinterface    ) [ 00000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000]
specinterface_ln12 (specinterface    ) [ 00000000000000000]
br_ln16            (br               ) [ 01111111111111111]
i_0                (phi              ) [ 00111111111111111]
icmp_ln16          (icmp             ) [ 00111111111111111]
empty              (speclooptripcount) [ 00000000000000000]
i                  (add              ) [ 01111111111111111]
br_ln16            (br               ) [ 00000000000000000]
shl_ln             (bitconcatenate   ) [ 00000000000000000]
zext_ln18          (zext             ) [ 00000000000000000]
shl_ln18_1         (bitconcatenate   ) [ 00000000000000000]
zext_ln18_2        (zext             ) [ 00000000000000000]
add_ln18           (add              ) [ 00000000000000000]
zext_ln18_3        (zext             ) [ 00000000000000000]
add_ln18_2         (add              ) [ 00000000000000000]
sext_ln18          (sext             ) [ 00000000000000000]
gmem_addr          (getelementptr    ) [ 00011111111110000]
ret_ln36           (ret              ) [ 00000000000000000]
gmem_addr_rd_req   (readreq          ) [ 00000000000000000]
br_ln18            (br               ) [ 00111111111111111]
phi_ln18           (phi              ) [ 00000000001110000]
icmp_ln18          (icmp             ) [ 00111111111111111]
empty_2            (speclooptripcount) [ 00000000000000000]
add_ln18_1         (add              ) [ 00111111111111111]
br_ln18            (br               ) [ 00000000000000000]
gmem_addr_read     (read             ) [ 00000000001010000]
burstread_rbegin   (specregionbegin  ) [ 00000000000000000]
empty_3            (specpipeline     ) [ 00000000000000000]
empty_4            (specloopname     ) [ 00000000000000000]
zext_ln18_1        (zext             ) [ 00000000000000000]
mem_locale_addr    (getelementptr    ) [ 00000000000000000]
store_ln18         (store            ) [ 00000000000000000]
burstread_rend     (specregionend    ) [ 00000000000000000]
br_ln18            (br               ) [ 00111111111111111]
br_ln20            (br               ) [ 00111111111111111]
j_0                (phi              ) [ 00000000000000100]
icmp_ln20          (icmp             ) [ 00111111111111111]
empty_5            (speclooptripcount) [ 00000000000000000]
j                  (add              ) [ 00111111111111111]
br_ln20            (br               ) [ 00000000000000000]
trunc_ln22         (trunc            ) [ 00000000000000000]
or_ln22            (or               ) [ 00000000000000000]
tmp                (bitselect        ) [ 00000000000000000]
or_ln              (bitconcatenate   ) [ 00000000000000000]
tmp_user_V         (icmp             ) [ 00000000000000011]
tmp_last_V         (icmp             ) [ 00000000000000011]
zext_ln31          (zext             ) [ 00000000000000000]
mem_locale_addr_1  (getelementptr    ) [ 00000000000000010]
br_ln0             (br               ) [ 01111111111111111]
video_data_V       (load             ) [ 00000000000000001]
write_ln32         (write            ) [ 00000000000000000]
br_ln20            (br               ) [ 00111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mem_ddr_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem_ddr_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="im_load_mm_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i9.i7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstread_OC_region_s"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_mem_locale"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="mem_locale_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mem_locale/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mem_ddr_V_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_ddr_V_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_readreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="1"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_addr_rd_req/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="gmem_addr_read_read_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="8" slack="9"/>
<pin id="130" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/11 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="0" index="3" bw="1" slack="0"/>
<pin id="137" dir="0" index="4" bw="1" slack="0"/>
<pin id="138" dir="0" index="5" bw="1" slack="0"/>
<pin id="139" dir="0" index="6" bw="1" slack="0"/>
<pin id="140" dir="0" index="7" bw="1" slack="0"/>
<pin id="141" dir="0" index="8" bw="8" slack="0"/>
<pin id="142" dir="0" index="9" bw="1" slack="0"/>
<pin id="143" dir="0" index="10" bw="1" slack="0"/>
<pin id="144" dir="0" index="11" bw="1" slack="1"/>
<pin id="145" dir="0" index="12" bw="1" slack="1"/>
<pin id="146" dir="0" index="13" bw="1" slack="0"/>
<pin id="147" dir="0" index="14" bw="1" slack="0"/>
<pin id="148" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/15 "/>
</bind>
</comp>

<comp id="161" class="1004" name="mem_locale_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_locale_addr/12 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="1"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln18/12 video_data_V/14 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mem_locale_addr_1_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="10" slack="0"/>
<pin id="177" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_locale_addr_1/14 "/>
</bind>
</comp>

<comp id="181" class="1005" name="i_0_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="1"/>
<pin id="183" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="i_0_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="9" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="phi_ln18_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="1"/>
<pin id="195" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln18 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="phi_ln18_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="10" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln18/10 "/>
</bind>
</comp>

<comp id="205" class="1005" name="j_0_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="j_0_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="1" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/14 "/>
</bind>
</comp>

<comp id="216" class="1004" name="p_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln16_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="6" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="i_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shl_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="18" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln18_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="18" slack="0"/>
<pin id="242" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln18_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="9" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln18_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln18_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln18_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="18" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="0"/>
<pin id="259" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln18_3_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="19" slack="0"/>
<pin id="264" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln18_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="19" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln18_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="33" slack="0"/>
<pin id="273" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln18/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="gmem_addr_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="33" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln18_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="10" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/10 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln18_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln18_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="2"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/12 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln20_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="0"/>
<pin id="300" dir="0" index="1" bw="10" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="j_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln22_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/14 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln22_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="10"/>
<pin id="317" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="0" index="2" bw="5" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/14 "/>
</bind>
</comp>

<comp id="328" class="1004" name="or_ln_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="9" slack="0"/>
<pin id="332" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_user_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/14 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_last_V_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="10" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/14 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln31_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/14 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_cast_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="33" slack="1"/>
<pin id="355" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="9" slack="0"/>
<pin id="363" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="366" class="1005" name="gmem_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="icmp_ln18_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="1"/>
<pin id="374" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="376" class="1005" name="add_ln18_1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="381" class="1005" name="gmem_addr_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="1"/>
<pin id="383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="389" class="1005" name="j_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_user_V_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="1"/>
<pin id="396" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_last_V_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="404" class="1005" name="mem_locale_addr_1_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="1"/>
<pin id="406" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="mem_locale_addr_1 "/>
</bind>
</comp>

<comp id="409" class="1005" name="video_data_V_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="video_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="68" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="131"><net_src comp="80" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="149"><net_src comp="106" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="150"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="132" pin=6"/></net>

<net id="156"><net_src comp="14" pin="0"/><net_sink comp="132" pin=7"/></net>

<net id="157"><net_src comp="108" pin="0"/><net_sink comp="132" pin=9"/></net>

<net id="158"><net_src comp="108" pin="0"/><net_sink comp="132" pin=10"/></net>

<net id="159"><net_src comp="108" pin="0"/><net_sink comp="132" pin=13"/></net>

<net id="160"><net_src comp="108" pin="0"/><net_sink comp="132" pin=14"/></net>

<net id="166"><net_src comp="94" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="161" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="94" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="132" pin=8"/></net>

<net id="180"><net_src comp="173" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="219"><net_src comp="114" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="224"><net_src comp="185" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="185" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="60" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="185" pin="4"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="52" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="243"><net_src comp="232" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="64" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="185" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="240" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="256" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="197" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="197" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="193" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="302"><net_src comp="209" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="74" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="209" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="78" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="209" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="310" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="181" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="98" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="209" pin="4"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="100" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="102" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="320" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="314" pin="2"/><net_sink comp="328" pin=2"/></net>

<net id="340"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="209" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="104" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="209" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="356"><net_src comp="216" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="364"><net_src comp="226" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="369"><net_src comp="275" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="375"><net_src comp="281" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="287" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="384"><net_src comp="127" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="392"><net_src comp="304" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="397"><net_src comp="336" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="132" pin=11"/></net>

<net id="402"><net_src comp="342" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="407"><net_src comp="173" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="412"><net_src comp="167" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="132" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {16 }
	Port: m_axis_video_V_keep_V | {16 }
	Port: m_axis_video_V_strb_V | {16 }
	Port: m_axis_video_V_user_V | {16 }
	Port: m_axis_video_V_last_V | {16 }
	Port: m_axis_video_V_id_V | {16 }
	Port: m_axis_video_V_dest_V | {16 }
 - Input state : 
	Port: im_load_mm : gmem | {3 4 5 6 7 8 9 11 }
	Port: im_load_mm : mem_ddr_V | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln16 : 1
		i : 1
		br_ln16 : 2
		shl_ln : 1
		zext_ln18 : 2
		shl_ln18_1 : 1
		zext_ln18_2 : 2
		add_ln18 : 3
		zext_ln18_3 : 4
		add_ln18_2 : 5
		sext_ln18 : 6
		gmem_addr : 7
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
	State 11
	State 12
		mem_locale_addr : 1
		store_ln18 : 2
		burstread_rend : 1
	State 13
	State 14
		icmp_ln20 : 1
		j : 1
		br_ln20 : 2
		trunc_ln22 : 1
		or_ln22 : 2
		tmp : 1
		or_ln : 2
		tmp_user_V : 3
		tmp_last_V : 1
		zext_ln31 : 1
		mem_locale_addr_1 : 2
		video_data_V : 3
	State 15
		write_ln32 : 1
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |          i_fu_226          |    0    |    15   |
|          |       add_ln18_fu_256      |    0    |    25   |
|    add   |      add_ln18_2_fu_266     |    0    |    39   |
|          |      add_ln18_1_fu_287     |    0    |    14   |
|          |          j_fu_304          |    0    |    14   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln16_fu_220      |    0    |    13   |
|          |      icmp_ln18_fu_281      |    0    |    13   |
|   icmp   |      icmp_ln20_fu_298      |    0    |    13   |
|          |      tmp_user_V_fu_336     |    0    |    13   |
|          |      tmp_last_V_fu_342     |    0    |    13   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln22_fu_314       |    0    |    9    |
|----------|----------------------------|---------|---------|
|   read   | mem_ddr_V_read_read_fu_114 |    0    |    0    |
|          | gmem_addr_read_read_fu_127 |    0    |    0    |
|----------|----------------------------|---------|---------|
|  readreq |     grp_readreq_fu_120     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_132      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |        p_cast_fu_216       |    0    |    0    |
|          |      sext_ln18_fu_271      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        shl_ln_fu_232       |    0    |    0    |
|bitconcatenate|      shl_ln18_1_fu_244     |    0    |    0    |
|          |        or_ln_fu_328        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      zext_ln18_fu_240      |    0    |    0    |
|          |     zext_ln18_2_fu_252     |    0    |    0    |
|   zext   |     zext_ln18_3_fu_262     |    0    |    0    |
|          |     zext_ln18_1_fu_293     |    0    |    0    |
|          |      zext_ln31_fu_348      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln22_fu_310     |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_320         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   181   |
|----------|----------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|mem_locale|    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln18_1_reg_376   |   10   |
|  gmem_addr_read_reg_381 |    8   |
|    gmem_addr_reg_366    |    8   |
|       i_0_reg_181       |    9   |
|        i_reg_361        |    9   |
|    icmp_ln18_reg_372    |    1   |
|       j_0_reg_205       |   10   |
|        j_reg_389        |   10   |
|mem_locale_addr_1_reg_404|   10   |
|      p_cast_reg_353     |   33   |
|     phi_ln18_reg_193    |   10   |
|    tmp_last_V_reg_399   |    1   |
|    tmp_user_V_reg_394   |    1   |
|   video_data_V_reg_409  |    8   |
+-------------------------+--------+
|          Total          |   128  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_132 |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_167 |  p0  |   3  |  10  |   30   ||    15   |
|    i_0_reg_181    |  p0  |   2  |   9  |   18   ||    9    |
|  phi_ln18_reg_193 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   || 7.12175 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   181  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    7   |    -   |   42   |    -   |
|  Register |    -   |    -   |   128  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    7   |   128  |   223  |    0   |
+-----------+--------+--------+--------+--------+--------+
