<HTML>
<HEAD>
<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="../elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>AON_SYSCTL</TITLE>
</HEAD>
<BODY class=mmapBody><H2 class="mmapCellTitle"><A name="Top_Tag">AON_SYSCTL</A></H2>
<P>Instance: AON_SYSCTL<BR>Component: AON_SYSCTL<BR>Base address: 0x40090000</P>
<P>&nbsp;</P>
<P>This component controls AON_SYSCTL, which is the device&#x27;s system controller.<BR><BR>Note: This module is only supporting 32 bit ReadWrite access from <A class="mmap_legend_link" href="../legend.html#MCU">MCU</A></P>
 
<P>&nbsp;</P>


	<H3 class="mmapRegisterSummaryTitle"><A name="AON_SYSCTL"></A><A href="CPU_MMAP.html"> TOP</A>:<B>AON_SYSCTL</B> Register Summary</H3>
  <TABLE class="mmapRegisterSummaryTable" cellspacing=0>
	 	<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Register Name</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol3">
	  			<P>Register Width (Bits)</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Register Reset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Address Offset</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Physical Address</P>
	  		</TD>
	 	</TR>
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#PWRCTL">PWRCTL</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4009 0000 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#RESETCTL">RESETCTL</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 00E0</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0004</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4009 0004 </P>
			</TD>
		</TR>
		
	
		<TR class="row">
			<TD class="cellCol1">
				<P><A HREF="#SLEEPCTL">SLEEPCTL</A></P>
			</TD>
			<TD class="cellCol2">
				<P>RW</P>
			</TD>
			<TD class="cellCol3">
				<P>32</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0000</P>
			</TD>
			<TD class="cellCol4">
				<P>0x0000 0008</P>
			</TD>
			<TD class="cellCol4">
				<P>0x4009 0008 </P>
			</TD>
		</TR>
		
	</TABLE>


	<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:AON_SYSCTL Register Descriptions</H3>


	<H3 class="mmapRegisterTitle"><A name="PWRCTL"><A name="PWRCTL"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_SYSCTL</A>:PWRCTL</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0000</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4009 0000</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>AON_SYSCTL</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Power Management<BR><BR>This register controls bitfields for setting low level power management features such as selection of  regulator for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> supply and control of <A class="mmap_legend_link" href="../legend.html#IO">IO</A> ring where certain segments can be enabled / disabled.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_Reserved">
	  			<P>31:12</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_VDDS3_IOSEG_EN_SET">
	  			<P>11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDS3_IOSEG_EN_SET</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P><A class="mmap_legend_link" href="../legend.html#VDDS3">VDDS3</A> I/O segment enable<BR><BR>0: No effect<BR>1: Enable <A class="mmap_legend_link" href="../legend.html#VDDS3">VDDS3</A> I/O Segment</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_VDDS2_IOSEG_EN_SET">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDS2_IOSEG_EN_SET</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P><A class="mmap_legend_link" href="../legend.html#VDDS2">VDDS2</A> I/O segment enable<BR><BR>0: No effect<BR>1: Enable <A class="mmap_legend_link" href="../legend.html#VDDS2">VDDS2</A> I/O Segment</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_VDDS3_IOSEG_EN_CLR">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDS3_IOSEG_EN_CLR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P><A class="mmap_legend_link" href="../legend.html#VDDS3">VDDS3</A> I/O segment disable<BR><BR>0:  No effect<BR>1:  Disable <A class="mmap_legend_link" href="../legend.html#VDDS3">VDDS3</A> I/O Segment</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_VDDS2_IOSEG_EN_CLR">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDS2_IOSEG_EN_CLR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P><A class="mmap_legend_link" href="../legend.html#VDDS2">VDDS2</A> I/O segment disable<BR><BR>0: No effect<BR>1: Disable <A class="mmap_legend_link" href="../legend.html#VDDS2">VDDS2</A> I/O Segment</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_Reserved">
	  			<P>7:3</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_DCDC_ACTIVE">
	  			<P>2</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DCDC_ACTIVE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Select to use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> regulator for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> in active mode <BR><BR>0: Use <A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> for regulation of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A>in active mode. <BR>1: Use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> for regulation of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A>in active mode.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_EXT_REG_MODE">
	  			<P>1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>EXT_REG_MODE</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Status of source for <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A>supply:<BR><BR>0: <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A>/<A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> are generating <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR>1: <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A>/<A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> are bypassed, external regulator supplies <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="PWRCTL_DCDC_EN">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>DCDC_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Select to use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> regulator during recharge of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR><BR>0: Use <A class="mmap_legend_link" href="../legend.html#GLDO">GLDO</A> for recharge of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR>1: Use <A class="mmap_legend_link" href="../legend.html#DCDC">DCDC</A> for recharge of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A><BR><BR>Note: This bitfield should be set to the same as <A class="xref" href="#_DCDC_ACTIVE">DCDC_ACTIVE</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="RESETCTL"><A name="RESETCTL"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_SYSCTL</A>:RESETCTL</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0004</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4009 0004</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>AON_SYSCTL</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Reset Management<BR><BR>This register contains bitfields releated to system reset such as reset source and reset request  and control of brown out resets.</P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_SYSRESET">
	  			<P>31</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>SYSRESET</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Cold reset register. Writing 1 to this bitfield will reset the entire chip and cause boot code to run again.<BR><BR>0: No effect<BR>1: Generate system reset. Appears as SYSRESET in <A class="xref" href="#_RESET_SRC">RESET_SRC</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>WO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_Reserved">
	  			<P>30:26</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_BOOT_DET_1_CLR">
	  			<P>25</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BOOT_DET_1_CLR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear of debug flag 1 <A class="xref" href="#_BOOT_DET_1">BOOT_DET_1</A> . Takes immediate effect as signal is not synchronized to <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> Clock<BR><BR>0 : No effect<BR>1 : Clear <A class="xref" href="#_BOOT_DET_1">BOOT_DET_1</A><BR><BR>Note: <A class="xref" href="#_BOOT_DET_1">BOOT_DET_1</A> will get undefined if  <A class="xref" href="#_BOOT_DET_1_SET">BOOT_DET_1_SET</A> is set together with this bitfield.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_BOOT_DET_0_CLR">
	  			<P>24</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BOOT_DET_0_CLR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Clear of debug flag 0 <A class="xref" href="#_BOOT_DET_0">BOOT_DET_0</A>. Takes immediate effect as signal is not synchronized to <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> Clock<BR><BR>0 : No effect<BR>1 : Clear <A class="xref" href="#_BOOT_DET_0">BOOT_DET_0</A><BR><BR>Note: <A class="xref" href="#_BOOT_DET_0">BOOT_DET_0</A> will get undefined if  <A class="xref" href="#_BOOT_DET_0_SET">BOOT_DET_0_SET</A> is set together with this bitfield.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_Reserved">
	  			<P>23:18</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x00</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_BOOT_DET_1_SET">
	  			<P>17</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BOOT_DET_1_SET</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Set of debug flag 1 <A class="xref" href="#_BOOT_DET_1">BOOT_DET_1</A> . Takes immediate effect as signal is not synchronized to <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> Clock<BR><BR>0 : No effect<BR>1 : Set <A class="xref" href="#_BOOT_DET_1">BOOT_DET_1</A>.<BR><BR>Note: <A class="xref" href="#_BOOT_DET_1">BOOT_DET_1</A> will get undefined if  <A class="xref" href="#_BOOT_DET_1_CLR">BOOT_DET_1_CLR</A> is set together with this bitfield.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_BOOT_DET_0_SET">
	  			<P>16</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BOOT_DET_0_SET</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Set of debug flag 0 <A class="xref" href="#_BOOT_DET_0">BOOT_DET_0</A>. Takes immediate effect as signal is not synchronized to <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> Clock<BR><BR>0 : No effect<BR>1 : Set <A class="xref" href="#_BOOT_DET_0">BOOT_DET_0</A>.<BR><BR>Note: <A class="xref" href="#_BOOT_DET_0">BOOT_DET_0</A> will get undefined if  <A class="xref" href="#_BOOT_DET_0_CLR">BOOT_DET_0_CLR</A> is set together with this bitfield.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_WU_FROM_SD">
	  			<P>15</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>WU_FROM_SD</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A Wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> on an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event has occurred, or a wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> has occurred as a result of the debugger being attached.. (<A class="mmap_legend_link" href="../legend.html#TCK">TCK</A> pin being forced low) <BR><BR>Please refer to [IOC:IOCFGn,.WU_CFG] for configuring the IO&#x27;s as wakeup sources.<BR><BR>0: Wakeup occurred from cold reset or brown out as seen in <A class="xref" href="#_RESET_SRC">RESET_SRC</A><BR>1: A wakeup has occurred from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A><BR><BR>Note: This flag can not be cleared and will therefor remain valid untill poweroff/reset</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_GPIO_WU_FROM_SD">
	  			<P>14</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>GPIO_WU_FROM_SD</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>A wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> on an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event has occurred <BR><BR>Please refer to [IOC:IOCFGn,.WU_CFG] for configuring the IO&#x27;s as wakeup sources.<BR><BR>0: The wakeup did not occur from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> on an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event<BR>1: A wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> occurred from an <A class="mmap_legend_link" href="../legend.html#IO">IO</A> event<BR><BR>The case where <A class="xref" href="#_WU_FROM_SD">WU_FROM_SD</A> is asserted but this bitfield is not asserted will only occur in a debug session. The boot code will not proceed with wakeup from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> procedure until this bitfield is asserted as well.<BR><BR>Note: This flag can not be cleared and will therefor remain valid untill poweroff/reset</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_BOOT_DET_1">
	  			<P>13</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BOOT_DET_1</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Boot Debug flag which has retention throughout a system reset. This flag may be used by software to trace an undesired system reset.<BR>This bitfield returns boot debug flag #1, which physically is located in the <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> domain. The flag is modified by the bitfields <A class="xref" href="#_BOOT_DET_1_SET">BOOT_DET_1_SET</A> and <A class="xref" href="#_BOOT_DET_1_CLR">BOOT_DET_1_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_BOOT_DET_0">
	  			<P>12</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>BOOT_DET_0</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Boot Debug flag which has retention throughout a system reset. This flag may be used by software to trace an undesired system reset.<BR>This bitfield returns boot debug flag #0, which physically is located in the <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> domain. The flag is modified by the bitfields <A class="xref" href="#_BOOT_DET_0_SET">BOOT_DET_0_SET</A> and <A class="xref" href="#_BOOT_DET_0_CLR">BOOT_DET_0_CLR</A></P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_VDDS_LOSS_EN_OVR">
	  			<P>11</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDS_LOSS_EN_OVR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Internal field controlled by TI provided startup code</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_VDDR_LOSS_EN_OVR">
	  			<P>10</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDR_LOSS_EN_OVR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Internal field controlled by TI provided startup code</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_VDD_LOSS_EN_OVR">
	  			<P>9</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDD_LOSS_EN_OVR</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Internal field controlled by TI provided startup code</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_Reserved">
	  			<P>8</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_VDDS_LOSS_EN">
	  			<P>7</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDS_LOSS_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> is lost<BR><BR>0: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> is ignored, unless <A class="xref" href="#_VDDS_LOSS_EN_OVR">VDDS_LOSS_EN_OVR</A>=1<BR>1: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A> generates system reset</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_VDDR_LOSS_EN">
	  			<P>6</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDDR_LOSS_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> is lost <BR><BR>0: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> is ignored, unless <A class="xref" href="#_VDDR_LOSS_EN_OVR">VDDR_LOSS_EN_OVR</A>=1<BR>1: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A> generates system reset</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_VDD_LOSS_EN">
	  			<P>5</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>VDD_LOSS_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A> is lost<BR><BR>0: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A> is ignored, unless <A class="xref" href="#_VDD_LOSS_EN_OVR">VDD_LOSS_EN_OVR</A>=1<BR>1: Brown out detect of <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A> generates system reset</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>1</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_CLK_LOSS_EN">
	  			<P>4</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>CLK_LOSS_EN</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Controls reset generation in case <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> is lost.  (provided that clock loss detection is enabled by <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_CLK_LOSS_EN">DDI_0_OSC:CTL0.CLK_LOSS_EN</A>)<BR><BR>Note: Clock loss reset generation must be disabled before <A class="mmap_legend_link" href="../legend.html#SCLK_LF">SCLK_LF</A> clock source is changed in  <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_SCLK_LF_SRC_SEL">DDI_0_OSC:CTL0.SCLK_LF_SRC_SEL</A> and remain disabled untill the change is confirmed in <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#STAT0_SCLK_LF_SRC">DDI_0_OSC:STAT0.SCLK_LF_SRC</A>. Failure to do so may result in a spurious system reset. Clock loss reset generation can be disabled through this bitfield or by clearing  <A class="xref" href="../ANATOP_MMAP/DDI_0_OSC.html#CTL0_CLK_LOSS_EN">DDI_0_OSC:CTL0.CLK_LOSS_EN</A><BR> <BR>0: Clock loss is ignored<BR>1: Clock loss generates system reset</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_RESET_SRC">
	  			<P>3:1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>RESET_SRC</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Shows the source of the last system reset:</P>
		          <TABLE class="LprfEnum">
		            <TR class="rowEnumHead">
	  		      <TD class="cellEnumTableHeadCol1">
                               <P>Value</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol2">
	  	                <P>ENUM name</P>
	  		      </TD>
	  		      <TD class="cellEnumTableHeadCol3">
	  		        <P>Description</P>
			      </TD>
		            </TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x0</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>PWR_ON</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Power on reset</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x1</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>PIN_RESET</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Reset pin</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x2</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>VDDS_LOSS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Brown out detect on <A class="mmap_legend_link" href="../legend.html#VDDS">VDDS</A></P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x3</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>VDD_LOSS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Brown out detect on <A class="mmap_legend_link" href="../legend.html#VDD">VDD</A></P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x4</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>VDDR_LOSS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Brown out detect on <A class="mmap_legend_link" href="../legend.html#VDDR">VDDR</A></P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x5</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>CLK_LOSS</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Clock loss detect</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x6</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>SYSRESET</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Software reset via <A class="xref" href="#_SYSRESET">SYSRESET</A> register</P>
			</TD>
		</TR>
		<TR class="rowEnum">
			<TD class="cellEnumTableCol1">
				<P>0x7</P>
			</TD>
			<TD class="cellEnumTableCol2">
				<P>WARMRESET</P>
			</TD>
			<TD class="cellEnumTableCol3" colspan=2>
				<P>Software reset via <A class="mmap_legend_link" href="../legend.html#PRCM">PRCM</A> warm reset request</P>
			</TD>
		</TR>
			 </TABLE>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="RESETCTL_Reserved">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

	<H3 class="mmapRegisterTitle"><A name="SLEEPCTL"><A name="SLEEPCTL"></A></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">AON_SYSCTL</A>:SLEEPCTL</H3>
	<TABLE class="mmapRegisterTable" cellspacing=0>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Address offset</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
		  		<P>0x0000 0008</P>
			</TD>
		</TR>	
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Physical address</B></P>
			</TD>
			<TD class="cellCol2">
		   		<P>0x4009 0008</P>
			</TD>
			<TD class="cellCol3">
				<P><B>Instance</B></P>
			</TD>
			<TD class="cellCol4">
				<P><B>AON_SYSCTL</B></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1" valign="top">
				<P><B>Description</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>Sleep Mode Register<BR><BR>This register is used to unfreeze the <A class="mmap_legend_link" href="../legend.html#IO">IO</A> pad ring after waking up from <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A></P>
			</TD>
		</TR>
		<TR class="row">
			<TD class="cellCol1">
				<P><B>Type</B></P>
			</TD>
			<TD class="cellCol2" colspan=3>
				<P>RW</P>
			</TD>
		</TR>
	</TABLE>
	<TABLE class="mmapBitfieldTable" cellspacing=0>
		<TR class="rowTop">
	  		<TD class="cellTopCol1">
	  			<P>Bits</P>
	  		</TD>
	  		<TD class="cellTopCol2">
	  			<P>Field Name</P>
	  		</TD>
	  		<TD class="cellTopCol3" colspan=3 valign ="top">
	  			<P>Description</P>
	  		</TD>
	  		<TD class="cellTopCol4">
	  			<P>Type</P>
	  		</TD>
	  		<TD class="cellTopCol5">
	  			<P>Reset</P>
	  		</TD>
	 	</TR>


		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLEEPCTL_Reserved">
	  			<P>31:1</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>Reserved</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.(RO std text)</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RO</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0x0000 0000</P>
			</TD>
		</TR>
		<TR class="rowBitfield"></H1>
	  		<TD class="cellBitfieldCol1" valign="top"><A name="SLEEPCTL_IO_PAD_SLEEP_DIS">
	  			<P>0</span></P>
	  		</TD>
	  		<TD class="cellBitfieldCol2" valign="top">
	  			<P>IO_PAD_SLEEP_DIS</P>
	  		</TD>
	  		<TD class="cellBitfieldCol3" colspan=3 valign="top">
	  			<P>Controls the I/O pad sleep mode. The boot code will set this bitfield automatically unless waking up from a <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A> ( <A class="xref" href="#RESETCTL_WU_FROM_SD">RESETCTL.WU_FROM_SD</A> is set ).  <BR><BR>0: I/O pad sleep mode is enabled, ie all pads are latched and can not toggle.<BR>1: I/O pad sleep mode is disabled<BR><BR>Application software may want to reconfigure the state for all IO&#x27;s before setting this bitfield upon waking up from a <A class="mmap_legend_link" href="../legend.html#SHUTDOWN">SHUTDOWN</A>.</P>
			</TD>
	  		<TD class="cellBitfieldCol4" valign="top">
	  			<P>RW</P>
			</TD>
			<TD class="cellBitfieldCol5" valign="top">
				<P>0</P>
			</TD>
		</TR>

        </TABLE><BR><BR>

<hr><table class="footer"><tr><td>&copy; 2015. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
