// Seed: 2716799398
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri0 id_4,
    output wor id_5,
    input tri1 id_6,
    input tri1 id_7,
    output tri0 id_8
    , id_20,
    input supply1 id_9,
    input wor id_10,
    input supply1 id_11,
    input supply1 id_12,
    input supply1 id_13,
    input uwire id_14,
    input tri id_15,
    input tri1 id_16,
    output supply1 id_17,
    input tri1 id_18
);
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    output uwire id_5
);
  wire id_7;
  xor (id_3, id_1, id_4, id_7, id_0);
  module_0(
      id_3,
      id_1,
      id_4,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_5,
      id_4,
      id_0,
      id_2,
      id_4,
      id_0,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2
  );
  wire id_8;
endmodule
