INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IceLocke/CS214/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/ip/RAM_64K/sim/RAM_64K.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_64K
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IceLocke/CS214/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/instruction_fetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IceLocke/CS214/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/IceLocke/CS214/CS214-Minisys-CPU/src/CS214-Minisys-CPU.srcs/sim_1/new/instrution_fetch_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrution_fetch_test
