$comment
	File created using the following command:
		vcd file multiplexador_escrita_br.msim.vcd -direction
$end
$date
	Mon May 23 10:39:40 2016
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module multiplexador_escrita_br_vlg_vec_tst $end
$var reg 32 ! ULA [31:0] $end
$var reg 2 " ctrl_mux_escrita_br [1:0] $end
$var reg 32 # entrada_dados [31:0] $end
$var reg 32 $ instrucao [31:0] $end
$var reg 32 % memoria_dados [31:0] $end
$var wire 1 & dadoEscrito [31] $end
$var wire 1 ' dadoEscrito [30] $end
$var wire 1 ( dadoEscrito [29] $end
$var wire 1 ) dadoEscrito [28] $end
$var wire 1 * dadoEscrito [27] $end
$var wire 1 + dadoEscrito [26] $end
$var wire 1 , dadoEscrito [25] $end
$var wire 1 - dadoEscrito [24] $end
$var wire 1 . dadoEscrito [23] $end
$var wire 1 / dadoEscrito [22] $end
$var wire 1 0 dadoEscrito [21] $end
$var wire 1 1 dadoEscrito [20] $end
$var wire 1 2 dadoEscrito [19] $end
$var wire 1 3 dadoEscrito [18] $end
$var wire 1 4 dadoEscrito [17] $end
$var wire 1 5 dadoEscrito [16] $end
$var wire 1 6 dadoEscrito [15] $end
$var wire 1 7 dadoEscrito [14] $end
$var wire 1 8 dadoEscrito [13] $end
$var wire 1 9 dadoEscrito [12] $end
$var wire 1 : dadoEscrito [11] $end
$var wire 1 ; dadoEscrito [10] $end
$var wire 1 < dadoEscrito [9] $end
$var wire 1 = dadoEscrito [8] $end
$var wire 1 > dadoEscrito [7] $end
$var wire 1 ? dadoEscrito [6] $end
$var wire 1 @ dadoEscrito [5] $end
$var wire 1 A dadoEscrito [4] $end
$var wire 1 B dadoEscrito [3] $end
$var wire 1 C dadoEscrito [2] $end
$var wire 1 D dadoEscrito [1] $end
$var wire 1 E dadoEscrito [0] $end
$var wire 1 F sampler $end
$scope module i1 $end
$var wire 1 G gnd $end
$var wire 1 H vcc $end
$var wire 1 I unknown $end
$var tri1 1 J devclrn $end
$var tri1 1 K devpor $end
$var tri1 1 L devoe $end
$var wire 1 M dadoEscrito[0]~output_o $end
$var wire 1 N dadoEscrito[1]~output_o $end
$var wire 1 O dadoEscrito[2]~output_o $end
$var wire 1 P dadoEscrito[3]~output_o $end
$var wire 1 Q dadoEscrito[4]~output_o $end
$var wire 1 R dadoEscrito[5]~output_o $end
$var wire 1 S dadoEscrito[6]~output_o $end
$var wire 1 T dadoEscrito[7]~output_o $end
$var wire 1 U dadoEscrito[8]~output_o $end
$var wire 1 V dadoEscrito[9]~output_o $end
$var wire 1 W dadoEscrito[10]~output_o $end
$var wire 1 X dadoEscrito[11]~output_o $end
$var wire 1 Y dadoEscrito[12]~output_o $end
$var wire 1 Z dadoEscrito[13]~output_o $end
$var wire 1 [ dadoEscrito[14]~output_o $end
$var wire 1 \ dadoEscrito[15]~output_o $end
$var wire 1 ] dadoEscrito[16]~output_o $end
$var wire 1 ^ dadoEscrito[17]~output_o $end
$var wire 1 _ dadoEscrito[18]~output_o $end
$var wire 1 ` dadoEscrito[19]~output_o $end
$var wire 1 a dadoEscrito[20]~output_o $end
$var wire 1 b dadoEscrito[21]~output_o $end
$var wire 1 c dadoEscrito[22]~output_o $end
$var wire 1 d dadoEscrito[23]~output_o $end
$var wire 1 e dadoEscrito[24]~output_o $end
$var wire 1 f dadoEscrito[25]~output_o $end
$var wire 1 g dadoEscrito[26]~output_o $end
$var wire 1 h dadoEscrito[27]~output_o $end
$var wire 1 i dadoEscrito[28]~output_o $end
$var wire 1 j dadoEscrito[29]~output_o $end
$var wire 1 k dadoEscrito[30]~output_o $end
$var wire 1 l dadoEscrito[31]~output_o $end
$var wire 1 m memoria_dados[0]~input_o $end
$var wire 1 n ctrl_mux_escrita_br[1]~input_o $end
$var wire 1 o instrucao[0]~input_o $end
$var wire 1 p ctrl_mux_escrita_br[0]~input_o $end
$var wire 1 q ULA[0]~input_o $end
$var wire 1 r Mux31~0_combout $end
$var wire 1 s entrada_dados[0]~input_o $end
$var wire 1 t Mux31~1_combout $end
$var wire 1 u memoria_dados[1]~input_o $end
$var wire 1 v instrucao[1]~input_o $end
$var wire 1 w Mux30~0_combout $end
$var wire 1 x entrada_dados[1]~input_o $end
$var wire 1 y ULA[1]~input_o $end
$var wire 1 z Mux30~1_combout $end
$var wire 1 { ULA[2]~input_o $end
$var wire 1 | instrucao[2]~input_o $end
$var wire 1 } Mux29~0_combout $end
$var wire 1 ~ memoria_dados[2]~input_o $end
$var wire 1 !! entrada_dados[2]~input_o $end
$var wire 1 "! Mux29~1_combout $end
$var wire 1 #! entrada_dados[3]~input_o $end
$var wire 1 $! ULA[3]~input_o $end
$var wire 1 %! instrucao[3]~input_o $end
$var wire 1 &! memoria_dados[3]~input_o $end
$var wire 1 '! Mux28~0_combout $end
$var wire 1 (! Mux28~1_combout $end
$var wire 1 )! memoria_dados[4]~input_o $end
$var wire 1 *! instrucao[4]~input_o $end
$var wire 1 +! ULA[4]~input_o $end
$var wire 1 ,! Mux27~0_combout $end
$var wire 1 -! entrada_dados[4]~input_o $end
$var wire 1 .! Mux27~1_combout $end
$var wire 1 /! entrada_dados[5]~input_o $end
$var wire 1 0! memoria_dados[5]~input_o $end
$var wire 1 1! instrucao[5]~input_o $end
$var wire 1 2! Mux26~0_combout $end
$var wire 1 3! ULA[5]~input_o $end
$var wire 1 4! Mux26~1_combout $end
$var wire 1 5! entrada_dados[6]~input_o $end
$var wire 1 6! instrucao[6]~input_o $end
$var wire 1 7! ULA[6]~input_o $end
$var wire 1 8! Mux25~0_combout $end
$var wire 1 9! memoria_dados[6]~input_o $end
$var wire 1 :! Mux25~1_combout $end
$var wire 1 ;! ULA[7]~input_o $end
$var wire 1 <! entrada_dados[7]~input_o $end
$var wire 1 =! memoria_dados[7]~input_o $end
$var wire 1 >! instrucao[7]~input_o $end
$var wire 1 ?! Mux24~0_combout $end
$var wire 1 @! Mux24~1_combout $end
$var wire 1 A! memoria_dados[8]~input_o $end
$var wire 1 B! entrada_dados[8]~input_o $end
$var wire 1 C! instrucao[8]~input_o $end
$var wire 1 D! ULA[8]~input_o $end
$var wire 1 E! Mux23~0_combout $end
$var wire 1 F! Mux23~1_combout $end
$var wire 1 G! entrada_dados[9]~input_o $end
$var wire 1 H! ULA[9]~input_o $end
$var wire 1 I! instrucao[9]~input_o $end
$var wire 1 J! memoria_dados[9]~input_o $end
$var wire 1 K! Mux22~0_combout $end
$var wire 1 L! Mux22~1_combout $end
$var wire 1 M! entrada_dados[10]~input_o $end
$var wire 1 N! memoria_dados[10]~input_o $end
$var wire 1 O! ULA[10]~input_o $end
$var wire 1 P! instrucao[10]~input_o $end
$var wire 1 Q! Mux21~0_combout $end
$var wire 1 R! Mux21~1_combout $end
$var wire 1 S! entrada_dados[11]~input_o $end
$var wire 1 T! ULA[11]~input_o $end
$var wire 1 U! instrucao[11]~input_o $end
$var wire 1 V! memoria_dados[11]~input_o $end
$var wire 1 W! Mux20~0_combout $end
$var wire 1 X! Mux20~1_combout $end
$var wire 1 Y! entrada_dados[12]~input_o $end
$var wire 1 Z! memoria_dados[12]~input_o $end
$var wire 1 [! ULA[12]~input_o $end
$var wire 1 \! instrucao[12]~input_o $end
$var wire 1 ]! Mux19~0_combout $end
$var wire 1 ^! Mux19~1_combout $end
$var wire 1 _! ULA[13]~input_o $end
$var wire 1 `! instrucao[13]~input_o $end
$var wire 1 a! memoria_dados[13]~input_o $end
$var wire 1 b! Mux18~0_combout $end
$var wire 1 c! entrada_dados[13]~input_o $end
$var wire 1 d! Mux18~1_combout $end
$var wire 1 e! memoria_dados[14]~input_o $end
$var wire 1 f! ULA[14]~input_o $end
$var wire 1 g! instrucao[14]~input_o $end
$var wire 1 h! Mux17~0_combout $end
$var wire 1 i! entrada_dados[14]~input_o $end
$var wire 1 j! Mux17~1_combout $end
$var wire 1 k! ULA[15]~input_o $end
$var wire 1 l! instrucao[15]~input_o $end
$var wire 1 m! memoria_dados[15]~input_o $end
$var wire 1 n! Mux16~0_combout $end
$var wire 1 o! entrada_dados[15]~input_o $end
$var wire 1 p! Mux16~1_combout $end
$var wire 1 q! entrada_dados[16]~input_o $end
$var wire 1 r! memoria_dados[16]~input_o $end
$var wire 1 s! ULA[16]~input_o $end
$var wire 1 t! instrucao[16]~input_o $end
$var wire 1 u! Mux15~0_combout $end
$var wire 1 v! Mux15~1_combout $end
$var wire 1 w! ULA[17]~input_o $end
$var wire 1 x! entrada_dados[17]~input_o $end
$var wire 1 y! instrucao[17]~input_o $end
$var wire 1 z! memoria_dados[17]~input_o $end
$var wire 1 {! Mux14~0_combout $end
$var wire 1 |! Mux14~1_combout $end
$var wire 1 }! memoria_dados[18]~input_o $end
$var wire 1 ~! ULA[18]~input_o $end
$var wire 1 !" instrucao[18]~input_o $end
$var wire 1 "" Mux13~0_combout $end
$var wire 1 #" entrada_dados[18]~input_o $end
$var wire 1 $" Mux13~1_combout $end
$var wire 1 %" ULA[19]~input_o $end
$var wire 1 &" instrucao[19]~input_o $end
$var wire 1 '" memoria_dados[19]~input_o $end
$var wire 1 (" Mux12~0_combout $end
$var wire 1 )" entrada_dados[19]~input_o $end
$var wire 1 *" Mux12~1_combout $end
$var wire 1 +" instrucao[20]~input_o $end
$var wire 1 ," ULA[20]~input_o $end
$var wire 1 -" Mux11~0_combout $end
$var wire 1 ." memoria_dados[20]~input_o $end
$var wire 1 /" entrada_dados[20]~input_o $end
$var wire 1 0" Mux11~1_combout $end
$var wire 1 1" ULA[21]~input_o $end
$var wire 1 2" instrucao[21]~input_o $end
$var wire 1 3" memoria_dados[21]~input_o $end
$var wire 1 4" Mux10~0_combout $end
$var wire 1 5" entrada_dados[21]~input_o $end
$var wire 1 6" Mux10~1_combout $end
$var wire 1 7" entrada_dados[22]~input_o $end
$var wire 1 8" memoria_dados[22]~input_o $end
$var wire 1 9" instrucao[22]~input_o $end
$var wire 1 :" ULA[22]~input_o $end
$var wire 1 ;" Mux9~0_combout $end
$var wire 1 <" Mux9~1_combout $end
$var wire 1 =" ULA[23]~input_o $end
$var wire 1 >" memoria_dados[23]~input_o $end
$var wire 1 ?" instrucao[23]~input_o $end
$var wire 1 @" Mux8~0_combout $end
$var wire 1 A" entrada_dados[23]~input_o $end
$var wire 1 B" Mux8~1_combout $end
$var wire 1 C" memoria_dados[24]~input_o $end
$var wire 1 D" entrada_dados[24]~input_o $end
$var wire 1 E" instrucao[24]~input_o $end
$var wire 1 F" ULA[24]~input_o $end
$var wire 1 G" Mux7~0_combout $end
$var wire 1 H" Mux7~1_combout $end
$var wire 1 I" entrada_dados[25]~input_o $end
$var wire 1 J" memoria_dados[25]~input_o $end
$var wire 1 K" instrucao[25]~input_o $end
$var wire 1 L" Mux6~0_combout $end
$var wire 1 M" ULA[25]~input_o $end
$var wire 1 N" Mux6~1_combout $end
$var wire 1 O" memoria_dados[26]~input_o $end
$var wire 1 P" entrada_dados[26]~input_o $end
$var wire 1 Q" ULA[26]~input_o $end
$var wire 1 R" instrucao[26]~input_o $end
$var wire 1 S" Mux5~0_combout $end
$var wire 1 T" Mux5~1_combout $end
$var wire 1 U" entrada_dados[27]~input_o $end
$var wire 1 V" instrucao[27]~input_o $end
$var wire 1 W" memoria_dados[27]~input_o $end
$var wire 1 X" Mux4~0_combout $end
$var wire 1 Y" ULA[27]~input_o $end
$var wire 1 Z" Mux4~1_combout $end
$var wire 1 [" entrada_dados[28]~input_o $end
$var wire 1 \" memoria_dados[28]~input_o $end
$var wire 1 ]" ULA[28]~input_o $end
$var wire 1 ^" instrucao[28]~input_o $end
$var wire 1 _" Mux3~0_combout $end
$var wire 1 `" Mux3~1_combout $end
$var wire 1 a" entrada_dados[29]~input_o $end
$var wire 1 b" memoria_dados[29]~input_o $end
$var wire 1 c" instrucao[29]~input_o $end
$var wire 1 d" Mux2~0_combout $end
$var wire 1 e" ULA[29]~input_o $end
$var wire 1 f" Mux2~1_combout $end
$var wire 1 g" memoria_dados[30]~input_o $end
$var wire 1 h" entrada_dados[30]~input_o $end
$var wire 1 i" ULA[30]~input_o $end
$var wire 1 j" instrucao[30]~input_o $end
$var wire 1 k" Mux1~0_combout $end
$var wire 1 l" Mux1~1_combout $end
$var wire 1 m" ULA[31]~input_o $end
$var wire 1 n" instrucao[31]~input_o $end
$var wire 1 o" memoria_dados[31]~input_o $end
$var wire 1 p" Mux0~0_combout $end
$var wire 1 q" entrada_dados[31]~input_o $end
$var wire 1 r" Mux0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111100111 !
b0 "
b0 #
b1101111 $
b110100000101 %
1E
1D
1C
1B
0A
1@
1?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
xF
0G
1H
xI
1J
1K
1L
1M
1N
1O
1P
0Q
1R
1S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
1m
0n
1o
0p
1q
1r
0s
1t
0u
1v
1w
0x
1y
1z
1{
1|
1}
1~
0!!
1"!
0#!
0$!
1%!
0&!
1'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
11!
12!
13!
14!
05!
16!
17!
18!
09!
1:!
1;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
1D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
$end
#100000
b1 #
b11101111 $
b11001111 $
b11011111 $
b11011110 $
b1110100000101 %
b1100100000101 %
b1101100000101 %
b1101000000101 %
b1101000001101 %
b1101000001001 %
b1101000001011 %
b1101000001010 %
b1111110111 !
b1111110011 !
b1111110001 !
b1 "
1p
0y
0{
1+!
0m
1u
0~
1&!
0A!
1J!
0N!
1Z!
0o
1*!
01!
1>!
1s
0F
1E!
02!
1,!
0'!
0}
0w
1L!
1@!
04!
0(!
0z
1V
1T
0R
0P
0N
1<
1>
0@
0B
0D
1F!
14!
1.!
0"!
1U
1R
1Q
0O
1=
1@
1A
0C
#200000
b11 #
b111011110 $
b111011100 $
b11101000001010 %
b11001000001010 %
b1111111001 !
b11 "
b10 #
b101011100 $
b101001100 $
b101001101 $
b10001000001010 %
b10011000001010 %
b10011100001010 %
b10011100001110 %
b10011100001111 %
b1111111011 !
b10 "
0p
1n
1y
1$!
1m
1~
1A!
1N!
0V!
0Z!
1a!
1o
0v
0*!
0>!
1C!
0s
1x
1F
1b!
1K!
0E!
08!
0,!
1'!
1w
0r
0L!
0@!
04!
1R!
0F!
0:!
0.!
1"!
0t
0V
0T
0R
1W
0U
0S
0Q
1O
0M
0<
0>
0@
1;
0=
0?
0A
1C
0E
1d!
1L!
1F!
1(!
1z
1t
1Z
1V
1U
1P
1N
1M
18
1<
1=
1B
1D
1E
#300000
b100001101 $
b10011100011111 %
b11111111011 !
b10111111011 !
b10011111011 !
b10001111011 !
b10000111011 !
b10000011011 !
b100101101 $
b10010100011111 %
b10010100010111 %
b10010100010101 %
b10000001011 !
b10000001111 !
b10000000111 !
b11 #
b110101101 $
b110111101 $
b110111100 $
b11010100010101 %
b11010000010101 %
b11010000010100 %
b10000000101 !
b11 "
1p
1s
0y
1{
0$!
0+!
03!
07!
0;!
0D!
0H!
1O!
0m
0u
0&!
1)!
0A!
0J!
1Z!
0o
1*!
11!
06!
1>!
0F
1p"
1k"
1d"
1_"
1X"
1S"
1L"
1G"
1@"
1;"
14"
1-"
1("
1""
1{!
1u!
1n!
1h!
1]!
1W!
1Q!
1E!
1?!
18!
12!
1,!
1}
1r
0d!
0L!
0(!
0t
1.!
0F!
1^!
0Z
0V
0P
0M
1Q
0U
1Y
08
0<
0B
0E
1A
0=
19
0^!
0R!
0.!
0"!
1t
0Y
0W
0Q
0O
1M
09
0;
0A
0C
1E
#400000
b111 #
b1110111100 $
b1110111000 $
b111010000010100 %
b101 #
b1010111000 $
b1010111010 $
b101010000010100 %
b1 "
b101000000010100 %
b101000000010000 %
b101000000011000 %
b10000001101 !
b100 #
b1000111010 $
b1000101010 $
b1000101011 $
b100000000011000 %
b100000100011000 %
b100000100011001 %
b10000001111 !
b0 "
1y
1$!
0p
0n
1m
0~
1&!
1A!
0N!
0Z!
0a!
1e!
1o
1v
0|
0*!
0>!
0C!
1I!
0s
0x
1!!
1F
0p"
0k"
0d"
0_"
0X"
0S"
0L"
0G"
0@"
0;"
04"
0-"
0("
0""
0{!
0u!
0n!
0h!
0b!
0]!
0W!
0Q!
0E!
0?!
08!
0,!
0}
1(!
1r"
1f"
1Z"
1N"
1B"
16"
1*"
1|!
1p!
1d!
1X!
1L!
1@!
14!
1l"
1`"
1T"
1H"
1<"
10"
1$"
1v!
1j!
1^!
1R!
1F!
1:!
1.!
1"!
1P
1l
1j
1h
1f
1d
1b
1`
1^
1\
1Z
1X
1V
1T
1R
1k
1i
1g
1e
1c
1a
1_
1]
1[
1Y
1W
1U
1S
1Q
1O
1B
1&
1(
1*
1,
1.
10
12
14
16
18
1:
1<
1>
1@
1'
1)
1+
1-
1/
11
13
15
17
19
1;
1=
1?
1A
1C
0r"
0l"
0f"
0`"
0Z"
0T"
0N"
0H"
0B"
0<"
06"
00"
0*"
0$"
0|!
0v!
0p!
0j!
0d!
0^!
0X!
0R!
0F!
0@!
0:!
0.!
0"!
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0U
0T
0S
0Q
0O
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0=
0>
0?
0A
0C
#500000
b100100100011001 %
b1000001011 $
b100101100011001 %
b100101100011011 %
b10000011111 !
b10000011011 !
b100111100011011 %
b100111100011111 %
b101 #
b1010001011 $
b1010011011 $
b1010011010 $
b100111000011111 %
b100111000011110 %
b10000011001 !
b1 "
1p
1s
0y
0{
1+!
0o
1*!
01!
1>!
0m
1u
1~
0A!
1J!
1N!
1V!
0F
1Q!
0K!
02!
1,!
0'!
0w
0L!
04!
0(!
0z
0V
0R
0P
0N
0<
0@
0B
0D
1R!
1.!
1(!
1W
1Q
1P
1;
1A
1B
#600000
b100111000111110 %
b100111000101110 %
b10000111001 !
b111 #
b1110011010 $
b1110011000 $
b11 "
b100111000100110 %
b10000110001 !
b101111000100110 %
b10000100001 !
b101101000100110 %
b101101000100010 %
b110 #
b1100011000 $
b1100001000 $
b1100001001 $
b101101100100010 %
b101101100100011 %
b10000100011 !
b10 "
0p
1n
1o
0v
0*!
0>!
1C!
0s
1x
1y
0$!
0+!
13!
1m
0~
0&!
0)!
10!
1A!
0N!
1Z!
1F
1W!
0Q!
1K!
12!
0,!
1w
0r
0(!
1j!
1^!
0R!
1F!
0.!
0t
0P
1[
1Y
0W
1U
0Q
0M
0B
17
19
0;
1=
0A
0E
1X!
1L!
14!
1z
1t
1X
1V
1R
1N
1M
1:
1<
1@
1D
1E
#700000
b1101001001 $
b111101100100011 %
b1101101001 $
b111100100100011 %
b111100100100001 %
b10000100111 !
b111100100101001 %
b10000101111 !
b110100100101001 %
b111 #
b1101111001 $
b1101111000 $
b110100000101001 %
b110100000101000 %
b10000101101 !
b11 "
1p
1s
0y
1{
1$!
0m
0u
1&!
0A!
0J!
0Z!
1a!
0o
1*!
11!
16!
0F
1p"
1k"
1d"
1_"
1X"
1S"
1L"
1G"
1@"
1;"
14"
1-"
1("
1""
1{!
1u!
1n!
1h!
1b!
1]!
1Q!
1E!
1?!
18!
1,!
1'!
1}
1r
0X!
0L!
04!
1(!
0t
0F!
0^!
0X
0V
0R
1P
0M
0U
0Y
0:
0<
0@
1B
0E
0=
09
0j!
0(!
1"!
1t
0[
0P
1O
1M
07
0B
1C
1E
#800000
b1111 #
b1101110000 $
b1011 #
b1101110100 $
b110000000101000 %
b1001 #
b1101110110 $
b1 "
b10000111101 !
b110010000101000 %
b110010000101100 %
b1111110110 $
b10000110101 !
b111010000101100 %
b1000 #
b1111100110 $
b1111100111 $
b111010100101100 %
b111010100101101 %
b10000110111 !
b0 "
1y
0$!
1+!
0p
0n
1m
1~
1A!
1N!
0V!
1Z!
1o
1v
1|
0%!
0*!
1>!
0s
0x
0!!
1#!
1F
0,!
0p"
0k"
0d"
0_"
0X"
0S"
0L"
0G"
0@"
0;"
04"
0-"
0("
0""
0{!
0u!
0n!
0h!
0b!
0]!
0W!
0Q!
0'!
1(!
1r"
1f"
1Z"
1N"
1B"
16"
1*"
1|!
1p!
1d!
1X!
1L!
1@!
14!
1l"
1`"
1T"
1H"
1<"
10"
1$"
1v!
1j!
1^!
1R!
1F!
1:!
1.!
1P
1l
1j
1h
1f
1d
1b
1`
1^
1\
1Z
1X
1V
1T
1R
1k
1i
1g
1e
1c
1a
1_
1]
1[
1Y
1W
1U
1S
1Q
1B
1&
1(
1*
1,
1.
10
12
14
16
18
1:
1<
1>
1@
1'
1)
1+
1-
1/
11
13
15
17
19
1;
1=
1?
1A
0.!
0r"
0l"
0f"
0`"
0Z"
0T"
0N"
0H"
0B"
0<"
06"
00"
0*"
0$"
0|!
0v!
0p!
0j!
0d!
0^!
0X!
0R!
0(!
0Q
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0P
0A
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0B
#900000
b11111100111 $
b1111010100101101 %
b10001110111 !
b10111100111 $
b1011010100101101 %
b1011010100111101 %
b10001010111 !
b10011100111 $
b1001010100111101 %
b10011000111 $
b1001011100111101 %
b1001011100111111 %
b10001010011 !
b1001011100110111 %
b10001000011 !
b1001001100110111 %
b1001001100110011 %
b10001000111 $
b1000001100110011 %
b1001 #
b10001010111 $
b10001010110 $
b1000001000110011 %
b1000001000110010 %
b10001000001 !
b1 "
1p
1s
0y
0{
0+!
03!
17!
0m
1u
0~
0&!
1)!
0A!
1J!
0N!
0Z!
0a!
0e!
1m!
0o
1*!
01!
0>!
0C!
0I!
1P!
0F
1Q!
0K!
0E!
0?!
02!
0}
0w
0L!
0@!
04!
0z
0V
0T
0R
0N
0<
0>
0@
0D
1R!
0F!
0"!
1W
0U
0O
1;
0=
0C
#1000000
