# compile vhdl design source files
vhdl xil_defaultlib  "../../../Full_Adder_4bits.srcs/sources_1/new/Full_4bits.vhd"
vhdl xil_defaultlib  "../../../Full_Adder_4bits.srcs/sim_1/new/tb_Full_4bits.vhd"

# Do not sort compile order
nosort
