#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Jun  2 09:40:25 2014
# Process ID: 4496
# Log file: /home/vladimir/Z/zedboard/final_dma/vivado.log
# Journal file: /home/vladimir/Z/zedboard/final_dma/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vladimir/Z/zedboard/final_dma/testDMA.xpr
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
report_ip_status -name ip_status_1 
current_bd_design testDMA
upgrade_bd_cells [get_bd_cells [list /init_dma_0 ] ]
report_ip_status -name ip_status_1 
startgroup
delete_bd_objs [get_bd_nets init_dma_0_m01_axi_txn_done]
connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_ports LD4] [get_bd_pins axi_dma_0/s2mm_introut]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:init_dma:6.0 init_dma_1
endgroup
delete_bd_objs [get_bd_intf_nets axi_data_fifo_0_m_axi1]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_m00_axi] [get_bd_cells axi_data_fifo_0]
connect_bd_intf_net [get_bd_intf_pins init_dma_1/S01_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M00_AXI]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_m03_axi]
connect_bd_intf_net [get_bd_intf_pins init_dma_1/S00_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M03_AXI]
delete_bd_objs [get_bd_intf_nets init_dma_0_m00_axi]
connect_bd_intf_net [get_bd_intf_pins init_dma_1/M00_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/S01_AXI]
delete_bd_objs [get_bd_nets axi_dma_0_s2mm_introut]
connect_bd_net [get_bd_pins init_dma_1/m00_irq_dma] [get_bd_pins axi_dma_0/s2mm_introut]
connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_ports LD1] [get_bd_pins axi_dma_0/s2mm_introut]
connect_bd_net -net [get_bd_nets axi_dma_0_s2mm_introut] [get_bd_ports LD4] [get_bd_pins axi_dma_0/s2mm_introut]
delete_bd_objs [get_bd_nets adc_emul_0_strobe]
connect_bd_net [get_bd_pins init_dma_1/m00_start_capture] [get_bd_pins ADC_emul_0/strobe]
delete_bd_objs [get_bd_nets init_dma_0_m00_len_ref]
connect_bd_net [get_bd_pins init_dma_1/m00_len_ref] [get_bd_pins def_stream_0/m00_len_ref]
delete_bd_objs [get_bd_nets init_dma_0_m00_valid2stream]
connect_bd_net [get_bd_pins init_dma_1/m00_valid2stream] [get_bd_pins def_stream_0/m00_axi_datav]
delete_bd_objs [get_bd_nets init_dma_0_m00_irq_end_buff_dma]
connect_bd_net [get_bd_ports LD7] [get_bd_pins init_dma_1/m00_irq_end_buff_dma]
delete_bd_objs [get_bd_nets init_dma_0_m00_per_imp]
connect_bd_net [get_bd_pins init_dma_1/m00_per_imp] [get_bd_pins ADC_emul_0/r]
delete_bd_objs [get_bd_nets init_dma_0_m00_axi_error]
delete_bd_objs [get_bd_nets init_dma_0_m00_axi_txn_done]
connect_bd_net [get_bd_ports LD6] [get_bd_pins init_dma_1/m00_axi_error]
connect_bd_net [get_bd_ports LD2] [get_bd_pins init_dma_1/m00_axi_txn_done]
delete_bd_objs [get_bd_cells init_dma_0]
validate_bd_design
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_1/s01_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins init_dma_1/s01_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_1/m00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_clk0] [get_bd_pins init_dma_1/s00_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins init_dma_1/s00_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
connect_bd_net -net [get_bd_nets processing_system7_0_fclk_reset0_n] [get_bd_pins init_dma_1/m00_axi_aresetn] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
set_property location {2.5 1118 1218} [get_bd_cells init_dma_1]
validate_bd_design
assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -target_address_space /axi_dma_0/Data_S2MM
assign_bd_address [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs init_dma_1/S01_AXI/S01_AXI_reg] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs init_dma_1/S00_AXI/S00_AXI_reg] -target_address_space /processing_system7_0/Data
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_dma_0_Reg]
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /init_dma_1/M00_AXI
assign_bd_address [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] -target_address_space /processing_system7_0/Data
assign_bd_address [get_bd_addr_segs init_dma_1/S01_AXI/S01_AXI_reg] -target_address_space /init_dma_1/M00_AXI
assign_bd_address [get_bd_addr_segs init_dma_1/S00_AXI/S00_AXI_reg] -target_address_space /init_dma_1/M00_AXI
delete_bd_objs [get_bd_addr_segs init_dma_1/M00_AXI/SEG_init_dma_1_S00_AXI_reg]
delete_bd_objs [get_bd_addr_segs init_dma_1/M00_AXI/SEG_init_dma_1_S01_AXI_reg]
validate_bd_design
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
current_project testDMA
validate_bd_design
regenerate_bd_layout
current_project edit_ip
ipx::update_ip_instances
report_ip_status -name ip_status_1 
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
current_project testDMA
open_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
current_project edit_ip
current_project testDMA
current_project edit_ip
ipx::merge_project_changes ports [ipx::current_core]
ipx::remove_port {PS_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {PL_DDR_ADDR_BUF} [ipx::current_core]
ipx::remove_port {M_PL_START} [ipx::current_core]
ipx::remove_port {S_PL_START} [ipx::current_core]
ipx::remove_port {S_PL_INDEX} [ipx::current_core]
ipx::remove_port {S_PL_OUTINDEX} [ipx::current_core]
ipx::remove_port {M_PL_INDEX} [ipx::current_core]
ipx::remove_port {M_PL_OUTINDEX} [ipx::current_core]
ipx::remove_port {PL_LEN_REF} [ipx::current_core]
ipx::remove_port {PL_START_CAPTURES} [ipx::current_core]
ipx::remove_port {PS_START_CAPTURES} [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
current_project testDMA
current_project edit_ip
ipx::update_ip_instances
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
current_project testDMA
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
current_project edit_ip
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
current_project testDMA
reset_run synth_1
set_property location {2 460 800} [get_bd_cells init_dma_1]
current_project edit_ip
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
current_project testDMA
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
current_project edit_ip
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
current_project testDMA
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
current_project edit_ip
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_design
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
refresh_design
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
open_bd_design {/home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd}
ipx::edit_ip_in_project -upgrade true -name {edit_ip} -directory {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0} {/home/vladimir/Z/zedboard/final_dma/IPCore/myip_6.0/component.xml}
ipx::update_ip_instances
make_wrapper -files [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] -top
import_files -force -norecurse /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/hdl/testDMA_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
export_hardware [get_files /home/vladimir/Z/zedboard/final_dma/testDMA.srcs/sources_1/bd/testDMA/testDMA.bd] [get_runs impl_1] -bitstream -dir /home/vladimir/Z/zedboard/final_dma
launch_sdk -bit /home/vladimir/Z/zedboard/final_dma/hw/testDMA_wrapper.bit -workspace /home/vladimir/Z/zedboard/final_dma -hwspec /home/vladimir/Z/zedboard/final_dma/hw/testDMA.xml
