% Auto generated function to simulate the generated HDL code using FPGA-in-the-Loop
% 
% Generated by MATLAB 9.9 and HDL Coder 3.17

function [ref_y_out,ref_delayed_xout] = mlhdlc_sysobj_ex_fixpt_fil(x_in,h_in1,h_in2,h_in3,h_in4)

coder.extrinsic('mlhdlc_sysobj_ex_fixpt_sysobj_fil');
coder.extrinsic('hdlverifier.assert');
coder.extrinsic('hdlverifier.Delay');
coder.extrinsic('step');

% Declare persistent variables
persistent initialized;

% Initialize persistent variables
if isempty(initialized)
   initialized = true;
end

% Call the original MATLAB function to get reference signal
[ref_y_out,ref_delayed_xout] = mlhdlc_sysobj_ex_fixpt(x_in,h_in1,h_in2,h_in3,h_in4);

% Run FPGA-in-the-Loop
[y_out,delayed_xout] = mlhdlc_sysobj_ex_fixpt_sysobj_fil(x_in,h_in1,h_in2,h_in3,h_in4);

% Verify the FPGA-in-the-Loop output
hdlverifier.assert(y_out,ref_y_out,'y_out');
hdlverifier.assert(delayed_xout,ref_delayed_xout,'delayed_xout');

coder.extrinsic('localLogData');
localLogData(y_out,delayed_xout,ref_y_out,ref_delayed_xout);
