m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Project/C20F_haikang/C200_FPGA/sim_w5500
vAD_SPI
Z1 !s110 1745736446
!i10b 1
!s100 M?:1jz3mU=;mH_M>5zDgM2
IG@<ODohT_iQ`Q]Zg0Y3X02
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1745399146
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/AD_SPI.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/AD_SPI.v
L0 1
Z4 OL;L;10.4;61
r1
!s85 0
31
!s108 1745736446.004000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/AD_SPI.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/AD_SPI.v|
!i113 0
Z5 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
n@a@d_@s@p@i
vadc_control
R1
!i10b 1
!s100 fzeMQL=;<I9i]_d]?f^R62
IW_LVhzonM?AF<>6KKIhI22
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_control.v
L0 1
R4
r1
!s85 0
31
!s108 1745736446.182000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_control.v|
!i113 0
R5
vadc_to_dac
Z6 !s110 1745736445
!i10b 1
!s100 EjjGRSZfTcdI:EKVJQ97]0
I?M6HjQF@BGianHahG?z791
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_dac.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_dac.v
L0 1
R4
r1
!s85 0
31
!s108 1745736445.636000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_dac.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_dac.v|
!i113 0
R5
vadc_to_temp
R6
!i10b 1
!s100 U5Qnm;dSCi9SOWjkYJe_L2
IUc_PPRAEY9VfLiW3Bg0l70
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_temp.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_temp.v
L0 1
R4
r1
!s85 0
31
!s108 1745736445.457000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_temp.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/adc_to_temp.v|
!i113 0
R5
vALU24A
Z7 !s110 1745736482
!i10b 1
!s100 [IYEUBBC1V8MaG3P^;SSE3
IA[Y2dz6XOUO=^P4jNaDZ`0
R2
R0
Z8 w1596679768
8D:/Project/sim_lib_verilog/ecp5u/ALU24A.v
FD:/Project/sim_lib_verilog/ecp5u/ALU24A.v
Z9 L0 29
R4
r1
!s85 0
31
!s108 1745736482.629000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU24A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU24A.v|
!i113 0
R5
n@a@l@u24@a
vALU24B
R7
!i10b 1
!s100 J0Dc04RFnDm@d=M;A`9500
I`Hbk^<>@zKRhHGP:5]Cgd1
R2
R0
Z10 w1596679774
8D:/Project/sim_lib_verilog/ecp5u/ALU24B.v
FD:/Project/sim_lib_verilog/ecp5u/ALU24B.v
R9
R4
r1
!s85 0
31
!s108 1745736482.807000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU24B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU24B.v|
!i113 0
R5
n@a@l@u24@b
vALU54A
Z11 !s110 1745736483
!i10b 1
!s100 UXnC_XVh4Uh;[4^b^[^8C1
IVRVGi:NCb`ZRjFCPA@ceE1
R2
R0
Z12 w1596679770
8D:/Project/sim_lib_verilog/ecp5u/ALU54A.v
FD:/Project/sim_lib_verilog/ecp5u/ALU54A.v
R9
R4
r1
!s85 0
31
!s108 1745736482.990000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU54A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU54A.v|
!i113 0
R5
n@a@l@u54@a
vALU54B
R11
!i10b 1
!s100 CL6DADJ;:NdG63NZT;mmV3
ICm90RYFAEZNi?0Sh8H2dl1
R2
R0
Z13 w1596679780
8D:/Project/sim_lib_verilog/ecp5u/ALU54B.v
FD:/Project/sim_lib_verilog/ecp5u/ALU54B.v
R9
R4
r1
!s85 0
31
!s108 1745736483.193000
!s107 D:/Project/sim_lib_verilog/ecp5u/ALU54B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ALU54B.v|
!i113 0
R5
n@a@l@u54@b
vAND2
R11
!i10b 1
!s100 _hCSSM]O0GjE2[eE^24LI3
IL^[>F@Q=g3?R?]l707Z_C1
R2
R0
Z14 w1606262018
8D:/Project/sim_lib_verilog/ecp5u/AND2.v
FD:/Project/sim_lib_verilog/ecp5u/AND2.v
Z15 L0 30
R4
r1
!s85 0
31
!s108 1745736483.381000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND2.v|
!i113 0
R5
n@a@n@d2
vAND3
R11
!i10b 1
!s100 m=O1OZj^YnWhR^SVo2LfS3
I]c87GK<9dP:PHMN5YPQBg2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/AND3.v
FD:/Project/sim_lib_verilog/ecp5u/AND3.v
R15
R4
r1
!s85 0
31
!s108 1745736483.567000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND3.v|
!i113 0
R5
n@a@n@d3
vAND4
R11
!i10b 1
!s100 9a8>Uc@KP:EJI?kIT9RgT2
I[NFD0R<]^4CnW9PCjXGmN2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/AND4.v
FD:/Project/sim_lib_verilog/ecp5u/AND4.v
R15
R4
r1
!s85 0
31
!s108 1745736483.745000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND4.v|
!i113 0
R5
n@a@n@d4
vAND5
R11
!i10b 1
!s100 OWAZ9iMYeJ<HaIRPJQg7i3
IeA4:a8X<B1Ik<9@6GUI8?3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/AND5.v
FD:/Project/sim_lib_verilog/ecp5u/AND5.v
R15
R4
r1
!s85 0
31
!s108 1745736483.931000
!s107 D:/Project/sim_lib_verilog/ecp5u/AND5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/AND5.v|
!i113 0
R5
n@a@n@d5
vBB
Z16 !s110 1745736452
!i10b 1
!s100 ^IfAXYFV=9o8^VN<ne5G62
IoW;T`D:2j8LFiZFC=29e=3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/BB.v
FD:/Project/sim_lib_verilog/ecp5u/BB.v
R15
R4
r1
!s85 0
31
!s108 1745736452.746000
!s107 D:/Project/sim_lib_verilog/ecp5u/BB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BB.v|
!i113 0
R5
n@b@b
vBBPD
R16
!i10b 1
!s100 2llf_a>DlfiCJ52NGhOVo1
I]1LQj_0QRSGWd8dfoM[Sb1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/BBPD.v
FD:/Project/sim_lib_verilog/ecp5u/BBPD.v
R15
R4
r1
!s85 0
31
!s108 1745736452.931000
!s107 D:/Project/sim_lib_verilog/ecp5u/BBPD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BBPD.v|
!i113 0
R5
n@b@b@p@d
vBBPU
Z17 !s110 1745736453
!i10b 1
!s100 TGQBD;i`mdn0[IkC=BIlL0
IP9mb>n>aLLjiO;ZETP_232
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/BBPU.v
FD:/Project/sim_lib_verilog/ecp5u/BBPU.v
R15
R4
r1
!s85 0
31
!s108 1745736453.108000
!s107 D:/Project/sim_lib_verilog/ecp5u/BBPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BBPU.v|
!i113 0
R5
n@b@b@p@u
vBCINRD
R17
!i10b 1
!s100 [Vco_7]H3j`Rl]83EaiBd0
If<H5ca_`CXm4WL:NI7n]V2
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/BCINRD.v
FD:/Project/sim_lib_verilog/ecp5u/BCINRD.v
Z18 L0 26
R4
r1
!s85 0
31
!s108 1745736453.291000
!s107 D:/Project/sim_lib_verilog/ecp5u/BCINRD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BCINRD.v|
!i113 0
R5
n@b@c@i@n@r@d
vBCLVDSOB
R17
!i10b 1
!s100 <S>1[:Pje]541f=]1[XZn1
IoB>Re0IzBz=Q^jaNYzUh=2
R2
R0
R12
8D:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v
FD:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v
Z19 L0 27
R4
r1
!s85 0
31
!s108 1745736453.470000
!s107 D:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BCLVDSOB.v|
!i113 0
R5
n@b@c@l@v@d@s@o@b
vBUFBA
R17
!i10b 1
!s100 F]1=^G[=nZ[>9GZ]a?8?31
ILM_A]QCcYahK0M]@2FZ6`1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/BUFBA.v
FD:/Project/sim_lib_verilog/ecp5u/BUFBA.v
R15
R4
r1
!s85 0
31
!s108 1745736453.649000
!s107 D:/Project/sim_lib_verilog/ecp5u/BUFBA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/BUFBA.v|
!i113 0
R5
n@b@u@f@b@a
vC200_FPGA
Z20 !s110 1745736448
!i10b 1
!s100 S6eQZfHA3N[<:E@cb;FLz1
IP4leRm0WniE9V6T`GgUi43
R2
R0
w1745731820
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_FPGA.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_FPGA.v
L0 1
R4
r1
!s85 0
31
!s108 1745736448.014000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_FPGA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_FPGA.v|
!i113 0
R5
n@c200_@f@p@g@a
vC200_PLL
Z21 !s110 1745736447
!i10b 1
!s100 Ifl:c5_dF=oDHYAK:1[7c1
Ik6@EQ37DBK:R0M^9EKFdc3
R2
R0
w1660008465
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_PLL.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_PLL.v
L0 8
R4
r1
!s85 0
31
!s108 1745736447.834000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_PLL.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/C200_PLL.v|
!i113 0
R5
n@c200_@p@l@l
vcal_process
Z22 !s110 1745736443
!i10b 1
!s100 DifcYCUJi45b<>1_5DF`82
I^^l2ZgJDj9L3D6nJDYLEW2
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/cal_process.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/cal_process.v
L0 1
R4
r1
!s85 0
31
!s108 1745736443.261000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/cal_process.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/cal_process.v|
!i113 0
R5
vcalib_packet
Z23 !s110 1745736442
!i10b 1
!s100 f<Ef<_k?[CV?L3:ki?PLU2
IHUUJkX3RX0Yh?;>T>X^^=3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/calib_packet.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/calib_packet.v
L0 1
R4
r1
!s85 0
31
!s108 1745736442.142000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/calib_packet.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/calib_packet.v|
!i113 0
R5
vCCU2C
R17
!i10b 1
!s100 ^XQCiDc`om6U`9m5M03le1
I0R>@LKA7a:][N@lfNmkbo0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/CCU2C.v
FD:/Project/sim_lib_verilog/ecp5u/CCU2C.v
Z24 L0 28
R4
r1
!s85 0
31
!s108 1745736453.829000
!s107 D:/Project/sim_lib_verilog/ecp5u/CCU2C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/CCU2C.v|
!i113 0
R5
n@c@c@u2@c
vCLKDIVF
Z25 !s110 1745736454
!i10b 1
!s100 QQMilQQVV1?L3eDQPD1;n1
IkSbCMU<o3gQM:aA]7bTkL3
R2
R0
Z26 w1596679776
8D:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v
FD:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v
R15
R4
r1
!s85 0
31
!s108 1745736454.025000
!s107 D:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/CLKDIVF.v|
!i113 0
R5
n@c@l@k@d@i@v@f
vDA_SPI
R6
!i10b 1
!s100 F8TIom^TBM@CTzedo0AHZ0
I@9mPoE_d>]Yc;I]k_El970
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/DA_SPI.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/DA_SPI.v
L0 1
R4
r1
!s85 0
31
!s108 1745736445.824000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/DA_SPI.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/DA_SPI.v|
!i113 0
R5
n@d@a_@s@p@i
vdata_packet
Z27 !s110 1745736449
!i10b 1
!s100 OR4]E>JF>=LlRA7QV4b9z1
IX<`fkOF3`FH`5NWhhD0hm1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/data_packet.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/data_packet.v
L0 1
R4
r1
!s85 0
31
!s108 1745736449.918000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/data_packet.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/data_packet.v|
!i113 0
R5
vdatagram_parser
R2
r1
!s85 0
31
!i10b 1
!s100 E5`nFFcn>`d^@FkIF0H[M2
I`bX=EL6Wi3KmbCJn]Nb8l2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/datagram_parser.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/datagram_parser.v
L0 14
R4
!s108 1745736440.099000
!s107 datagram_cmd_defines.v|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/datagram_parser.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/datagram_parser.v|
!i113 0
R5
vDCCA
R25
!i10b 1
!s100 _G5nEJJhDbcU>6]NaT`dD3
IHAF<^ZXMmAKEcUlNN`hjN0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/DCCA.v
FD:/Project/sim_lib_verilog/ecp5u/DCCA.v
R15
R4
r1
!s85 0
31
!s108 1745736454.210000
!s107 D:/Project/sim_lib_verilog/ecp5u/DCCA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DCCA.v|
!i113 0
R5
n@d@c@c@a
vDCSC
R25
!i10b 1
!s100 j5MJ;_M1RV7Tgo]=U]faR1
Ia>Hzm6l5]2DiAQMHfDM;W3
R2
R0
Z28 w1596679778
8D:/Project/sim_lib_verilog/ecp5u/DCSC.v
FD:/Project/sim_lib_verilog/ecp5u/DCSC.v
R15
R4
r1
!s85 0
31
!s108 1745736454.394000
!s107 D:/Project/sim_lib_verilog/ecp5u/DCSC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DCSC.v|
!i113 0
R5
n@d@c@s@c
vDDRDLLA
R25
!i10b 1
!s100 SUcb=MXBP5S38=^;nIcYO2
I>4;L4gnzzG>@joGA@>J[B3
R2
R0
Z29 w1596679772
8D:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v
FD:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v
R24
R4
r1
!s85 0
31
!s108 1745736454.571000
!s107 D:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DDRDLLA.v|
!i113 0
R5
n@d@d@r@d@l@l@a
vDELAYF
R25
!i10b 1
!s100 d_BQSJTXJ5<8EUa7EVQ]D0
IY3Lo6FO0bLgQ@mnO@I[JT1
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/DELAYF.v
FD:/Project/sim_lib_verilog/ecp5u/DELAYF.v
R24
R4
r1
!s85 0
31
!s108 1745736454.756000
!s107 D:/Project/sim_lib_verilog/ecp5u/DELAYF.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DELAYF.v|
!i113 0
R5
n@d@e@l@a@y@f
vDELAYG
R25
!i10b 1
!s100 ^?;G37HA:[Z[3ZR0M:=QL2
I?MDCie:o>=nNC<_O:YV9W2
R2
R0
R26
8D:/Project/sim_lib_verilog/ecp5u/DELAYG.v
FD:/Project/sim_lib_verilog/ecp5u/DELAYG.v
R24
R4
r1
!s85 0
31
!s108 1745736454.937000
!s107 D:/Project/sim_lib_verilog/ecp5u/DELAYG.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DELAYG.v|
!i113 0
R5
n@d@e@l@a@y@g
vdist_calculate
R27
!i10b 1
!s100 akLP[>0<KV]7TWe;oTj5I1
IC_Jd3Q^>dFI]n_;iQl4d=1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate.v
L0 1
R4
r1
!s85 0
31
!s108 1745736449.359000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate.v|
!i113 0
R5
vdist_calculate_2
Z30 !s110 1745736450
!i10b 1
!s100 eVacU0QkLUNLQeHzUIA9Q1
IQgY4RRM2a0b;6^4GjH6VQ1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_2.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_2.v
L0 1
R4
r1
!s85 0
31
!s108 1745736450.821000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_2.v|
!i113 0
R5
vdist_calculate_3
Z31 !s110 1745736451
!i10b 1
!s100 >R^ThgocLJl6LoGgQVE=l0
I`WBNWzFnib[54ELKbAJO00
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_3.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_3.v
L0 1
R4
r1
!s85 0
31
!s108 1745736451.007000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_3.v|
!i113 0
R5
vdist_calculate_4
R22
!i10b 1
!s100 QiFlj:Ed:acz=DCEm1nBd0
I9G9l5:YjYZBhUAOYbhM2b3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_4.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_4.v
L0 1
R4
r1
!s85 0
31
!s108 1745736443.064000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_calculate_4.v|
!i113 0
R5
vdist_filter
R23
!i10b 1
!s100 8CYPbTkcGbO4?5j:od9d40
Inb[]kKeN[Dl;:9P_VPL]j0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_filter.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_filter.v
L0 1
R4
r1
!s85 0
31
!s108 1745736442.510000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_filter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_filter.v|
!i113 0
R5
vdist_measure
Z32 !s110 1745736444
!i10b 1
!s100 b@OET0bmjSFiKh0gbXaf33
Ii`zZ@Jz[CMC;zKXgiDEnU0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_measure.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_measure.v
L0 1
R4
r1
!s85 0
31
!s108 1745736444.555000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_measure.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_measure.v|
!i113 0
R5
vdist_packet
R23
!i10b 1
!s100 FO8OnzgeXB?JU]OGSb;:_1
Ig<:c;BM3WdF3eNigXz@Tf3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_packet.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_packet.v
L0 1
R4
r1
!s85 0
31
!s108 1745736442.316000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_packet.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_packet.v|
!i113 0
R5
vdist_temp_comp
R32
!i10b 1
!s100 e?:=hl3gfLTjI`h?=lJ1m1
I7;eBE2jU3VLE05n33=LO>3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_temp_comp.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_temp_comp.v
L0 1
R4
r1
!s85 0
31
!s108 1745736444.917000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_temp_comp.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/dist_temp_comp.v|
!i113 0
R5
vdistance_ram
R20
!i10b 1
!s100 zMHe[cQL:EA`HV6e9<JD>0
ICYLUThBO=1CID^5GQo:ie2
R2
R0
w1622977759
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/distance_ram.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/distance_ram.v
L0 8
R4
r1
!s85 0
31
!s108 1745736448.195000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/distance_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/distance_ram.v|
!i113 0
R5
vdiv_rill
R22
!i10b 1
!s100 fMKk2^W94TQ1FR4JM]GoP3
IEKe03LXVO06I0i4jZYCDA3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/div_rill.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/div_rill.v
L0 1
R4
r1
!s85 0
31
!s108 1745736443.437000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/div_rill.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/div_rill.v|
!i113 0
R5
vdivision
R2
r1
!s85 0
31
!i10b 1
!s100 o:cj7b?ahN2Jcb1Z4n:7l3
I9Gd_Lb4jPAm`P6OWLUaoJ2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/division.v
L0 1
R4
!s108 1745736439.146000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division.v|
!i113 0
R5
vdivision_2
R23
!i10b 1
!s100 Q`H:XkN`AzNAelQHz[AW_1
IHgiJ8=__V^RbaTcVnifF_1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division_2.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/division_2.v
L0 1
R4
r1
!s85 0
31
!s108 1745736442.691000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/division_2.v|
!i113 0
R5
vDLLDELD
Z33 !s110 1745736455
!i10b 1
!s100 ZKdKHaK3Snm4RQNfLOSRm1
IAfQ:Uh;A>SLJ<WdgidkgD0
R2
R0
R13
8D:/Project/sim_lib_verilog/ecp5u/DLLDELD.v
FD:/Project/sim_lib_verilog/ecp5u/DLLDELD.v
R15
R4
r1
!s85 0
31
!s108 1745736455.119000
!s107 D:/Project/sim_lib_verilog/ecp5u/DLLDELD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DLLDELD.v|
!i113 0
R5
n@d@l@l@d@e@l@d
vDP16KD
R2
r1
!s85 0
31
!i10b 1
!s100 jUZ8Wd=d;9SJ8KU::9RoI0
IC<9T@<jn_Qcc]aZjIEkL91
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/DP16KD.v
FD:/Project/sim_lib_verilog/ecp5u/DP16KD.v
Z34 L0 25
R4
!s108 1745736455.298000
!s107 D:/Project/sim_lib_verilog/ecp5u/DP16KD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DP16KD.v|
!i113 0
R5
n@d@p16@k@d
vDPR16X4C
R33
!i10b 1
!s100 ezI47[KPj[XOLhYE;M9jl0
Ibni;Ce4LZM2kGO=7jLS2P3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v
FD:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v
Z35 L0 31
R4
r1
!s85 0
31
!s108 1745736455.483000
!s107 D:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DPR16X4C.v|
!i113 0
R5
n@d@p@r16@x4@c
vDQSBUFM
R33
!i10b 1
!s100 Ndddg_oD]0JDjQ1RNKVIo0
IaKdfYUgYIE^KmlEk8gL6g3
R2
R0
R12
8D:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v
FD:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v
R15
R4
r1
!s85 0
31
!s108 1745736455.668000
!s107 D:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DQSBUFM.v|
!i113 0
R5
n@d@q@s@b@u@f@m
vDTR
R33
!i10b 1
!s100 Z;64GhK0C>L4gIXaLo[T[1
I8j6FO6SJli4^3]FRjanin3
R2
R0
Z36 w1596679764
8D:/Project/sim_lib_verilog/ecp5u/DTR.v
FD:/Project/sim_lib_verilog/ecp5u/DTR.v
R19
R4
r1
!s85 0
31
!s108 1745736455.852000
!s107 D:/Project/sim_lib_verilog/ecp5u/DTR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/DTR.v|
!i113 0
R5
n@d@t@r
vECLKBRIDGECS
Z37 !s110 1745736456
!i10b 1
!s100 PTW1MLBmKY`?fHF_A8Z]90
IcP^4e5QhWf1SQe1ecoB193
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v
FD:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v
R15
R4
r1
!s85 0
31
!s108 1745736456.039000
!s107 D:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ECLKBRIDGECS.v|
!i113 0
R5
n@e@c@l@k@b@r@i@d@g@e@c@s
vECLKSYNCB
R37
!i10b 1
!s100 nD9iEdkkgWm9Z<TnoiE[Q1
IUai7<QYknPFSSBY>:amcO2
R2
R0
R29
8D:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v
FD:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v
R9
R4
r1
!s85 0
31
!s108 1745736456.216000
!s107 D:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ECLKSYNCB.v|
!i113 0
R5
n@e@c@l@k@s@y@n@c@b
vEHXPLLL
R37
!i10b 1
!s100 EQ[UYkD_5PO??IQWe8QWK3
If3FNU__`6B5IHnPH4bFa23
R2
R0
R26
Z38 8D:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v
Z39 FD:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v
Z40 L0 33
R4
r1
!s85 0
31
Z41 !s108 1745736456.405000
Z42 !s107 D:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v|
Z43 !s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/EHXPLLL.v|
!i113 0
R5
n@e@h@x@p@l@l@l
vencoder_generate
R21
!i10b 1
!s100 CZ[aCDLzRcfM=noLS^<M52
IY2190;;FmOIC3:38:oPnO1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate.v
L0 1
R4
r1
!s85 0
31
!s108 1745736447.101000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate.v|
!i113 0
R5
vencoder_generate_3
R30
!i10b 1
!s100 LXT;[>01mUbRVkO_HQdF>2
I@7L6^XPcRABGdWgD1b@bE1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate_3.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate_3.v
L0 1
R4
r1
!s85 0
31
!s108 1745736450.458000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate_3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/encoder_generate_3.v|
!i113 0
R5
veth_data_fifo
R20
!i10b 1
!s100 Z`eVJH=54<_AEWHRLF<Tk0
I=O90XVFc2TeVRTVK>bXoz0
R2
R0
w1621412886
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_fifo.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_fifo.v
L0 8
R4
r1
!s85 0
31
!s108 1745736448.383000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_fifo.v|
!i113 0
R5
veth_data_ram
R2
r1
!s85 0
31
!i10b 1
!s100 JCM4Qk[>S>G9Tk8_gEU]Y0
I`POj@NKZLKZz534[KHTM61
R0
w1623813029
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_ram.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_ram.v
L0 8
R4
!s108 1745736439.907000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_data_ram.v|
!i113 0
R5
veth_send_ram
R2
r1
!s85 0
31
!i10b 1
!s100 9h56:fnZ88fZ[nFhL_1TT0
IiIg1aUVj:OCT?ZZKEgd]J3
R0
w1623738722
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_send_ram.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_send_ram.v
L0 8
R4
!s108 1745736440.287000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_send_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/eth_send_ram.v|
!i113 0
R5
vEXTREFB
R37
!i10b 1
!s100 i1ib6z7Q3Z61M@:42m;dT1
IP9e7a?cYU=8B1@KUC_PbD3
R2
R0
Z44 w1596679766
8D:/Project/sim_lib_verilog/ecp5u/EXTREFB.v
FD:/Project/sim_lib_verilog/ecp5u/EXTREFB.v
R24
R4
r1
!s85 0
31
!s108 1745736456.594000
!s107 D:/Project/sim_lib_verilog/ecp5u/EXTREFB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/EXTREFB.v|
!i113 0
R5
n@e@x@t@r@e@f@b
vFD1P3AX
R37
!i10b 1
!s100 DNEbGJ]<XLim;00k[86Jn2
IoJ4Z>D[6FL7;@n;<FjWjB3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v
R15
R4
r1
!s85 0
31
!s108 1745736456.771000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3AX.v|
!i113 0
R5
n@f@d1@p3@a@x
vFD1P3AY
R37
!i10b 1
!s100 Q@;LiU^biGClHWHYfFJZi3
I>g4_Q^3U@>knbOi40ZA@03
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v
R15
R4
r1
!s85 0
31
!s108 1745736456.953000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3AY.v|
!i113 0
R5
n@f@d1@p3@a@y
vFD1P3BX
Z45 !s110 1745736457
!i10b 1
!s100 GUBiH@cDO3UQOzN7Kl9KP0
Il3?WV16NgECJN?jED9NfI2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v
R15
R4
r1
!s85 0
31
!s108 1745736457.132000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3BX.v|
!i113 0
R5
n@f@d1@p3@b@x
vFD1P3DX
R45
!i10b 1
!s100 27B3MJ^M30XOPeOMVj>A[2
Il0kCGZX7MY^z_T3CBbhQe0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v
R15
R4
r1
!s85 0
31
!s108 1745736457.314000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3DX.v|
!i113 0
R5
n@f@d1@p3@d@x
vFD1P3IX
R45
!i10b 1
!s100 4J313:D7KZc;i;V1HjFBm3
INP<Q9?1^ZM:]F4IeWPSPc1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v
R15
R4
r1
!s85 0
31
!s108 1745736457.492000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3IX.v|
!i113 0
R5
n@f@d1@p3@i@x
vFD1P3JX
R45
!i10b 1
!s100 moRiD>1Hl0Vde>22Ua3UU0
IbQ0e3SUnUzcEG0Y^1UHk60
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v
R15
R4
r1
!s85 0
31
!s108 1745736457.669000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1P3JX.v|
!i113 0
R5
n@f@d1@p3@j@x
vFD1S3AX
R45
!i10b 1
!s100 cEm^f:ElmJgBe5Q3LjF453
ISko3bL7bhU2S_m6Y^Bi_J0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v
R15
R4
r1
!s85 0
31
!s108 1745736457.852000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3AX.v|
!i113 0
R5
n@f@d1@s3@a@x
vFD1S3AY
Z46 !s110 1745736458
!i10b 1
!s100 0]AWMf5mlOo8Z<5_gd2V02
IPI^];62lWPBfYmijIG5FG1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v
R15
R4
r1
!s85 0
31
!s108 1745736458.041000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3AY.v|
!i113 0
R5
n@f@d1@s3@a@y
vFD1S3BX
R46
!i10b 1
!s100 ?UDHf=d7K@`HFHA=li]E[2
I[?P6IQhaFITGa@==m3mKL1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v
R15
R4
r1
!s85 0
31
!s108 1745736458.223000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3BX.v|
!i113 0
R5
n@f@d1@s3@b@x
vFD1S3DX
R46
!i10b 1
!s100 CVSfY_l5JC=K2gU_`Fg`70
IoSY6jHI4CPSNWfQeY;Zcl3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v
R15
R4
r1
!s85 0
31
!s108 1745736458.409000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3DX.v|
!i113 0
R5
n@f@d1@s3@d@x
vFD1S3IX
R46
!i10b 1
!s100 lcG5mn`YOZJM:<Ff[0g4X2
IH]NO2O;YA^Icn_8BFPYZC2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v
R15
R4
r1
!s85 0
31
!s108 1745736458.594000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3IX.v|
!i113 0
R5
n@f@d1@s3@i@x
vFD1S3JX
R46
!i10b 1
!s100 WD>Q?i7Jl^HNK0EI?3PZ42
I^KKggjIHljKWZ2<aLmfEP3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v
FD:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v
R15
R4
r1
!s85 0
31
!s108 1745736458.781000
!s107 D:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FD1S3JX.v|
!i113 0
R5
n@f@d1@s3@j@x
vFL1P3AY
R46
!i10b 1
!s100 >JE]oXL=^gd_i3kZQ;ng30
I[@:eXY1dKeQTWg3=^SnLk3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v
R15
R4
r1
!s85 0
31
!s108 1745736458.959000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AY.v|
!i113 0
R5
n@f@l1@p3@a@y
vFL1P3AY_FUNC
Z47 !s110 1745736459
!i10b 1
!s100 =g1jA^5fhX>3mRcS7;TBk0
IYL;ocALbHaaf@OA>56L^g3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v
R40
R4
r1
!s85 0
31
!s108 1745736459.171000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AY_FUNC.v|
!i113 0
R5
n@f@l1@p3@a@y_@f@u@n@c
vFL1P3AZ
R47
!i10b 1
!s100 <aAl0O5azJ0L:QToJEW:;2
I;jJ7bkz>QOLQOmBA[BU4z1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v
R15
R4
r1
!s85 0
31
!s108 1745736459.347000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ.v|
!i113 0
R5
n@f@l1@p3@a@z
vFL1P3AZ_FUNC
R47
!i10b 1
!s100 CSbnaWFDXL7D;dAc8G=jU1
I?2h;bDmGVU<^l:8Eh6_hW3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v
R40
R4
r1
!s85 0
31
!s108 1745736459.520000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3AZ_FUNC.v|
!i113 0
R5
n@f@l1@p3@a@z_@f@u@n@c
vFL1P3BX
R47
!i10b 1
!s100 @9VgeT:NMaB:@_@YjVR8h3
IUQY=0UfQVE16hoZ2M6E1J2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v
R15
R4
r1
!s85 0
31
!s108 1745736459.699000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3BX.v|
!i113 0
R5
n@f@l1@p3@b@x
vFL1P3BX_FUNC
R47
!i10b 1
!s100 ge:^8;VfLhV0`hi:GWSed1
IFPGVJAnlC0OVHi[;NQZTM0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v
R15
R4
r1
!s85 0
31
!s108 1745736459.878000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3BX_FUNC.v|
!i113 0
R5
n@f@l1@p3@b@x_@f@u@n@c
vFL1P3DX
Z48 !s110 1745736460
!i10b 1
!s100 1o^k46=2;lU[SFAD_joA;0
IDmoJ4K;jK^4z2UNBR5V2A1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v
R15
R4
r1
!s85 0
31
!s108 1745736460.061000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3DX.v|
!i113 0
R5
n@f@l1@p3@d@x
vFL1P3DX_FUNC
R48
!i10b 1
!s100 ERdQ>D=bH=jGTFoiLj8<43
IP4Q97e36WWoZoG3PKXcnR3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v
R15
R4
r1
!s85 0
31
!s108 1745736460.241000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3DX_FUNC.v|
!i113 0
R5
n@f@l1@p3@d@x_@f@u@n@c
vFL1P3IY
R48
!i10b 1
!s100 D0820nZ<l2Nb]U1aL:hX`0
IS8TOLU>KKN8keV[lT67XA3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v
R15
R4
r1
!s85 0
31
!s108 1745736460.419000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3IY.v|
!i113 0
R5
n@f@l1@p3@i@y
vFL1P3IY_FUNC
R48
!i10b 1
!s100 L1g326>ik0^Onz97diBXV3
IaF7`MXARn6[2iC64_Ahl02
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v
R15
R4
r1
!s85 0
31
!s108 1745736460.602000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3IY_FUNC.v|
!i113 0
R5
n@f@l1@p3@i@y_@f@u@n@c
vFL1P3JY
R48
!i10b 1
!s100 gQ?fZY<XHi<;Dfb25HHIM3
IGTaX`[J[N3n8OXImhcm8`1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v
R15
R4
r1
!s85 0
31
!s108 1745736460.785000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3JY.v|
!i113 0
R5
n@f@l1@p3@j@y
vFL1P3JY_FUNC
R48
!i10b 1
!s100 lM@:>30`aa;PGFkhzCEUd3
IH9b=G41f=@fGScDGOj`o93
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v
FD:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v
R15
R4
r1
!s85 0
31
!s108 1745736460.964000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1P3JY_FUNC.v|
!i113 0
R5
n@f@l1@p3@j@y_@f@u@n@c
vFL1S3AX
Z49 !s110 1745736461
!i10b 1
!s100 Al<3@iSZd@@jONJneo1iP2
IekTSFME6BS[:<1V=;TlzN3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v
FD:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v
R15
R4
r1
!s85 0
31
!s108 1745736461.147000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1S3AX.v|
!i113 0
R5
n@f@l1@s3@a@x
vFL1S3AY
R49
!i10b 1
!s100 9ZThhed2]@R9:ngg:[miJ3
Izi1>jm^;kIdR00fI:@_YU0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v
FD:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v
R15
R4
r1
!s85 0
31
!s108 1745736461.331000
!s107 D:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/FL1S3AY.v|
!i113 0
R5
n@f@l1@s3@a@y
vflash_control_2
Z50 !s110 1745736441
!i10b 1
!s100 E`8BEG>nWd_LJkChlA5=m3
I@FDCkADOF5I>4D9L_EdT<1
R2
R0
w1745735820
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/flash_control_2.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/flash_control_2.v
L0 1
R4
r1
!s85 0
31
!s108 1745736441.765000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/flash_control_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/flash_control_2.v|
!i113 0
R5
vgp22_control
R32
!i10b 1
!s100 ckJ9R72_`<6ii4clYhMU52
I=Z`d=93KdYclD^eKbIA6H1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_control.v
L0 1
R4
r1
!s85 0
31
!s108 1745736444.375000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_control.v|
!i113 0
R5
vgp22_spi
R32
!i10b 1
!s100 05Pojk:EkGmbKR=j1188U2
I57dW4Tf5ad9Kk;j?22zFH3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_spi.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_spi.v
L0 1
R4
r1
!s85 0
31
!s108 1745736444.158000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_spi.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/gp22_spi.v|
!i113 0
R5
vGSR
R2
r1
!s85 0
31
!i10b 1
!s100 DRmLZ=DA;mMBQB2D7]>3j1
IlOWDF:@hY0f_dX2f:Wnk83
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/GSR.v
FD:/Project/sim_lib_verilog/ecp5u/GSR.v
R24
R4
!s108 1745736461.513000
!s107 D:/Project/sim_lib_verilog/ecp5u/GSR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/GSR.v|
!i113 0
R5
n@g@s@r
vIB
R49
!i10b 1
!s100 4^odOiRSV=6fTnMRdWV;H3
I[7D_DhHnfCh4RQh:X0_e;1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IB.v
FD:/Project/sim_lib_verilog/ecp5u/IB.v
R15
R4
r1
!s85 0
31
!s108 1745736461.689000
!s107 D:/Project/sim_lib_verilog/ecp5u/IB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IB.v|
!i113 0
R5
n@i@b
vIBPD
R49
!i10b 1
!s100 UBAeDEf:YW]:KV]]@]hKO0
II1RTJW=?^o`mZV1mJmCbB3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IBPD.v
FD:/Project/sim_lib_verilog/ecp5u/IBPD.v
R15
R4
r1
!s85 0
31
!s108 1745736461.871000
!s107 D:/Project/sim_lib_verilog/ecp5u/IBPD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IBPD.v|
!i113 0
R5
n@i@b@p@d
vIBPU
Z51 !s110 1745736462
!i10b 1
!s100 ZbnFRK1g0YM;4a72glAK90
IgckA7CY?2@hSj2@UFBM`U1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IBPU.v
FD:/Project/sim_lib_verilog/ecp5u/IBPU.v
R15
R4
r1
!s85 0
31
!s108 1745736462.060000
!s107 D:/Project/sim_lib_verilog/ecp5u/IBPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IBPU.v|
!i113 0
R5
n@i@b@p@u
vIDDR71B
R51
!i10b 1
!s100 Y[gZEiLWmMW:2kBOGS8hG1
IE9ei<7JfaC`85S:F?EV5O3
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/IDDR71B.v
FD:/Project/sim_lib_verilog/ecp5u/IDDR71B.v
R35
R4
r1
!s85 0
31
!s108 1745736462.253000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDR71B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDR71B.v|
!i113 0
R5
n@i@d@d@r71@b
vIDDRX1F
R51
!i10b 1
!s100 JY7e5]7CVKZGf71AB53[=1
IKCL4W`4@J9J_44iMM9QG91
R2
R0
R29
8D:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v
FD:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v
R35
R4
r1
!s85 0
31
!s108 1745736462.449000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDRX1F.v|
!i113 0
R5
n@i@d@d@r@x1@f
vIDDRX2DQA
R51
!i10b 1
!s100 onR:Z??i=XS_bFX[hRX9V1
IY4[MZc`mQF2^JR9W2Tj1h3
R2
R0
R36
8D:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v
FD:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v
R35
R4
r1
!s85 0
31
!s108 1745736462.627000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDRX2DQA.v|
!i113 0
R5
n@i@d@d@r@x2@d@q@a
vIDDRX2F
R51
!i10b 1
!s100 <lIU1ddQTIEL9mQ9IP_iH2
IhbCW`B:^5G<41ZmnIOL_70
R2
R0
R44
8D:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v
FD:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v
R35
R4
r1
!s85 0
31
!s108 1745736462.811000
!s107 D:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IDDRX2F.v|
!i113 0
R5
n@i@d@d@r@x2@f
vIFS1P3BX
Z52 !s110 1745736463
!i10b 1
!s100 lSJd0U9@:Afk`Sf`T;:Ee0
IH14KAa5[n82Ni`kO6hfge3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v
R15
R4
r1
!s85 0
31
!s108 1745736462.991000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3BX.v|
!i113 0
R5
n@i@f@s1@p3@b@x
vIFS1P3DX
R52
!i10b 1
!s100 D=G>R;a5kih@YNHoIzV4j1
IAEI0cA^[`M<g4hf5B1BXO2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v
R15
R4
r1
!s85 0
31
!s108 1745736463.166000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3DX.v|
!i113 0
R5
n@i@f@s1@p3@d@x
vIFS1P3IX
R52
!i10b 1
!s100 mUMg@e965cTn:l:G;DJO53
IPFTC?D69Rzd;7P_Cf>TL_3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v
R15
R4
r1
!s85 0
31
!s108 1745736463.350000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3IX.v|
!i113 0
R5
n@i@f@s1@p3@i@x
vIFS1P3JX
R52
!i10b 1
!s100 d0XO>2G7iKRMZY6V4B0c22
I[jb@k^N1ZTHmT4_93=4zZ2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v
R15
R4
r1
!s85 0
31
!s108 1745736463.530000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1P3JX.v|
!i113 0
R5
n@i@f@s1@p3@j@x
vIFS1S1B
R52
!i10b 1
!s100 `bAFTCC4RIbEbB^lkU5FG1
IZK]gHeoTiAD5YAcThdK<?2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v
R9
R4
r1
!s85 0
31
!s108 1745736463.717000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1B.v|
!i113 0
R5
n@i@f@s1@s1@b
vIFS1S1D
R52
!i10b 1
!s100 g]Z1Gd7SmOMF=:]Gbfo730
If98idKIOliO`g>nPMn^Xl1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v
R9
R4
r1
!s85 0
31
!s108 1745736463.895000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1D.v|
!i113 0
R5
n@i@f@s1@s1@d
vIFS1S1I
Z53 !s110 1745736464
!i10b 1
!s100 `SVam_LGWldYLCMHFZCoD1
I3XbYN675`f;RlTP5aNlam2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v
R9
R4
r1
!s85 0
31
!s108 1745736464.070000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1I.v|
!i113 0
R5
n@i@f@s1@s1@i
vIFS1S1J
R53
!i10b 1
!s100 WIQ65oW0mQ9;O]_zf3K061
IMfWFlV2USlk2@KV=8eAIk0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v
FD:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v
R9
R4
r1
!s85 0
31
!s108 1745736464.366000
!s107 D:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IFS1S1J.v|
!i113 0
R5
n@i@f@s1@s1@j
vILVDS
R53
!i10b 1
!s100 gzoIKARKZ8;]4>]gl81md2
I0fTS0KcNknhlb8z957Y;o0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ILVDS.v
FD:/Project/sim_lib_verilog/ecp5u/ILVDS.v
R9
R4
r1
!s85 0
31
!s108 1745736464.553000
!s107 D:/Project/sim_lib_verilog/ecp5u/ILVDS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ILVDS.v|
!i113 0
R5
n@i@l@v@d@s
vIMIPI
R53
!i10b 1
!s100 _SeONE^<ViFL14^]d9VTe0
IaMChQ3g6h7CJRe1?bd=f80
R2
R0
R13
8D:/Project/sim_lib_verilog/ecp5u/IMIPI.v
FD:/Project/sim_lib_verilog/ecp5u/IMIPI.v
R15
R4
r1
!s85 0
31
!s108 1745736464.729000
!s107 D:/Project/sim_lib_verilog/ecp5u/IMIPI.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/IMIPI.v|
!i113 0
R5
n@i@m@i@p@i
vindex_calculate
R2
r1
!s85 0
31
!i10b 1
!s100 eT<jGT?Zhke2H=g<O0o[@2
IAfcQV[LeN@=;?e]F<[V1F0
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/index_calculate.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/index_calculate.v
L0 1
R4
!s108 1745736439.328000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/index_calculate.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/index_calculate.v|
!i113 0
R5
vINRDB
R53
!i10b 1
!s100 [W0<7f?I4z3KS?G`VaaT?3
I4Mf[OQeWLk37ec_aS>QPo2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/INRDB.v
FD:/Project/sim_lib_verilog/ecp5u/INRDB.v
R19
R4
r1
!s85 0
31
!s108 1745736464.907000
!s107 D:/Project/sim_lib_verilog/ecp5u/INRDB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/INRDB.v|
!i113 0
R5
n@i@n@r@d@b
vINV
Z54 !s110 1745736465
!i10b 1
!s100 [dNzA]JzZnMCiMm74CPR;1
IT0K3A3cX>nh=@d3ES:IiZ0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/INV.v
FD:/Project/sim_lib_verilog/ecp5u/INV.v
R15
R4
r1
!s85 0
31
!s108 1745736465.086000
!s107 D:/Project/sim_lib_verilog/ecp5u/INV.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/INV.v|
!i113 0
R5
n@i@n@v
vL6MUX21
R54
!i10b 1
!s100 dBaUej0E]67eK;0oUIYId3
IRjCKP91=zY_ZSXkm;U5Td1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/L6MUX21.v
FD:/Project/sim_lib_verilog/ecp5u/L6MUX21.v
R15
R4
r1
!s85 0
31
!s108 1745736465.269000
!s107 D:/Project/sim_lib_verilog/ecp5u/L6MUX21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/L6MUX21.v|
!i113 0
R5
n@l6@m@u@x21
vlaser_control
R32
!i10b 1
!s100 Z?F5GJd9l^9FPN@^Q=N<b0
I_51ZPFMgcfk8<^IYSc>WB1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/laser_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/laser_control.v
L0 1
R4
r1
!s85 0
31
!s108 1745736444.737000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/laser_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/laser_control.v|
!i113 0
R5
vLUT4
R54
!i10b 1
!s100 k0NPnlVmBk^GbHhgzS3[00
I9<nlb>cbEQ=g:TdT;kTX00
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/LUT4.v
FD:/Project/sim_lib_verilog/ecp5u/LUT4.v
R19
R4
r1
!s85 0
31
!s108 1745736465.807000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT4.v|
!i113 0
R5
n@l@u@t4
vLUT5
Z55 !s110 1745736466
!i10b 1
!s100 k41X6=klD^RBg[X8nl0i22
IEH]4io9j4zfE4XNCobz:o3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/LUT5.v
FD:/Project/sim_lib_verilog/ecp5u/LUT5.v
R24
R4
r1
!s85 0
31
!s108 1745736465.989000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT5.v|
!i113 0
R5
n@l@u@t5
vLUT6
R55
!i10b 1
!s100 GOVKEECl88dMKFh:QTS2K2
IR;K1Ek5Y@UCoU2A<mj;Eg2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/LUT6.v
FD:/Project/sim_lib_verilog/ecp5u/LUT6.v
R24
R4
r1
!s85 0
31
!s108 1745736466.168000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT6.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT6.v|
!i113 0
R5
n@l@u@t6
vLUT7
R55
!i10b 1
!s100 ^KH4Wo@3n_N@BC?DcVS:T0
IVS8L;`zGMPT]aRGSk;@kD3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/LUT7.v
FD:/Project/sim_lib_verilog/ecp5u/LUT7.v
R24
R4
r1
!s85 0
31
!s108 1745736466.345000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT7.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT7.v|
!i113 0
R5
n@l@u@t7
vLUT8
R55
!i10b 1
!s100 _c64gTgY@EIl7Hm_b>F`:0
I48RGjoeolZ_@io@J`6nH[0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/LUT8.v
FD:/Project/sim_lib_verilog/ecp5u/LUT8.v
R9
R4
r1
!s85 0
31
!s108 1745736466.526000
!s107 D:/Project/sim_lib_verilog/ecp5u/LUT8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LUT8.v|
!i113 0
R5
n@l@u@t8
Ulut_mux2
R54
!i10b 1
!s100 UKEhO1b_hM:`W^NJ<1RI50
Ic7D:i5eNOjG3E:^OM=:]Y1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/lut_mux2.v
FD:/Project/sim_lib_verilog/ecp5u/lut_mux2.v
R24
R4
r1
!s85 0
31
!s108 1745736465.447000
!s107 D:/Project/sim_lib_verilog/ecp5u/lut_mux2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/lut_mux2.v|
!i113 0
R5
Ulut_mux4
R54
!i10b 1
!s100 E8JonbQeIXZ3:][=9Hlz=1
IJcXTNSDY<e8N`8GKzNX0S2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/lut_mux4.v
FD:/Project/sim_lib_verilog/ecp5u/lut_mux4.v
R24
R4
r1
!s85 0
31
!s108 1745736465.625000
!s107 D:/Project/sim_lib_verilog/ecp5u/lut_mux4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/lut_mux4.v|
!i113 0
R5
vLVDSOB
R55
!i10b 1
!s100 giS:e3>`n401J4BYKV=0>1
I6DM^K^JYMTALEnK8:PgJa1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/LVDSOB.v
FD:/Project/sim_lib_verilog/ecp5u/LVDSOB.v
R19
R4
r1
!s85 0
31
!s108 1745736466.709000
!s107 D:/Project/sim_lib_verilog/ecp5u/LVDSOB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/LVDSOB.v|
!i113 0
R5
n@l@v@d@s@o@b
vmotor_control
R21
!i10b 1
!s100 ;9I>ecOEjP09>9k_l3F=^3
Ilkc5V9^GS5[>iB8UnN[e10
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/motor_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/motor_control.v
L0 1
R4
r1
!s85 0
31
!s108 1745736447.294000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/motor_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/motor_control.v|
!i113 0
R5
vms1004_spi
R30
!i10b 1
!s100 EFoQ[JGHKWg`5W3:9zi4Q3
I:l4EK_ZnkdJDoG>:9nZ^l1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ms1004_spi.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/ms1004_spi.v
L0 1
R4
r1
!s85 0
31
!s108 1745736450.638000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ms1004_spi.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ms1004_spi.v|
!i113 0
R5
vMULT18X18C
Z56 !s110 1745736467
!i10b 1
!s100 5c22?Y0nmUMhIdA>d_Wg`0
I;B]1LD3Z]TRY4]HHSAAY51
R2
R0
R13
8D:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v
FD:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v
R19
R4
r1
!s85 0
31
!s108 1745736467.258000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT18X18C.v|
!i113 0
R5
n@m@u@l@t18@x18@c
vMULT18X18D
R56
!i10b 1
!s100 AKPBJdlIHGN`inggHAM:k0
I4aHhDH0ZX=RjlGXn]hEM>3
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v
FD:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v
R24
R4
r1
!s85 0
31
!s108 1745736467.454000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT18X18D.v|
!i113 0
R5
n@m@u@l@t18@x18@d
vMULT9X9C
R55
!i10b 1
!s100 ;fVI5lMWDlVl@;_e<AF4B3
I5UhD;6KL]k8^Cd9o2j0il0
R2
R0
R29
8D:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v
FD:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v
R19
R4
r1
!s85 0
31
!s108 1745736466.885000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT9X9C.v|
!i113 0
R5
n@m@u@l@t9@x9@c
vMULT9X9D
R56
!i10b 1
!s100 [zH@6hL1cUVhm7>zXROF60
IbndLPUlk4<zBm7OUjzKOn0
R2
R0
R26
8D:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v
FD:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v
R19
R4
r1
!s85 0
31
!s108 1745736467.070000
!s107 D:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MULT9X9D.v|
!i113 0
R5
n@m@u@l@t9@x9@d
vmultiplier
R23
!i10b 1
!s100 aPRQlNORlkSi>0jbIM7Im1
I>eWMR9ClfV]2Sjn70QWiH1
R2
R0
w1626058459
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier.v
L0 8
R4
r1
!s85 0
31
!s108 1745736442.874000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier.v|
!i113 0
R5
vmultiplier2
R1
!i10b 1
!s100 Ak7;0^hg:`YFOoAOG8z8K0
I0I5<LSJz6h2=RNE=<z_MD2
R2
R0
w1626060418
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier2.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier2.v
L0 8
R4
r1
!s85 0
31
!s108 1745736446.914000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier2.v|
!i113 0
R5
vmultiplier3
R6
!i10b 1
!s100 ]JC^In@T1OTFck<amU^>V3
IMI^Y8iGW_z=j>ULo4XO7L2
R2
R0
w1626061162
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier3.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier3.v
L0 8
R4
r1
!s85 0
31
!s108 1745736445.275000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/multiplier3.v|
!i113 0
R5
vMUX161
Z57 !s110 1745736468
!i10b 1
!s100 Y;CGT>1GNYcT]zC1c<AEl3
If:L:J[fk:9iN2>iieLN=I1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/MUX161.v
FD:/Project/sim_lib_verilog/ecp5u/MUX161.v
R15
R4
r1
!s85 0
31
!s108 1745736468.182000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX161.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX161.v|
!i113 0
R5
n@m@u@x161
vMUX21
R56
!i10b 1
!s100 KVfVCH>?;:e?b<jZjdn@?0
I9WjljOc^dI0OYXX46F0[Z2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/MUX21.v
FD:/Project/sim_lib_verilog/ecp5u/MUX21.v
R15
R4
r1
!s85 0
31
!s108 1745736467.636000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX21.v|
!i113 0
R5
n@m@u@x21
vMUX321
R57
!i10b 1
!s100 7dbzebV8nYFk>aD[C3B=l0
Ic^M;j62GmF[NN1UNODSH10
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/MUX321.v
FD:/Project/sim_lib_verilog/ecp5u/MUX321.v
R15
R4
r1
!s85 0
31
!s108 1745736468.359000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX321.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX321.v|
!i113 0
R5
n@m@u@x321
vMUX41
R56
!i10b 1
!s100 B2;hll0;RzQd:bMeAVT2<2
I5MehmUmYGPIaf<^DAOV0d2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/MUX41.v
FD:/Project/sim_lib_verilog/ecp5u/MUX41.v
R15
R4
r1
!s85 0
31
!s108 1745736467.814000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX41.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX41.v|
!i113 0
R5
n@m@u@x41
vMUX81
R57
!i10b 1
!s100 aP7kiT<^^L7Ha@7VWC?ZW1
I^X]g5_aOeKSeQfBQET;0c2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/MUX81.v
FD:/Project/sim_lib_verilog/ecp5u/MUX81.v
R15
R4
r1
!s85 0
31
!s108 1745736467.995000
!s107 D:/Project/sim_lib_verilog/ecp5u/MUX81.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/MUX81.v|
!i113 0
R5
n@m@u@x81
vND2
R57
!i10b 1
!s100 ChV@f7V2TfMg=Q8_O_Zk00
IbPkim]A^2cTjOKzaNkGbZ3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ND2.v
FD:/Project/sim_lib_verilog/ecp5u/ND2.v
R15
R4
r1
!s85 0
31
!s108 1745736468.544000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND2.v|
!i113 0
R5
n@n@d2
vND3
R57
!i10b 1
!s100 h_fb<H[R^VOCdBCPOCC7i2
IjQF7g8Gz^3AlNX2NcM8D90
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ND3.v
FD:/Project/sim_lib_verilog/ecp5u/ND3.v
R15
R4
r1
!s85 0
31
!s108 1745736468.735000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND3.v|
!i113 0
R5
n@n@d3
vND4
R57
!i10b 1
!s100 8;bW<@F4SVSlElV3zhkkg0
IOa[e_ZW7FamLKO7EUO6gP1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ND4.v
FD:/Project/sim_lib_verilog/ecp5u/ND4.v
R15
R4
r1
!s85 0
31
!s108 1745736468.921000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND4.v|
!i113 0
R5
n@n@d4
vND5
Z58 !s110 1745736469
!i10b 1
!s100 ezXLBcR5EX^::@?2noJMc2
I3oQzcofiCd21Vl[5dEFF61
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ND5.v
FD:/Project/sim_lib_verilog/ecp5u/ND5.v
R15
R4
r1
!s85 0
31
!s108 1745736469.107000
!s107 D:/Project/sim_lib_verilog/ecp5u/ND5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ND5.v|
!i113 0
R5
n@n@d5
vNR2
R58
!i10b 1
!s100 6_SZ91mojCTdcO71SWjMo1
I]?iJXHah<nU8g:AU>^W[63
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/NR2.v
FD:/Project/sim_lib_verilog/ecp5u/NR2.v
R15
R4
r1
!s85 0
31
!s108 1745736469.284000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR2.v|
!i113 0
R5
n@n@r2
vNR3
R58
!i10b 1
!s100 Z8KZ4kJYKjJNGHG1^b5lL0
IUZ<nA5Kj?1hc5d=Ggjea@2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/NR3.v
FD:/Project/sim_lib_verilog/ecp5u/NR3.v
R15
R4
r1
!s85 0
31
!s108 1745736469.462000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR3.v|
!i113 0
R5
n@n@r3
vNR4
R58
!i10b 1
!s100 ELSbGhzoKUaSo[3MOHa8T1
IY9leLAk6TTOlb;9dQlQ6=1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/NR4.v
FD:/Project/sim_lib_verilog/ecp5u/NR4.v
R15
R4
r1
!s85 0
31
!s108 1745736469.642000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR4.v|
!i113 0
R5
n@n@r4
vNR5
R58
!i10b 1
!s100 Dn4CfWo0mS<>R_cW]l8aV1
IS3VH2>R;8[a:hE6e3e8m00
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/NR5.v
FD:/Project/sim_lib_verilog/ecp5u/NR5.v
R15
R4
r1
!s85 0
31
!s108 1745736469.821000
!s107 D:/Project/sim_lib_verilog/ecp5u/NR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/NR5.v|
!i113 0
R5
n@n@r5
vOB
Z59 !s110 1745736470
!i10b 1
!s100 TD:?>MU0[d@nchU=MHcIe3
IVgh?k4C:_m;>z`;]olGcX0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OB.v
FD:/Project/sim_lib_verilog/ecp5u/OB.v
R15
R4
r1
!s85 0
31
!s108 1745736470.004000
!s107 D:/Project/sim_lib_verilog/ecp5u/OB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OB.v|
!i113 0
R5
n@o@b
vOBCO
R59
!i10b 1
!s100 I>k8<THH0X>5hhMehYHVV1
I`9kNSa4eCj<2P_OH37NEI3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OBCO.v
FD:/Project/sim_lib_verilog/ecp5u/OBCO.v
R35
R4
r1
!s85 0
31
!s108 1745736470.185000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBCO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBCO.v|
!i113 0
R5
n@o@b@c@o
vOBZ
R59
!i10b 1
!s100 heFejk^`iFYn6K8oRe[7o0
I_V7I3B7Xoecb4AL1JRg]m3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OBZ.v
FD:/Project/sim_lib_verilog/ecp5u/OBZ.v
R15
R4
r1
!s85 0
31
!s108 1745736470.362000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBZ.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBZ.v|
!i113 0
R5
n@o@b@z
vOBZPD
R59
!i10b 1
!s100 :<R:R93NG5G;]?NB5[RX;0
IWHdo;IgGBmRS7X9KaoUDM2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OBZPD.v
FD:/Project/sim_lib_verilog/ecp5u/OBZPD.v
R15
R4
r1
!s85 0
31
!s108 1745736470.537000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBZPD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBZPD.v|
!i113 0
R5
n@o@b@z@p@d
vOBZPU
R59
!i10b 1
!s100 zkbF9]D@SJcb?=hD3RFP33
IX]Haa6C<cf2<Y3=Vg2CQ[1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OBZPU.v
FD:/Project/sim_lib_verilog/ecp5u/OBZPU.v
R15
R4
r1
!s85 0
31
!s108 1745736470.712000
!s107 D:/Project/sim_lib_verilog/ecp5u/OBZPU.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OBZPU.v|
!i113 0
R5
n@o@b@z@p@u
vODDR71B
R59
!i10b 1
!s100 8Yf=@`SDMJcF`g]N<a;>:1
I<5<e;?n3MVJknkd<K4kVf2
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/ODDR71B.v
FD:/Project/sim_lib_verilog/ecp5u/ODDR71B.v
R15
R4
r1
!s85 0
31
!s108 1745736470.885000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDR71B.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDR71B.v|
!i113 0
R5
n@o@d@d@r71@b
vODDRX1F
Z60 !s110 1745736471
!i10b 1
!s100 ;90XCHKMU4BKf`Z<Aa_Jc1
IS^DTYL?6g0:7K@L[bIUlZ2
R2
R0
R12
8D:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v
R24
R4
r1
!s85 0
31
!s108 1745736471.072000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX1F.v|
!i113 0
R5
n@o@d@d@r@x1@f
vODDRX2DQA
R60
!i10b 1
!s100 C`8I_dW=^c8I;TFhRg2M80
I?2UR6z3ZoQ[@]D_l8^[Wo0
R2
R0
R26
8D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v
R15
R4
r1
!s85 0
31
!s108 1745736471.252000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQA.v|
!i113 0
R5
n@o@d@d@r@x2@d@q@a
vODDRX2DQSB
R60
!i10b 1
!s100 eo`C9R3`HOja_TQ4FTlUB3
IDf@X>AG:fOk4cLLCQafVQ2
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v
R15
R4
r1
!s85 0
31
!s108 1745736471.434000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX2DQSB.v|
!i113 0
R5
n@o@d@d@r@x2@d@q@s@b
vODDRX2F
R60
!i10b 1
!s100 ?[`3Bddc2e5_EH>HYQ^CC0
I1aRW9eE33``iLedDLQJJA2
R2
R0
R12
8D:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v
FD:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v
R15
R4
r1
!s85 0
31
!s108 1745736471.621000
!s107 D:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ODDRX2F.v|
!i113 0
R5
n@o@d@d@r@x2@f
vOFS1P3BX
R60
!i10b 1
!s100 [6VTTXOkd>34[hO^5d47A3
IA=zR4WCjdY;KLjmRlI39M2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v
R15
R4
r1
!s85 0
31
!s108 1745736471.805000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3BX.v|
!i113 0
R5
n@o@f@s1@p3@b@x
vOFS1P3DX
Z61 !s110 1745736472
!i10b 1
!s100 ;XA3Ogk7;]nbGk6<bIYD:2
I1H7zD2FXZ^C[VL@=M[]Jb0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v
R15
R4
r1
!s85 0
31
!s108 1745736471.993000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3DX.v|
!i113 0
R5
n@o@f@s1@p3@d@x
vOFS1P3IX
R61
!i10b 1
!s100 PCGKL>J>AWP`2ITbo0UHN0
I5L4z4RZ4ziU@zKBn0mC]M0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v
R15
R4
r1
!s85 0
31
!s108 1745736472.178000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3IX.v|
!i113 0
R5
n@o@f@s1@p3@i@x
vOFS1P3JX
R61
!i10b 1
!s100 eK23`6NnLfg2:_[4;bnUi2
I1dZ88_aYnNc4TL3M8[W<N3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v
FD:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v
R15
R4
r1
!s85 0
31
!s108 1745736472.354000
!s107 D:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OFS1P3JX.v|
!i113 0
R5
n@o@f@s1@p3@j@x
vOLVDS
R61
!i10b 1
!s100 ioknb9A>A>MjE<be;e4M^0
Io;m^154nn4aY_@:6jMPLV0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OLVDS.v
FD:/Project/sim_lib_verilog/ecp5u/OLVDS.v
R9
R4
r1
!s85 0
31
!s108 1745736472.538000
!s107 D:/Project/sim_lib_verilog/ecp5u/OLVDS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OLVDS.v|
!i113 0
R5
n@o@l@v@d@s
vopto_switch_filter
R21
!i10b 1
!s100 >GW^0NMzFoS]P@fQhcA=J2
I6;Mn>BiPMg@[nhaog=Rlz3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/opto_switch_filter.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/opto_switch_filter.v
L0 1
R4
r1
!s85 0
31
!s108 1745736447.476000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/opto_switch_filter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/opto_switch_filter.v|
!i113 0
R5
vOR2
R61
!i10b 1
!s100 >f94]?X@kgXCHh7Y2TY9I0
Idk]zV1RGQDlm@>AVPPZ>X2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OR2.v
FD:/Project/sim_lib_verilog/ecp5u/OR2.v
R15
R4
r1
!s85 0
31
!s108 1745736472.724000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR2.v|
!i113 0
R5
n@o@r2
vOR3
R61
!i10b 1
!s100 _j1MZ0:Jo;ALZOl^eOnk:1
IRbcc]U0aF`4Vc9hImf6c[1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OR3.v
FD:/Project/sim_lib_verilog/ecp5u/OR3.v
R15
R4
r1
!s85 0
31
!s108 1745736472.906000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR3.v|
!i113 0
R5
n@o@r3
vOR4
Z62 !s110 1745736473
!i10b 1
!s100 2zkcP@l_65cFfET98^3Ba1
ImZ_>>WR;ozJ02L;Q0WQm62
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OR4.v
FD:/Project/sim_lib_verilog/ecp5u/OR4.v
R15
R4
r1
!s85 0
31
!s108 1745736473.097000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR4.v|
!i113 0
R5
n@o@r4
vOR5
R62
!i10b 1
!s100 B7DYKcUofFLUj0H]ob29X2
IEc7Pg;_HY=0dC`1GaZl:D3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/OR5.v
FD:/Project/sim_lib_verilog/ecp5u/OR5.v
R15
R4
r1
!s85 0
31
!s108 1745736473.284000
!s107 D:/Project/sim_lib_verilog/ecp5u/OR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OR5.v|
!i113 0
R5
n@o@r5
vOSCG
R62
!i10b 1
!s100 3QIF9kELP6kzS4Hh>6LGK0
IJUOL]Qc`;X]m6o]^3]al[1
R2
R0
R28
8D:/Project/sim_lib_verilog/ecp5u/OSCG.v
FD:/Project/sim_lib_verilog/ecp5u/OSCG.v
R15
R4
r1
!s85 0
31
!s108 1745736473.465000
!s107 D:/Project/sim_lib_verilog/ecp5u/OSCG.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OSCG.v|
!i113 0
R5
n@o@s@c@g
vOSHX2A
R62
!i10b 1
!s100 TW@kROFAe>;RBjYT[BNNo1
IWS09STfE2TEWDD[h0eJWl0
R2
R0
R10
8D:/Project/sim_lib_verilog/ecp5u/OSHX2A.v
FD:/Project/sim_lib_verilog/ecp5u/OSHX2A.v
R15
R4
r1
!s85 0
31
!s108 1745736473.647000
!s107 D:/Project/sim_lib_verilog/ecp5u/OSHX2A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/OSHX2A.v|
!i113 0
R5
n@o@s@h@x2@a
vpacket_data_fifo
R20
!i10b 1
!s100 [bgPSUbRL?^T<0ZVO@>FA2
ISEHTe^KWQecPi`Ekd6;^`0
R2
R0
w1621317058
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_fifo.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_fifo.v
L0 8
R4
r1
!s85 0
31
!s108 1745736448.583000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_fifo.v|
!i113 0
R5
vpacket_data_ram
R2
r1
!s85 0
31
!i10b 1
!s100 [B`^;4hl78IeF87UF5;JS2
I0z@nARX[40[n4hIQ97U6Q3
R0
w1623737154
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_ram.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_ram.v
L0 8
R4
!s108 1745736439.732000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/packet_data_ram.v|
!i113 0
R5
vparameter_init
R2
r1
!s85 0
31
!i10b 1
!s100 NIjIfXmjDUgK`V@M?Ja^21
IHnjYPI2EI9BT3e<jlcHOm1
R0
w1745735671
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/parameter_init.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/parameter_init.v
L0 6
R4
!s108 1745736439.537000
!s107 parameter_ident_define.v|datagram_cmd_defines.v|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/parameter_init.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/parameter_init.v|
!i113 0
R5
vPCSCLKDIV
R62
!i10b 1
!s100 =c1lReTJ0F:5N9iQj:Mki0
IL7Oi7EBKi0D=7UgfAE]Pi0
R2
R0
R29
8D:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v
FD:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v
R15
R4
r1
!s85 0
31
!s108 1745736473.829000
!s107 D:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PCSCLKDIV.v|
!i113 0
R5
n@p@c@s@c@l@k@d@i@v
vPDPW16KD
Z63 !s110 1745736474
!i10b 1
!s100 zbf<mMI3OaE[6WNbHUi<N2
I51Vj0LYjhhYe5@OQ:@k5h2
R2
R0
R29
8D:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v
FD:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v
R18
R4
r1
!s85 0
31
!s108 1745736474.014000
!s107 D:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PDPW16KD.v|
!i113 0
R5
n@p@d@p@w16@k@d
vPFMUX
R63
!i10b 1
!s100 ;UH>AgNm7f;m<igb6e=d12
IO_AO9>E@E_Z79A[im3FM90
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/PFMUX.v
FD:/Project/sim_lib_verilog/ecp5u/PFMUX.v
R15
R4
r1
!s85 0
31
!s108 1745736474.208000
!s107 D:/Project/sim_lib_verilog/ecp5u/PFMUX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PFMUX.v|
!i113 0
R5
n@p@f@m@u@x
vPFUMX
R63
!i10b 1
!s100 T5jh3fA5J4=TU`eDN8zK^0
Io]NzTS=b1elJW=E5dnFN^1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/PFUMX.v
FD:/Project/sim_lib_verilog/ecp5u/PFUMX.v
R40
R4
r1
!s85 0
31
!s108 1745736474.390000
!s107 D:/Project/sim_lib_verilog/ecp5u/PFUMX.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PFUMX.v|
!i113 0
R5
n@p@f@u@m@x
vpll_pll
R37
!i10b 1
!s100 SJ]RoWVkB4bIKm99lmEMZ1
ID@<la0IUNdi4<W5aB5@]41
R2
R0
R26
R38
R39
L0 338
R4
r1
!s85 0
31
R41
R42
R43
!i113 0
R5
vPLLREFCS
R63
!i10b 1
!s100 m1H;eZ8hKWXB37>dKJU?N0
ISZJiZDXYW9<aR`T=OAdl^2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v
FD:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v
R15
R4
r1
!s85 0
31
!s108 1745736474.569000
!s107 D:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PLLREFCS.v|
!i113 0
R5
n@p@l@l@r@e@f@c@s
vpluse_average
R6
!i10b 1
!s100 ]^eZh18CfgV0_?W=0mEb02
IhDg[443:dQG6W8CDQ2DlN0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/pluse_average.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/pluse_average.v
L0 1
R4
r1
!s85 0
31
!s108 1745736445.091000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/pluse_average.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/pluse_average.v|
!i113 0
R5
vPRADD18A
R63
!i10b 1
!s100 f]LTMLVJXgLK65MUMg0Fe1
IQI1?0bUXlaPPCYPGzYFdS2
R2
R0
R13
8D:/Project/sim_lib_verilog/ecp5u/PRADD18A.v
FD:/Project/sim_lib_verilog/ecp5u/PRADD18A.v
R9
R4
r1
!s85 0
31
!s108 1745736474.937000
!s107 D:/Project/sim_lib_verilog/ecp5u/PRADD18A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PRADD18A.v|
!i113 0
R5
n@p@r@a@d@d18@a
vPRADD9A
R63
!i10b 1
!s100 ?zWbkN`JCjEXm]06^K6<Y2
I0dOMVVLbn?]ORZ]I7M]@S3
R2
R0
R12
8D:/Project/sim_lib_verilog/ecp5u/PRADD9A.v
FD:/Project/sim_lib_verilog/ecp5u/PRADD9A.v
R9
R4
r1
!s85 0
31
!s108 1745736474.752000
!s107 D:/Project/sim_lib_verilog/ecp5u/PRADD9A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PRADD9A.v|
!i113 0
R5
n@p@r@a@d@d9@a
vPUR
R2
r1
!s85 0
31
!i10b 1
!s100 @T60Q3l8aFhnTn6=0Ohof2
Io4fhzL9H_2idJ3=GdkYT^2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/PUR.v
FD:/Project/sim_lib_verilog/ecp5u/PUR.v
R9
R4
!s108 1745736475.134000
!s107 D:/Project/sim_lib_verilog/ecp5u/PUR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/PUR.v|
!i113 0
R5
n@p@u@r
vramw32_dp64
R1
!i10b 1
!s100 KeGVJBj[FW`c`3AO;hUFN0
IIKb<IOj_Se=7XiEWSWG;=0
R2
R0
w1745731719
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ramw32_dp64.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/ramw32_dp64.v
L0 8
R4
r1
!s85 0
31
!s108 1745736446.548000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ramw32_dp64.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/ramw32_dp64.v|
!i113 0
R5
vROM128X1A
Z64 !s110 1745736475
!i10b 1
!s100 >F3[8K8Eo:gIf^5<M:jkI3
IL`J[hFTL?=2Z1]KV2UBWX0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v
R15
R4
r1
!s85 0
31
!s108 1745736475.854000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM128X1A.v|
!i113 0
R5
n@r@o@m128@x1@a
vROM16X1A
R64
!i10b 1
!s100 b@PIk6VQfK=FVLBYhf5J?2
IRJo:Y]iT4:kZ2FY1K?z:02
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v
R15
R4
r1
!s85 0
31
!s108 1745736475.313000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM16X1A.v|
!i113 0
R5
n@r@o@m16@x1@a
vROM256X1A
Z65 !s110 1745736476
!i10b 1
!s100 z>Y2ihLi=ZV=OeCRY]Y4G3
IS]OcggfbGc]kBDDi6GkK70
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v
R15
R4
r1
!s85 0
31
!s108 1745736476.036000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM256X1A.v|
!i113 0
R5
n@r@o@m256@x1@a
vROM32X1A
R64
!i10b 1
!s100 <Cc`GT>oR;RMn01Imd@1k1
IFIYO_nBW:48^3f78[:0_f1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v
R15
R4
r1
!s85 0
31
!s108 1745736475.491000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM32X1A.v|
!i113 0
R5
n@r@o@m32@x1@a
vROM64X1A
R64
!i10b 1
!s100 ihGd5[:S23hXMA^BM^ez]2
IoDfJoa4j7Szj8Vjn0cicc1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v
FD:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v
R15
R4
r1
!s85 0
31
!s108 1745736475.676000
!s107 D:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/ROM64X1A.v|
!i113 0
R5
n@r@o@m64@x1@a
vrotating_module
R20
!i10b 1
!s100 _mVz>2Re]<eKZ7Yhd_C583
I4fARBTA81Nc5<gHc4SWeX2
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module.v
L0 1
R4
r1
!s85 0
31
!s108 1745736448.778000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module.v|
!i113 0
R5
vrotating_module_1
R21
!i10b 1
!s100 2<0m<2`9g>f2SNn1fTzO@1
InY8]lfG=Mk]m9Sno:313I3
R2
R0
w1745567321
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module_1.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module_1.v
R18
R4
r1
!s85 0
31
!s108 1745736447.661000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module_1.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/rotating_module_1.v|
!i113 0
R5
vSCCU2C
R65
!i10b 1
!s100 KnTIon>4Z`AV>BALjC56:0
IzbDGd9]d[]MSloQGFoYM[0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/SCCU2C.v
FD:/Project/sim_lib_verilog/ecp5u/SCCU2C.v
R19
R4
r1
!s85 0
31
!s108 1745736476.229000
!s107 D:/Project/sim_lib_verilog/ecp5u/SCCU2C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SCCU2C.v|
!i113 0
R5
n@s@c@c@u2@c
vSDPRAME
R65
!i10b 1
!s100 ?RJLK<E03ENBeQf@:Zb=E3
I3X;b>TJNzW]_ED3zdBXIG0
R2
R0
R13
8D:/Project/sim_lib_verilog/ecp5u/SDPRAME.v
FD:/Project/sim_lib_verilog/ecp5u/SDPRAME.v
R19
R4
r1
!s85 0
31
!s108 1745736476.415000
!s107 D:/Project/sim_lib_verilog/ecp5u/SDPRAME.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SDPRAME.v|
!i113 0
R5
n@s@d@p@r@a@m@e
vSEDGA
R65
!i10b 1
!s100 6NVIWPP>68MNf9d]c4M@70
I[>=f@f[N=<P`ZoOf`:A121
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/SEDGA.v
FD:/Project/sim_lib_verilog/ecp5u/SEDGA.v
R24
R4
r1
!s85 0
31
!s108 1745736476.595000
!s107 D:/Project/sim_lib_verilog/ecp5u/SEDGA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SEDGA.v|
!i113 0
R5
n@s@e@d@g@a
vself_inspection
R1
!i10b 1
!s100 E_XnW9E3PBIB]3B[9Ac@M2
IzZ?W=E`bk]@>@8Kdg5mcj2
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/self_inspection.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/self_inspection.v
L0 1
R4
r1
!s85 0
31
!s108 1745736446.365000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/self_inspection.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/self_inspection.v|
!i113 0
R5
vSGSR
R65
!i10b 1
!s100 `0_3S79<[>X5C7mmRIE601
I=fleQOgDD9iR29TdiK:i:0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/SGSR.v
FD:/Project/sim_lib_verilog/ecp5u/SGSR.v
R24
R4
r1
!s85 0
31
!s108 1745736476.777000
!s107 D:/Project/sim_lib_verilog/ecp5u/SGSR.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SGSR.v|
!i113 0
R5
n@s@g@s@r
vSLOGICB
R65
!i10b 1
!s100 hkZ3MLQJ;_Q>]Ygfkzc6O3
ISfBQOR0n7W@4:Za;g>DSJ0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/SLOGICB.v
FD:/Project/sim_lib_verilog/ecp5u/SLOGICB.v
R19
R4
r1
!s85 0
31
!s108 1745736476.961000
!s107 D:/Project/sim_lib_verilog/ecp5u/SLOGICB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SLOGICB.v|
!i113 0
R5
n@s@l@o@g@i@c@b
vspi_flash_cmd
R50
!i10b 1
!s100 K88KQ04]3C0Mg`U6Z^QLa0
Iih3b`UmlIh>GWM;Q4^]Ub2
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_cmd.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_cmd.v
Z66 L0 15
R4
r1
!s85 0
31
!s108 1745736441.399000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_cmd.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_cmd.v|
!i113 0
R5
vspi_flash_top
R50
!i10b 1
!s100 IL6CcR;F6EcO7jT5M=6Y`0
IFPXdn7jHVPZMzISC<WfgN0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_top.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_top.v
R66
R4
r1
!s85 0
31
!s108 1745736441.579000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_flash_top.v|
!i113 0
R5
vspi_master
R2
r1
!s85 0
31
!i10b 1
!s100 `KCAJ^DdX3kZb57Une9[l2
Ih^V:nb>nn63_0j9g^S4b@3
R0
w1745735482
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_master.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_master.v
L0 3
R4
!s108 1745736440.663000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_master.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_master.v|
!i113 0
R5
vspi_w5500_cmd
R2
r1
!s85 0
31
!i10b 1
!s100 ahQa;<O@63Ya`8USOjMhn1
I1=@0g9TdDY@K^1F]L2PQO3
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_cmd.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_cmd.v
L0 6
R4
!s108 1745736440.844000
!s107 w5500_cmd_defines.v|w5500_reg_defines.v|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_cmd.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_cmd.v|
!i113 0
R5
vspi_w5500_top
R2
r1
!s85 0
31
!i10b 1
!s100 E70Pi9U>Dg^VeJ_CcPW9X0
I@nL5^e]:9a5U`ze]fOE`a1
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_top.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_top.v
L0 6
R4
!s108 1745736441.029000
!s107 w5500_cmd_defines.v|w5500_reg_defines.v|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/spi_w5500_top.v|
!i113 0
R5
vSPR16X4C
Z67 !s110 1745736477
!i10b 1
!s100 VLZFzD5ciAOhSNV0egL8a0
I80m_jfJQ@<ITne^KSePJ_3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v
FD:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v
R35
R4
r1
!s85 0
31
!s108 1745736477.150000
!s107 D:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SPR16X4C.v|
!i113 0
R5
n@s@p@r16@x4@c
vsram_control
R50
!i10b 1
!s100 2YHf_]m9S6SIg_B?IV5WB0
IC`1AK<;FG`3@d_8?B2GGZ0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/sram_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/sram_control.v
L0 1
R4
r1
!s85 0
31
!s108 1745736441.960000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/sram_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/sram_control.v|
!i113 0
R5
vSRAMWB
R67
!i10b 1
!s100 4i_g0XF`iRlm8Z:dcDSkC1
IS`dmgF^FdGD@0S?hhmUK51
R2
R0
R12
8D:/Project/sim_lib_verilog/ecp5u/SRAMWB.v
FD:/Project/sim_lib_verilog/ecp5u/SRAMWB.v
R34
R4
r1
!s85 0
31
!s108 1745736477.326000
!s107 D:/Project/sim_lib_verilog/ecp5u/SRAMWB.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/SRAMWB.v|
!i113 0
R5
n@s@r@a@m@w@b
vSTART
R67
!i10b 1
!s100 X9=jnHFZWUzUj?IN>_Lnd3
I;Pz3<>z[0Bl769o@5Bz>l3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/START.v
FD:/Project/sim_lib_verilog/ecp5u/START.v
R15
R4
r1
!s85 0
31
!s108 1745736477.514000
!s107 D:/Project/sim_lib_verilog/ecp5u/START.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/START.v|
!i113 0
R5
n@s@t@a@r@t
vstatistics_cycle
R1
!i10b 1
!s100 4Vi=N<I^A5lbjaPcMhnN]0
IZ0D9XkJE^]MWCB7HRWX[O1
R2
R0
w1745731743
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/statistics_cycle.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/statistics_cycle.v
R18
R4
r1
!s85 0
31
!s108 1745736446.736000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/statistics_cycle.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/statistics_cycle.v|
!i113 0
R5
vtail_filter
R31
!i10b 1
!s100 H4I`o<NOBcDg;[J_@Q^Ka0
IQ3oA@MJi@mB`I[`3gQ?:N3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tail_filter.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tail_filter.v
L0 1
R4
r1
!s85 0
31
!s108 1745736451.186000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tail_filter.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tail_filter.v|
!i113 0
R5
vtb_tdc_process
R31
!i10b 1
!s100 ;TN?PWnjKVIDP@L`_EDLS3
IPGAoKn^3RHzD0b@haWK?f0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_tdc_process.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_tdc_process.v
L0 3
R4
r1
!s85 0
31
!s108 1745736451.551000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_tdc_process.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_tdc_process.v|
!i113 0
R5
vtb_w5500
R2
r1
!s85 0
31
!i10b 1
!s100 :]kkG@Zf=e@Ro7kNRZUSc2
I=?Vbbkh0HbJZLo4oaD];O0
R0
w1745735278
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_w5500.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_w5500.v
R18
R4
!s108 1745736451.732000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_w5500.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tb_w5500.v|
!i113 0
R5
vtcp_recv_fifo
R27
!i10b 1
!s100 ?OUc]0RXRjhnQRj=T8Q>o0
IC`<^lnU>]?XVSO?nYB2W02
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_fifo.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_fifo.v
L0 8
R4
r1
!s85 0
31
!s108 1745736449.545000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_fifo.v|
!i113 0
R5
vtcp_recv_ram
R2
r1
!s85 0
31
!i10b 1
!s100 ^>=jmKX]m`HU3C886gK5M1
I_^[<k6Nb9TC`?JYO5WO2j0
R0
w1670983816
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_ram.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_ram.v
L0 8
R4
!s108 1745736440.471000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_recv_ram.v|
!i113 0
R5
vtcp_send_fifo
R27
!i10b 1
!s100 ];C=]@NS_nH[cd`il:3JO1
I@l8@mYZ9AGI?^J6QXgb0o2
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_send_fifo.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_send_fifo.v
L0 8
R4
r1
!s85 0
31
!s108 1745736449.731000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_send_fifo.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tcp_send_fifo.v|
!i113 0
R5
vtdc_control
R27
!i10b 1
!s100 T^`8bR3@nHGNgNGnGoSm62
I376?K?`c[cfg<1OLm``YK0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_control.v
L0 1
R4
r1
!s85 0
31
!s108 1745736449.174000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_control.v|
!i113 0
R5
vtdc_data
R31
!i10b 1
!s100 CLIAMRPgz1ERS;BJBbMIe2
Ig0O=?bkg:R7AnNQ6]m63[3
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data.v
L0 11
R4
r1
!s85 0
31
!s108 1745736451.375000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data.v|
!i113 0
R5
vtdc_data_ram
R22
!i10b 1
!s100 :F>mMTL1H]d=R>U9f4@[h1
II;MZZ:K_^YdcH<QEQl91Z0
R2
R0
w1638076834
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data_ram.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data_ram.v
L0 8
R4
r1
!s85 0
31
!s108 1745736443.797000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data_ram.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_data_ram.v|
!i113 0
R5
vtdc_para
R22
!i10b 1
!s100 37^kWJXCP?8F_PB7NhQlH2
IE50geY@07RoP[oBBm<a]L1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_para.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_para.v
L0 1
R4
r1
!s85 0
31
!s108 1745736443.618000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_para.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_para.v|
!i113 0
R5
vtdc_process
R32
!i10b 1
!s100 XKdLf9MTkk:h2O]8[IGC^1
Ih5E46;f^FCU=U=Mg`D[Hg1
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_process.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_process.v
L0 1
R4
r1
!s85 0
31
!s108 1745736443.977000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_process.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/tdc_process.v|
!i113 0
R5
vTDC_SPI_ms1004
R30
!i10b 1
!s100 BYYzMHD^>W]g`g;5ofNTo1
IFLN<3giLi6Jd];?;E8>aB0
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004.v
L0 1
R4
r1
!s85 0
31
!s108 1745736450.277000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004.v|
!i113 0
R5
n@t@d@c_@s@p@i_ms1004
vTDC_SPI_ms1004_2
R27
!i10b 1
!s100 O3`7mNc@_>KMK4KAI1][e3
IIl9gnM;AFUYK:[IPdBFR91
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004_2.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004_2.v
L0 1
R4
r1
!s85 0
31
!s108 1745736448.963000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004_2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/TDC_SPI_ms1004_2.v|
!i113 0
R5
n@t@d@c_@s@p@i_ms1004_2
vtest
R30
!i10b 1
!s100 adKM1hjijeA:@@mz9cZCj1
IKWOXG1:OBZ7AEjk;NCFe91
R2
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/test.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/test.v
L0 1
R4
r1
!s85 0
31
!s108 1745736450.095000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/test.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/test.v|
!i113 0
R5
vtime_stamp
R2
r1
!s85 0
31
!i10b 1
!s100 lRA<JI`=C;l_6@LKZH[;S2
Inj^_^bBAZI=TS4;8ChWeo1
R0
R3
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/time_stamp.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/time_stamp.v
L0 1
R4
!s108 1745736438.969000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/time_stamp.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/time_stamp.v|
!i113 0
R5
vTSHX2DQA
R67
!i10b 1
!s100 QDDG97@Cm=QV6>PJEQ@o43
Iz^o;e6:Aci09fQWI]X`=b1
R2
R0
R8
8D:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v
FD:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v
R35
R4
r1
!s85 0
31
!s108 1745736477.693000
!s107 D:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/TSHX2DQA.v|
!i113 0
R5
n@t@s@h@x2@d@q@a
vTSHX2DQSA
R67
!i10b 1
!s100 azFGEHeCOS]b6am6d:zK^2
IUmTVF0`Bh=B0:FaaYN37a2
R2
R0
R29
8D:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v
FD:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v
R35
R4
r1
!s85 0
31
!s108 1745736477.878000
!s107 D:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/TSHX2DQSA.v|
!i113 0
R5
n@t@s@h@x2@d@q@s@a
UUDFDL1_UDP_X
Z68 !s110 1745736478
!i10b 1
!s100 _ZN@?fS=lZ:P>=]c2?@[N0
I46OoLWFI`fjhI`2i1K1141
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v
R15
R4
r1
!s85 0
31
!s108 1745736478.063000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL1_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l1_@u@d@p_@x
UUDFDL3_UDP_X
R68
!i10b 1
!s100 c>oTCfoQ?n[XWlz=>GAmh3
I75c2donM=bdb>IOJE]VzS2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v
R15
R4
r1
!s85 0
31
!s108 1745736478.249000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL3_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l3_@u@d@p_@x
UUDFDL4E_UDP_X
R68
!i10b 1
!s100 KZIAQGBBoSadnh`FhB2eM0
IIjSCTPnaN<2CVSdTcAMQC2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736478.429000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL4E_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l4@e_@u@d@p_@x
UUDFDL4SC_UDP_X
R68
!i10b 1
!s100 A=Vn<2@Q`7S=g^:ZH7[Nf2
IPeSOJz>4>EQPI`h9FjUc:1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736478.611000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL4SC_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l4@s@c_@u@d@p_@x
UUDFDL5_UDP_X
R68
!i10b 1
!s100 MTS8:n7J:zWnVe>[o;F;<2
I`H>_6i3c7[OS<dNH2059O0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v
R15
R4
r1
!s85 0
31
!s108 1745736478.793000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL5_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l5_@u@d@p_@x
UUDFDL5E_UDP_X
Z69 !s110 1745736479
!i10b 1
!s100 <A`;RzF73ZZTQl:GdgbAD0
IgEY:1ki?7Cb@baflhN[BX0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736478.970000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL5E_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l5@e_@u@d@p_@x
UUDFDL5SC_UDP_X
R69
!i10b 1
!s100 ?4TSY>PG[9@fJ8Oj;YP?H0
IW7aA@UBG3B2F[X>DOUZT_2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736479.162000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL5SC_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l5@s@c_@u@d@p_@x
UUDFDL6E_UDP_X
R69
!i10b 1
!s100 6E5BGbneP=ZEz[[UoU3Kh1
II;SjMQIHYN15>J:HT8bda0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736479.339000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL6E_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l6@e_@u@d@p_@x
UUDFDL6SP_UDP_X
R69
!i10b 1
!s100 _[n`6JoKm@51cVL7d7hiW3
IH[GW_U5>O=PSZokXXBe4m3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736479.526000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL6SP_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l6@s@p_@u@d@p_@x
UUDFDL7_UDP_X
R69
!i10b 1
!s100 TUKbzSM3aNn_1o07]UJ:K2
I:W7zTRK0f_9fj>=EOVQWd0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v
R15
R4
r1
!s85 0
31
!s108 1745736479.711000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL7_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l7_@u@d@p_@x
UUDFDL7E_UDP_X
R69
!i10b 1
!s100 liH3lWmOZG=2mK4G^SJib0
IBoXDLjPAIgi0TO>N<Z0]f3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736479.895000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL7E_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l7@e_@u@d@p_@x
UUDFDL7SP_UDP_X
Z70 !s110 1745736480
!i10b 1
!s100 L[HgULjZH4cP6dDl[k@gC0
IFCY6kgTZ;UbJbUZF52n@Z2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v
FD:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v
R35
R4
r1
!s85 0
31
!s108 1745736480.076000
!s107 D:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/UDFDL7SP_UDP_X.v|
!i113 0
R5
n@u@d@f@d@l7@s@p_@u@d@p_@x
vUSRMCLK
R70
!i10b 1
!s100 _Ok=_mhK4FLW6FjJdH^o22
I2T?5X`;S@i1ce[RBzU1k72
R2
R0
R28
8D:/Project/sim_lib_verilog/ecp5u/USRMCLK.v
FD:/Project/sim_lib_verilog/ecp5u/USRMCLK.v
R15
R4
r1
!s85 0
31
!s108 1745736480.255000
!s107 D:/Project/sim_lib_verilog/ecp5u/USRMCLK.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/USRMCLK.v|
!i113 0
R5
n@u@s@r@m@c@l@k
vVHI
R2
r1
!s85 0
31
!i10b 1
!s100 lGme]KABk:NFk5GH0AnNb2
IHa1d[G`4:8S?Q_8F;fk8m3
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/VHI.v
FD:/Project/sim_lib_verilog/ecp5u/VHI.v
R24
R4
!s108 1745736480.429000
!s107 D:/Project/sim_lib_verilog/ecp5u/VHI.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/VHI.v|
!i113 0
R5
n@v@h@i
vVLO
R2
r1
!s85 0
31
!i10b 1
!s100 RK4O;W<_Mf0WIM3f1Tda00
Ih6=mO=T4L;S:bPEAZndQG2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/VLO.v
FD:/Project/sim_lib_verilog/ecp5u/VLO.v
R24
R4
!s108 1745736480.619000
!s107 D:/Project/sim_lib_verilog/ecp5u/VLO.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/VLO.v|
!i113 0
R5
n@v@l@o
vw5500_control
R2
r1
!s85 0
31
!i10b 1
!s100 dEY^[5R9K`2^jhOl[^i<C1
IUmfO:b_fl^NZC?MO@`Dz93
R0
w1745731327
8D:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_control.v
FD:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_control.v
L0 1
R4
!s108 1745736441.211000
!s107 D:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_control.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/C20F_haikang/C200_FPGA/sim_w5500/w5500_control.v|
!i113 0
R5
vXNOR2
R70
!i10b 1
!s100 76OXZS7nnIZYHIi<:MB:f3
I0iM=E9ce>ecG9UXH>B@FA1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XNOR2.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR2.v
R15
R4
r1
!s85 0
31
!s108 1745736480.810000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR2.v|
!i113 0
R5
n@x@n@o@r2
vXNOR3
Z71 !s110 1745736481
!i10b 1
!s100 N]IO<dEE_<bX31@?978mQ3
IIJUkT;6g^EI3cghfkPUi52
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XNOR3.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR3.v
R15
R4
r1
!s85 0
31
!s108 1745736481.002000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR3.v|
!i113 0
R5
n@x@n@o@r3
vXNOR4
R71
!i10b 1
!s100 IEY^b37B_b4__TOo=8P=g1
IRj8TgbJMhJ:kla3=1Do=>0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XNOR4.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR4.v
R15
R4
r1
!s85 0
31
!s108 1745736481.189000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR4.v|
!i113 0
R5
n@x@n@o@r4
vXNOR5
R71
!i10b 1
!s100 Ti[4Y0eQd>aB`gWzEb<393
IYzFdn3GB=4WYQ47Y^JCQ<0
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XNOR5.v
FD:/Project/sim_lib_verilog/ecp5u/XNOR5.v
R15
R4
r1
!s85 0
31
!s108 1745736481.370000
!s107 D:/Project/sim_lib_verilog/ecp5u/XNOR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XNOR5.v|
!i113 0
R5
n@x@n@o@r5
vXOR11
R7
!i10b 1
!s100 XCmGz;P0B[J3_MU4n@Z`S0
IRWNVDn903<GS;;RmUQ6bb2
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XOR11.v
FD:/Project/sim_lib_verilog/ecp5u/XOR11.v
R15
R4
r1
!s85 0
31
!s108 1745736482.263000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR11.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR11.v|
!i113 0
R5
n@x@o@r11
vXOR2
R71
!i10b 1
!s100 L<2RC?mg_?0WOHA=8oTgf1
IXXF8zY5a;nNGckX;UzjH=1
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XOR2.v
FD:/Project/sim_lib_verilog/ecp5u/XOR2.v
R15
R4
r1
!s85 0
31
!s108 1745736481.544000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR2.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR2.v|
!i113 0
R5
n@x@o@r2
vXOR21
R7
!i10b 1
!s100 Y8=2LP6ILd[KNG70zYJAL1
I0C;U_FD1zDPDkW[09Y18g3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XOR21.v
FD:/Project/sim_lib_verilog/ecp5u/XOR21.v
R15
R4
r1
!s85 0
31
!s108 1745736482.445000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR21.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR21.v|
!i113 0
R5
n@x@o@r21
vXOR3
R71
!i10b 1
!s100 jelVza4U2L0_Td<9VWhML0
IjZ0CVeIRkjnFG]Z0Y_U8X3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XOR3.v
FD:/Project/sim_lib_verilog/ecp5u/XOR3.v
R15
R4
r1
!s85 0
31
!s108 1745736481.724000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR3.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR3.v|
!i113 0
R5
n@x@o@r3
vXOR4
R71
!i10b 1
!s100 kX_4jiT8bF?4QlIUic=@?2
IZ`ZB5T4HgF0S883@FNXhL3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XOR4.v
FD:/Project/sim_lib_verilog/ecp5u/XOR4.v
R15
R4
r1
!s85 0
31
!s108 1745736481.904000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR4.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR4.v|
!i113 0
R5
n@x@o@r4
vXOR5
R7
!i10b 1
!s100 c7<6f2jd=oY1PP@e^zN190
I>@R@?ohF<L_zU7A29U[Em3
R2
R0
R14
8D:/Project/sim_lib_verilog/ecp5u/XOR5.v
FD:/Project/sim_lib_verilog/ecp5u/XOR5.v
R15
R4
r1
!s85 0
31
!s108 1745736482.077000
!s107 D:/Project/sim_lib_verilog/ecp5u/XOR5.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/Project/sim_lib_verilog/ecp5u/XOR5.v|
!i113 0
R5
n@x@o@r5
