
---------- Begin Simulation Statistics ----------
final_tick                               110821350984                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 365639                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678612                       # Number of bytes of host memory used
host_op_rate                                   366357                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   273.49                       # Real time elapsed on the host
host_tick_rate                              405205611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.110821                       # Number of seconds simulated
sim_ticks                                110821350984                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.661490                       # CPI: cycles per instruction
system.cpu.discardedOps                        189531                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        33339789                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601870                       # IPC: instructions per cycle
system.cpu.numCycles                        166148952                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132809163                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381364                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4184                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562122                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4184                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485825                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735489                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81004                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103827                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101850                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.906028                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65393                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             684                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              398                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51229137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51229137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51229610                       # number of overall hits
system.cpu.dcache.overall_hits::total        51229610                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       833804                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         833804                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       841750                       # number of overall misses
system.cpu.dcache.overall_misses::total        841750                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  30592830097                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  30592830097                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  30592830097                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  30592830097                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52062941                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52062941                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071360                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071360                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016015                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016015                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016165                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016165                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36690.673224                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36690.673224                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36344.318500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36344.318500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       175731                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3440                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.084593                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       694304                       # number of writebacks
system.cpu.dcache.writebacks::total            694304                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781181                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781181                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  27910287503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  27910287503                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28656286315                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28656286315                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36095.338696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36095.338696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36683.286351                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36683.286351                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780157                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40661273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40661273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452589                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12401424280                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12401424280                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41113862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41113862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011008                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27401.073115                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27401.073115                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1580                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11747919691                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11747919691                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010970                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26048.082613                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26048.082613                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10567864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10567864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       381215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381215                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18191405817                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18191405817                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034817                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47719.543609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47719.543609                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58986                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322229                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16162367812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16162367812                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029430                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50158.017472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50158.017472                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    745998812                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    745998812                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 93919.024550                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 93919.024550                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.265702                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52010867                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.579790                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.265702                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986588                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          279                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          668                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52852617                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52852617                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42686033                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475197                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024953                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278323                       # number of overall hits
system.cpu.icache.overall_hits::total        10278323                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          694                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            694                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          694                       # number of overall misses
system.cpu.icache.overall_misses::total           694                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     59520412                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59520412                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     59520412                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59520412                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10279017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10279017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10279017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10279017                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 85764.282421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 85764.282421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 85764.282421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 85764.282421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           90                       # number of writebacks
system.cpu.icache.writebacks::total                90                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     58594616                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     58594616                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     58594616                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     58594616                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 84430.282421                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84430.282421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 84430.282421                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84430.282421                       # average overall mshr miss latency
system.cpu.icache.replacements                     90                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278323                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          694                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           694                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     59520412                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59520412                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10279017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10279017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 85764.282421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 85764.282421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     58594616                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     58594616                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 84430.282421                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84430.282421                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.644239                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10279017                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               694                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14811.263689                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.644239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.243479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.243479                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.294922                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279711                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279711                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 110821350984                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   33                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               574483                       # number of demand (read+write) hits
system.l2.demand_hits::total                   574516                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  33                       # number of overall hits
system.l2.overall_hits::.cpu.data              574483                       # number of overall hits
system.l2.overall_hits::total                  574516                       # number of overall hits
system.l2.demand_misses::.cpu.inst                661                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206698                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207359                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               661                       # number of overall misses
system.l2.overall_misses::.cpu.data            206698                       # number of overall misses
system.l2.overall_misses::total                207359                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     56719012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18872777006                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18929496018                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     56719012                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18872777006                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18929496018                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781181                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781875                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781181                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781875                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.952450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.264597                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.265207                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.952450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.264597                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.265207                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85807.885023                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 91306.045564                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91288.519032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85807.885023                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 91306.045564                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91288.519032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              113618                       # number of writebacks
system.l2.writebacks::total                    113618                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           661                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207354                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          661                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207354                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     47707808                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16055608539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16103316347                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     47707808                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16055608539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16103316347                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.264590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.265201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.264590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.265201                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72175.201210                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77678.530666                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77660.987234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72175.201210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77678.530666                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77660.987234                       # average overall mshr miss latency
system.l2.replacements                         174757                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       694304                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           694304                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       694304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       694304                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           83                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               83                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           83                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           83                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3437                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3437                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            184901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                184901                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          137419                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              137419                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12865091998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12865091998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322320                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.426343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.426343                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93619.455810                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93619.455810                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       137419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         137419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10990531117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10990531117                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.426343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.426343                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79978.249856                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79978.249856                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              661                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     56719012                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56719012                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.952450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85807.885023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85807.885023                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          661                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     47707808                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     47707808                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.952450                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72175.201210                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72175.201210                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        389582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            389582                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        69279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           69279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6007685008                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6007685008                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458861                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.150980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.150980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86717.259314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86717.259314                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        69274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        69274                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5065077422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5065077422                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.150969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.150969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73116.572192                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73116.572192                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32027.971153                       # Cycle average of tags in use
system.l2.tags.total_refs                     1558021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    207525                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.507630                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.824969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        78.004519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31921.141665                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977416                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        19813                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3330451                       # Number of tag accesses
system.l2.tags.data_accesses                  3330451                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    113617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       661.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206619.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008447330038                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6759                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6759                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              546893                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106939                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207354                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113618                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207354                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113618                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     74                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207354                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113618                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  146343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.666815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.917928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     88.592908                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6624     98.00%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          125      1.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            3      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6759                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.807368                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.776732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4120     60.96%     60.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               26      0.38%     61.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2416     35.74%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              189      2.80%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6759                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13270656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7271552                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    119.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  110810810383                       # Total gap between requests
system.mem_ctrls.avgGap                     345235.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42304                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13223616                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7270464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 381731.495098879444                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 119323721.309887111187                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 65605264.107001222670                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          661                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       206693                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       113618                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17999794                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   6752435473                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2619497620439                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27231.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     32668.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23055304.80                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13228352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13270656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42304                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7271552                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7271552                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          661                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       206693                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         207354                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       113618                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        113618                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       381731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    119366457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        119748188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       381731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       381731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     65615082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        65615082                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     65615082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       381731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    119366457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       185363270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               207280                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              113601                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        13167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12905                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12787                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12923                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12775                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12977                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        13033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        13035                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         7178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         7223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         7089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         7095                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         7376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         7226                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         7333                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7019                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7054                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         6637                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6940                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         7101                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         7114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6998                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         7102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7116                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2883935267                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1036400000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6770435267                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13913.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           32663.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              138560                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              71870                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.85                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.27                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       110451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   185.932078                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   108.713464                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.177680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        75353     68.22%     68.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13249     12.00%     80.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2592      2.35%     82.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3022      2.74%     85.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8843      8.01%     93.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          526      0.48%     93.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          393      0.36%     94.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          347      0.31%     94.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6126      5.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       110451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13265920                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7270464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              119.705453                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               65.605264                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.45                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               65.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       398690460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       211909005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      744030840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     300353580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8747556480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27482229090                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  19412469120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   57297238575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.023462                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  50179812421                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3700320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56941218563                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       389929680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       207252540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      735948360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     292643640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8747556480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26686563810                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  20082503040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   57142397550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.626249                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  51926735604                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3700320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55194295380                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              69935                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       113618                       # Transaction distribution
system.membus.trans_dist::CleanEvict            60392                       # Transaction distribution
system.membus.trans_dist::ReadExReq            137419                       # Transaction distribution
system.membus.trans_dist::ReadExResp           137419                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         69935                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       588718                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 588718                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     20542208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20542208                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207354                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207354    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207354                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           984051107                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1118275898                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459555                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       807922                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           90                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          146992                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322320                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322320                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458861                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1478                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342519                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2343997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        50176                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     94431040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               94481216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          174757                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7271552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956632                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005065                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.070986                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 951787     99.49%     99.49% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4845      0.51%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956632                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 110821350984                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1968256970                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1388694                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1563146511                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
