{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1604088992046 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1604088992046 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level 10M08DAF484C8G " "Selected device 10M08DAF484C8G for design \"top_level\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1604088992046 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604088992076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1604088992076 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1604088992156 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1604088992166 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_A10 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_A10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_E14 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_E14" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[8\] PIN_A11 " "Can't place node \"LEDR\[8\]\" -- illegal location assignment PIN_A11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[9\] PIN_B11 " "Can't place node \"LEDR\[9\]\" -- illegal location assignment PIN_B11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { LEDR[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_C15 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_C15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_C16 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_C16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[7\] PIN_D15 " "Can't place node \"HEX0\[7\]\" -- illegal location assignment PIN_D15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX0[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[7\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[0\] PIN_C18 " "Can't place node \"HEX1\[0\]\" -- illegal location assignment PIN_C18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[3\] PIN_B16 " "Can't place node \"HEX1\[3\]\" -- illegal location assignment PIN_B16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[4\] PIN_A17 " "Can't place node \"HEX1\[4\]\" -- illegal location assignment PIN_A17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[5\] PIN_A18 " "Can't place node \"HEX1\[5\]\" -- illegal location assignment PIN_A18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[6\] PIN_B17 " "Can't place node \"HEX1\[6\]\" -- illegal location assignment PIN_B17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX1\[7\] PIN_A16 " "Can't place node \"HEX1\[7\]\" -- illegal location assignment PIN_A16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX1[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[7\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[0\] PIN_B20 " "Can't place node \"HEX2\[0\]\" -- illegal location assignment PIN_B20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[1\] PIN_A20 " "Can't place node \"HEX2\[1\]\" -- illegal location assignment PIN_A20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[2\] PIN_B19 " "Can't place node \"HEX2\[2\]\" -- illegal location assignment PIN_B19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[3\] PIN_A21 " "Can't place node \"HEX2\[3\]\" -- illegal location assignment PIN_A21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[4\] PIN_B21 " "Can't place node \"HEX2\[4\]\" -- illegal location assignment PIN_B21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[6\] PIN_B22 " "Can't place node \"HEX2\[6\]\" -- illegal location assignment PIN_B22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX2\[7\] PIN_A19 " "Can't place node \"HEX2\[7\]\" -- illegal location assignment PIN_A19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX2[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[7\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[3\] PIN_C19 " "Can't place node \"HEX3\[3\]\" -- illegal location assignment PIN_C19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX3[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX3\[6\] PIN_E17 " "Can't place node \"HEX3\[6\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX3[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[1\] PIN_E20 " "Can't place node \"HEX4\[1\]\" -- illegal location assignment PIN_E20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX4[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[3\] PIN_J18 " "Can't place node \"HEX4\[3\]\" -- illegal location assignment PIN_J18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX4[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[4\] PIN_H19 " "Can't place node \"HEX4\[4\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX4[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[5\] PIN_F19 " "Can't place node \"HEX4\[5\]\" -- illegal location assignment PIN_F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX4[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX4\[7\] PIN_F17 " "Can't place node \"HEX4\[7\]\" -- illegal location assignment PIN_F17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX4[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[7\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[0\] PIN_J20 " "Can't place node \"HEX5\[0\]\" -- illegal location assignment PIN_J20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX5[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX5\[1\] PIN_K20 " "Can't place node \"HEX5\[1\]\" -- illegal location assignment PIN_K20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { HEX5[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_C10 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_C11 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_D12 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_C12 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_A12 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_B12 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_A13 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_A13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_F15 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_F15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "top_level.vhd" "" { Text "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/top_level.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HREL/Documents/GitHub/ENEL-453/Lab 3 Code/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1604088992266 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1604088992436 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1604088992436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 38 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 38 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4935 " "Peak virtual memory: 4935 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604088992544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 30 14:16:32 2020 " "Processing ended: Fri Oct 30 14:16:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604088992544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604088992544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604088992544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1604088992544 ""}
